cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_StaRxDataType[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/DValidLen[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_StaRxDataType[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[11]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcAva~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[8]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[71]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/CalcHPixelNum[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[12]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLen[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlankLen[13]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLength[14]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenPerUnitChg~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlkMultRslt[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/word_count[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[14]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/RealHoriPixelNum[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/CalcVSLenAva~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/word_count[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLen[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncLen[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankLen[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[21]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncNum[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_pos[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLength[6]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/word_count[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLength[22]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSPeriodAva~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlkMultRslt[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[6]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxCSIRstCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/RealHoriPixelNum[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitChg~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/word_count[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTypeLUT/U4_PixelTypeLut" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[19]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLen[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncLen[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/DValidLen[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioFrmCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankLen[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlankLen[5]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncNum[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncSigEnd~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidStart~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[75]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLength[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLength[10]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLength[18]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/module_state[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitChg~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[12]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[112].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[7][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlkMultRslt[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlkMultRslt[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/address_counter[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[10]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxPixelNum[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/LastRxData[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/RealHoriPixelNum[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTx_LANES[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/RealHoriPixelNum[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/CalcHPixelNum[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/CalcHPixelNum[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcAva~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxError[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/U2_MipiTxCtrl/DValidLenAva~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[8]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitReg[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp3[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[7]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHPixelCnt[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[15]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[23]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLen[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLen[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncLen[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncLen[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/DValidLen[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/DValidLen[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/edb_top_inst/LA_MipiRx/cap_fifo_din[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankLen[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankLen[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlankLen[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp5[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlankLen[9]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncNum[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncNum[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/PixelTxEnChg~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankSigEnd~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/MipiTxValid~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTx_LANES[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLength[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLength[8]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLength[12]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_pos[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLength[16]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/ConfRxLanNum[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLength[20]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlankMinLen[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitChg~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[20]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[9]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[75].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[6]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[10]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[14]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHPixelCnt[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlkMultRslt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlkMultRslt[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlkMultRslt[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlkMultRslt[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/address_counter[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[8]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[12]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxPixelNum[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTypeLUT/LUTSelCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/RealHoriPixelNum[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/RealHoriPixelNum[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/RealHoriPixelNum[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/RealHoriPixelNum[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxErrClrCnt[14]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/CalcHPixelNum[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxErrClrCnt[6]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/CalcHPixelNum[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/CalcHPixelNum[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/CalcHPixelNum[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitChg~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxDPHYRstCnt[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/PixelRxRstReg~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxCSIRstCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxError[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[0]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[6]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/word_count[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[10]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[14]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[5]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[9]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[13]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[17]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[21]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLen[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLen[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLen[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLen[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLen[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLen[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncLen[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncLen[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/SecondCnt[8]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncLen[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/RxHSyncErr~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncLen[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxError[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/DValidLen[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHBlankCnt[0]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/DValidLen[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/DValidLen[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxCSIRstCnt[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankLen[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankLen[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankLen[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[8]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankLen[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankLen[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlankLen[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlankLen[7]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "TxDPHYRstCnt[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlankLen[11]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlankLen[15]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncNum[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncNum[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncNum[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/MipiTxVSync~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_pos[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidEnd~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[81]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/internal_register_select[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/internal_register_select[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/axi_fsm_state[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLength[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLength[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLength[5]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLength[7]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/MipiTx_ControlTxDisable[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLength[9]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLength[11]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/word_count[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLength[13]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/internal_register_select[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLength[15]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/opcode[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLength[17]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLength[19]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLength[21]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLength[23]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlankMinLen[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/register_conn[0][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[23]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcEnd~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[5]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[7]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp5~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[9]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[11]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp3~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[13]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[15]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[109].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHPixelCnt[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/ConfRxVCEn[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHPixelCnt[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/bit_count[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[256][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_pos[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlkMultRslt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlkMultRslt[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlkMultRslt[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlkMultRslt[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlkMultRslt[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlkMultRslt[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlkMultRslt[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/address_counter[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/bit_count[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/word_count[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[5]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[7]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[9]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[11]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[13]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[15]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxPixelNum[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxPixelNum[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTypeLUT/LUTSelCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[21]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/RealHoriPixelNum[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/RealHoriPixelNum[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/RealHoriPixelNum[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/RealHoriPixelNum[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/RealHoriPixelNum[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/RealHoriPixelNum[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/RealHoriPixelNum[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/RealHoriPixelNum[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxErrClrCnt[10]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/CalcHPixelNum[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/CalcHPixelNum[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxErrClrCnt[5]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/CalcHPixelNum[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/CalcHPixelNum[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankMultRslt[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/CalcHPixelNum[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[9]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/CalcHPixelNum[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/CalcHPixelNum[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankMultRslt[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/CalcHPixelNum[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxDPHYRstCnt[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxDPHYRstCnt[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcEnd~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTx_FRAME_MODE~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitReg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxDPHYRstCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankMultRslt[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxError[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxVCAct[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/module_state[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankLen[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHBlankCnt[11]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHBlankCnt[14]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[5]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[7]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp6~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[9]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[11]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVBlankCnt[13]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[13]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[15]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/address_counter[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/hold_probe_in~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitReg[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitReg[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[6]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[8]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[10]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[12]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHPixelCnt[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[14]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[16]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[18]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[20]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[22]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLen[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLen[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLen[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLen[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLen[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLen[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLen[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLen[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLen[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLen[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLen[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLen[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncLen[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncLen[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/SecondCnt[12]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncLen[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncLen[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/SecondCnt[7]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncLen[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncLen[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncLen[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/DValidLen[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_StaRxDataType[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/DValidLen[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/DValidLen[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/DValidLen[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/DValidLen[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/DValidLen[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/USecondCnt[0]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/DValidLen[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTx_TYPE[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/DValidLen[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVPixelCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankLen[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankLen[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankLen[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankLen[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankLen[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankLen[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[10]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankLen[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankLen[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankLen[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlankLen[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlankLen[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "TxDPHYRstCnt[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlankLen[6]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlankLen[8]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "TxDPHYRstCnt[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlankLen[10]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlankLen[12]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlankLen[14]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncNum[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncNum[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/cap_buf_read_done_p2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncNum[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTx_HRES[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncNum[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/rdy_sync_tff2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncNum[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncNum[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncNum[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncNum[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_pos[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncStart~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_pos[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HoriSyncAva~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[77]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncSigEnd~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/MipiTxHSync~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/U2_MipiTxCtrl/TxOpConfigEn~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/PixelTxEnReg~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[80]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[70]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_pos[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/internal_register_select[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/ConfLanesNum[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/MipiTxVCEn[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/MipiTxVCEn[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CtrlTxDPHYRstN~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/internal_reg_r0[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/bit_count[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/word_count[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/word_count[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/word_count[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/word_count[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/word_count[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/word_count[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/bit_count[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/bit_count[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/opcode[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/internal_register_select[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/address_counter[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/commit_sync1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/hold_probe_in~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/module_state[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/rdy_sync_tff2q~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[16]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[12]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[5]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[448][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[75].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[108].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[109].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[110].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[111].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[111].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[113].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[113].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[114].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[7][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/ConfRxLanNum[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHPixelCnt[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHPixelCnt[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHPixelCnt[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHPixelCnt[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_stop_trig~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/address_counter[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_resetn_p1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[64][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[128][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp5[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[384][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/bit_count[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/address_counter[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/address_counter[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/address_counter[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/word_count[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/address_counter[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/address_counter[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/address_counter[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/word_count[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/address_counter[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/address_counter[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/address_counter[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/address_counter[26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/opcode[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/bit_count[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/bit_count[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/word_count[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/word_count[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/word_count[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/word_count[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/word_count[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankMultRslt[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/commit_sync1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/CalcHPixelNum[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/module_state[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp4[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[64][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[18]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankMultRslt[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "PixelTxValid~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxErrClrCnt[11]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "PixelTxVSync~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxErrClrCnt[8]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "PixelTxHSync~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiRxLanNum[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxErrClrCnt[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/LastRxData[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxCSIRstCnt[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[6]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[10]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxCSIRstCnt[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxCSIRstCnt[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxCSIRstCnt[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxCSIRstCnt[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[23]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChk[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxDPHYRstCnt[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankMultRslt[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxDPHYRstCnt[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChk[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxDPHYRstCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankMultRslt[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankMultRslt[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxDPHYRstCnt[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankMultRslt[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/ConfLastRxLanNum[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/word_count[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/ConfLastRxLanNum[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankMultRslt[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTx_HRES[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxError[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankMultRslt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxError[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxError[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxError[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp6[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[0]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_StateRxVCActive[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLen[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_StateRxVCActive[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/DValidLen[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlankLen[0]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHBlankCnt[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHBlankCnt[17]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHBlankCnt[13]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankMultRslt[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHBlankCnt[9]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHBlankCnt[7]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankMultRslt[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp4~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankMultRslt[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHBlankCnt[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHBStaCnt[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/word_count[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[256][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/word_count[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/word_count[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVBStaCnt[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVBlankCnt[18]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVBlankCnt[16]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVBlankCnt[11]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVBlankCnt[9]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVBlankCnt[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVBlankCnt[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVBlankCnt[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[65]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/USecondCnt[7]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/USecondCnt[5]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioRestChgChk[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp6[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[70]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/opcode[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[74]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/mult_52" type: "mult" mode: "mult101_CLK_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "U3_MipiRxMonitor/VidioFrmCnt[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHPixelCnt[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHPixelCnt[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHPixelCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVPixelCnt[14]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVPixelCnt[12]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVPixelCnt[6]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVPixelCnt[7]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVPixelCnt[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[384][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp4~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp6~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioFrmCnt[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/SecondCnt[27]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/SecondCnt[25]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/SecondCnt[19]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/SecondCnt[20]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/SecondCnt[17]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/SecondCnt[13]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/SecondCnt[10]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/SecondCnt[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/RxVSyncErr~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_StateRxStateChange[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp2[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp5[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxVCAct[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp2[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVBlankCnt[0]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/USecondEn~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioRestChgChk[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/DataAvailCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxHSyncNeg~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxVSyncPos~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[55]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[39]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTx_VC[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiRxLanNum[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxCSIRstCnt[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp6[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxCSIRstCnt[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxCSIRstCnt[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[13]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "TxCSIRstCnt[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxCSIRstCnt[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxCSIRstCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxDPHYRstCnt[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/trigger_unit_inst/edb_top_inst/LA_MipiRx/tu_trigger~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxDPHYRstCnt[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[19]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxDPHYRstCnt[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTx_TYPE[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTx_TYPE[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTx_HRES[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTx_HRES[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/register_conn[0][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/cap_buf_read_done_p1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTx_HRES[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/axi_fsm_state[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/str_sync_wbff2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTx_HRES[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTx_HRES[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/register_conn[0][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_pos[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/internal_register_select[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_pos[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_pos[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_pos[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[74]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[73]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[66]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[76]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[79]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[68]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[192][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[71]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[65]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[78]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/str_sync_wbff1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_pos[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_pos[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/internal_register_select[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/internal_register_select[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[72]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[67]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/ConfLanesNum[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/ConfLanesNum[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/MipiTxVCEn[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/MipiTxVCEn[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CtrlTxCSIRstN~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/ConfTxFrmMod~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/opcode[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/word_count[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/module_state[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/word_count[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/word_count[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/word_count[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_pos[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/word_count[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/word_count[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_pos[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/word_count[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_pos[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/word_count[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/bit_count[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_pos[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/bit_count[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/bit_count[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/internal_register_select[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/opcode[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/internal_register_select[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/address_counter[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/internal_register_select[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/address_counter[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/internal_register_select[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/commit_sync2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/clear_int~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/col_addr[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/module_state[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/rdy_sync~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/run_trig_p2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/run_trig_imdt_p2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[18]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[7]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSPeriodAva~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[448][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp1[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[75].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[384][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/data_in_p1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[108].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[108].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[109].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[110].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[110].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[111].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[112].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[112].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[113].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[7][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[114].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[114].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/ConfRxLanNum[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/CtrlRxDPHYRstN~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/CtrlRxCSIRstN~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/CtrlRxErrClr~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/ConfRxVCEn[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/ConfRxVCEn[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/ConfRxVCEn[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_run_trig~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_pattern[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_run_trig_imdt~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/mult_62" type: "mult" mode: "mult111_CLK_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/word_count[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/module_state[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[320][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_resetn~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/LastRxData[7]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[192][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitChg~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[320][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[448][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/internal_register_select[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_pattern[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/word_count[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/address_counter[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/bit_count[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/opcode[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_trig_mask[62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/address_counter[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/address_counter[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/address_counter[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/address_counter[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/address_counter[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/word_count[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/address_counter[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/address_counter[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/address_counter[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp5~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/address_counter[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/data_in_p1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/address_counter[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/address_counter[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp3~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/address_counter[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/address_counter[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/opcode[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/opcode[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/bit_count[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/bit_count[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/word_count[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/word_count[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/word_count[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/word_count[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/word_count[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/word_count[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/word_count[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/word_count[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncNum[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/module_state[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/module_state[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/module_state[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/CalcHSLenAva~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankMultRslt[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankMultRslt[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/bit_count[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxError[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/LastRxData[6]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/LastRxData[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[64][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/LastRxData[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChk[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChk[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankMultRslt[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[13]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[22]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[20]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[16]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[15]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[8]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[12]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[128][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VSyncLength[0]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[7]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[5]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp6[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[65][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/ConfLastRxVCEn[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChk[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/ConfLastRxVCEn[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/ConfLastRxVCEn[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/MipiRxErrClr~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp5[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxErrClrCnt[13]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxErrClrCnt[12]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxVSyncPos~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/LastRxData[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChkEn~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxErrClrCnt[9]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxErrClrCnt[7]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTx_VC[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxVSyncNeg~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxErrClrCnt[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/MipiRxCSIRstN~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxErrClrCnt[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxErrClrCnt[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "MipiTxCSIRstN~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[66][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp4[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp3[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxCSIRstCnt[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxCSIRstCnt[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTxDPHYRstN~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTxVCCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[128][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[11]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxCSIRstCnt[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxCSIRstCnt[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxCSIRstCnt[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxCSIRstCnt[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[14]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[17]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HBlankMinLen[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxCSIRstCnt[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxCSIRstCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[19]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/MipiRxDPHYRstN~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxDPHYRstCnt[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChk[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankMultRslt[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChk[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxDPHYRstCnt[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxDPHYRstCnt[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/RightChk[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxDPHYRstCnt[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxDPHYRstCnt[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxDPHYRstCnt[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxDPHYRstCnt[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTxAutoRst~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxDPHYRstCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/ConfLastRxVCEn[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[129][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTx_TYPE[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U4_MipiRxData/U1_PrbsCheck/LastRxData[5]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxCSIRstCnt[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/opcode[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/RxErrClrCnt[0]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/ConfLastRxLanNum[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/module_state[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxControl/MipiRxAutoRst~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxError[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxHSyncReg[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxStaChgChk[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxError[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxError[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxError[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxError[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/VBlankMultRslt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/internal_reg_r0[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxError[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxError[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxError[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp3[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp5[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxError[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/biu_ready~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[192][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_StaRxDataType[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_StateRxVCActive[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_StaRxDataType[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_StaRxDataType[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/CalcDVLenAva~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxVCAct[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxVCAct[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/TxConfigEn~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/commit_sync2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHBlankCnt[18]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/HSyncLen[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/module_state[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[193][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHBlankCnt[19]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHBlankCnt[16]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHBlankCnt[15]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/TxCtrlOpEn~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHBlankCnt[12]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHBlankCnt[10]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHBlankCnt[8]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[130][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHBlankCnt[6]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHBlankCnt[5]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHBlankCnt[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHBlankCnt[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/word_count[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHBStaCnt[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHBStaCnt[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/U3_MipiRxMonitor/MipiRxValidReg[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/word_count[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/word_count[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[256][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/word_count[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/enable~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[194][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/word_count[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/bit_count[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/bit_count[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/opcode[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/bit_count[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/opcode[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVBlankCnt[19]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVBlankCnt[17]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/address_counter[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/clear_int~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVBlankCnt[15]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVBlankCnt[14]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVBlankCnt[12]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVBlankCnt[10]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVBlankCnt[8]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVBlankCnt[7]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVBlankCnt[6]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVBlankCnt[5]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[257][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVBlankCnt[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVBStaCnt[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVBStaCnt[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/USecondCnt[6]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/USecondCnt[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/USecondCnt[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp4[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/USecondCnt[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/USecondCnt[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[258][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[64]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[66]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[69]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[68]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[67]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[320][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[75]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[76]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcAva~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "U2_MipiTxCtrl/mult_3" type: "mult" mode: "mult001_CLK_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "U2_MipiTxCtrl/mult_35" type: "mult" mode: "mult001_CLK_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHPixelCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcEnd~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHPixelCnt[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHPixelCnt[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHPixelCnt[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/DataAvailCnt[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/DataAvailCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[321][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[73]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVPixelCnt[15]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVPixelCnt[13]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVPixelCnt[11]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVPixelCnt[10]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVPixelCnt[9]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVPixelCnt[8]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVPixelCnt[5]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVPixelCnt[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVPixelCnt[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVPixelCnt[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[322][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioFrmCnt[7]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioFrmCnt[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioFrmCnt[6]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioFrmCnt[5]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioFrmCnt[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/SecondCnt[26]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/SecondCnt[24]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/SecondCnt[23]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/SecondCnt[22]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/SecondCnt[21]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/SecondCnt[18]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/SecondCnt[16]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/SecondCnt[15]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/SecondCnt[14]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/SecondCnt[11]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/SecondCnt[9]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/SecondCnt[6]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/SecondCnt[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/SecondCnt[5]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/SecondCnt[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/SecondCnt[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxSyncErr~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[385][17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxHSyncReg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxStaChgChk[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp4[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_StateRxVCActive[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHBlankAva~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxLanesAct~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxStaActChk~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[386][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp6[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp1[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp3[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxVSyncReg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxVSyncReg[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioHBStaCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/HSyncEnd~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioVBStaCnt[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_StateRxReslutionChange[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/VidioFrmLost~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/SecondEn~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxVSyncNeg~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxValidPos~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/SecondCnt[0]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U3_MipiRxMonitor/MipiRxHSyncPos~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[6]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[63]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[47]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[31]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[23]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[11]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[15]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTxVCCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxCSIRstCnt[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxCSIRstCnt[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxCSIRstCnt[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[450][62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxCSIRstCnt[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxCSIRstCnt[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxCSIRstCnt[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxCSIRstCnt[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[14]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[15]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxCSIRstCnt[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxDPHYRstCnt[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp3[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp4[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxDPHYRstCnt[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxDPHYRstCnt[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[17]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "TxDPHYRstCnt[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxDPHYRstCnt[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxDPHYRstCnt[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxDPHYRstCnt[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxDPHYRstCnt[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "TxDPHYRstCnt[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTx_TYPE[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTx_TYPE[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[22]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTx_HRES[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTx_HRES[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/col_addr[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTx_HRES[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTx_HRES[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/run_trig_imdt_p1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/cap_buf_read_done_p3~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTx_HRES[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTx_HRES[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTx_HRES[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTx_HRES[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/str_sync_wbff2q~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clkb~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/rdy_sync_tff1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "MipiTx_HRES[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/run_trig_p1~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[72]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/register_conn[449][56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/str_sync~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clka~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[64]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[69]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "U2_MipiTxCtrl/sub_48/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_73/i1" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_54/i1" type: "efl" mode: "arithmetic" }
cell { name: "add_34/i1" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[62]" type: "io" mode: "inpad" fixed {x: 58 y: 243 k: 1} }
cell { name: "MipiTxEscClk~CLKBUF" type: "gbuf_block" mode: "gbuf_block" fixed {x: 159 y: 118 k: 0} }
cell { name: "LUT__27503" type: "efl" mode: "logic" }
cell { name: "LUT__27500" type: "efl" mode: "logic" }
cell { name: "LUT__27499" type: "efl" mode: "logic" }
cell { name: "LUT__27495" type: "efl" mode: "logic" }
cell { name: "LUT__27492" type: "efl" mode: "logic" }
cell { name: "MipiRx_DATA[63]" type: "io" mode: "inpad" fixed {x: 58 y: 243 k: 3} }
cell { name: "MMipiTx_HRES[12]" type: "io" mode: "outpad" fixed {x: 124 y: 243 k: 2} }
cell { name: "LUT__27487" type: "efl" mode: "logic" }
cell { name: "LUT__27484" type: "efl" mode: "logic" }
cell { name: "LUT__27483" type: "efl" mode: "logic" }
cell { name: "LUT__27476" type: "efl" mode: "logic" }
cell { name: "LUT__27468" type: "efl" mode: "logic" }
cell { name: "LUT__27467" type: "efl" mode: "logic" }
cell { name: "LUT__27463" type: "efl" mode: "logic" }
cell { name: "LUT__27461" type: "efl" mode: "logic" }
cell { name: "LUT__27460" type: "efl" mode: "logic" }
cell { name: "MipiRx_TYPE[0]" type: "io" mode: "inpad" fixed {x: 59 y: 243 k: 1} }
cell { name: "LUT__27455" type: "efl" mode: "logic" }
cell { name: "LUT__27452" type: "efl" mode: "logic" }
cell { name: "LUT__27451" type: "efl" mode: "logic" }
cell { name: "LUT__27447" type: "efl" mode: "logic" }
cell { name: "LUT__27445" type: "efl" mode: "logic" }
cell { name: "LUT__27444" type: "efl" mode: "logic" }
cell { name: "LUT__27443" type: "efl" mode: "logic" }
cell { name: "LUT__27439" type: "efl" mode: "logic" }
cell { name: "LUT__27436" type: "efl" mode: "logic" }
cell { name: "LUT__27435" type: "efl" mode: "logic" }
cell { name: "LUT__27431" type: "efl" mode: "logic" }
cell { name: "LUT__27429" type: "efl" mode: "logic" }
cell { name: "LUT__27428" type: "efl" mode: "logic" }
cell { name: "LUT__27427" type: "efl" mode: "logic" }
cell { name: "MipiRx_TYPE[1]" type: "io" mode: "inpad" fixed {x: 59 y: 243 k: 3} }
cell { name: "MMipiTx_HRES[13]" type: "io" mode: "outpad" fixed {x: 125 y: 243 k: 0} }
cell { name: "MipiTx_DATA[43]" type: "io" mode: "outpad" fixed {x: 44 y: 243 k: 0} }
cell { name: "LUT__27423" type: "efl" mode: "logic" }
cell { name: "LUT__27420" type: "efl" mode: "logic" }
cell { name: "LUT__27419" type: "efl" mode: "logic" }
cell { name: "LUT__27415" type: "efl" mode: "logic" }
cell { name: "LUT__27413" type: "efl" mode: "logic" }
cell { name: "LUT__27412" type: "efl" mode: "logic" }
cell { name: "LUT__27411" type: "efl" mode: "logic" }
cell { name: "LUT__27407" type: "efl" mode: "logic" }
cell { name: "LUT__27404" type: "efl" mode: "logic" }
cell { name: "LUT__27403" type: "efl" mode: "logic" }
cell { name: "LUT__27399" type: "efl" mode: "logic" }
cell { name: "LUT__27397" type: "efl" mode: "logic" }
cell { name: "LUT__27396" type: "efl" mode: "logic" }
cell { name: "LUT__27395" type: "efl" mode: "logic" }
cell { name: "MipiRx_TYPE[2]" type: "io" mode: "inpad" fixed {x: 60 y: 243 k: 1} }
cell { name: "LUT__27388" type: "efl" mode: "logic" }
cell { name: "LUT__27381" type: "efl" mode: "logic" }
cell { name: "LUT__27380" type: "efl" mode: "logic" }
cell { name: "LUT__27379" type: "efl" mode: "logic" }
cell { name: "LUT__27375" type: "efl" mode: "logic" }
cell { name: "LUT__27372" type: "efl" mode: "logic" }
cell { name: "LUT__27371" type: "efl" mode: "logic" }
cell { name: "LUT__27367" type: "efl" mode: "logic" }
cell { name: "LUT__27365" type: "efl" mode: "logic" }
cell { name: "LUT__27364" type: "efl" mode: "logic" }
cell { name: "LUT__27363" type: "efl" mode: "logic" }
cell { name: "MipiRx_TYPE[3]" type: "io" mode: "inpad" fixed {x: 60 y: 243 k: 3} }
cell { name: "MMipiTx_HRES[14]" type: "io" mode: "outpad" fixed {x: 125 y: 243 k: 2} }
cell { name: "LUT__27359" type: "efl" mode: "logic" }
cell { name: "LUT__27356" type: "efl" mode: "logic" }
cell { name: "LUT__27355" type: "efl" mode: "logic" }
cell { name: "LUT__27351" type: "efl" mode: "logic" }
cell { name: "LUT__27349" type: "efl" mode: "logic" }
cell { name: "LUT__27348" type: "efl" mode: "logic" }
cell { name: "LUT__27347" type: "efl" mode: "logic" }
cell { name: "LUT__27343" type: "efl" mode: "logic" }
cell { name: "LUT__27340" type: "efl" mode: "logic" }
cell { name: "LUT__27339" type: "efl" mode: "logic" }
cell { name: "LUT__27335" type: "efl" mode: "logic" }
cell { name: "LUT__27333" type: "efl" mode: "logic" }
cell { name: "LUT__27332" type: "efl" mode: "logic" }
cell { name: "LUT__27331" type: "efl" mode: "logic" }
cell { name: "MipiRx_TYPE[4]" type: "io" mode: "inpad" fixed {x: 61 y: 243 k: 1} }
cell { name: "LUT__27327" type: "efl" mode: "logic" }
cell { name: "LUT__27324" type: "efl" mode: "logic" }
cell { name: "LUT__27323" type: "efl" mode: "logic" }
cell { name: "LUT__27319" type: "efl" mode: "logic" }
cell { name: "LUT__27317" type: "efl" mode: "logic" }
cell { name: "LUT__27316" type: "efl" mode: "logic" }
cell { name: "LUT__27315" type: "efl" mode: "logic" }
cell { name: "LUT__27311" type: "efl" mode: "logic" }
cell { name: "LUT__27308" type: "efl" mode: "logic" }
cell { name: "LUT__27303" type: "efl" mode: "logic" }
cell { name: "LUT__27300" type: "efl" mode: "logic" }
cell { name: "LUT__27299" type: "efl" mode: "logic" }
cell { name: "MipiRx_TYPE[5]" type: "io" mode: "inpad" fixed {x: 61 y: 243 k: 3} }
cell { name: "MMipiTx_HRES[15]" type: "io" mode: "outpad" fixed {x: 126 y: 243 k: 0} }
cell { name: "MipiTx_DATA[44]" type: "io" mode: "outpad" fixed {x: 44 y: 243 k: 2} }
cell { name: "MipiTx_HRES[2]" type: "io" mode: "outpad" fixed {x: 55 y: 243 k: 2} }
cell { name: "LUT__27295" type: "efl" mode: "logic" }
cell { name: "LUT__27292" type: "efl" mode: "logic" }
cell { name: "LUT__27291" type: "efl" mode: "logic" }
cell { name: "LUT__27287" type: "efl" mode: "logic" }
cell { name: "LUT__27284" type: "efl" mode: "logic" }
cell { name: "LUT__27279" type: "efl" mode: "logic" }
cell { name: "AUX_ADD_CI__U2_MipiTxCtrl/sub_16/add_2/i1" type: "eft" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__U2_MipiTxCtrl/sub_49/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__U2_MipiTxCtrl/sub_80/add_2/i1" type: "eft" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_VALID" type: "io" mode: "inpad" fixed {x: 62 y: 243 k: 1} }
cell { name: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__U3_MipiRxMonitor/sub_19/add_2/i1" type: "eft" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__U3_MipiRxMonitor/sub_70/add_2/i1" type: "eft" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__U3_MipiRxControl/sub_32/add_2/i1" type: "eft" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__edb_top_inst/debug_hub_inst/sub_28/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "CLKBUF__2" type: "gbuf_block" mode: "gbuf_block" fixed {x: 1 y: 118 k: 0} }
cell { name: "LUT__27277" type: "efl" mode: "logic" }
cell { name: "LUT__23192" type: "efl" mode: "logic" }
cell { name: "LUT__23188" type: "efl" mode: "logic" }
cell { name: "LUT__23186" type: "efl" mode: "logic" }
cell { name: "LUT__23184" type: "efl" mode: "logic" }
cell { name: "MipiRx_CNT[0]" type: "io" mode: "inpad" fixed {x: 25 y: 243 k: 1} }
cell { name: "MMipiTx_FRAME_MODE" type: "io" mode: "outpad" fixed {x: 131 y: 243 k: 2} }
cell { name: "LUT__23176" type: "efl" mode: "logic" }
cell { name: "LUT__23170" type: "efl" mode: "logic" }
cell { name: "LUT__23168" type: "efl" mode: "logic" }
cell { name: "LUT__23160" type: "efl" mode: "logic" }
cell { name: "LUT__23156" type: "efl" mode: "logic" }
cell { name: "LUT__23154" type: "efl" mode: "logic" }
cell { name: "LUT__23152" type: "efl" mode: "logic" }
cell { name: "LUT__23158" type: "efl" mode: "logic" }
cell { name: "LUT__23162" type: "efl" mode: "logic" }
cell { name: "LUT__23164" type: "efl" mode: "logic" }
cell { name: "LUT__23172" type: "efl" mode: "logic" }
cell { name: "LUT__23178" type: "efl" mode: "logic" }
cell { name: "LUT__23180" type: "efl" mode: "logic" }
cell { name: "LUT__23190" type: "efl" mode: "logic" }
cell { name: "LUT__23194" type: "efl" mode: "logic" }
cell { name: "LUT__23196" type: "efl" mode: "logic" }
cell { name: "LUT__23148" type: "efl" mode: "logic" }
cell { name: "CLKBUF__1" type: "gbuf_block" mode: "gbuf_block" fixed {x: 159 y: 122 k: 0} }
cell { name: "AUX_ADD_CI__edb_top_inst/LA_MipiRx/sub_59/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "LUT__23146" type: "efl" mode: "logic" }
cell { name: "LUT__23144" type: "efl" mode: "logic" }
cell { name: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "LUT__23140" type: "efl" mode: "logic" }
cell { name: "LUT__23138" type: "efl" mode: "logic" }
cell { name: "LUT__23136" type: "efl" mode: "logic" }
cell { name: "AUX_ADD_CI__U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__U2_MipiTxCtrl/sub_48/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__U2_MipiTxCtrl/sub_46/add_2/i1" type: "eft" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "LUT__27280" type: "efl" mode: "logic" }
cell { name: "LUT__27281" type: "efl" mode: "logic" }
cell { name: "LUT__27286" type: "efl" mode: "logic" }
cell { name: "LUT__27288" type: "efl" mode: "logic" }
cell { name: "LUT__27289" type: "efl" mode: "logic" }
cell { name: "LUT__23131" type: "efl" mode: "logic" }
cell { name: "LUT__27293" type: "efl" mode: "logic" }
cell { name: "LUT__27296" type: "efl" mode: "logic" }
cell { name: "LUT__23129" type: "efl" mode: "logic" }
cell { name: "LUT__23127" type: "efl" mode: "logic" }
cell { name: "LUT__27302" type: "efl" mode: "logic" }
cell { name: "LUT__27304" type: "efl" mode: "logic" }
cell { name: "LUT__27305" type: "efl" mode: "logic" }
cell { name: "LUT__27309" type: "efl" mode: "logic" }
cell { name: "LUT__27312" type: "efl" mode: "logic" }
cell { name: "LUT__27313" type: "efl" mode: "logic" }
cell { name: "LUT__23116" type: "efl" mode: "logic" }
cell { name: "LUT__23115" type: "efl" mode: "logic" }
cell { name: "LUT__23114" type: "efl" mode: "logic" }
cell { name: "LUT__23113" type: "efl" mode: "logic" }
cell { name: "MipiRx_CNT[1]" type: "io" mode: "inpad" fixed {x: 25 y: 243 k: 3} }
cell { name: "LUT__27318" type: "efl" mode: "logic" }
cell { name: "LUT__27320" type: "efl" mode: "logic" }
cell { name: "LUT__27321" type: "efl" mode: "logic" }
cell { name: "LUT__27325" type: "efl" mode: "logic" }
cell { name: "LUT__27328" type: "efl" mode: "logic" }
cell { name: "LUT__27329" type: "efl" mode: "logic" }
cell { name: "LUT__27334" type: "efl" mode: "logic" }
cell { name: "LUT__27336" type: "efl" mode: "logic" }
cell { name: "LUT__27337" type: "efl" mode: "logic" }
cell { name: "LUT__27341" type: "efl" mode: "logic" }
cell { name: "LUT__27344" type: "efl" mode: "logic" }
cell { name: "LUT__27345" type: "efl" mode: "logic" }
cell { name: "LUT__27350" type: "efl" mode: "logic" }
cell { name: "LUT__27352" type: "efl" mode: "logic" }
cell { name: "LUT__27353" type: "efl" mode: "logic" }
cell { name: "LUT__23105" type: "efl" mode: "logic" }
cell { name: "LUT__27357" type: "efl" mode: "logic" }
cell { name: "LUT__27360" type: "efl" mode: "logic" }
cell { name: "LUT__27361" type: "efl" mode: "logic" }
cell { name: "LUT__23100" type: "efl" mode: "logic" }
cell { name: "LUT__23098" type: "efl" mode: "logic" }
cell { name: "LUT__27366" type: "efl" mode: "logic" }
cell { name: "LUT__27368" type: "efl" mode: "logic" }
cell { name: "LUT__27369" type: "efl" mode: "logic" }
cell { name: "LUT__27373" type: "efl" mode: "logic" }
cell { name: "LUT__27376" type: "efl" mode: "logic" }
cell { name: "LUT__27377" type: "efl" mode: "logic" }
cell { name: "LUT__23093" type: "efl" mode: "logic" }
cell { name: "LUT__23091" type: "efl" mode: "logic" }
cell { name: "LUT__23089" type: "efl" mode: "logic" }
cell { name: "LUT__27382" type: "efl" mode: "logic" }
cell { name: "LUT__27384" type: "efl" mode: "logic" }
cell { name: "LUT__27392" type: "efl" mode: "logic" }
cell { name: "LUT__27398" type: "efl" mode: "logic" }
cell { name: "LUT__27400" type: "efl" mode: "logic" }
cell { name: "LUT__27401" type: "efl" mode: "logic" }
cell { name: "LUT__23084" type: "efl" mode: "logic" }
cell { name: "LUT__27405" type: "efl" mode: "logic" }
cell { name: "LUT__27408" type: "efl" mode: "logic" }
cell { name: "LUT__27409" type: "efl" mode: "logic" }
cell { name: "LUT__23082" type: "efl" mode: "logic" }
cell { name: "LUT__23079" type: "efl" mode: "logic" }
cell { name: "LUT__27414" type: "efl" mode: "logic" }
cell { name: "LUT__27416" type: "efl" mode: "logic" }
cell { name: "LUT__27417" type: "efl" mode: "logic" }
cell { name: "LUT__27421" type: "efl" mode: "logic" }
cell { name: "LUT__27424" type: "efl" mode: "logic" }
cell { name: "LUT__27425" type: "efl" mode: "logic" }
cell { name: "LUT__23077" type: "efl" mode: "logic" }
cell { name: "LUT__23075" type: "efl" mode: "logic" }
cell { name: "LUT__23072" type: "efl" mode: "logic" }
cell { name: "LUT__23070" type: "efl" mode: "logic" }
cell { name: "LUT__27430" type: "efl" mode: "logic" }
cell { name: "LUT__27433" type: "efl" mode: "logic" }
cell { name: "LUT__27437" type: "efl" mode: "logic" }
cell { name: "LUT__27440" type: "efl" mode: "logic" }
cell { name: "LUT__27441" type: "efl" mode: "logic" }
cell { name: "LUT__27446" type: "efl" mode: "logic" }
cell { name: "LUT__27448" type: "efl" mode: "logic" }
cell { name: "LUT__27449" type: "efl" mode: "logic" }
cell { name: "LUT__27453" type: "efl" mode: "logic" }
cell { name: "LUT__27456" type: "efl" mode: "logic" }
cell { name: "LUT__27457" type: "efl" mode: "logic" }
cell { name: "LUT__23065" type: "efl" mode: "logic" }
cell { name: "LUT__27462" type: "efl" mode: "logic" }
cell { name: "LUT__27464" type: "efl" mode: "logic" }
cell { name: "LUT__27465" type: "efl" mode: "logic" }
cell { name: "LUT__23063" type: "efl" mode: "logic" }
cell { name: "LUT__23061" type: "efl" mode: "logic" }
cell { name: "LUT__27472" type: "efl" mode: "logic" }
cell { name: "LUT__27478" type: "efl" mode: "logic" }
cell { name: "LUT__27480" type: "efl" mode: "logic" }
cell { name: "LUT__27481" type: "efl" mode: "logic" }
cell { name: "LUT__23056" type: "efl" mode: "logic" }
cell { name: "LUT__23054" type: "efl" mode: "logic" }
cell { name: "LUT__23051" type: "efl" mode: "logic" }
cell { name: "LUT__27485" type: "efl" mode: "logic" }
cell { name: "LUT__27488" type: "efl" mode: "logic" }
cell { name: "LUT__27494" type: "efl" mode: "logic" }
cell { name: "LUT__27496" type: "efl" mode: "logic" }
cell { name: "LUT__27497" type: "efl" mode: "logic" }
cell { name: "LUT__27501" type: "efl" mode: "logic" }
cell { name: "LUT__27504" type: "efl" mode: "logic" }
cell { name: "LUT__27505" type: "efl" mode: "logic" }
cell { name: "LUT__23047" type: "efl" mode: "logic" }
cell { name: "LUT__22943" type: "efl" mode: "logic" }
cell { name: "LUT__22942" type: "efl" mode: "logic" }
cell { name: "LUT__22941" type: "efl" mode: "logic" }
cell { name: "LUT__22940" type: "efl" mode: "logic" }
cell { name: "LUT__22939" type: "efl" mode: "logic" }
cell { name: "LUT__22938" type: "efl" mode: "logic" }
cell { name: "MipiRx_CNT[2]" type: "io" mode: "inpad" fixed {x: 26 y: 243 k: 1} }
cell { name: "MMipiTx_LANES[0]" type: "io" mode: "outpad" fixed {x: 130 y: 243 k: 2} }
cell { name: "MipiTx_DATA[45]" type: "io" mode: "outpad" fixed {x: 45 y: 243 k: 0} }
cell { name: "LUT__22936" type: "efl" mode: "logic" }
cell { name: "LUT__22935" type: "efl" mode: "logic" }
cell { name: "LUT__22934" type: "efl" mode: "logic" }
cell { name: "LUT__22932" type: "efl" mode: "logic" }
cell { name: "LUT__22931" type: "efl" mode: "logic" }
cell { name: "LUT__22930" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22928" type: "efl" mode: "logic" }
cell { name: "LUT__22927" type: "efl" mode: "logic" }
cell { name: "LUT__22904" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22903" type: "efl" mode: "logic" }
cell { name: "LUT__22902" type: "efl" mode: "logic" }
cell { name: "LUT__22901" type: "efl" mode: "logic" }
cell { name: "LUT__22900" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/sub_49/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22898" type: "efl" mode: "logic" }
cell { name: "LUT__22897" type: "efl" mode: "logic" }
cell { name: "LUT__22896" type: "efl" mode: "logic" }
cell { name: "LUT__22894" type: "efl" mode: "logic" }
cell { name: "LUT__22893" type: "efl" mode: "logic" }
cell { name: "LUT__22892" type: "efl" mode: "logic" }
cell { name: "LUT__22890" type: "efl" mode: "logic" }
cell { name: "LUT__22889" type: "efl" mode: "logic" }
cell { name: "LUT__22888" type: "efl" mode: "logic" }
cell { name: "LUT__22887" type: "efl" mode: "logic" }
cell { name: "LUT__22886" type: "efl" mode: "logic" }
cell { name: "LUT__22885" type: "efl" mode: "logic" }
cell { name: "LUT__22884" type: "efl" mode: "logic" }
cell { name: "MipiRx_CNT[3]" type: "io" mode: "inpad" fixed {x: 26 y: 243 k: 3} }
cell { name: "LUT__22882" type: "efl" mode: "logic" }
cell { name: "LUT__22877" type: "efl" mode: "logic" }
cell { name: "LUT__22873" type: "efl" mode: "logic" }
cell { name: "LUT__22871" type: "efl" mode: "logic" }
cell { name: "LUT__22869" type: "efl" mode: "logic" }
cell { name: "LUT__22866" type: "efl" mode: "logic" }
cell { name: "LUT__22864" type: "efl" mode: "logic" }
cell { name: "LUT__22862" type: "efl" mode: "logic" }
cell { name: "LUT__22861" type: "efl" mode: "logic" }
cell { name: "LUT__22860" type: "efl" mode: "logic" }
cell { name: "LUT__22858" type: "efl" mode: "logic" }
cell { name: "MipiRx_VSYNC[0]" type: "io" mode: "inpad" fixed {x: 21 y: 243 k: 1} }
cell { name: "MMipiTx_LANES[1]" type: "io" mode: "outpad" fixed {x: 131 y: 243 k: 0} }
cell { name: "LUT__22849" type: "efl" mode: "logic" }
cell { name: "LUT__22844" type: "efl" mode: "logic" }
cell { name: "LUT__22838" type: "efl" mode: "logic" }
cell { name: "LUT__22837" type: "efl" mode: "logic" }
cell { name: "LUT__22836" type: "efl" mode: "logic" }
cell { name: "LUT__22834" type: "efl" mode: "logic" }
cell { name: "LUT__22833" type: "efl" mode: "logic" }
cell { name: "LUT__22832" type: "efl" mode: "logic" }
cell { name: "LUT__22830" type: "efl" mode: "logic" }
cell { name: "LUT__22829" type: "efl" mode: "logic" }
cell { name: "LUT__22828" type: "efl" mode: "logic" }
cell { name: "LUT__22826" type: "efl" mode: "logic" }
cell { name: "LUT__22825" type: "efl" mode: "logic" }
cell { name: "LUT__22824" type: "efl" mode: "logic" }
cell { name: "LUT__22823" type: "efl" mode: "logic" }
cell { name: "LUT__22822" type: "efl" mode: "logic" }
cell { name: "LUT__22821" type: "efl" mode: "logic" }
cell { name: "LUT__22820" type: "efl" mode: "logic" }
cell { name: "MipiRx_VSYNC[1]" type: "io" mode: "inpad" fixed {x: 22 y: 243 k: 1} }
cell { name: "LUT__22818" type: "efl" mode: "logic" }
cell { name: "LUT__22817" type: "efl" mode: "logic" }
cell { name: "LUT__22816" type: "efl" mode: "logic" }
cell { name: "LUT__22814" type: "efl" mode: "logic" }
cell { name: "LUT__22813" type: "efl" mode: "logic" }
cell { name: "LUT__22812" type: "efl" mode: "logic" }
cell { name: "LUT__22810" type: "efl" mode: "logic" }
cell { name: "LUT__22809" type: "efl" mode: "logic" }
cell { name: "LUT__22808" type: "efl" mode: "logic" }
cell { name: "LUT__22807" type: "efl" mode: "logic" }
cell { name: "LUT__22805" type: "efl" mode: "logic" }
cell { name: "LUT__22804" type: "efl" mode: "logic" }
cell { name: "LUT__22802" type: "efl" mode: "logic" }
cell { name: "LUT__22801" type: "efl" mode: "logic" }
cell { name: "LUT__22800" type: "efl" mode: "logic" }
cell { name: "LUT__22798" type: "efl" mode: "logic" }
cell { name: "LUT__22797" type: "efl" mode: "logic" }
cell { name: "LUT__22796" type: "efl" mode: "logic" }
cell { name: "MipiRx_VSYNC[2]" type: "io" mode: "inpad" fixed {x: 23 y: 243 k: 1} }
cell { name: "MMipiTx_RSTN" type: "io" mode: "outpad" fixed {x: 137 y: 243 k: 0} }
cell { name: "MipiTx_DATA[46]" type: "io" mode: "outpad" fixed {x: 45 y: 243 k: 2} }
cell { name: "MipiTx_HRES[3]" type: "io" mode: "outpad" fixed {x: 56 y: 243 k: 0} }
cell { name: "MipiTx_LANES[1]" type: "io" mode: "outpad" fixed {x: 67 y: 243 k: 0} }
cell { name: "LUT__22784" type: "efl" mode: "logic" }
cell { name: "LUT__22782" type: "efl" mode: "logic" }
cell { name: "LUT__22781" type: "efl" mode: "logic" }
cell { name: "LUT__22780" type: "efl" mode: "logic" }
cell { name: "LUT__22778" type: "efl" mode: "logic" }
cell { name: "LUT__22775" type: "efl" mode: "logic" }
cell { name: "LUT__22774" type: "efl" mode: "logic" }
cell { name: "LUT__22773" type: "efl" mode: "logic" }
cell { name: "LUT__22770" type: "efl" mode: "logic" }
cell { name: "LUT__22769" type: "efl" mode: "logic" }
cell { name: "LUT__22768" type: "efl" mode: "logic" }
cell { name: "LUT__22762" type: "efl" mode: "logic" }
cell { name: "LUT__22761" type: "efl" mode: "logic" }
cell { name: "LUT__22760" type: "efl" mode: "logic" }
cell { name: "LUT__22759" type: "efl" mode: "logic" }
cell { name: "MipiRx_VSYNC[3]" type: "io" mode: "inpad" fixed {x: 24 y: 243 k: 1} }
cell { name: "LUT__22753" type: "efl" mode: "logic" }
cell { name: "LUT__22752" type: "efl" mode: "logic" }
cell { name: "LUT__22730" type: "efl" mode: "logic" }
cell { name: "LUT__22729" type: "efl" mode: "logic" }
cell { name: "LUT__22728" type: "efl" mode: "logic" }
cell { name: "LUT__22727" type: "efl" mode: "logic" }
cell { name: "LUT__22726" type: "efl" mode: "logic" }
cell { name: "LUT__22725" type: "efl" mode: "logic" }
cell { name: "LUT__22724" type: "efl" mode: "logic" }
cell { name: "MipiRx_HSYNC[0]" type: "io" mode: "inpad" fixed {x: 21 y: 243 k: 3} }
cell { name: "MMipiTx_DPHY_RSTN" type: "io" mode: "outpad" fixed {x: 137 y: 243 k: 2} }
cell { name: "LUT__22721" type: "efl" mode: "logic" }
cell { name: "LUT__22720" type: "efl" mode: "logic" }
cell { name: "LUT__22717" type: "efl" mode: "logic" }
cell { name: "LUT__22716" type: "efl" mode: "logic" }
cell { name: "LUT__22714" type: "efl" mode: "logic" }
cell { name: "LUT__22713" type: "efl" mode: "logic" }
cell { name: "LUT__22712" type: "efl" mode: "logic" }
cell { name: "LUT__22711" type: "efl" mode: "logic" }
cell { name: "LUT__22708" type: "efl" mode: "logic" }
cell { name: "LUT__22706" type: "efl" mode: "logic" }
cell { name: "LUT__22694" type: "efl" mode: "logic" }
cell { name: "LUT__22693" type: "efl" mode: "logic" }
cell { name: "LUT__22692" type: "efl" mode: "logic" }
cell { name: "MipiRx_HSYNC[1]" type: "io" mode: "inpad" fixed {x: 22 y: 243 k: 3} }
cell { name: "LUT__22690" type: "efl" mode: "logic" }
cell { name: "LUT__22689" type: "efl" mode: "logic" }
cell { name: "LUT__22686" type: "efl" mode: "logic" }
cell { name: "LUT__22685" type: "efl" mode: "logic" }
cell { name: "LUT__22682" type: "efl" mode: "logic" }
cell { name: "LUT__22673" type: "efl" mode: "logic" }
cell { name: "LUT__22672" type: "efl" mode: "logic" }
cell { name: "LUT__22670" type: "efl" mode: "logic" }
cell { name: "LUT__22669" type: "efl" mode: "logic" }
cell { name: "LUT__22668" type: "efl" mode: "logic" }
cell { name: "LUT__22665" type: "efl" mode: "logic" }
cell { name: "LUT__22664" type: "efl" mode: "logic" }
cell { name: "LUT__22662" type: "efl" mode: "logic" }
cell { name: "LUT__22661" type: "efl" mode: "logic" }
cell { name: "MipiRx_HSYNC[2]" type: "io" mode: "inpad" fixed {x: 23 y: 243 k: 3} }
cell { name: "MipiTx_ULPS_CLK_EXIT" type: "io" mode: "outpad" fixed {x: 68 y: 243 k: 2} }
cell { name: "MipiTx_DATA[47]" type: "io" mode: "outpad" fixed {x: 46 y: 243 k: 0} }
cell { name: "LUT__22632" type: "efl" mode: "logic" }
cell { name: "LUT__22631" type: "efl" mode: "logic" }
cell { name: "MipiRx_HSYNC[3]" type: "io" mode: "inpad" fixed {x: 24 y: 243 k: 3} }
cell { name: "LUT__22626" type: "efl" mode: "logic" }
cell { name: "LUT__22622" type: "efl" mode: "logic" }
cell { name: "LUT__22620" type: "efl" mode: "logic" }
cell { name: "LUT__22618" type: "efl" mode: "logic" }
cell { name: "LUT__22616" type: "efl" mode: "logic" }
cell { name: "LUT__22615" type: "efl" mode: "logic" }
cell { name: "LUT__22614" type: "efl" mode: "logic" }
cell { name: "LUT__22613" type: "efl" mode: "logic" }
cell { name: "LUT__22612" type: "efl" mode: "logic" }
cell { name: "LUT__22610" type: "efl" mode: "logic" }
cell { name: "LUT__22609" type: "efl" mode: "logic" }
cell { name: "LUT__22608" type: "efl" mode: "logic" }
cell { name: "LUT__22605" type: "efl" mode: "logic" }
cell { name: "LUT__22604" type: "efl" mode: "logic" }
cell { name: "LUT__22602" type: "efl" mode: "logic" }
cell { name: "LUT__22601" type: "efl" mode: "logic" }
cell { name: "LUT__22600" type: "efl" mode: "logic" }
cell { name: "LUT__22599" type: "efl" mode: "logic" }
cell { name: "LUT__22598" type: "efl" mode: "logic" }
cell { name: "LUT__22597" type: "efl" mode: "logic" }
cell { name: "LUT__22596" type: "efl" mode: "logic" }
cell { name: "MipiRx_LANES[0]" type: "io" mode: "outpad" fixed {x: 77 y: 243 k: 0} }
cell { name: "MipiTx_ULPS_CLK_ENTER" type: "io" mode: "outpad" fixed {x: 68 y: 243 k: 0} }
cell { name: "LUT__22594" type: "efl" mode: "logic" }
cell { name: "LUT__22593" type: "efl" mode: "logic" }
cell { name: "LUT__22592" type: "efl" mode: "logic" }
cell { name: "LUT__22590" type: "efl" mode: "logic" }
cell { name: "LUT__22589" type: "efl" mode: "logic" }
cell { name: "LUT__22588" type: "efl" mode: "logic" }
cell { name: "LUT__22586" type: "efl" mode: "logic" }
cell { name: "LUT__22585" type: "efl" mode: "logic" }
cell { name: "LUT__22584" type: "efl" mode: "logic" }
cell { name: "LUT__22583" type: "efl" mode: "logic" }
cell { name: "LUT__22582" type: "efl" mode: "logic" }
cell { name: "LUT__22581" type: "efl" mode: "logic" }
cell { name: "LUT__22580" type: "efl" mode: "logic" }
cell { name: "LUT__22578" type: "efl" mode: "logic" }
cell { name: "LUT__22577" type: "efl" mode: "logic" }
cell { name: "LUT__22574" type: "efl" mode: "logic" }
cell { name: "LUT__22573" type: "efl" mode: "logic" }
cell { name: "LUT__22572" type: "efl" mode: "logic" }
cell { name: "LUT__22570" type: "efl" mode: "logic" }
cell { name: "LUT__22569" type: "efl" mode: "logic" }
cell { name: "LUT__22568" type: "efl" mode: "logic" }
cell { name: "LUT__22567" type: "efl" mode: "logic" }
cell { name: "LUT__22566" type: "efl" mode: "logic" }
cell { name: "LUT__22565" type: "efl" mode: "logic" }
cell { name: "LUT__22564" type: "efl" mode: "logic" }
cell { name: "MipiRx_LANES[1]" type: "io" mode: "outpad" fixed {x: 77 y: 243 k: 2} }
cell { name: "LUT__22562" type: "efl" mode: "logic" }
cell { name: "LUT__22560" type: "efl" mode: "logic" }
cell { name: "LUT__22558" type: "efl" mode: "logic" }
cell { name: "LUT__22557" type: "efl" mode: "logic" }
cell { name: "LUT__22556" type: "efl" mode: "logic" }
cell { name: "LUT__22554" type: "efl" mode: "logic" }
cell { name: "LUT__22553" type: "efl" mode: "logic" }
cell { name: "LUT__22552" type: "efl" mode: "logic" }
cell { name: "LUT__22551" type: "efl" mode: "logic" }
cell { name: "LUT__22550" type: "efl" mode: "logic" }
cell { name: "LUT__22549" type: "efl" mode: "logic" }
cell { name: "LUT__22548" type: "efl" mode: "logic" }
cell { name: "LUT__22545" type: "efl" mode: "logic" }
cell { name: "LUT__22544" type: "efl" mode: "logic" }
cell { name: "LUT__22542" type: "efl" mode: "logic" }
cell { name: "LUT__22541" type: "efl" mode: "logic" }
cell { name: "LUT__22540" type: "efl" mode: "logic" }
cell { name: "LUT__22538" type: "efl" mode: "logic" }
cell { name: "LUT__22537" type: "efl" mode: "logic" }
cell { name: "LUT__22536" type: "efl" mode: "logic" }
cell { name: "LUT__22535" type: "efl" mode: "logic" }
cell { name: "LUT__22534" type: "efl" mode: "logic" }
cell { name: "LUT__22533" type: "efl" mode: "logic" }
cell { name: "LUT__22532" type: "efl" mode: "logic" }
cell { name: "MipiRx_VC_ENA[0]" type: "io" mode: "outpad" fixed {x: 74 y: 243 k: 2} }
cell { name: "MipiTx_ULPS_EXIT[0]" type: "io" mode: "outpad" fixed {x: 69 y: 243 k: 2} }
cell { name: "MipiTx_DATA[48]" type: "io" mode: "outpad" fixed {x: 46 y: 243 k: 2} }
cell { name: "MipiTx_HRES[4]" type: "io" mode: "outpad" fixed {x: 56 y: 243 k: 2} }
cell { name: "LUT__22530" type: "efl" mode: "logic" }
cell { name: "LUT__22529" type: "efl" mode: "logic" }
cell { name: "LUT__22528" type: "efl" mode: "logic" }
cell { name: "LUT__22526" type: "efl" mode: "logic" }
cell { name: "LUT__22525" type: "efl" mode: "logic" }
cell { name: "LUT__22524" type: "efl" mode: "logic" }
cell { name: "LUT__22522" type: "efl" mode: "logic" }
cell { name: "LUT__22521" type: "efl" mode: "logic" }
cell { name: "LUT__22520" type: "efl" mode: "logic" }
cell { name: "LUT__22519" type: "efl" mode: "logic" }
cell { name: "LUT__22518" type: "efl" mode: "logic" }
cell { name: "LUT__22517" type: "efl" mode: "logic" }
cell { name: "LUT__22514" type: "efl" mode: "logic" }
cell { name: "LUT__22513" type: "efl" mode: "logic" }
cell { name: "LUT__22512" type: "efl" mode: "logic" }
cell { name: "LUT__22510" type: "efl" mode: "logic" }
cell { name: "LUT__22509" type: "efl" mode: "logic" }
cell { name: "LUT__22508" type: "efl" mode: "logic" }
cell { name: "LUT__22506" type: "efl" mode: "logic" }
cell { name: "LUT__22505" type: "efl" mode: "logic" }
cell { name: "LUT__22504" type: "efl" mode: "logic" }
cell { name: "LUT__22503" type: "efl" mode: "logic" }
cell { name: "LUT__22502" type: "efl" mode: "logic" }
cell { name: "LUT__22500" type: "efl" mode: "logic" }
cell { name: "MipiRx_VC_ENA[1]" type: "io" mode: "outpad" fixed {x: 75 y: 243 k: 0} }
cell { name: "LUT__22498" type: "efl" mode: "logic" }
cell { name: "LUT__22497" type: "efl" mode: "logic" }
cell { name: "LUT__22496" type: "efl" mode: "logic" }
cell { name: "LUT__22494" type: "efl" mode: "logic" }
cell { name: "LUT__22493" type: "efl" mode: "logic" }
cell { name: "LUT__22492" type: "efl" mode: "logic" }
cell { name: "LUT__22490" type: "efl" mode: "logic" }
cell { name: "LUT__22489" type: "efl" mode: "logic" }
cell { name: "LUT__22488" type: "efl" mode: "logic" }
cell { name: "LUT__22487" type: "efl" mode: "logic" }
cell { name: "LUT__22485" type: "efl" mode: "logic" }
cell { name: "LUT__22484" type: "efl" mode: "logic" }
cell { name: "LUT__22482" type: "efl" mode: "logic" }
cell { name: "LUT__22481" type: "efl" mode: "logic" }
cell { name: "LUT__22480" type: "efl" mode: "logic" }
cell { name: "LUT__22478" type: "efl" mode: "logic" }
cell { name: "LUT__22477" type: "efl" mode: "logic" }
cell { name: "LUT__22476" type: "efl" mode: "logic" }
cell { name: "LUT__22474" type: "efl" mode: "logic" }
cell { name: "LUT__22473" type: "efl" mode: "logic" }
cell { name: "LUT__22472" type: "efl" mode: "logic" }
cell { name: "LUT__22470" type: "efl" mode: "logic" }
cell { name: "LUT__22469" type: "efl" mode: "logic" }
cell { name: "LUT__22468" type: "efl" mode: "logic" }
cell { name: "MipiRx_VC_ENA[2]" type: "io" mode: "outpad" fixed {x: 75 y: 243 k: 2} }
cell { name: "MipiTx_ULPS_EXIT[1]" type: "io" mode: "outpad" fixed {x: 70 y: 243 k: 2} }
cell { name: "LUT__22466" type: "efl" mode: "logic" }
cell { name: "LUT__22465" type: "efl" mode: "logic" }
cell { name: "LUT__22464" type: "efl" mode: "logic" }
cell { name: "LUT__22462" type: "efl" mode: "logic" }
cell { name: "LUT__22461" type: "efl" mode: "logic" }
cell { name: "LUT__22460" type: "efl" mode: "logic" }
cell { name: "LUT__22458" type: "efl" mode: "logic" }
cell { name: "LUT__22457" type: "efl" mode: "logic" }
cell { name: "LUT__22455" type: "efl" mode: "logic" }
cell { name: "LUT__22454" type: "efl" mode: "logic" }
cell { name: "LUT__22453" type: "efl" mode: "logic" }
cell { name: "LUT__22452" type: "efl" mode: "logic" }
cell { name: "LUT__22450" type: "efl" mode: "logic" }
cell { name: "LUT__22449" type: "efl" mode: "logic" }
cell { name: "LUT__22448" type: "efl" mode: "logic" }
cell { name: "LUT__22446" type: "efl" mode: "logic" }
cell { name: "LUT__22445" type: "efl" mode: "logic" }
cell { name: "LUT__22444" type: "efl" mode: "logic" }
cell { name: "LUT__22442" type: "efl" mode: "logic" }
cell { name: "LUT__22440" type: "efl" mode: "logic" }
cell { name: "LUT__22439" type: "efl" mode: "logic" }
cell { name: "LUT__22438" type: "efl" mode: "logic" }
cell { name: "LUT__22437" type: "efl" mode: "logic" }
cell { name: "LUT__22436" type: "efl" mode: "logic" }
cell { name: "MipiRx_VC_ENA[3]" type: "io" mode: "outpad" fixed {x: 76 y: 243 k: 0} }
cell { name: "LUT__22434" type: "efl" mode: "logic" }
cell { name: "LUT__22433" type: "efl" mode: "logic" }
cell { name: "LUT__22432" type: "efl" mode: "logic" }
cell { name: "LUT__22430" type: "efl" mode: "logic" }
cell { name: "LUT__22429" type: "efl" mode: "logic" }
cell { name: "LUT__22428" type: "efl" mode: "logic" }
cell { name: "LUT__22425" type: "efl" mode: "logic" }
cell { name: "LUT__22424" type: "efl" mode: "logic" }
cell { name: "LUT__22423" type: "efl" mode: "logic" }
cell { name: "LUT__22422" type: "efl" mode: "logic" }
cell { name: "LUT__22421" type: "efl" mode: "logic" }
cell { name: "LUT__22420" type: "efl" mode: "logic" }
cell { name: "LUT__22418" type: "efl" mode: "logic" }
cell { name: "LUT__22417" type: "efl" mode: "logic" }
cell { name: "LUT__22416" type: "efl" mode: "logic" }
cell { name: "LUT__22414" type: "efl" mode: "logic" }
cell { name: "LUT__22413" type: "efl" mode: "logic" }
cell { name: "LUT__22412" type: "efl" mode: "logic" }
cell { name: "LUT__22410" type: "efl" mode: "logic" }
cell { name: "LUT__22409" type: "efl" mode: "logic" }
cell { name: "LUT__22408" type: "efl" mode: "logic" }
cell { name: "LUT__22407" type: "efl" mode: "logic" }
cell { name: "LUT__22406" type: "efl" mode: "logic" }
cell { name: "LUT__22405" type: "efl" mode: "logic" }
cell { name: "LUT__22404" type: "efl" mode: "logic" }
cell { name: "MipiRx_RSTN" type: "io" mode: "outpad" fixed {x: 78 y: 243 k: 2} }
cell { name: "MipiTx_ULPS_EXIT[2]" type: "io" mode: "outpad" fixed {x: 71 y: 243 k: 2} }
cell { name: "MipiTx_DATA[49]" type: "io" mode: "outpad" fixed {x: 47 y: 243 k: 0} }
cell { name: "LUT__22402" type: "efl" mode: "logic" }
cell { name: "LUT__22401" type: "efl" mode: "logic" }
cell { name: "LUT__22400" type: "efl" mode: "logic" }
cell { name: "LUT__22398" type: "efl" mode: "logic" }
cell { name: "LUT__22397" type: "efl" mode: "logic" }
cell { name: "LUT__22394" type: "efl" mode: "logic" }
cell { name: "LUT__22393" type: "efl" mode: "logic" }
cell { name: "LUT__22392" type: "efl" mode: "logic" }
cell { name: "LUT__22391" type: "efl" mode: "logic" }
cell { name: "LUT__22390" type: "efl" mode: "logic" }
cell { name: "LUT__22389" type: "efl" mode: "logic" }
cell { name: "LUT__22388" type: "efl" mode: "logic" }
cell { name: "LUT__22386" type: "efl" mode: "logic" }
cell { name: "LUT__22385" type: "efl" mode: "logic" }
cell { name: "LUT__22384" type: "efl" mode: "logic" }
cell { name: "LUT__22382" type: "efl" mode: "logic" }
cell { name: "LUT__22380" type: "efl" mode: "logic" }
cell { name: "LUT__22378" type: "efl" mode: "logic" }
cell { name: "LUT__22377" type: "efl" mode: "logic" }
cell { name: "LUT__22376" type: "efl" mode: "logic" }
cell { name: "LUT__22375" type: "efl" mode: "logic" }
cell { name: "LUT__22374" type: "efl" mode: "logic" }
cell { name: "LUT__22373" type: "efl" mode: "logic" }
cell { name: "LUT__22372" type: "efl" mode: "logic" }
cell { name: "MipiRx_DPHY_RSTN" type: "io" mode: "outpad" fixed {x: 78 y: 243 k: 0} }
cell { name: "LUT__22370" type: "efl" mode: "logic" }
cell { name: "LUT__22369" type: "efl" mode: "logic" }
cell { name: "LUT__22368" type: "efl" mode: "logic" }
cell { name: "LUT__22365" type: "efl" mode: "logic" }
cell { name: "LUT__22364" type: "efl" mode: "logic" }
cell { name: "LUT__22362" type: "efl" mode: "logic" }
cell { name: "LUT__22361" type: "efl" mode: "logic" }
cell { name: "LUT__22360" type: "efl" mode: "logic" }
cell { name: "LUT__22359" type: "efl" mode: "logic" }
cell { name: "LUT__22358" type: "efl" mode: "logic" }
cell { name: "LUT__22357" type: "efl" mode: "logic" }
cell { name: "LUT__22356" type: "efl" mode: "logic" }
cell { name: "LUT__22354" type: "efl" mode: "logic" }
cell { name: "LUT__22353" type: "efl" mode: "logic" }
cell { name: "LUT__22352" type: "efl" mode: "logic" }
cell { name: "LUT__22350" type: "efl" mode: "logic" }
cell { name: "LUT__22349" type: "efl" mode: "logic" }
cell { name: "LUT__22348" type: "efl" mode: "logic" }
cell { name: "LUT__22346" type: "efl" mode: "logic" }
cell { name: "LUT__22345" type: "efl" mode: "logic" }
cell { name: "LUT__22344" type: "efl" mode: "logic" }
cell { name: "LUT__22343" type: "efl" mode: "logic" }
cell { name: "LUT__22342" type: "efl" mode: "logic" }
cell { name: "LUT__22341" type: "efl" mode: "logic" }
cell { name: "LUT__22340" type: "efl" mode: "logic" }
cell { name: "MipiRxPixelClk" type: "io" mode: "inpad" fixed {x: 160 y: 122 k: 1} }
cell { name: "MipiTx_ULPS_EXIT[3]" type: "io" mode: "outpad" fixed {x: 72 y: 243 k: 2} }
cell { name: "LUT__22338" type: "efl" mode: "logic" }
cell { name: "LUT__22337" type: "efl" mode: "logic" }
cell { name: "LUT__22334" type: "efl" mode: "logic" }
cell { name: "LUT__22333" type: "efl" mode: "logic" }
cell { name: "LUT__22332" type: "efl" mode: "logic" }
cell { name: "LUT__22330" type: "efl" mode: "logic" }
cell { name: "LUT__22329" type: "efl" mode: "logic" }
cell { name: "LUT__22328" type: "efl" mode: "logic" }
cell { name: "LUT__22327" type: "efl" mode: "logic" }
cell { name: "LUT__22326" type: "efl" mode: "logic" }
cell { name: "LUT__22325" type: "efl" mode: "logic" }
cell { name: "LUT__22324" type: "efl" mode: "logic" }
cell { name: "LUT__22322" type: "efl" mode: "logic" }
cell { name: "LUT__22320" type: "efl" mode: "logic" }
cell { name: "LUT__22318" type: "efl" mode: "logic" }
cell { name: "LUT__22317" type: "efl" mode: "logic" }
cell { name: "LUT__22316" type: "efl" mode: "logic" }
cell { name: "LUT__22314" type: "efl" mode: "logic" }
cell { name: "LUT__22313" type: "efl" mode: "logic" }
cell { name: "LUT__22312" type: "efl" mode: "logic" }
cell { name: "LUT__22311" type: "efl" mode: "logic" }
cell { name: "LUT__22310" type: "efl" mode: "logic" }
cell { name: "LUT__22309" type: "efl" mode: "logic" }
cell { name: "LUT__22308" type: "efl" mode: "logic" }
cell { name: "MipiRxCalClk" type: "io" mode: "inpad" fixed {x: 160 y: 121 k: 1} }
cell { name: "LUT__22305" type: "efl" mode: "logic" }
cell { name: "LUT__22304" type: "efl" mode: "logic" }
cell { name: "LUT__22302" type: "efl" mode: "logic" }
cell { name: "LUT__22301" type: "efl" mode: "logic" }
cell { name: "LUT__22300" type: "efl" mode: "logic" }
cell { name: "LUT__22298" type: "efl" mode: "logic" }
cell { name: "LUT__22297" type: "efl" mode: "logic" }
cell { name: "LUT__22296" type: "efl" mode: "logic" }
cell { name: "LUT__22295" type: "efl" mode: "logic" }
cell { name: "LUT__22294" type: "efl" mode: "logic" }
cell { name: "LUT__22293" type: "efl" mode: "logic" }
cell { name: "LUT__22292" type: "efl" mode: "logic" }
cell { name: "LUT__22290" type: "efl" mode: "logic" }
cell { name: "LUT__22289" type: "efl" mode: "logic" }
cell { name: "LUT__22288" type: "efl" mode: "logic" }
cell { name: "LUT__22286" type: "efl" mode: "logic" }
cell { name: "LUT__22285" type: "efl" mode: "logic" }
cell { name: "LUT__22284" type: "efl" mode: "logic" }
cell { name: "LUT__22282" type: "efl" mode: "logic" }
cell { name: "LUT__22281" type: "efl" mode: "logic" }
cell { name: "LUT__22280" type: "efl" mode: "logic" }
cell { name: "LUT__22279" type: "efl" mode: "logic" }
cell { name: "LUT__22278" type: "efl" mode: "logic" }
cell { name: "LUT__22277" type: "efl" mode: "logic" }
cell { name: "MMipiTx_ULPS_CLK_EXIT" type: "io" mode: "outpad" fixed {x: 132 y: 243 k: 2} }
cell { name: "MipiTx_ULPS_ENTER[0]" type: "io" mode: "outpad" fixed {x: 69 y: 243 k: 0} }
cell { name: "MipiTx_DATA[50]" type: "io" mode: "outpad" fixed {x: 47 y: 243 k: 2} }
cell { name: "MipiTx_HRES[5]" type: "io" mode: "outpad" fixed {x: 57 y: 243 k: 0} }
cell { name: "MipiTx_RSTN" type: "io" mode: "outpad" fixed {x: 73 y: 243 k: 0} }
cell { name: "jtag_inst1_UPDATE" type: "io" mode: "inpad" fixed {x: 0 y: 6 k: 1} }
cell { name: "LUT__22274" type: "efl" mode: "logic" }
cell { name: "LUT__22273" type: "efl" mode: "logic" }
cell { name: "LUT__22272" type: "efl" mode: "logic" }
cell { name: "LUT__22270" type: "efl" mode: "logic" }
cell { name: "LUT__22269" type: "efl" mode: "logic" }
cell { name: "LUT__22268" type: "efl" mode: "logic" }
cell { name: "LUT__22266" type: "efl" mode: "logic" }
cell { name: "LUT__22265" type: "efl" mode: "logic" }
cell { name: "LUT__22264" type: "efl" mode: "logic" }
cell { name: "LUT__22263" type: "efl" mode: "logic" }
cell { name: "LUT__22262" type: "efl" mode: "logic" }
cell { name: "LUT__22260" type: "efl" mode: "logic" }
cell { name: "LUT__22258" type: "efl" mode: "logic" }
cell { name: "LUT__22257" type: "efl" mode: "logic" }
cell { name: "LUT__22256" type: "efl" mode: "logic" }
cell { name: "LUT__22254" type: "efl" mode: "logic" }
cell { name: "LUT__22253" type: "efl" mode: "logic" }
cell { name: "LUT__22252" type: "efl" mode: "logic" }
cell { name: "LUT__22250" type: "efl" mode: "logic" }
cell { name: "LUT__22249" type: "efl" mode: "logic" }
cell { name: "LUT__22248" type: "efl" mode: "logic" }
cell { name: "LUT__22247" type: "efl" mode: "logic" }
cell { name: "LUT__22245" type: "efl" mode: "logic" }
cell { name: "LUT__22244" type: "efl" mode: "logic" }
cell { name: "MMipiTx_ULPS_CLK_ENTER" type: "io" mode: "outpad" fixed {x: 132 y: 243 k: 0} }
cell { name: "LUT__22242" type: "efl" mode: "logic" }
cell { name: "LUT__22241" type: "efl" mode: "logic" }
cell { name: "LUT__22240" type: "efl" mode: "logic" }
cell { name: "LUT__22238" type: "efl" mode: "logic" }
cell { name: "LUT__22237" type: "efl" mode: "logic" }
cell { name: "LUT__22236" type: "efl" mode: "logic" }
cell { name: "LUT__22234" type: "efl" mode: "logic" }
cell { name: "LUT__22233" type: "efl" mode: "logic" }
cell { name: "LUT__22232" type: "efl" mode: "logic" }
cell { name: "LUT__22230" type: "efl" mode: "logic" }
cell { name: "LUT__22229" type: "efl" mode: "logic" }
cell { name: "LUT__22228" type: "efl" mode: "logic" }
cell { name: "LUT__22226" type: "efl" mode: "logic" }
cell { name: "LUT__22225" type: "efl" mode: "logic" }
cell { name: "LUT__22224" type: "efl" mode: "logic" }
cell { name: "LUT__22222" type: "efl" mode: "logic" }
cell { name: "LUT__22221" type: "efl" mode: "logic" }
cell { name: "LUT__22220" type: "efl" mode: "logic" }
cell { name: "LUT__22218" type: "efl" mode: "logic" }
cell { name: "LUT__22217" type: "efl" mode: "logic" }
cell { name: "LUT__22215" type: "efl" mode: "logic" }
cell { name: "LUT__22214" type: "efl" mode: "logic" }
cell { name: "LUT__22213" type: "efl" mode: "logic" }
cell { name: "LUT__22212" type: "efl" mode: "logic" }
cell { name: "MMipiTx_ULPS_EXIT[0]" type: "io" mode: "outpad" fixed {x: 133 y: 243 k: 2} }
cell { name: "MipiTx_ULPS_ENTER[1]" type: "io" mode: "outpad" fixed {x: 70 y: 243 k: 0} }
cell { name: "LUT__22210" type: "efl" mode: "logic" }
cell { name: "LUT__22209" type: "efl" mode: "logic" }
cell { name: "LUT__22208" type: "efl" mode: "logic" }
cell { name: "LUT__22206" type: "efl" mode: "logic" }
cell { name: "LUT__22205" type: "efl" mode: "logic" }
cell { name: "LUT__22204" type: "efl" mode: "logic" }
cell { name: "LUT__22202" type: "efl" mode: "logic" }
cell { name: "LUT__22200" type: "efl" mode: "logic" }
cell { name: "LUT__22199" type: "efl" mode: "logic" }
cell { name: "LUT__22198" type: "efl" mode: "logic" }
cell { name: "LUT__22197" type: "efl" mode: "logic" }
cell { name: "LUT__22196" type: "efl" mode: "logic" }
cell { name: "LUT__22194" type: "efl" mode: "logic" }
cell { name: "LUT__22193" type: "efl" mode: "logic" }
cell { name: "LUT__22192" type: "efl" mode: "logic" }
cell { name: "LUT__22190" type: "efl" mode: "logic" }
cell { name: "LUT__22189" type: "efl" mode: "logic" }
cell { name: "LUT__22188" type: "efl" mode: "logic" }
cell { name: "LUT__22185" type: "efl" mode: "logic" }
cell { name: "LUT__22184" type: "efl" mode: "logic" }
cell { name: "LUT__22183" type: "efl" mode: "logic" }
cell { name: "LUT__22182" type: "efl" mode: "logic" }
cell { name: "LUT__22181" type: "efl" mode: "logic" }
cell { name: "LUT__22180" type: "efl" mode: "logic" }
cell { name: "MMipiTx_ULPS_EXIT[1]" type: "io" mode: "outpad" fixed {x: 134 y: 243 k: 2} }
cell { name: "LUT__22178" type: "efl" mode: "logic" }
cell { name: "LUT__22177" type: "efl" mode: "logic" }
cell { name: "LUT__22176" type: "efl" mode: "logic" }
cell { name: "LUT__22174" type: "efl" mode: "logic" }
cell { name: "LUT__22173" type: "efl" mode: "logic" }
cell { name: "LUT__22172" type: "efl" mode: "logic" }
cell { name: "LUT__22170" type: "efl" mode: "logic" }
cell { name: "LUT__22169" type: "efl" mode: "logic" }
cell { name: "LUT__22168" type: "efl" mode: "logic" }
cell { name: "LUT__22167" type: "efl" mode: "logic" }
cell { name: "LUT__22166" type: "efl" mode: "logic" }
cell { name: "LUT__22165" type: "efl" mode: "logic" }
cell { name: "LUT__22164" type: "efl" mode: "logic" }
cell { name: "LUT__22162" type: "efl" mode: "logic" }
cell { name: "LUT__22161" type: "efl" mode: "logic" }
cell { name: "LUT__22160" type: "efl" mode: "logic" }
cell { name: "LUT__22158" type: "efl" mode: "logic" }
cell { name: "LUT__22157" type: "efl" mode: "logic" }
cell { name: "LUT__22154" type: "efl" mode: "logic" }
cell { name: "LUT__22153" type: "efl" mode: "logic" }
cell { name: "LUT__22152" type: "efl" mode: "logic" }
cell { name: "LUT__22151" type: "efl" mode: "logic" }
cell { name: "LUT__22150" type: "efl" mode: "logic" }
cell { name: "LUT__22149" type: "efl" mode: "logic" }
cell { name: "LUT__22148" type: "efl" mode: "logic" }
cell { name: "MMipiTx_ULPS_EXIT[2]" type: "io" mode: "outpad" fixed {x: 135 y: 243 k: 2} }
cell { name: "MipiTx_ULPS_ENTER[2]" type: "io" mode: "outpad" fixed {x: 71 y: 243 k: 0} }
cell { name: "MipiTx_DATA[51]" type: "io" mode: "outpad" fixed {x: 48 y: 243 k: 0} }
cell { name: "LUT__22146" type: "efl" mode: "logic" }
cell { name: "LUT__22145" type: "efl" mode: "logic" }
cell { name: "LUT__22144" type: "efl" mode: "logic" }
cell { name: "LUT__22142" type: "efl" mode: "logic" }
cell { name: "LUT__22140" type: "efl" mode: "logic" }
cell { name: "LUT__22138" type: "efl" mode: "logic" }
cell { name: "LUT__22137" type: "efl" mode: "logic" }
cell { name: "LUT__22136" type: "efl" mode: "logic" }
cell { name: "LUT__22135" type: "efl" mode: "logic" }
cell { name: "LUT__22134" type: "efl" mode: "logic" }
cell { name: "LUT__22133" type: "efl" mode: "logic" }
cell { name: "LUT__22132" type: "efl" mode: "logic" }
cell { name: "LUT__22130" type: "efl" mode: "logic" }
cell { name: "LUT__22129" type: "efl" mode: "logic" }
cell { name: "LUT__22128" type: "efl" mode: "logic" }
cell { name: "LUT__22125" type: "efl" mode: "logic" }
cell { name: "LUT__22124" type: "efl" mode: "logic" }
cell { name: "LUT__22122" type: "efl" mode: "logic" }
cell { name: "LUT__22121" type: "efl" mode: "logic" }
cell { name: "LUT__22120" type: "efl" mode: "logic" }
cell { name: "LUT__22119" type: "efl" mode: "logic" }
cell { name: "LUT__22118" type: "efl" mode: "logic" }
cell { name: "LUT__22117" type: "efl" mode: "logic" }
cell { name: "LUT__22116" type: "efl" mode: "logic" }
cell { name: "MMipiTx_ULPS_EXIT[3]" type: "io" mode: "outpad" fixed {x: 136 y: 243 k: 2} }
cell { name: "LUT__22114" type: "efl" mode: "logic" }
cell { name: "LUT__22113" type: "efl" mode: "logic" }
cell { name: "LUT__22112" type: "efl" mode: "logic" }
cell { name: "LUT__22110" type: "efl" mode: "logic" }
cell { name: "LUT__22109" type: "efl" mode: "logic" }
cell { name: "LUT__22108" type: "efl" mode: "logic" }
cell { name: "LUT__22106" type: "efl" mode: "logic" }
cell { name: "LUT__22105" type: "efl" mode: "logic" }
cell { name: "LUT__22104" type: "efl" mode: "logic" }
cell { name: "LUT__22103" type: "efl" mode: "logic" }
cell { name: "LUT__22102" type: "efl" mode: "logic" }
cell { name: "LUT__22101" type: "efl" mode: "logic" }
cell { name: "LUT__22100" type: "efl" mode: "logic" }
cell { name: "LUT__22098" type: "efl" mode: "logic" }
cell { name: "LUT__22097" type: "efl" mode: "logic" }
cell { name: "LUT__22094" type: "efl" mode: "logic" }
cell { name: "LUT__22093" type: "efl" mode: "logic" }
cell { name: "LUT__22092" type: "efl" mode: "logic" }
cell { name: "LUT__22090" type: "efl" mode: "logic" }
cell { name: "LUT__22089" type: "efl" mode: "logic" }
cell { name: "LUT__22088" type: "efl" mode: "logic" }
cell { name: "LUT__22087" type: "efl" mode: "logic" }
cell { name: "LUT__22086" type: "efl" mode: "logic" }
cell { name: "LUT__22085" type: "efl" mode: "logic" }
cell { name: "LUT__22084" type: "efl" mode: "logic" }
cell { name: "MMipiTx_ULPS_ENTER[0]" type: "io" mode: "outpad" fixed {x: 133 y: 243 k: 0} }
cell { name: "MipiTx_ULPS_ENTER[3]" type: "io" mode: "outpad" fixed {x: 72 y: 243 k: 0} }
cell { name: "LUT__22082" type: "efl" mode: "logic" }
cell { name: "LUT__22080" type: "efl" mode: "logic" }
cell { name: "LUT__22078" type: "efl" mode: "logic" }
cell { name: "LUT__22077" type: "efl" mode: "logic" }
cell { name: "LUT__22076" type: "efl" mode: "logic" }
cell { name: "LUT__22074" type: "efl" mode: "logic" }
cell { name: "LUT__22073" type: "efl" mode: "logic" }
cell { name: "LUT__22072" type: "efl" mode: "logic" }
cell { name: "LUT__22071" type: "efl" mode: "logic" }
cell { name: "LUT__22070" type: "efl" mode: "logic" }
cell { name: "LUT__22069" type: "efl" mode: "logic" }
cell { name: "LUT__22068" type: "efl" mode: "logic" }
cell { name: "LUT__22065" type: "efl" mode: "logic" }
cell { name: "LUT__22064" type: "efl" mode: "logic" }
cell { name: "LUT__22062" type: "efl" mode: "logic" }
cell { name: "LUT__22061" type: "efl" mode: "logic" }
cell { name: "LUT__22060" type: "efl" mode: "logic" }
cell { name: "LUT__22058" type: "efl" mode: "logic" }
cell { name: "LUT__22057" type: "efl" mode: "logic" }
cell { name: "LUT__22056" type: "efl" mode: "logic" }
cell { name: "LUT__22055" type: "efl" mode: "logic" }
cell { name: "LUT__22054" type: "efl" mode: "logic" }
cell { name: "LUT__22053" type: "efl" mode: "logic" }
cell { name: "LUT__22052" type: "efl" mode: "logic" }
cell { name: "MMipiTx_ULPS_ENTER[1]" type: "io" mode: "outpad" fixed {x: 134 y: 243 k: 0} }
cell { name: "LUT__22050" type: "efl" mode: "logic" }
cell { name: "LUT__22049" type: "efl" mode: "logic" }
cell { name: "LUT__22048" type: "efl" mode: "logic" }
cell { name: "LUT__22046" type: "efl" mode: "logic" }
cell { name: "LUT__22045" type: "efl" mode: "logic" }
cell { name: "LUT__22044" type: "efl" mode: "logic" }
cell { name: "LUT__22042" type: "efl" mode: "logic" }
cell { name: "LUT__22041" type: "efl" mode: "logic" }
cell { name: "LUT__22040" type: "efl" mode: "logic" }
cell { name: "LUT__22039" type: "efl" mode: "logic" }
cell { name: "LUT__22038" type: "efl" mode: "logic" }
cell { name: "LUT__22037" type: "efl" mode: "logic" }
cell { name: "LUT__22034" type: "efl" mode: "logic" }
cell { name: "LUT__22033" type: "efl" mode: "logic" }
cell { name: "LUT__22032" type: "efl" mode: "logic" }
cell { name: "LUT__22030" type: "efl" mode: "logic" }
cell { name: "LUT__22029" type: "efl" mode: "logic" }
cell { name: "LUT__22028" type: "efl" mode: "logic" }
cell { name: "LUT__22026" type: "efl" mode: "logic" }
cell { name: "LUT__22025" type: "efl" mode: "logic" }
cell { name: "LUT__22024" type: "efl" mode: "logic" }
cell { name: "LUT__22023" type: "efl" mode: "logic" }
cell { name: "LUT__22022" type: "efl" mode: "logic" }
cell { name: "LUT__22020" type: "efl" mode: "logic" }
cell { name: "MMipiTx_ULPS_ENTER[2]" type: "io" mode: "outpad" fixed {x: 135 y: 243 k: 0} }
cell { name: "MipiTx_VC[0]" type: "io" mode: "outpad" fixed {x: 62 y: 243 k: 2} }
cell { name: "MipiTx_DATA[52]" type: "io" mode: "outpad" fixed {x: 48 y: 243 k: 2} }
cell { name: "MipiTx_HRES[6]" type: "io" mode: "outpad" fixed {x: 57 y: 243 k: 2} }
cell { name: "LUT__22018" type: "efl" mode: "logic" }
cell { name: "LUT__22017" type: "efl" mode: "logic" }
cell { name: "LUT__22016" type: "efl" mode: "logic" }
cell { name: "LUT__22014" type: "efl" mode: "logic" }
cell { name: "LUT__22013" type: "efl" mode: "logic" }
cell { name: "LUT__22012" type: "efl" mode: "logic" }
cell { name: "LUT__22010" type: "efl" mode: "logic" }
cell { name: "LUT__22009" type: "efl" mode: "logic" }
cell { name: "LUT__22008" type: "efl" mode: "logic" }
cell { name: "LUT__22007" type: "efl" mode: "logic" }
cell { name: "LUT__22005" type: "efl" mode: "logic" }
cell { name: "LUT__22004" type: "efl" mode: "logic" }
cell { name: "LUT__22002" type: "efl" mode: "logic" }
cell { name: "LUT__22001" type: "efl" mode: "logic" }
cell { name: "LUT__22000" type: "efl" mode: "logic" }
cell { name: "LUT__21998" type: "efl" mode: "logic" }
cell { name: "LUT__21997" type: "efl" mode: "logic" }
cell { name: "LUT__21996" type: "efl" mode: "logic" }
cell { name: "LUT__21994" type: "efl" mode: "logic" }
cell { name: "LUT__21993" type: "efl" mode: "logic" }
cell { name: "LUT__21992" type: "efl" mode: "logic" }
cell { name: "LUT__21990" type: "efl" mode: "logic" }
cell { name: "LUT__21989" type: "efl" mode: "logic" }
cell { name: "LUT__21988" type: "efl" mode: "logic" }
cell { name: "MMipiTx_ULPS_ENTER[3]" type: "io" mode: "outpad" fixed {x: 136 y: 243 k: 0} }
cell { name: "LUT__21986" type: "efl" mode: "logic" }
cell { name: "LUT__21985" type: "efl" mode: "logic" }
cell { name: "LUT__21984" type: "efl" mode: "logic" }
cell { name: "LUT__21982" type: "efl" mode: "logic" }
cell { name: "LUT__21981" type: "efl" mode: "logic" }
cell { name: "LUT__21980" type: "efl" mode: "logic" }
cell { name: "LUT__21978" type: "efl" mode: "logic" }
cell { name: "LUT__21977" type: "efl" mode: "logic" }
cell { name: "LUT__21975" type: "efl" mode: "logic" }
cell { name: "LUT__21974" type: "efl" mode: "logic" }
cell { name: "LUT__21973" type: "efl" mode: "logic" }
cell { name: "LUT__21972" type: "efl" mode: "logic" }
cell { name: "LUT__21970" type: "efl" mode: "logic" }
cell { name: "LUT__21969" type: "efl" mode: "logic" }
cell { name: "LUT__21968" type: "efl" mode: "logic" }
cell { name: "LUT__21966" type: "efl" mode: "logic" }
cell { name: "LUT__21965" type: "efl" mode: "logic" }
cell { name: "LUT__21964" type: "efl" mode: "logic" }
cell { name: "LUT__21962" type: "efl" mode: "logic" }
cell { name: "LUT__21960" type: "efl" mode: "logic" }
cell { name: "LUT__21959" type: "efl" mode: "logic" }
cell { name: "LUT__21958" type: "efl" mode: "logic" }
cell { name: "LUT__21957" type: "efl" mode: "logic" }
cell { name: "LUT__21956" type: "efl" mode: "logic" }
cell { name: "MMipiTx_VC[0]" type: "io" mode: "outpad" fixed {x: 126 y: 243 k: 2} }
cell { name: "MipiTx_VC[1]" type: "io" mode: "outpad" fixed {x: 63 y: 243 k: 0} }
cell { name: "LUT__21954" type: "efl" mode: "logic" }
cell { name: "LUT__21953" type: "efl" mode: "logic" }
cell { name: "LUT__21952" type: "efl" mode: "logic" }
cell { name: "LUT__21950" type: "efl" mode: "logic" }
cell { name: "LUT__21949" type: "efl" mode: "logic" }
cell { name: "LUT__21948" type: "efl" mode: "logic" }
cell { name: "LUT__21945" type: "efl" mode: "logic" }
cell { name: "LUT__21944" type: "efl" mode: "logic" }
cell { name: "LUT__21943" type: "efl" mode: "logic" }
cell { name: "LUT__21942" type: "efl" mode: "logic" }
cell { name: "LUT__21941" type: "efl" mode: "logic" }
cell { name: "LUT__21940" type: "efl" mode: "logic" }
cell { name: "LUT__21938" type: "efl" mode: "logic" }
cell { name: "LUT__21937" type: "efl" mode: "logic" }
cell { name: "LUT__21936" type: "efl" mode: "logic" }
cell { name: "LUT__21934" type: "efl" mode: "logic" }
cell { name: "LUT__21933" type: "efl" mode: "logic" }
cell { name: "LUT__21932" type: "efl" mode: "logic" }
cell { name: "LUT__21930" type: "efl" mode: "logic" }
cell { name: "LUT__21929" type: "efl" mode: "logic" }
cell { name: "LUT__21928" type: "efl" mode: "logic" }
cell { name: "LUT__21927" type: "efl" mode: "logic" }
cell { name: "LUT__21926" type: "efl" mode: "logic" }
cell { name: "LUT__21925" type: "efl" mode: "logic" }
cell { name: "LUT__21924" type: "efl" mode: "logic" }
cell { name: "MMipiTx_VC[1]" type: "io" mode: "outpad" fixed {x: 127 y: 243 k: 0} }
cell { name: "LUT__21922" type: "efl" mode: "logic" }
cell { name: "LUT__21921" type: "efl" mode: "logic" }
cell { name: "LUT__21920" type: "efl" mode: "logic" }
cell { name: "LUT__21918" type: "efl" mode: "logic" }
cell { name: "LUT__21917" type: "efl" mode: "logic" }
cell { name: "LUT__21914" type: "efl" mode: "logic" }
cell { name: "LUT__21913" type: "efl" mode: "logic" }
cell { name: "LUT__21912" type: "efl" mode: "logic" }
cell { name: "LUT__21911" type: "efl" mode: "logic" }
cell { name: "LUT__21910" type: "efl" mode: "logic" }
cell { name: "LUT__21909" type: "efl" mode: "logic" }
cell { name: "LUT__21908" type: "efl" mode: "logic" }
cell { name: "LUT__21906" type: "efl" mode: "logic" }
cell { name: "LUT__21905" type: "efl" mode: "logic" }
cell { name: "LUT__21904" type: "efl" mode: "logic" }
cell { name: "LUT__21902" type: "efl" mode: "logic" }
cell { name: "LUT__21900" type: "efl" mode: "logic" }
cell { name: "LUT__21898" type: "efl" mode: "logic" }
cell { name: "LUT__21897" type: "efl" mode: "logic" }
cell { name: "LUT__21896" type: "efl" mode: "logic" }
cell { name: "LUT__21895" type: "efl" mode: "logic" }
cell { name: "LUT__21894" type: "efl" mode: "logic" }
cell { name: "LUT__21893" type: "efl" mode: "logic" }
cell { name: "LUT__21892" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[0]" type: "io" mode: "outpad" fixed {x: 86 y: 243 k: 2} }
cell { name: "MipiTx_DATA[0]" type: "io" mode: "outpad" fixed {x: 22 y: 243 k: 2} }
cell { name: "MipiTx_DATA[53]" type: "io" mode: "outpad" fixed {x: 49 y: 243 k: 0} }
cell { name: "LUT__21890" type: "efl" mode: "logic" }
cell { name: "LUT__21889" type: "efl" mode: "logic" }
cell { name: "LUT__21888" type: "efl" mode: "logic" }
cell { name: "LUT__21885" type: "efl" mode: "logic" }
cell { name: "LUT__21884" type: "efl" mode: "logic" }
cell { name: "LUT__21882" type: "efl" mode: "logic" }
cell { name: "LUT__21881" type: "efl" mode: "logic" }
cell { name: "LUT__21880" type: "efl" mode: "logic" }
cell { name: "LUT__21879" type: "efl" mode: "logic" }
cell { name: "LUT__21878" type: "efl" mode: "logic" }
cell { name: "LUT__21877" type: "efl" mode: "logic" }
cell { name: "LUT__21876" type: "efl" mode: "logic" }
cell { name: "LUT__21874" type: "efl" mode: "logic" }
cell { name: "LUT__21873" type: "efl" mode: "logic" }
cell { name: "LUT__21872" type: "efl" mode: "logic" }
cell { name: "LUT__21870" type: "efl" mode: "logic" }
cell { name: "LUT__21869" type: "efl" mode: "logic" }
cell { name: "LUT__21868" type: "efl" mode: "logic" }
cell { name: "LUT__21866" type: "efl" mode: "logic" }
cell { name: "LUT__21865" type: "efl" mode: "logic" }
cell { name: "LUT__21864" type: "efl" mode: "logic" }
cell { name: "LUT__21863" type: "efl" mode: "logic" }
cell { name: "LUT__21862" type: "efl" mode: "logic" }
cell { name: "LUT__21861" type: "efl" mode: "logic" }
cell { name: "LUT__21860" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[1]" type: "io" mode: "outpad" fixed {x: 87 y: 243 k: 0} }
cell { name: "LUT__21858" type: "efl" mode: "logic" }
cell { name: "LUT__21857" type: "efl" mode: "logic" }
cell { name: "LUT__21854" type: "efl" mode: "logic" }
cell { name: "LUT__21853" type: "efl" mode: "logic" }
cell { name: "LUT__21852" type: "efl" mode: "logic" }
cell { name: "LUT__21850" type: "efl" mode: "logic" }
cell { name: "LUT__21849" type: "efl" mode: "logic" }
cell { name: "LUT__21848" type: "efl" mode: "logic" }
cell { name: "LUT__21847" type: "efl" mode: "logic" }
cell { name: "LUT__21846" type: "efl" mode: "logic" }
cell { name: "LUT__21845" type: "efl" mode: "logic" }
cell { name: "LUT__21844" type: "efl" mode: "logic" }
cell { name: "LUT__21842" type: "efl" mode: "logic" }
cell { name: "LUT__21840" type: "efl" mode: "logic" }
cell { name: "LUT__21838" type: "efl" mode: "logic" }
cell { name: "LUT__21837" type: "efl" mode: "logic" }
cell { name: "LUT__21836" type: "efl" mode: "logic" }
cell { name: "LUT__21834" type: "efl" mode: "logic" }
cell { name: "LUT__21833" type: "efl" mode: "logic" }
cell { name: "LUT__21832" type: "efl" mode: "logic" }
cell { name: "LUT__21831" type: "efl" mode: "logic" }
cell { name: "LUT__21830" type: "efl" mode: "logic" }
cell { name: "LUT__21829" type: "efl" mode: "logic" }
cell { name: "LUT__21828" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[2]" type: "io" mode: "outpad" fixed {x: 87 y: 243 k: 2} }
cell { name: "MipiTx_DATA[1]" type: "io" mode: "outpad" fixed {x: 23 y: 243 k: 0} }
cell { name: "LUT__21825" type: "efl" mode: "logic" }
cell { name: "LUT__21824" type: "efl" mode: "logic" }
cell { name: "LUT__21822" type: "efl" mode: "logic" }
cell { name: "LUT__21821" type: "efl" mode: "logic" }
cell { name: "LUT__21820" type: "efl" mode: "logic" }
cell { name: "LUT__21818" type: "efl" mode: "logic" }
cell { name: "LUT__21817" type: "efl" mode: "logic" }
cell { name: "LUT__21816" type: "efl" mode: "logic" }
cell { name: "LUT__21815" type: "efl" mode: "logic" }
cell { name: "LUT__21814" type: "efl" mode: "logic" }
cell { name: "LUT__21813" type: "efl" mode: "logic" }
cell { name: "LUT__21812" type: "efl" mode: "logic" }
cell { name: "LUT__21810" type: "efl" mode: "logic" }
cell { name: "LUT__21809" type: "efl" mode: "logic" }
cell { name: "LUT__21808" type: "efl" mode: "logic" }
cell { name: "LUT__21806" type: "efl" mode: "logic" }
cell { name: "LUT__21805" type: "efl" mode: "logic" }
cell { name: "LUT__21804" type: "efl" mode: "logic" }
cell { name: "LUT__21802" type: "efl" mode: "logic" }
cell { name: "LUT__21801" type: "efl" mode: "logic" }
cell { name: "LUT__21800" type: "efl" mode: "logic" }
cell { name: "LUT__21799" type: "efl" mode: "logic" }
cell { name: "LUT__21798" type: "efl" mode: "logic" }
cell { name: "LUT__21797" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[3]" type: "io" mode: "outpad" fixed {x: 88 y: 243 k: 0} }
cell { name: "LUT__21794" type: "efl" mode: "logic" }
cell { name: "LUT__21793" type: "efl" mode: "logic" }
cell { name: "LUT__21792" type: "efl" mode: "logic" }
cell { name: "LUT__21790" type: "efl" mode: "logic" }
cell { name: "LUT__21789" type: "efl" mode: "logic" }
cell { name: "LUT__21788" type: "efl" mode: "logic" }
cell { name: "LUT__21786" type: "efl" mode: "logic" }
cell { name: "LUT__21785" type: "efl" mode: "logic" }
cell { name: "LUT__21784" type: "efl" mode: "logic" }
cell { name: "LUT__21783" type: "efl" mode: "logic" }
cell { name: "LUT__21782" type: "efl" mode: "logic" }
cell { name: "LUT__21781" type: "efl" mode: "logic" }
cell { name: "LUT__21780" type: "efl" mode: "logic" }
cell { name: "LUT__21778" type: "efl" mode: "logic" }
cell { name: "LUT__21777" type: "efl" mode: "logic" }
cell { name: "LUT__21776" type: "efl" mode: "logic" }
cell { name: "LUT__21774" type: "efl" mode: "logic" }
cell { name: "LUT__21773" type: "efl" mode: "logic" }
cell { name: "LUT__21772" type: "efl" mode: "logic" }
cell { name: "LUT__21770" type: "efl" mode: "logic" }
cell { name: "LUT__21769" type: "efl" mode: "logic" }
cell { name: "LUT__21768" type: "efl" mode: "logic" }
cell { name: "LUT__21767" type: "efl" mode: "logic" }
cell { name: "LUT__21766" type: "efl" mode: "logic" }
cell { name: "LUT__21765" type: "efl" mode: "logic" }
cell { name: "LUT__21764" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[4]" type: "io" mode: "outpad" fixed {x: 88 y: 243 k: 2} }
cell { name: "MipiTx_DATA[2]" type: "io" mode: "outpad" fixed {x: 23 y: 243 k: 2} }
cell { name: "MipiTx_DATA[54]" type: "io" mode: "outpad" fixed {x: 49 y: 243 k: 2} }
cell { name: "MipiTx_HRES[7]" type: "io" mode: "outpad" fixed {x: 58 y: 243 k: 0} }
cell { name: "MipiTx_DPHY_RSTN" type: "io" mode: "outpad" fixed {x: 73 y: 243 k: 2} }
cell { name: "LUT__21762" type: "efl" mode: "logic" }
cell { name: "LUT__21761" type: "efl" mode: "logic" }
cell { name: "LUT__21760" type: "efl" mode: "logic" }
cell { name: "LUT__21758" type: "efl" mode: "logic" }
cell { name: "LUT__21757" type: "efl" mode: "logic" }
cell { name: "LUT__21756" type: "efl" mode: "logic" }
cell { name: "LUT__21754" type: "efl" mode: "logic" }
cell { name: "LUT__21753" type: "efl" mode: "logic" }
cell { name: "LUT__21752" type: "efl" mode: "logic" }
cell { name: "LUT__21751" type: "efl" mode: "logic" }
cell { name: "LUT__21750" type: "efl" mode: "logic" }
cell { name: "LUT__21749" type: "efl" mode: "logic" }
cell { name: "LUT__21748" type: "efl" mode: "logic" }
cell { name: "LUT__21746" type: "efl" mode: "logic" }
cell { name: "LUT__21745" type: "efl" mode: "logic" }
cell { name: "LUT__21744" type: "efl" mode: "logic" }
cell { name: "LUT__21742" type: "efl" mode: "logic" }
cell { name: "LUT__21741" type: "efl" mode: "logic" }
cell { name: "LUT__21740" type: "efl" mode: "logic" }
cell { name: "LUT__21738" type: "efl" mode: "logic" }
cell { name: "LUT__21737" type: "efl" mode: "logic" }
cell { name: "LUT__21736" type: "efl" mode: "logic" }
cell { name: "LUT__21735" type: "efl" mode: "logic" }
cell { name: "LUT__21734" type: "efl" mode: "logic" }
cell { name: "LUT__21733" type: "efl" mode: "logic" }
cell { name: "LUT__21732" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[5]" type: "io" mode: "outpad" fixed {x: 89 y: 243 k: 0} }
cell { name: "LUT__21730" type: "efl" mode: "logic" }
cell { name: "LUT__21729" type: "efl" mode: "logic" }
cell { name: "LUT__21728" type: "efl" mode: "logic" }
cell { name: "LUT__21726" type: "efl" mode: "logic" }
cell { name: "LUT__21725" type: "efl" mode: "logic" }
cell { name: "LUT__21724" type: "efl" mode: "logic" }
cell { name: "LUT__21722" type: "efl" mode: "logic" }
cell { name: "LUT__21721" type: "efl" mode: "logic" }
cell { name: "LUT__21720" type: "efl" mode: "logic" }
cell { name: "LUT__21719" type: "efl" mode: "logic" }
cell { name: "LUT__21718" type: "efl" mode: "logic" }
cell { name: "LUT__21717" type: "efl" mode: "logic" }
cell { name: "LUT__21716" type: "efl" mode: "logic" }
cell { name: "LUT__21714" type: "efl" mode: "logic" }
cell { name: "LUT__21713" type: "efl" mode: "logic" }
cell { name: "LUT__21712" type: "efl" mode: "logic" }
cell { name: "LUT__21710" type: "efl" mode: "logic" }
cell { name: "LUT__21709" type: "efl" mode: "logic" }
cell { name: "LUT__21708" type: "efl" mode: "logic" }
cell { name: "LUT__21706" type: "efl" mode: "logic" }
cell { name: "LUT__21705" type: "efl" mode: "logic" }
cell { name: "LUT__21704" type: "efl" mode: "logic" }
cell { name: "LUT__21703" type: "efl" mode: "logic" }
cell { name: "LUT__21702" type: "efl" mode: "logic" }
cell { name: "LUT__21701" type: "efl" mode: "logic" }
cell { name: "LUT__21700" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[6]" type: "io" mode: "outpad" fixed {x: 89 y: 243 k: 2} }
cell { name: "MipiTx_DATA[3]" type: "io" mode: "outpad" fixed {x: 24 y: 243 k: 0} }
cell { name: "LUT__21698" type: "efl" mode: "logic" }
cell { name: "LUT__21697" type: "efl" mode: "logic" }
cell { name: "LUT__21696" type: "efl" mode: "logic" }
cell { name: "LUT__21694" type: "efl" mode: "logic" }
cell { name: "LUT__21693" type: "efl" mode: "logic" }
cell { name: "LUT__21661" type: "efl" mode: "logic" }
cell { name: "LUT__21659" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[7]" type: "io" mode: "outpad" fixed {x: 90 y: 243 k: 0} }
cell { name: "LUT__21655" type: "efl" mode: "logic" }
cell { name: "LUT__21651" type: "efl" mode: "logic" }
cell { name: "LUT__21647" type: "efl" mode: "logic" }
cell { name: "LUT__21645" type: "efl" mode: "logic" }
cell { name: "LUT__21643" type: "efl" mode: "logic" }
cell { name: "LUT__21639" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[8]" type: "io" mode: "outpad" fixed {x: 90 y: 243 k: 2} }
cell { name: "MipiTx_DATA[4]" type: "io" mode: "outpad" fixed {x: 24 y: 243 k: 2} }
cell { name: "MipiTx_DATA[55]" type: "io" mode: "outpad" fixed {x: 50 y: 243 k: 0} }
cell { name: "LUT__21624" type: "efl" mode: "logic" }
cell { name: "LUT__21623" type: "efl" mode: "logic" }
cell { name: "LUT__21622" type: "efl" mode: "logic" }
cell { name: "LUT__21620" type: "efl" mode: "logic" }
cell { name: "LUT__21619" type: "efl" mode: "logic" }
cell { name: "LUT__21618" type: "efl" mode: "logic" }
cell { name: "LUT__21616" type: "efl" mode: "logic" }
cell { name: "LUT__21615" type: "efl" mode: "logic" }
cell { name: "LUT__21614" type: "efl" mode: "logic" }
cell { name: "LUT__21613" type: "efl" mode: "logic" }
cell { name: "LUT__21612" type: "efl" mode: "logic" }
cell { name: "LUT__21611" type: "efl" mode: "logic" }
cell { name: "LUT__21610" type: "efl" mode: "logic" }
cell { name: "LUT__21608" type: "efl" mode: "logic" }
cell { name: "LUT__21607" type: "efl" mode: "logic" }
cell { name: "LUT__21606" type: "efl" mode: "logic" }
cell { name: "LUT__21604" type: "efl" mode: "logic" }
cell { name: "LUT__21603" type: "efl" mode: "logic" }
cell { name: "LUT__21602" type: "efl" mode: "logic" }
cell { name: "LUT__21599" type: "efl" mode: "logic" }
cell { name: "LUT__21598" type: "efl" mode: "logic" }
cell { name: "LUT__21597" type: "efl" mode: "logic" }
cell { name: "LUT__21596" type: "efl" mode: "logic" }
cell { name: "LUT__21595" type: "efl" mode: "logic" }
cell { name: "LUT__21594" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[9]" type: "io" mode: "outpad" fixed {x: 91 y: 243 k: 0} }
cell { name: "LUT__21592" type: "efl" mode: "logic" }
cell { name: "LUT__21591" type: "efl" mode: "logic" }
cell { name: "LUT__21590" type: "efl" mode: "logic" }
cell { name: "LUT__21588" type: "efl" mode: "logic" }
cell { name: "LUT__21587" type: "efl" mode: "logic" }
cell { name: "LUT__21586" type: "efl" mode: "logic" }
cell { name: "LUT__21584" type: "efl" mode: "logic" }
cell { name: "LUT__21583" type: "efl" mode: "logic" }
cell { name: "LUT__21582" type: "efl" mode: "logic" }
cell { name: "LUT__21581" type: "efl" mode: "logic" }
cell { name: "LUT__21580" type: "efl" mode: "logic" }
cell { name: "LUT__21579" type: "efl" mode: "logic" }
cell { name: "LUT__21578" type: "efl" mode: "logic" }
cell { name: "LUT__21576" type: "efl" mode: "logic" }
cell { name: "LUT__21575" type: "efl" mode: "logic" }
cell { name: "LUT__21574" type: "efl" mode: "logic" }
cell { name: "LUT__21572" type: "efl" mode: "logic" }
cell { name: "LUT__21571" type: "efl" mode: "logic" }
cell { name: "LUT__21568" type: "efl" mode: "logic" }
cell { name: "LUT__21567" type: "efl" mode: "logic" }
cell { name: "LUT__21566" type: "efl" mode: "logic" }
cell { name: "LUT__21564" type: "efl" mode: "logic" }
cell { name: "LUT__21563" type: "efl" mode: "logic" }
cell { name: "LUT__21562" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[10]" type: "io" mode: "outpad" fixed {x: 91 y: 243 k: 2} }
cell { name: "MipiTx_DATA[5]" type: "io" mode: "outpad" fixed {x: 25 y: 243 k: 0} }
cell { name: "LUT__21560" type: "efl" mode: "logic" }
cell { name: "LUT__21559" type: "efl" mode: "logic" }
cell { name: "LUT__21558" type: "efl" mode: "logic" }
cell { name: "LUT__21556" type: "efl" mode: "logic" }
cell { name: "LUT__21555" type: "efl" mode: "logic" }
cell { name: "LUT__21554" type: "efl" mode: "logic" }
cell { name: "LUT__21552" type: "efl" mode: "logic" }
cell { name: "LUT__21551" type: "efl" mode: "logic" }
cell { name: "LUT__21550" type: "efl" mode: "logic" }
cell { name: "LUT__21549" type: "efl" mode: "logic" }
cell { name: "LUT__21548" type: "efl" mode: "logic" }
cell { name: "LUT__21547" type: "efl" mode: "logic" }
cell { name: "LUT__21546" type: "efl" mode: "logic" }
cell { name: "LUT__21544" type: "efl" mode: "logic" }
cell { name: "LUT__21543" type: "efl" mode: "logic" }
cell { name: "LUT__21542" type: "efl" mode: "logic" }
cell { name: "LUT__21540" type: "efl" mode: "logic" }
cell { name: "LUT__21539" type: "efl" mode: "logic" }
cell { name: "LUT__21538" type: "efl" mode: "logic" }
cell { name: "LUT__21536" type: "efl" mode: "logic" }
cell { name: "LUT__21535" type: "efl" mode: "logic" }
cell { name: "LUT__21534" type: "efl" mode: "logic" }
cell { name: "LUT__21533" type: "efl" mode: "logic" }
cell { name: "LUT__21531" type: "efl" mode: "logic" }
cell { name: "LUT__21530" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[11]" type: "io" mode: "outpad" fixed {x: 92 y: 243 k: 0} }
cell { name: "LUT__21528" type: "efl" mode: "logic" }
cell { name: "LUT__21527" type: "efl" mode: "logic" }
cell { name: "LUT__21526" type: "efl" mode: "logic" }
cell { name: "LUT__21524" type: "efl" mode: "logic" }
cell { name: "LUT__21520" type: "efl" mode: "logic" }
cell { name: "LUT__21519" type: "efl" mode: "logic" }
cell { name: "LUT__21518" type: "efl" mode: "logic" }
cell { name: "LUT__21517" type: "efl" mode: "logic" }
cell { name: "LUT__21516" type: "efl" mode: "logic" }
cell { name: "LUT__21515" type: "efl" mode: "logic" }
cell { name: "LUT__21514" type: "efl" mode: "logic" }
cell { name: "LUT__21508" type: "efl" mode: "logic" }
cell { name: "LUT__21507" type: "efl" mode: "logic" }
cell { name: "LUT__21506" type: "efl" mode: "logic" }
cell { name: "LUT__21504" type: "efl" mode: "logic" }
cell { name: "LUT__21503" type: "efl" mode: "logic" }
cell { name: "LUT__21502" type: "efl" mode: "logic" }
cell { name: "LUT__21501" type: "efl" mode: "logic" }
cell { name: "LUT__21499" type: "efl" mode: "logic" }
cell { name: "LUT__21498" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[12]" type: "io" mode: "outpad" fixed {x: 92 y: 243 k: 2} }
cell { name: "MipiTx_DATA[6]" type: "io" mode: "outpad" fixed {x: 25 y: 243 k: 2} }
cell { name: "MipiTx_DATA[56]" type: "io" mode: "outpad" fixed {x: 50 y: 243 k: 2} }
cell { name: "MipiTx_HRES[8]" type: "io" mode: "outpad" fixed {x: 58 y: 243 k: 2} }
cell { name: "LUT__21496" type: "efl" mode: "logic" }
cell { name: "LUT__21494" type: "efl" mode: "logic" }
cell { name: "LUT__21492" type: "efl" mode: "logic" }
cell { name: "LUT__21491" type: "efl" mode: "logic" }
cell { name: "LUT__21488" type: "efl" mode: "logic" }
cell { name: "LUT__21487" type: "efl" mode: "logic" }
cell { name: "LUT__21485" type: "efl" mode: "logic" }
cell { name: "LUT__21484" type: "efl" mode: "logic" }
cell { name: "LUT__21483" type: "efl" mode: "logic" }
cell { name: "LUT__21480" type: "efl" mode: "logic" }
cell { name: "LUT__21479" type: "efl" mode: "logic" }
cell { name: "LUT__21476" type: "efl" mode: "logic" }
cell { name: "LUT__21475" type: "efl" mode: "logic" }
cell { name: "LUT__21474" type: "efl" mode: "logic" }
cell { name: "LUT__21472" type: "efl" mode: "logic" }
cell { name: "LUT__21471" type: "efl" mode: "logic" }
cell { name: "LUT__21470" type: "efl" mode: "logic" }
cell { name: "LUT__21469" type: "efl" mode: "logic" }
cell { name: "LUT__21467" type: "efl" mode: "logic" }
cell { name: "LUT__21466" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[13]" type: "io" mode: "outpad" fixed {x: 93 y: 243 k: 0} }
cell { name: "LUT__21464" type: "efl" mode: "logic" }
cell { name: "LUT__21462" type: "efl" mode: "logic" }
cell { name: "LUT__21460" type: "efl" mode: "logic" }
cell { name: "LUT__21459" type: "efl" mode: "logic" }
cell { name: "LUT__21456" type: "efl" mode: "logic" }
cell { name: "LUT__21455" type: "efl" mode: "logic" }
cell { name: "LUT__21454" type: "efl" mode: "logic" }
cell { name: "LUT__21452" type: "efl" mode: "logic" }
cell { name: "LUT__21451" type: "efl" mode: "logic" }
cell { name: "LUT__21450" type: "efl" mode: "logic" }
cell { name: "LUT__21447" type: "efl" mode: "logic" }
cell { name: "LUT__21446" type: "efl" mode: "logic" }
cell { name: "LUT__21444" type: "efl" mode: "logic" }
cell { name: "LUT__21443" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[14]" type: "io" mode: "outpad" fixed {x: 93 y: 243 k: 2} }
cell { name: "MipiTx_DATA[7]" type: "io" mode: "outpad" fixed {x: 26 y: 243 k: 0} }
cell { name: "LUT__21415" type: "efl" mode: "logic" }
cell { name: "LUT__21414" type: "efl" mode: "logic" }
cell { name: "LUT__21408" type: "efl" mode: "logic" }
cell { name: "LUT__21407" type: "efl" mode: "logic" }
cell { name: "LUT__21404" type: "efl" mode: "logic" }
cell { name: "LUT__21402" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[15]" type: "io" mode: "outpad" fixed {x: 94 y: 243 k: 0} }
cell { name: "LUT__21400" type: "efl" mode: "logic" }
cell { name: "LUT__21399" type: "efl" mode: "logic" }
cell { name: "LUT__21396" type: "efl" mode: "logic" }
cell { name: "LUT__21395" type: "efl" mode: "logic" }
cell { name: "LUT__21380" type: "efl" mode: "logic" }
cell { name: "LUT__21378" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[16]" type: "io" mode: "outpad" fixed {x: 94 y: 243 k: 2} }
cell { name: "MipiTx_DATA[8]" type: "io" mode: "outpad" fixed {x: 26 y: 243 k: 2} }
cell { name: "MipiTx_DATA[57]" type: "io" mode: "outpad" fixed {x: 51 y: 243 k: 0} }
cell { name: "LUT__21328" type: "efl" mode: "logic" }
cell { name: "LUT__21323" type: "efl" mode: "logic" }
cell { name: "LUT__21322" type: "efl" mode: "logic" }
cell { name: "LUT__21320" type: "efl" mode: "logic" }
cell { name: "LUT__21318" type: "efl" mode: "logic" }
cell { name: "LUT__21316" type: "efl" mode: "logic" }
cell { name: "LUT__21315" type: "efl" mode: "logic" }
cell { name: "LUT__21314" type: "efl" mode: "logic" }
cell { name: "LUT__21313" type: "efl" mode: "logic" }
cell { name: "LUT__21312" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[17]" type: "io" mode: "outpad" fixed {x: 95 y: 243 k: 0} }
cell { name: "LUT__21308" type: "efl" mode: "logic" }
cell { name: "LUT__21307" type: "efl" mode: "logic" }
cell { name: "LUT__21304" type: "efl" mode: "logic" }
cell { name: "LUT__21303" type: "efl" mode: "logic" }
cell { name: "LUT__21302" type: "efl" mode: "logic" }
cell { name: "LUT__21300" type: "efl" mode: "logic" }
cell { name: "LUT__21299" type: "efl" mode: "logic" }
cell { name: "LUT__21298" type: "efl" mode: "logic" }
cell { name: "LUT__21297" type: "efl" mode: "logic" }
cell { name: "LUT__21296" type: "efl" mode: "logic" }
cell { name: "LUT__21295" type: "efl" mode: "logic" }
cell { name: "LUT__21294" type: "efl" mode: "logic" }
cell { name: "LUT__21292" type: "efl" mode: "logic" }
cell { name: "LUT__21291" type: "efl" mode: "logic" }
cell { name: "LUT__21290" type: "efl" mode: "logic" }
cell { name: "LUT__21288" type: "efl" mode: "logic" }
cell { name: "LUT__21287" type: "efl" mode: "logic" }
cell { name: "LUT__21286" type: "efl" mode: "logic" }
cell { name: "LUT__21284" type: "efl" mode: "logic" }
cell { name: "LUT__21283" type: "efl" mode: "logic" }
cell { name: "LUT__21282" type: "efl" mode: "logic" }
cell { name: "LUT__21281" type: "efl" mode: "logic" }
cell { name: "LUT__21280" type: "efl" mode: "logic" }
cell { name: "LUT__21279" type: "efl" mode: "logic" }
cell { name: "LUT__21278" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[18]" type: "io" mode: "outpad" fixed {x: 95 y: 243 k: 2} }
cell { name: "MipiTx_DATA[9]" type: "io" mode: "outpad" fixed {x: 27 y: 243 k: 0} }
cell { name: "LUT__21276" type: "efl" mode: "logic" }
cell { name: "LUT__21275" type: "efl" mode: "logic" }
cell { name: "LUT__21274" type: "efl" mode: "logic" }
cell { name: "LUT__21271" type: "efl" mode: "logic" }
cell { name: "LUT__21270" type: "efl" mode: "logic" }
cell { name: "LUT__21269" type: "efl" mode: "logic" }
cell { name: "LUT__21267" type: "efl" mode: "logic" }
cell { name: "LUT__21266" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[19]" type: "io" mode: "outpad" fixed {x: 96 y: 243 k: 0} }
cell { name: "LUT__21215" type: "efl" mode: "logic" }
cell { name: "LUT__21213" type: "efl" mode: "logic" }
cell { name: "LUT__21212" type: "efl" mode: "logic" }
cell { name: "LUT__21209" type: "efl" mode: "logic" }
cell { name: "LUT__21208" type: "efl" mode: "logic" }
cell { name: "LUT__21207" type: "efl" mode: "logic" }
cell { name: "LUT__21205" type: "efl" mode: "logic" }
cell { name: "LUT__21203" type: "efl" mode: "logic" }
cell { name: "LUT__21201" type: "efl" mode: "logic" }
cell { name: "LUT__21200" type: "efl" mode: "logic" }
cell { name: "LUT__21199" type: "efl" mode: "logic" }
cell { name: "LUT__21192" type: "efl" mode: "logic" }
cell { name: "LUT__21191" type: "efl" mode: "logic" }
cell { name: "LUT__21190" type: "efl" mode: "logic" }
cell { name: "LUT__21189" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[20]" type: "io" mode: "outpad" fixed {x: 96 y: 243 k: 2} }
cell { name: "MipiTx_DATA[10]" type: "io" mode: "outpad" fixed {x: 27 y: 243 k: 2} }
cell { name: "MipiTx_DATA[58]" type: "io" mode: "outpad" fixed {x: 51 y: 243 k: 2} }
cell { name: "MipiTx_HRES[9]" type: "io" mode: "outpad" fixed {x: 59 y: 243 k: 0} }
cell { name: "MipiTxPixelClk" type: "io" mode: "inpad" fixed {x: 160 y: 119 k: 1} }
cell { name: "jtag_inst1_TDI" type: "io" mode: "inpad" fixed {x: 0 y: 3 k: 1} }
cell { name: "jtag_inst1_SEL" type: "io" mode: "inpad" fixed {x: 0 y: 2 k: 1} }
cell { name: "LUT__21179" type: "efl" mode: "logic" }
cell { name: "LUT__21177" type: "efl" mode: "logic" }
cell { name: "LUT__21176" type: "efl" mode: "logic" }
cell { name: "LUT__21173" type: "efl" mode: "logic" }
cell { name: "LUT__21172" type: "efl" mode: "logic" }
cell { name: "LUT__21171" type: "efl" mode: "logic" }
cell { name: "LUT__21168" type: "efl" mode: "logic" }
cell { name: "LUT__21167" type: "efl" mode: "logic" }
cell { name: "LUT__21165" type: "efl" mode: "logic" }
cell { name: "LUT__21164" type: "efl" mode: "logic" }
cell { name: "LUT__21163" type: "efl" mode: "logic" }
cell { name: "LUT__21160" type: "efl" mode: "logic" }
cell { name: "LUT__21159" type: "efl" mode: "logic" }
cell { name: "LUT__21158" type: "efl" mode: "logic" }
cell { name: "LUT__21157" type: "efl" mode: "logic" }
cell { name: "LUT__21155" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[21]" type: "io" mode: "outpad" fixed {x: 97 y: 243 k: 0} }
cell { name: "LUT__21153" type: "efl" mode: "logic" }
cell { name: "LUT__21151" type: "efl" mode: "logic" }
cell { name: "LUT__21149" type: "efl" mode: "logic" }
cell { name: "LUT__21147" type: "efl" mode: "logic" }
cell { name: "LUT__21145" type: "efl" mode: "logic" }
cell { name: "LUT__21143" type: "efl" mode: "logic" }
cell { name: "LUT__21142" type: "efl" mode: "logic" }
cell { name: "LUT__21141" type: "efl" mode: "logic" }
cell { name: "LUT__21139" type: "efl" mode: "logic" }
cell { name: "LUT__21137" type: "efl" mode: "logic" }
cell { name: "LUT__21136" type: "efl" mode: "logic" }
cell { name: "LUT__21135" type: "efl" mode: "logic" }
cell { name: "LUT__21133" type: "efl" mode: "logic" }
cell { name: "LUT__21132" type: "efl" mode: "logic" }
cell { name: "LUT__21131" type: "efl" mode: "logic" }
cell { name: "LUT__21129" type: "efl" mode: "logic" }
cell { name: "LUT__21128" type: "efl" mode: "logic" }
cell { name: "LUT__21126" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[22]" type: "io" mode: "outpad" fixed {x: 97 y: 243 k: 2} }
cell { name: "MipiTx_DATA[11]" type: "io" mode: "outpad" fixed {x: 28 y: 243 k: 0} }
cell { name: "LUT__21094" type: "efl" mode: "logic" }
cell { name: "LUT__21093" type: "efl" mode: "logic" }
cell { name: "LUT__21091" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[23]" type: "io" mode: "outpad" fixed {x: 98 y: 243 k: 0} }
cell { name: "LUT__21089" type: "efl" mode: "logic" }
cell { name: "LUT__21086" type: "efl" mode: "logic" }
cell { name: "LUT__21085" type: "efl" mode: "logic" }
cell { name: "LUT__21083" type: "efl" mode: "logic" }
cell { name: "LUT__21081" type: "efl" mode: "logic" }
cell { name: "LUT__21079" type: "efl" mode: "logic" }
cell { name: "LUT__21078" type: "efl" mode: "logic" }
cell { name: "LUT__21077" type: "efl" mode: "logic" }
cell { name: "LUT__21076" type: "efl" mode: "logic" }
cell { name: "LUT__21075" type: "efl" mode: "logic" }
cell { name: "LUT__21074" type: "efl" mode: "logic" }
cell { name: "LUT__21073" type: "efl" mode: "logic" }
cell { name: "LUT__21071" type: "efl" mode: "logic" }
cell { name: "LUT__21070" type: "efl" mode: "logic" }
cell { name: "LUT__21069" type: "efl" mode: "logic" }
cell { name: "LUT__21067" type: "efl" mode: "logic" }
cell { name: "LUT__21066" type: "efl" mode: "logic" }
cell { name: "LUT__21065" type: "efl" mode: "logic" }
cell { name: "LUT__21062" type: "efl" mode: "logic" }
cell { name: "LUT__21061" type: "efl" mode: "logic" }
cell { name: "LUT__21060" type: "efl" mode: "logic" }
cell { name: "LUT__21058" type: "efl" mode: "logic" }
cell { name: "LUT__21057" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[24]" type: "io" mode: "outpad" fixed {x: 98 y: 243 k: 2} }
cell { name: "MipiTx_DATA[12]" type: "io" mode: "outpad" fixed {x: 28 y: 243 k: 2} }
cell { name: "MipiTx_DATA[59]" type: "io" mode: "outpad" fixed {x: 52 y: 243 k: 0} }
cell { name: "LUT__21055" type: "efl" mode: "logic" }
cell { name: "LUT__21054" type: "efl" mode: "logic" }
cell { name: "LUT__21053" type: "efl" mode: "logic" }
cell { name: "LUT__21051" type: "efl" mode: "logic" }
cell { name: "LUT__21049" type: "efl" mode: "logic" }
cell { name: "LUT__21047" type: "efl" mode: "logic" }
cell { name: "LUT__21046" type: "efl" mode: "logic" }
cell { name: "LUT__21045" type: "efl" mode: "logic" }
cell { name: "LUT__21044" type: "efl" mode: "logic" }
cell { name: "LUT__21043" type: "efl" mode: "logic" }
cell { name: "LUT__21042" type: "efl" mode: "logic" }
cell { name: "LUT__21041" type: "efl" mode: "logic" }
cell { name: "LUT__21039" type: "efl" mode: "logic" }
cell { name: "LUT__21038" type: "efl" mode: "logic" }
cell { name: "LUT__21037" type: "efl" mode: "logic" }
cell { name: "LUT__21035" type: "efl" mode: "logic" }
cell { name: "LUT__21034" type: "efl" mode: "logic" }
cell { name: "LUT__21033" type: "efl" mode: "logic" }
cell { name: "LUT__21031" type: "efl" mode: "logic" }
cell { name: "LUT__21030" type: "efl" mode: "logic" }
cell { name: "LUT__21029" type: "efl" mode: "logic" }
cell { name: "LUT__21028" type: "efl" mode: "logic" }
cell { name: "LUT__21027" type: "efl" mode: "logic" }
cell { name: "LUT__21026" type: "efl" mode: "logic" }
cell { name: "LUT__21025" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[25]" type: "io" mode: "outpad" fixed {x: 99 y: 243 k: 0} }
cell { name: "LUT__21023" type: "efl" mode: "logic" }
cell { name: "LUT__21022" type: "efl" mode: "logic" }
cell { name: "LUT__21021" type: "efl" mode: "logic" }
cell { name: "LUT__21019" type: "efl" mode: "logic" }
cell { name: "LUT__21017" type: "efl" mode: "logic" }
cell { name: "LUT__21016" type: "efl" mode: "logic" }
cell { name: "LUT__21014" type: "efl" mode: "logic" }
cell { name: "LUT__21013" type: "efl" mode: "logic" }
cell { name: "LUT__21012" type: "efl" mode: "logic" }
cell { name: "LUT__21011" type: "efl" mode: "logic" }
cell { name: "LUT__20612" type: "efl" mode: "logic" }
cell { name: "LUT__20611" type: "efl" mode: "logic" }
cell { name: "LUT__20609" type: "efl" mode: "logic" }
cell { name: "LUT__20608" type: "efl" mode: "logic" }
cell { name: "LUT__20607" type: "efl" mode: "logic" }
cell { name: "LUT__20606" type: "efl" mode: "logic" }
cell { name: "LUT__20605" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[26]" type: "io" mode: "outpad" fixed {x: 99 y: 243 k: 2} }
cell { name: "MipiTx_DATA[13]" type: "io" mode: "outpad" fixed {x: 29 y: 243 k: 0} }
cell { name: "LUT__20573" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[27]" type: "io" mode: "outpad" fixed {x: 100 y: 243 k: 0} }
cell { name: "LUT__20569" type: "efl" mode: "logic" }
cell { name: "LUT__20568" type: "efl" mode: "logic" }
cell { name: "LUT__20567" type: "efl" mode: "logic" }
cell { name: "LUT__20560" type: "efl" mode: "logic" }
cell { name: "LUT__20559" type: "efl" mode: "logic" }
cell { name: "LUT__20558" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[28]" type: "io" mode: "outpad" fixed {x: 100 y: 243 k: 2} }
cell { name: "MipiTx_DATA[14]" type: "io" mode: "outpad" fixed {x: 29 y: 243 k: 2} }
cell { name: "MipiTx_DATA[60]" type: "io" mode: "outpad" fixed {x: 52 y: 243 k: 2} }
cell { name: "MipiTx_HRES[10]" type: "io" mode: "outpad" fixed {x: 59 y: 243 k: 2} }
cell { name: "LUT__20508" type: "efl" mode: "logic" }
cell { name: "LUT__20507" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[29]" type: "io" mode: "outpad" fixed {x: 101 y: 243 k: 0} }
cell { name: "LUT__20505" type: "efl" mode: "logic" }
cell { name: "LUT__20504" type: "efl" mode: "logic" }
cell { name: "LUT__20503" type: "efl" mode: "logic" }
cell { name: "LUT__20501" type: "efl" mode: "logic" }
cell { name: "LUT__20500" type: "efl" mode: "logic" }
cell { name: "LUT__20499" type: "efl" mode: "logic" }
cell { name: "LUT__20497" type: "efl" mode: "logic" }
cell { name: "LUT__20496" type: "efl" mode: "logic" }
cell { name: "LUT__20495" type: "efl" mode: "logic" }
cell { name: "LUT__20494" type: "efl" mode: "logic" }
cell { name: "LUT__20493" type: "efl" mode: "logic" }
cell { name: "LUT__20492" type: "efl" mode: "logic" }
cell { name: "LUT__20491" type: "efl" mode: "logic" }
cell { name: "LUT__20489" type: "efl" mode: "logic" }
cell { name: "LUT__20488" type: "efl" mode: "logic" }
cell { name: "LUT__20485" type: "efl" mode: "logic" }
cell { name: "LUT__20484" type: "efl" mode: "logic" }
cell { name: "LUT__20483" type: "efl" mode: "logic" }
cell { name: "LUT__20481" type: "efl" mode: "logic" }
cell { name: "LUT__20480" type: "efl" mode: "logic" }
cell { name: "LUT__20479" type: "efl" mode: "logic" }
cell { name: "LUT__20478" type: "efl" mode: "logic" }
cell { name: "LUT__20476" type: "efl" mode: "logic" }
cell { name: "LUT__20475" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[30]" type: "io" mode: "outpad" fixed {x: 101 y: 243 k: 2} }
cell { name: "MipiTx_DATA[15]" type: "io" mode: "outpad" fixed {x: 30 y: 243 k: 0} }
cell { name: "LUT__20472" type: "efl" mode: "logic" }
cell { name: "LUT__20471" type: "efl" mode: "logic" }
cell { name: "LUT__20470" type: "efl" mode: "logic" }
cell { name: "LUT__20469" type: "efl" mode: "logic" }
cell { name: "LUT__20468" type: "efl" mode: "logic" }
cell { name: "LUT__20467" type: "efl" mode: "logic" }
cell { name: "LUT__20466" type: "efl" mode: "logic" }
cell { name: "LUT__20465" type: "efl" mode: "logic" }
cell { name: "LUT__20464" type: "efl" mode: "logic" }
cell { name: "LUT__20463" type: "efl" mode: "logic" }
cell { name: "LUT__20462" type: "efl" mode: "logic" }
cell { name: "LUT__20461" type: "efl" mode: "logic" }
cell { name: "LUT__20460" type: "efl" mode: "logic" }
cell { name: "LUT__20459" type: "efl" mode: "logic" }
cell { name: "LUT__20486" type: "efl" mode: "logic" }
cell { name: "LUT__20490" type: "efl" mode: "logic" }
cell { name: "LUT__20458" type: "efl" mode: "logic" }
cell { name: "LUT__20457" type: "efl" mode: "logic" }
cell { name: "LUT__20456" type: "efl" mode: "logic" }
cell { name: "LUT__20455" type: "efl" mode: "logic" }
cell { name: "LUT__20454" type: "efl" mode: "logic" }
cell { name: "LUT__20453" type: "efl" mode: "logic" }
cell { name: "LUT__20452" type: "efl" mode: "logic" }
cell { name: "LUT__20451" type: "efl" mode: "logic" }
cell { name: "LUT__20498" type: "efl" mode: "logic" }
cell { name: "LUT__20450" type: "efl" mode: "logic" }
cell { name: "LUT__20449" type: "efl" mode: "logic" }
cell { name: "LUT__20448" type: "efl" mode: "logic" }
cell { name: "LUT__20447" type: "efl" mode: "logic" }
cell { name: "LUT__20502" type: "efl" mode: "logic" }
cell { name: "LUT__20446" type: "efl" mode: "logic" }
cell { name: "LUT__20445" type: "efl" mode: "logic" }
cell { name: "LUT__20444" type: "efl" mode: "logic" }
cell { name: "LUT__20443" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[31]" type: "io" mode: "outpad" fixed {x: 102 y: 243 k: 0} }
cell { name: "LUT__20506" type: "efl" mode: "logic" }
cell { name: "LUT__20442" type: "efl" mode: "logic" }
cell { name: "LUT__20440" type: "efl" mode: "logic" }
cell { name: "LUT__20438" type: "efl" mode: "logic" }
cell { name: "LUT__20436" type: "efl" mode: "logic" }
cell { name: "LUT__20435" type: "efl" mode: "logic" }
cell { name: "LUT__20433" type: "efl" mode: "logic" }
cell { name: "LUT__20427" type: "efl" mode: "logic" }
cell { name: "LUT__20426" type: "efl" mode: "logic" }
cell { name: "LUT__20425" type: "efl" mode: "logic" }
cell { name: "LUT__20424" type: "efl" mode: "logic" }
cell { name: "LUT__20423" type: "efl" mode: "logic" }
cell { name: "LUT__20422" type: "efl" mode: "logic" }
cell { name: "LUT__20421" type: "efl" mode: "logic" }
cell { name: "LUT__20420" type: "efl" mode: "logic" }
cell { name: "LUT__20419" type: "efl" mode: "logic" }
cell { name: "LUT__20418" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[32]" type: "io" mode: "outpad" fixed {x: 102 y: 243 k: 2} }
cell { name: "MipiTx_DATA[16]" type: "io" mode: "outpad" fixed {x: 30 y: 243 k: 2} }
cell { name: "MipiTx_DATA[61]" type: "io" mode: "outpad" fixed {x: 53 y: 243 k: 0} }
cell { name: "LUT__20566" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[33]" type: "io" mode: "outpad" fixed {x: 103 y: 243 k: 0} }
cell { name: "LUT__20317" type: "efl" mode: "logic" }
cell { name: "LUT__20316" type: "efl" mode: "logic" }
cell { name: "LUT__20610" type: "efl" mode: "logic" }
cell { name: "LUT__20979" type: "efl" mode: "logic" }
cell { name: "LUT__20300" type: "efl" mode: "logic" }
cell { name: "LUT__20291" type: "efl" mode: "logic" }
cell { name: "LUT__21015" type: "efl" mode: "logic" }
cell { name: "LUT__20289" type: "efl" mode: "logic" }
cell { name: "LUT__20287" type: "efl" mode: "logic" }
cell { name: "LUT__19684" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[34]" type: "io" mode: "outpad" fixed {x: 103 y: 243 k: 2} }
cell { name: "MipiTx_DATA[17]" type: "io" mode: "outpad" fixed {x: 31 y: 243 k: 0} }
cell { name: "LUT__21020" type: "efl" mode: "logic" }
cell { name: "LUT__21024" type: "efl" mode: "logic" }
cell { name: "LUT__20285" type: "efl" mode: "logic" }
cell { name: "LUT__20283" type: "efl" mode: "logic" }
cell { name: "LUT__21032" type: "efl" mode: "logic" }
cell { name: "LUT__20281" type: "efl" mode: "logic" }
cell { name: "LUT__20279" type: "efl" mode: "logic" }
cell { name: "LUT__21036" type: "efl" mode: "logic" }
cell { name: "LUT__20277" type: "efl" mode: "logic" }
cell { name: "LUT__20275" type: "efl" mode: "logic" }
cell { name: "LUT__21040" type: "efl" mode: "logic" }
cell { name: "LUT__20273" type: "efl" mode: "logic" }
cell { name: "LUT__20271" type: "efl" mode: "logic" }
cell { name: "LUT__20269" type: "efl" mode: "logic" }
cell { name: "LUT__21048" type: "efl" mode: "logic" }
cell { name: "LUT__20267" type: "efl" mode: "logic" }
cell { name: "LUT__21052" type: "efl" mode: "logic" }
cell { name: "LUT__20265" type: "efl" mode: "logic" }
cell { name: "LUT__20263" type: "efl" mode: "logic" }
cell { name: "LUT__21056" type: "efl" mode: "logic" }
cell { name: "LUT__20262" type: "efl" mode: "logic" }
cell { name: "LUT__20261" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[35]" type: "io" mode: "outpad" fixed {x: 104 y: 243 k: 0} }
cell { name: "LUT__21064" type: "efl" mode: "logic" }
cell { name: "LUT__21068" type: "efl" mode: "logic" }
cell { name: "LUT__21080" type: "efl" mode: "logic" }
cell { name: "LUT__21084" type: "efl" mode: "logic" }
cell { name: "LUT__21090" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[36]" type: "io" mode: "outpad" fixed {x: 104 y: 243 k: 2} }
cell { name: "MipiTx_DATA[18]" type: "io" mode: "outpad" fixed {x: 31 y: 243 k: 2} }
cell { name: "MipiTx_DATA[62]" type: "io" mode: "outpad" fixed {x: 53 y: 243 k: 2} }
cell { name: "MipiTx_HRES[11]" type: "io" mode: "outpad" fixed {x: 60 y: 243 k: 0} }
cell { name: "MipiTxEscClk" type: "io" mode: "inpad" fixed {x: 160 y: 118 k: 1} }
cell { name: "LUT__20211" type: "efl" mode: "logic" }
cell { name: "LUT__20210" type: "efl" mode: "logic" }
cell { name: "LUT__20209" type: "efl" mode: "logic" }
cell { name: "LUT__20208" type: "efl" mode: "logic" }
cell { name: "LUT__20207" type: "efl" mode: "logic" }
cell { name: "LUT__20206" type: "efl" mode: "logic" }
cell { name: "LUT__20205" type: "efl" mode: "logic" }
cell { name: "LUT__20204" type: "efl" mode: "logic" }
cell { name: "LUT__20203" type: "efl" mode: "logic" }
cell { name: "LUT__21138" type: "efl" mode: "logic" }
cell { name: "LUT__20202" type: "efl" mode: "logic" }
cell { name: "LUT__20201" type: "efl" mode: "logic" }
cell { name: "LUT__20200" type: "efl" mode: "logic" }
cell { name: "LUT__20199" type: "efl" mode: "logic" }
cell { name: "LUT__20198" type: "efl" mode: "logic" }
cell { name: "LUT__20197" type: "efl" mode: "logic" }
cell { name: "LUT__21146" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[37]" type: "io" mode: "outpad" fixed {x: 105 y: 243 k: 0} }
cell { name: "LUT__21150" type: "efl" mode: "logic" }
cell { name: "LUT__21154" type: "efl" mode: "logic" }
cell { name: "LUT__21162" type: "efl" mode: "logic" }
cell { name: "LUT__20180" type: "efl" mode: "logic" }
cell { name: "LUT__20179" type: "efl" mode: "logic" }
cell { name: "LUT__21170" type: "efl" mode: "logic" }
cell { name: "LUT__20177" type: "efl" mode: "logic" }
cell { name: "LUT__20176" type: "efl" mode: "logic" }
cell { name: "LUT__20175" type: "efl" mode: "logic" }
cell { name: "LUT__20173" type: "efl" mode: "logic" }
cell { name: "LUT__20172" type: "efl" mode: "logic" }
cell { name: "LUT__20171" type: "efl" mode: "logic" }
cell { name: "LUT__21178" type: "efl" mode: "logic" }
cell { name: "LUT__20170" type: "efl" mode: "logic" }
cell { name: "LUT__20169" type: "efl" mode: "logic" }
cell { name: "LUT__20166" type: "efl" mode: "logic" }
cell { name: "LUT__20165" type: "efl" mode: "logic" }
cell { name: "LUT__20161" type: "efl" mode: "logic" }
cell { name: "LUT__20160" type: "efl" mode: "logic" }
cell { name: "LUT__20159" type: "efl" mode: "logic" }
cell { name: "MMipiTx_DATA[38]" type: "io" mode: "outpad" fixed {x: 105 y: 243 k: 2} }
cell { name: "MipiTx_DATA[19]" type: "io" mode: "outpad" fixed {x: 32 y: 243 k: 0} }
cell { name: "LUT__21198" type: "efl" mode: "logic" }
cell { name: "LUT__20158" type: "efl" mode: "logic" }
cell { name: "LUT__20157" type: "efl" mode: "logic" }
cell { name: "LUT__20155" type: "efl" mode: "logic" }
cell { name: "LUT__20154" type: "efl" mode: "logic" }
cell { name: "LUT__20153" type: "efl" mode: "logic" }
cell { name: "LUT__20152" type: "efl" mode: "logic" }
cell { name: "LUT__20151" type: "efl" mode: "logic" }
cell { name: "LUT__21210" type: "efl" mode: "logic" }
cell { name: "LUT__20148" type: "efl" mode: "logic" }
cell { name: "LUT__21214" type: "efl" mode: "logic" }
cell { name: "LUT__20145" type: "efl" mode: "logic" }
cell { name: "LUT__20143" type: "efl" mode: "logic" }
cell { name: "LUT__20142" type: "efl" mode: "logic" }
cell { name: "LUT__20141" type: "efl" mode: "logic" }
cell { name: "LUT__20140" type: "efl" mode: "logic" }
cell { name: "LUT__20139" type: "efl" mode: "logic" }
cell { name: "LUT__20138" type: "efl" mode: "logic" }
cell { name: "LUT__20133" type: "efl" mode: "logic" }
cell { name: "LUT__20132" type: "efl" mode: "logic" }
cell { name: "LUT__20131" type: "efl" mode: "logic" }
cell { name: "LUT__20130" type: "efl" mode: "logic" }
cell { name: "LUT__20129" type: "efl" mode: "logic" }
cell { name: "LUT__20128" type: "efl" mode: "logic" }
cell { name: "LUT__20127" type: "efl" mode: "logic" }
cell { name: "LED[0]" type: "io" mode: "outpad" fixed {x: 0 y: 84 k: 2} }
cell { name: "MMipiTx_DATA[39]" type: "io" mode: "outpad" fixed {x: 106 y: 243 k: 0} }
cell { name: "LUT__21268" type: "efl" mode: "logic" }
cell { name: "LUT__20126" type: "efl" mode: "logic" }
cell { name: "LUT__20125" type: "efl" mode: "logic" }
cell { name: "LUT__20124" type: "efl" mode: "logic" }
cell { name: "LUT__20123" type: "efl" mode: "logic" }
cell { name: "LUT__21272" type: "efl" mode: "logic" }
cell { name: "LUT__20122" type: "efl" mode: "logic" }
cell { name: "LUT__20121" type: "efl" mode: "logic" }
cell { name: "LUT__20120" type: "efl" mode: "logic" }
cell { name: "LUT__20119" type: "efl" mode: "logic" }
cell { name: "LUT__21277" type: "efl" mode: "logic" }
cell { name: "LED[1]" type: "io" mode: "outpad" fixed {x: 0 y: 87 k: 0} }
cell { name: "LUT__21285" type: "efl" mode: "logic" }
cell { name: "LUT__21289" type: "efl" mode: "logic" }
cell { name: "LUT__21293" type: "efl" mode: "logic" }
cell { name: "LUT__21301" type: "efl" mode: "logic" }
cell { name: "LUT__21305" type: "efl" mode: "logic" }
cell { name: "LUT__20097" type: "efl" mode: "logic" }
cell { name: "LUT__20096" type: "efl" mode: "logic" }
cell { name: "LUT__20095" type: "efl" mode: "logic" }
cell { name: "PixelTxValid" type: "io" mode: "outpad" fixed {x: 160 y: 132 k: 0} }
cell { name: "MMipiTx_DATA[40]" type: "io" mode: "outpad" fixed {x: 106 y: 243 k: 2} }
cell { name: "MipiTx_DATA[20]" type: "io" mode: "outpad" fixed {x: 32 y: 243 k: 2} }
cell { name: "MipiTx_DATA[63]" type: "io" mode: "outpad" fixed {x: 54 y: 243 k: 0} }
cell { name: "LUT__21309" type: "efl" mode: "logic" }
cell { name: "LUT__20094" type: "efl" mode: "logic" }
cell { name: "LUT__20093" type: "efl" mode: "logic" }
cell { name: "LUT__20092" type: "efl" mode: "logic" }
cell { name: "LUT__20091" type: "efl" mode: "logic" }
cell { name: "LUT__21317" type: "efl" mode: "logic" }
cell { name: "LUT__20089" type: "efl" mode: "logic" }
cell { name: "LUT__20087" type: "efl" mode: "logic" }
cell { name: "LUT__21321" type: "efl" mode: "logic" }
cell { name: "LUT__21325" type: "efl" mode: "logic" }
cell { name: "LUT__20086" type: "efl" mode: "logic" }
cell { name: "LUT__20085" type: "efl" mode: "logic" }
cell { name: "LUT__20084" type: "efl" mode: "logic" }
cell { name: "LUT__20083" type: "efl" mode: "logic" }
cell { name: "LUT__20082" type: "efl" mode: "logic" }
cell { name: "LUT__20081" type: "efl" mode: "logic" }
cell { name: "LUT__20080" type: "efl" mode: "logic" }
cell { name: "LUT__20079" type: "efl" mode: "logic" }
cell { name: "PixelTxVSync" type: "io" mode: "outpad" fixed {x: 131 y: 0 k: 0} }
cell { name: "LUT__20078" type: "efl" mode: "logic" }
cell { name: "LUT__20076" type: "efl" mode: "logic" }
cell { name: "LUT__20075" type: "efl" mode: "logic" }
cell { name: "LUT__20070" type: "efl" mode: "logic" }
cell { name: "LUT__20068" type: "efl" mode: "logic" }
cell { name: "LUT__20067" type: "efl" mode: "logic" }
cell { name: "LUT__20065" type: "efl" mode: "logic" }
cell { name: "LUT__20064" type: "efl" mode: "logic" }
cell { name: "PixelTxHSync" type: "io" mode: "outpad" fixed {x: 140 y: 0 k: 0} }
cell { name: "MMipiTx_DATA[41]" type: "io" mode: "outpad" fixed {x: 107 y: 243 k: 0} }
cell { name: "LUT__20062" type: "efl" mode: "logic" }
cell { name: "LUT__20061" type: "efl" mode: "logic" }
cell { name: "LUT__20059" type: "efl" mode: "logic" }
cell { name: "LUT__20058" type: "efl" mode: "logic" }
cell { name: "LUT__20056" type: "efl" mode: "logic" }
cell { name: "LUT__20055" type: "efl" mode: "logic" }
cell { name: "LUT__20053" type: "efl" mode: "logic" }
cell { name: "LUT__21397" type: "efl" mode: "logic" }
cell { name: "LUT__20052" type: "efl" mode: "logic" }
cell { name: "LUT__21401" type: "efl" mode: "logic" }
cell { name: "PixelRxValid" type: "io" mode: "outpad" fixed {x: 160 y: 24 k: 2} }
cell { name: "LUT__21413" type: "efl" mode: "logic" }
cell { name: "LUT__20038" type: "efl" mode: "logic" }
cell { name: "LUT__20037" type: "efl" mode: "logic" }
cell { name: "LUT__20036" type: "efl" mode: "logic" }
cell { name: "LUT__20035" type: "efl" mode: "logic" }
cell { name: "LUT__20034" type: "efl" mode: "logic" }
cell { name: "LUT__20033" type: "efl" mode: "logic" }
cell { name: "LUT__20032" type: "efl" mode: "logic" }
cell { name: "LUT__20031" type: "efl" mode: "logic" }
cell { name: "PixelRxVSync" type: "io" mode: "outpad" fixed {x: 126 y: 0 k: 0} }
cell { name: "MMipiTx_DATA[42]" type: "io" mode: "outpad" fixed {x: 107 y: 243 k: 2} }
cell { name: "MipiTx_DATA[21]" type: "io" mode: "outpad" fixed {x: 33 y: 243 k: 0} }
cell { name: "LUT__20030" type: "efl" mode: "logic" }
cell { name: "LUT__20029" type: "efl" mode: "logic" }
cell { name: "LUT__20028" type: "efl" mode: "logic" }
cell { name: "LUT__20027" type: "efl" mode: "logic" }
cell { name: "LUT__20026" type: "efl" mode: "logic" }
cell { name: "LUT__20025" type: "efl" mode: "logic" }
cell { name: "LUT__20016" type: "efl" mode: "logic" }
cell { name: "LUT__20015" type: "efl" mode: "logic" }
cell { name: "LUT__20014" type: "efl" mode: "logic" }
cell { name: "LUT__20013" type: "efl" mode: "logic" }
cell { name: "LUT__20012" type: "efl" mode: "logic" }
cell { name: "LUT__20011" type: "efl" mode: "logic" }
cell { name: "LUT__20010" type: "efl" mode: "logic" }
cell { name: "LUT__20009" type: "efl" mode: "logic" }
cell { name: "LUT__20008" type: "efl" mode: "logic" }
cell { name: "PixelRxHSync" type: "io" mode: "outpad" fixed {x: 160 y: 7 k: 0} }
cell { name: "LUT__21449" type: "efl" mode: "logic" }
cell { name: "LUT__20007" type: "efl" mode: "logic" }
cell { name: "LUT__20006" type: "efl" mode: "logic" }
cell { name: "LUT__20005" type: "efl" mode: "logic" }
cell { name: "LUT__20004" type: "efl" mode: "logic" }
cell { name: "LUT__20003" type: "efl" mode: "logic" }
cell { name: "LUT__20002" type: "efl" mode: "logic" }
cell { name: "LUT__20001" type: "efl" mode: "logic" }
cell { name: "LUT__20000" type: "efl" mode: "logic" }
cell { name: "LUT__21457" type: "efl" mode: "logic" }
cell { name: "LUT__21461" type: "efl" mode: "logic" }
cell { name: "LUT__19999" type: "efl" mode: "logic" }
cell { name: "LUT__21465" type: "efl" mode: "logic" }
cell { name: "MipiRx_ERROR[0]" type: "io" mode: "inpad" fixed {x: 63 y: 243 k: 3} }
cell { name: "MMipiTx_DATA[43]" type: "io" mode: "outpad" fixed {x: 108 y: 243 k: 0} }
cell { name: "LUT__21477" type: "efl" mode: "logic" }
cell { name: "LUT__21481" type: "efl" mode: "logic" }
cell { name: "MipiRx_ERROR[1]" type: "io" mode: "inpad" fixed {x: 64 y: 243 k: 1} }
cell { name: "LUT__21489" type: "efl" mode: "logic" }
cell { name: "LUT__21493" type: "efl" mode: "logic" }
cell { name: "LUT__21497" type: "efl" mode: "logic" }
cell { name: "LUT__19970" type: "efl" mode: "logic" }
cell { name: "LUT__19969" type: "efl" mode: "logic" }
cell { name: "LUT__19968" type: "efl" mode: "logic" }
cell { name: "LUT__19967" type: "efl" mode: "logic" }
cell { name: "LUT__19966" type: "efl" mode: "logic" }
cell { name: "LUT__19965" type: "efl" mode: "logic" }
cell { name: "LUT__19964" type: "efl" mode: "logic" }
cell { name: "LUT__21509" type: "efl" mode: "logic" }
cell { name: "LUT__19963" type: "efl" mode: "logic" }
cell { name: "LUT__19962" type: "efl" mode: "logic" }
cell { name: "LUT__19961" type: "efl" mode: "logic" }
cell { name: "LUT__19960" type: "efl" mode: "logic" }
cell { name: "MipiRx_ERROR[2]" type: "io" mode: "inpad" fixed {x: 64 y: 243 k: 3} }
cell { name: "MMipiTx_DATA[44]" type: "io" mode: "outpad" fixed {x: 108 y: 243 k: 2} }
cell { name: "MipiTx_DATA[22]" type: "io" mode: "outpad" fixed {x: 33 y: 243 k: 2} }
cell { name: "MipiTx_TYPE[0]" type: "io" mode: "outpad" fixed {x: 63 y: 243 k: 2} }
cell { name: "MipiTx_HRES[12]" type: "io" mode: "outpad" fixed {x: 60 y: 243 k: 2} }
cell { name: "LUT__21513" type: "efl" mode: "logic" }
cell { name: "LUT__19959" type: "efl" mode: "logic" }
cell { name: "LUT__19958" type: "efl" mode: "logic" }
cell { name: "LUT__21521" type: "efl" mode: "logic" }
cell { name: "LUT__19957" type: "efl" mode: "logic" }
cell { name: "LUT__19956" type: "efl" mode: "logic" }
cell { name: "LUT__21525" type: "efl" mode: "logic" }
cell { name: "LUT__19955" type: "efl" mode: "logic" }
cell { name: "LUT__19954" type: "efl" mode: "logic" }
cell { name: "LUT__19953" type: "efl" mode: "logic" }
cell { name: "LUT__19952" type: "efl" mode: "logic" }
cell { name: "LUT__21529" type: "efl" mode: "logic" }
cell { name: "LUT__19950" type: "efl" mode: "logic" }
cell { name: "LUT__19948" type: "efl" mode: "logic" }
cell { name: "LUT__19947" type: "efl" mode: "logic" }
cell { name: "LUT__19946" type: "efl" mode: "logic" }
cell { name: "LUT__19945" type: "efl" mode: "logic" }
cell { name: "LUT__19944" type: "efl" mode: "logic" }
cell { name: "MipiRx_ERROR[3]" type: "io" mode: "inpad" fixed {x: 65 y: 243 k: 1} }
cell { name: "LUT__21537" type: "efl" mode: "logic" }
cell { name: "LUT__21541" type: "efl" mode: "logic" }
cell { name: "LUT__19943" type: "efl" mode: "logic" }
cell { name: "LUT__19942" type: "efl" mode: "logic" }
cell { name: "LUT__19941" type: "efl" mode: "logic" }
cell { name: "LUT__19940" type: "efl" mode: "logic" }
cell { name: "LUT__21545" type: "efl" mode: "logic" }
cell { name: "LUT__19939" type: "efl" mode: "logic" }
cell { name: "LUT__19938" type: "efl" mode: "logic" }
cell { name: "LUT__19937" type: "efl" mode: "logic" }
cell { name: "LUT__19936" type: "efl" mode: "logic" }
cell { name: "LUT__19935" type: "efl" mode: "logic" }
cell { name: "LUT__19934" type: "efl" mode: "logic" }
cell { name: "LUT__19933" type: "efl" mode: "logic" }
cell { name: "LUT__21553" type: "efl" mode: "logic" }
cell { name: "LUT__19931" type: "efl" mode: "logic" }
cell { name: "LUT__19930" type: "efl" mode: "logic" }
cell { name: "LUT__19929" type: "efl" mode: "logic" }
cell { name: "LUT__19928" type: "efl" mode: "logic" }
cell { name: "MipiRx_ERROR[4]" type: "io" mode: "inpad" fixed {x: 65 y: 243 k: 3} }
cell { name: "MMipiTx_DATA[45]" type: "io" mode: "outpad" fixed {x: 109 y: 243 k: 0} }
cell { name: "LUT__21557" type: "efl" mode: "logic" }
cell { name: "LUT__21561" type: "efl" mode: "logic" }
cell { name: "LUT__19927" type: "efl" mode: "logic" }
cell { name: "LUT__19926" type: "efl" mode: "logic" }
cell { name: "LUT__19925" type: "efl" mode: "logic" }
cell { name: "LUT__19924" type: "efl" mode: "logic" }
cell { name: "LUT__19923" type: "efl" mode: "logic" }
cell { name: "LUT__19922" type: "efl" mode: "logic" }
cell { name: "LUT__21569" type: "efl" mode: "logic" }
cell { name: "LUT__21573" type: "efl" mode: "logic" }
cell { name: "LUT__21577" type: "efl" mode: "logic" }
cell { name: "MipiRx_ERROR[5]" type: "io" mode: "inpad" fixed {x: 66 y: 243 k: 1} }
cell { name: "LUT__21585" type: "efl" mode: "logic" }
cell { name: "LUT__21589" type: "efl" mode: "logic" }
cell { name: "LUT__21593" type: "efl" mode: "logic" }
cell { name: "MipiRx_ERROR[6]" type: "io" mode: "inpad" fixed {x: 66 y: 243 k: 3} }
cell { name: "MMipiTx_DATA[46]" type: "io" mode: "outpad" fixed {x: 109 y: 243 k: 2} }
cell { name: "MipiTx_DATA[23]" type: "io" mode: "outpad" fixed {x: 34 y: 243 k: 0} }
cell { name: "LUT__21601" type: "efl" mode: "logic" }
cell { name: "LUT__21605" type: "efl" mode: "logic" }
cell { name: "LUT__19894" type: "efl" mode: "logic" }
cell { name: "LUT__21609" type: "efl" mode: "logic" }
cell { name: "LUT__19893" type: "efl" mode: "logic" }
cell { name: "LUT__19892" type: "efl" mode: "logic" }
cell { name: "LUT__19891" type: "efl" mode: "logic" }
cell { name: "LUT__19890" type: "efl" mode: "logic" }
cell { name: "LUT__19889" type: "efl" mode: "logic" }
cell { name: "LUT__19888" type: "efl" mode: "logic" }
cell { name: "LUT__21617" type: "efl" mode: "logic" }
cell { name: "LUT__19887" type: "efl" mode: "logic" }
cell { name: "LUT__19886" type: "efl" mode: "logic" }
cell { name: "LUT__19885" type: "efl" mode: "logic" }
cell { name: "LUT__21621" type: "efl" mode: "logic" }
cell { name: "LUT__19883" type: "efl" mode: "logic" }
cell { name: "LUT__19882" type: "efl" mode: "logic" }
cell { name: "LUT__19881" type: "efl" mode: "logic" }
cell { name: "LUT__19880" type: "efl" mode: "logic" }
cell { name: "MipiRx_ERROR[7]" type: "io" mode: "inpad" fixed {x: 67 y: 243 k: 1} }
cell { name: "LUT__19879" type: "efl" mode: "logic" }
cell { name: "LUT__19878" type: "efl" mode: "logic" }
cell { name: "LUT__19875" type: "efl" mode: "logic" }
cell { name: "LUT__19874" type: "efl" mode: "logic" }
cell { name: "LUT__19873" type: "efl" mode: "logic" }
cell { name: "LUT__19872" type: "efl" mode: "logic" }
cell { name: "LUT__19871" type: "efl" mode: "logic" }
cell { name: "LUT__19869" type: "efl" mode: "logic" }
cell { name: "LUT__19868" type: "efl" mode: "logic" }
cell { name: "LUT__21641" type: "efl" mode: "logic" }
cell { name: "LUT__19867" type: "efl" mode: "logic" }
cell { name: "LUT__19866" type: "efl" mode: "logic" }
cell { name: "LUT__19865" type: "efl" mode: "logic" }
cell { name: "LUT__19864" type: "efl" mode: "logic" }
cell { name: "MipiRx_ERROR[8]" type: "io" mode: "inpad" fixed {x: 67 y: 243 k: 3} }
cell { name: "MMipiTx_DATA[47]" type: "io" mode: "outpad" fixed {x: 110 y: 243 k: 0} }
cell { name: "LUT__21649" type: "efl" mode: "logic" }
cell { name: "LUT__19863" type: "efl" mode: "logic" }
cell { name: "LUT__19862" type: "efl" mode: "logic" }
cell { name: "LUT__19861" type: "efl" mode: "logic" }
cell { name: "LUT__19860" type: "efl" mode: "logic" }
cell { name: "LUT__21653" type: "efl" mode: "logic" }
cell { name: "LUT__19859" type: "efl" mode: "logic" }
cell { name: "LUT__19858" type: "efl" mode: "logic" }
cell { name: "LUT__19857" type: "efl" mode: "logic" }
cell { name: "LUT__19856" type: "efl" mode: "logic" }
cell { name: "LUT__21657" type: "efl" mode: "logic" }
cell { name: "LUT__19855" type: "efl" mode: "logic" }
cell { name: "LUT__19854" type: "efl" mode: "logic" }
cell { name: "LUT__19853" type: "efl" mode: "logic" }
cell { name: "LUT__19852" type: "efl" mode: "logic" }
cell { name: "LUT__19851" type: "efl" mode: "logic" }
cell { name: "LUT__19850" type: "efl" mode: "logic" }
cell { name: "LUT__19849" type: "efl" mode: "logic" }
cell { name: "LUT__19848" type: "efl" mode: "logic" }
cell { name: "MipiRx_ERROR[9]" type: "io" mode: "inpad" fixed {x: 68 y: 243 k: 1} }
cell { name: "LUT__19847" type: "efl" mode: "logic" }
cell { name: "LUT__19846" type: "efl" mode: "logic" }
cell { name: "LUT__19844" type: "efl" mode: "logic" }
cell { name: "LUT__19843" type: "efl" mode: "logic" }
cell { name: "LUT__19842" type: "efl" mode: "logic" }
cell { name: "LUT__19841" type: "efl" mode: "logic" }
cell { name: "LUT__19840" type: "efl" mode: "logic" }
cell { name: "LUT__19839" type: "efl" mode: "logic" }
cell { name: "LUT__19838" type: "efl" mode: "logic" }
cell { name: "LUT__19837" type: "efl" mode: "logic" }
cell { name: "LUT__19836" type: "efl" mode: "logic" }
cell { name: "LUT__21695" type: "efl" mode: "logic" }
cell { name: "LUT__19835" type: "efl" mode: "logic" }
cell { name: "LUT__19833" type: "efl" mode: "logic" }
cell { name: "LUT__19832" type: "efl" mode: "logic" }
cell { name: "MipiRx_ERROR[10]" type: "io" mode: "inpad" fixed {x: 68 y: 243 k: 3} }
cell { name: "MMipiTx_DATA[48]" type: "io" mode: "outpad" fixed {x: 110 y: 243 k: 2} }
cell { name: "MipiTx_DATA[24]" type: "io" mode: "outpad" fixed {x: 34 y: 243 k: 2} }
cell { name: "MipiTx_TYPE[1]" type: "io" mode: "outpad" fixed {x: 64 y: 243 k: 0} }
cell { name: "LUT__21699" type: "efl" mode: "logic" }
cell { name: "LUT__19831" type: "efl" mode: "logic" }
cell { name: "LUT__19830" type: "efl" mode: "logic" }
cell { name: "LUT__21707" type: "efl" mode: "logic" }
cell { name: "LUT__19829" type: "efl" mode: "logic" }
cell { name: "LUT__19828" type: "efl" mode: "logic" }
cell { name: "LUT__21711" type: "efl" mode: "logic" }
cell { name: "LUT__19827" type: "efl" mode: "logic" }
cell { name: "LUT__19826" type: "efl" mode: "logic" }
cell { name: "LUT__19824" type: "efl" mode: "logic" }
cell { name: "LUT__21715" type: "efl" mode: "logic" }
cell { name: "LUT__19823" type: "efl" mode: "logic" }
cell { name: "LUT__19822" type: "efl" mode: "logic" }
cell { name: "LUT__19821" type: "efl" mode: "logic" }
cell { name: "LUT__19820" type: "efl" mode: "logic" }
cell { name: "LUT__19819" type: "efl" mode: "logic" }
cell { name: "LUT__19818" type: "efl" mode: "logic" }
cell { name: "LUT__19817" type: "efl" mode: "logic" }
cell { name: "LUT__19816" type: "efl" mode: "logic" }
cell { name: "MipiRx_ERROR[11]" type: "io" mode: "inpad" fixed {x: 69 y: 243 k: 1} }
cell { name: "LUT__21723" type: "efl" mode: "logic" }
cell { name: "LUT__21727" type: "efl" mode: "logic" }
cell { name: "LUT__19815" type: "efl" mode: "logic" }
cell { name: "LUT__19814" type: "efl" mode: "logic" }
cell { name: "LUT__19813" type: "efl" mode: "logic" }
cell { name: "LUT__19812" type: "efl" mode: "logic" }
cell { name: "LUT__21731" type: "efl" mode: "logic" }
cell { name: "LUT__19811" type: "efl" mode: "logic" }
cell { name: "LUT__19809" type: "efl" mode: "logic" }
cell { name: "LUT__19808" type: "efl" mode: "logic" }
cell { name: "LUT__19807" type: "efl" mode: "logic" }
cell { name: "LUT__19806" type: "efl" mode: "logic" }
cell { name: "LUT__21739" type: "efl" mode: "logic" }
cell { name: "LUT__19801" type: "efl" mode: "logic" }
cell { name: "MipiRx_ERROR[12]" type: "io" mode: "inpad" fixed {x: 69 y: 243 k: 3} }
cell { name: "MMipiTx_DATA[49]" type: "io" mode: "outpad" fixed {x: 111 y: 243 k: 0} }
cell { name: "LUT__21743" type: "efl" mode: "logic" }
cell { name: "LUT__21747" type: "efl" mode: "logic" }
cell { name: "LUT__19798" type: "efl" mode: "logic" }
cell { name: "LUT__19797" type: "efl" mode: "logic" }
cell { name: "LUT__19796" type: "efl" mode: "logic" }
cell { name: "LUT__19795" type: "efl" mode: "logic" }
cell { name: "LUT__19794" type: "efl" mode: "logic" }
cell { name: "LUT__19793" type: "efl" mode: "logic" }
cell { name: "LUT__19792" type: "efl" mode: "logic" }
cell { name: "LUT__21755" type: "efl" mode: "logic" }
cell { name: "LUT__21759" type: "efl" mode: "logic" }
cell { name: "LUT__19791" type: "efl" mode: "logic" }
cell { name: "LUT__19790" type: "efl" mode: "logic" }
cell { name: "LUT__19789" type: "efl" mode: "logic" }
cell { name: "LUT__19788" type: "efl" mode: "logic" }
cell { name: "LUT__21763" type: "efl" mode: "logic" }
cell { name: "LUT__19787" type: "efl" mode: "logic" }
cell { name: "LUT__19785" type: "efl" mode: "logic" }
cell { name: "LUT__19784" type: "efl" mode: "logic" }
cell { name: "MipiRx_ERROR[13]" type: "io" mode: "inpad" fixed {x: 70 y: 243 k: 1} }
cell { name: "LUT__19783" type: "efl" mode: "logic" }
cell { name: "LUT__19782" type: "efl" mode: "logic" }
cell { name: "LUT__21771" type: "efl" mode: "logic" }
cell { name: "LUT__19781" type: "efl" mode: "logic" }
cell { name: "LUT__19780" type: "efl" mode: "logic" }
cell { name: "LUT__21775" type: "efl" mode: "logic" }
cell { name: "LUT__19779" type: "efl" mode: "logic" }
cell { name: "LUT__19778" type: "efl" mode: "logic" }
cell { name: "LUT__19777" type: "efl" mode: "logic" }
cell { name: "LUT__19776" type: "efl" mode: "logic" }
cell { name: "LUT__21779" type: "efl" mode: "logic" }
cell { name: "LUT__19775" type: "efl" mode: "logic" }
cell { name: "LUT__19774" type: "efl" mode: "logic" }
cell { name: "LUT__19773" type: "efl" mode: "logic" }
cell { name: "LUT__19772" type: "efl" mode: "logic" }
cell { name: "LUT__19771" type: "efl" mode: "logic" }
cell { name: "LUT__19770" type: "efl" mode: "logic" }
cell { name: "LUT__19769" type: "efl" mode: "logic" }
cell { name: "LUT__19768" type: "efl" mode: "logic" }
cell { name: "MipiRx_ERROR[14]" type: "io" mode: "inpad" fixed {x: 71 y: 243 k: 1} }
cell { name: "MMipiTx_DATA[50]" type: "io" mode: "outpad" fixed {x: 111 y: 243 k: 2} }
cell { name: "MipiTx_DATA[25]" type: "io" mode: "outpad" fixed {x: 35 y: 243 k: 0} }
cell { name: "LUT__21787" type: "efl" mode: "logic" }
cell { name: "LUT__21791" type: "efl" mode: "logic" }
cell { name: "LUT__19767" type: "efl" mode: "logic" }
cell { name: "LUT__19766" type: "efl" mode: "logic" }
cell { name: "LUT__21795" type: "efl" mode: "logic" }
cell { name: "LUT__19765" type: "efl" mode: "logic" }
cell { name: "LUT__19764" type: "efl" mode: "logic" }
cell { name: "LUT__19763" type: "efl" mode: "logic" }
cell { name: "LUT__19762" type: "efl" mode: "logic" }
cell { name: "LUT__19761" type: "efl" mode: "logic" }
cell { name: "LUT__19760" type: "efl" mode: "logic" }
cell { name: "LUT__21803" type: "efl" mode: "logic" }
cell { name: "LUT__19759" type: "efl" mode: "logic" }
cell { name: "LUT__19758" type: "efl" mode: "logic" }
cell { name: "LUT__19757" type: "efl" mode: "logic" }
cell { name: "LUT__19756" type: "efl" mode: "logic" }
cell { name: "LUT__21807" type: "efl" mode: "logic" }
cell { name: "LUT__19755" type: "efl" mode: "logic" }
cell { name: "LUT__19754" type: "efl" mode: "logic" }
cell { name: "LUT__19753" type: "efl" mode: "logic" }
cell { name: "LUT__19752" type: "efl" mode: "logic" }
cell { name: "MipiRx_ERROR[15]" type: "io" mode: "inpad" fixed {x: 72 y: 243 k: 1} }
cell { name: "LUT__19751" type: "efl" mode: "logic" }
cell { name: "LUT__19750" type: "efl" mode: "logic" }
cell { name: "LUT__19749" type: "efl" mode: "logic" }
cell { name: "LUT__19748" type: "efl" mode: "logic" }
cell { name: "LUT__21819" type: "efl" mode: "logic" }
cell { name: "LUT__19747" type: "efl" mode: "logic" }
cell { name: "LUT__19746" type: "efl" mode: "logic" }
cell { name: "LUT__19745" type: "efl" mode: "logic" }
cell { name: "LUT__19744" type: "efl" mode: "logic" }
cell { name: "LUT__21823" type: "efl" mode: "logic" }
cell { name: "LUT__19743" type: "efl" mode: "logic" }
cell { name: "LUT__19742" type: "efl" mode: "logic" }
cell { name: "LUT__19741" type: "efl" mode: "logic" }
cell { name: "LUT__19740" type: "efl" mode: "logic" }
cell { name: "LUT__21827" type: "efl" mode: "logic" }
cell { name: "LUT__19739" type: "efl" mode: "logic" }
cell { name: "LUT__19738" type: "efl" mode: "logic" }
cell { name: "LUT__19737" type: "efl" mode: "logic" }
cell { name: "LUT__19736" type: "efl" mode: "logic" }
cell { name: "MipiRx_ERROR[16]" type: "io" mode: "inpad" fixed {x: 73 y: 243 k: 1} }
cell { name: "MMipiTx_DATA[51]" type: "io" mode: "outpad" fixed {x: 112 y: 243 k: 0} }
cell { name: "LUT__21835" type: "efl" mode: "logic" }
cell { name: "LUT__19735" type: "efl" mode: "logic" }
cell { name: "LUT__19734" type: "efl" mode: "logic" }
cell { name: "LUT__19733" type: "efl" mode: "logic" }
cell { name: "LUT__19732" type: "efl" mode: "logic" }
cell { name: "LUT__21839" type: "efl" mode: "logic" }
cell { name: "LUT__19731" type: "efl" mode: "logic" }
cell { name: "LUT__19730" type: "efl" mode: "logic" }
cell { name: "LUT__19729" type: "efl" mode: "logic" }
cell { name: "LUT__19728" type: "efl" mode: "logic" }
cell { name: "LUT__21843" type: "efl" mode: "logic" }
cell { name: "LUT__19727" type: "efl" mode: "logic" }
cell { name: "LUT__19726" type: "efl" mode: "logic" }
cell { name: "LUT__19725" type: "efl" mode: "logic" }
cell { name: "LUT__19724" type: "efl" mode: "logic" }
cell { name: "LUT__21851" type: "efl" mode: "logic" }
cell { name: "LUT__19723" type: "efl" mode: "logic" }
cell { name: "LUT__19722" type: "efl" mode: "logic" }
cell { name: "LUT__19721" type: "efl" mode: "logic" }
cell { name: "LUT__19720" type: "efl" mode: "logic" }
cell { name: "MipiRx_ERROR[17]" type: "io" mode: "inpad" fixed {x: 74 y: 243 k: 1} }
cell { name: "LUT__21855" type: "efl" mode: "logic" }
cell { name: "LUT__19719" type: "efl" mode: "logic" }
cell { name: "LUT__19718" type: "efl" mode: "logic" }
cell { name: "LUT__21859" type: "efl" mode: "logic" }
cell { name: "LUT__19717" type: "efl" mode: "logic" }
cell { name: "LUT__19716" type: "efl" mode: "logic" }
cell { name: "LUT__19715" type: "efl" mode: "logic" }
cell { name: "LUT__19714" type: "efl" mode: "logic" }
cell { name: "LUT__19713" type: "efl" mode: "logic" }
cell { name: "LUT__19712" type: "efl" mode: "logic" }
cell { name: "LUT__21867" type: "efl" mode: "logic" }
cell { name: "LUT__19711" type: "efl" mode: "logic" }
cell { name: "LUT__19710" type: "efl" mode: "logic" }
cell { name: "LUT__19709" type: "efl" mode: "logic" }
cell { name: "LUT__19708" type: "efl" mode: "logic" }
cell { name: "LUT__19707" type: "efl" mode: "logic" }
cell { name: "LUT__19706" type: "efl" mode: "logic" }
cell { name: "LUT__19705" type: "efl" mode: "logic" }
cell { name: "LUT__19704" type: "efl" mode: "logic" }
cell { name: "MipiRx_CLEAR" type: "io" mode: "outpad" fixed {x: 74 y: 243 k: 0} }
cell { name: "MMipiTx_DATA[52]" type: "io" mode: "outpad" fixed {x: 112 y: 243 k: 2} }
cell { name: "MipiTx_DATA[26]" type: "io" mode: "outpad" fixed {x: 35 y: 243 k: 2} }
cell { name: "MipiTx_TYPE[2]" type: "io" mode: "outpad" fixed {x: 64 y: 243 k: 2} }
cell { name: "MipiTx_HRES[13]" type: "io" mode: "outpad" fixed {x: 61 y: 243 k: 0} }
cell { name: "PllLocked[1]" type: "io" mode: "inpad" fixed {x: 158 y: 243 k: 3} }
cell { name: "jtag_inst1_TCK" type: "io" mode: "inpad" fixed {x: 0 y: 4 k: 1} }
cell { name: "LUT__21875" type: "efl" mode: "logic" }
cell { name: "LUT__21883" type: "efl" mode: "logic" }
cell { name: "LUT__19703" type: "efl" mode: "logic" }
cell { name: "LUT__19702" type: "efl" mode: "logic" }
cell { name: "LUT__21887" type: "efl" mode: "logic" }
cell { name: "LUT__19701" type: "efl" mode: "logic" }
cell { name: "LUT__19700" type: "efl" mode: "logic" }
cell { name: "LUT__21891" type: "efl" mode: "logic" }
cell { name: "LUT__19699" type: "efl" mode: "logic" }
cell { name: "LUT__19698" type: "efl" mode: "logic" }
cell { name: "LUT__19697" type: "efl" mode: "logic" }
cell { name: "LUT__19696" type: "efl" mode: "logic" }
cell { name: "LUT__19695" type: "efl" mode: "logic" }
cell { name: "LUT__19694" type: "efl" mode: "logic" }
cell { name: "LUT__19693" type: "efl" mode: "logic" }
cell { name: "LUT__19692" type: "efl" mode: "logic" }
cell { name: "LUT__21899" type: "efl" mode: "logic" }
cell { name: "LUT__19691" type: "efl" mode: "logic" }
cell { name: "LUT__19690" type: "efl" mode: "logic" }
cell { name: "LUT__19689" type: "efl" mode: "logic" }
cell { name: "LUT__19688" type: "efl" mode: "logic" }
cell { name: "MipiRx_VC[0]" type: "io" mode: "inpad" fixed {x: 62 y: 243 k: 3} }
cell { name: "LUT__21903" type: "efl" mode: "logic" }
cell { name: "LUT__19687" type: "efl" mode: "logic" }
cell { name: "LUT__19686" type: "efl" mode: "logic" }
cell { name: "MipiRx_VC[1]" type: "io" mode: "inpad" fixed {x: 63 y: 243 k: 1} }
cell { name: "MMipiTx_DATA[53]" type: "io" mode: "outpad" fixed {x: 113 y: 243 k: 0} }
cell { name: "LUT__21907" type: "efl" mode: "logic" }
cell { name: "MipiRx_DATA[0]" type: "io" mode: "inpad" fixed {x: 27 y: 243 k: 1} }
cell { name: "add_26/i1" type: "efl" mode: "arithmetic" }
cell { name: "add_26/i2" type: "efl" mode: "arithmetic" }
cell { name: "add_26/i3" type: "efl" mode: "arithmetic" }
cell { name: "LUT__21915" type: "efl" mode: "logic" }
cell { name: "add_26/i4" type: "efl" mode: "arithmetic" }
cell { name: "add_26/i5" type: "efl" mode: "arithmetic" }
cell { name: "add_26/i6" type: "efl" mode: "arithmetic" }
cell { name: "add_26/i7" type: "efl" mode: "arithmetic" }
cell { name: "LUT__21919" type: "efl" mode: "logic" }
cell { name: "add_26/i8" type: "efl" mode: "arithmetic" }
cell { name: "add_26/i9" type: "efl" mode: "arithmetic" }
cell { name: "LUT__21923" type: "efl" mode: "logic" }
cell { name: "add_26/i10" type: "efl" mode: "arithmetic" }
cell { name: "add_26/i11" type: "efl" mode: "arithmetic" }
cell { name: "add_26/i12" type: "efl" mode: "arithmetic" }
cell { name: "add_26/i13" type: "efl" mode: "arithmetic" }
cell { name: "add_26/i14" type: "efl" mode: "arithmetic" }
cell { name: "add_26/i15" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[1]" type: "io" mode: "inpad" fixed {x: 27 y: 243 k: 3} }
cell { name: "MMipiTx_DATA[54]" type: "io" mode: "outpad" fixed {x: 113 y: 243 k: 2} }
cell { name: "MipiTx_DATA[27]" type: "io" mode: "outpad" fixed {x: 36 y: 243 k: 0} }
cell { name: "LUT__21935" type: "efl" mode: "logic" }
cell { name: "add_26/i16" type: "efl" mode: "arithmetic" }
cell { name: "add_34/i2" type: "efl" mode: "arithmetic" }
cell { name: "add_34/i3" type: "efl" mode: "arithmetic" }
cell { name: "add_34/i4" type: "efl" mode: "arithmetic" }
cell { name: "LUT__21939" type: "efl" mode: "logic" }
cell { name: "add_34/i5" type: "efl" mode: "arithmetic" }
cell { name: "add_34/i6" type: "efl" mode: "arithmetic" }
cell { name: "add_34/i7" type: "efl" mode: "arithmetic" }
cell { name: "add_34/i8" type: "efl" mode: "arithmetic" }
cell { name: "add_34/i9" type: "efl" mode: "arithmetic" }
cell { name: "add_34/i10" type: "efl" mode: "arithmetic" }
cell { name: "add_34/i11" type: "efl" mode: "arithmetic" }
cell { name: "add_34/i12" type: "efl" mode: "arithmetic" }
cell { name: "LUT__21947" type: "efl" mode: "logic" }
cell { name: "add_34/i13" type: "efl" mode: "arithmetic" }
cell { name: "add_34/i14" type: "efl" mode: "arithmetic" }
cell { name: "add_34/i15" type: "efl" mode: "arithmetic" }
cell { name: "add_34/i16" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[2]" type: "io" mode: "inpad" fixed {x: 28 y: 243 k: 1} }
cell { name: "LUT__21951" type: "efl" mode: "logic" }
cell { name: "LUT__21955" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/add_54/i2" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_54/i3" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_54/i4" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_54/i5" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_54/i6" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_54/i7" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_54/i8" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_54/i9" type: "efl" mode: "arithmetic" }
cell { name: "LUT__21963" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/add_54/i10" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_54/i11" type: "efl" mode: "arithmetic" }
cell { name: "LUT__21967" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/add_54/i12" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_54/i13" type: "efl" mode: "arithmetic" }
cell { name: "LUT__21971" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/add_54/i14" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_54/i15" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_54/i16" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_54/i17" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[3]" type: "io" mode: "inpad" fixed {x: 28 y: 243 k: 3} }
cell { name: "MMipiTx_DATA[55]" type: "io" mode: "outpad" fixed {x: 114 y: 243 k: 0} }
cell { name: "U2_MipiTxCtrl/add_73/i2" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_73/i3" type: "efl" mode: "arithmetic" }
cell { name: "LUT__21979" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/add_73/i4" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_73/i5" type: "efl" mode: "arithmetic" }
cell { name: "LUT__21983" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/add_73/i6" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_73/i7" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_73/i8" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_73/i9" type: "efl" mode: "arithmetic" }
cell { name: "LUT__21987" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/add_73/i10" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_73/i11" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_73/i12" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_73/i13" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_73/i14" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_73/i15" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_73/i16" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_73/i17" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[4]" type: "io" mode: "inpad" fixed {x: 29 y: 243 k: 1} }
cell { name: "LUT__21995" type: "efl" mode: "logic" }
cell { name: "LUT__21999" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/add_73/i18" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_73/i19" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_73/i20" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_73/i21" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22003" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/add_73/i22" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_73/i23" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/add_73/i24" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22011" type: "efl" mode: "logic" }
cell { name: "MipiRx_DATA[5]" type: "io" mode: "inpad" fixed {x: 29 y: 243 k: 3} }
cell { name: "MMipiTx_DATA[56]" type: "io" mode: "outpad" fixed {x: 114 y: 243 k: 2} }
cell { name: "MipiTx_DATA[28]" type: "io" mode: "outpad" fixed {x: 36 y: 243 k: 2} }
cell { name: "MipiTx_TYPE[3]" type: "io" mode: "outpad" fixed {x: 65 y: 243 k: 0} }
cell { name: "LUT__22015" type: "efl" mode: "logic" }
cell { name: "LUT__22019" type: "efl" mode: "logic" }
cell { name: "LUT__22027" type: "efl" mode: "logic" }
cell { name: "LUT__22031" type: "efl" mode: "logic" }
cell { name: "LUT__22035" type: "efl" mode: "logic" }
cell { name: "MipiRx_DATA[6]" type: "io" mode: "inpad" fixed {x: 30 y: 243 k: 1} }
cell { name: "LUT__22043" type: "efl" mode: "logic" }
cell { name: "LUT__22047" type: "efl" mode: "logic" }
cell { name: "LUT__22059" type: "efl" mode: "logic" }
cell { name: "MipiRx_DATA[7]" type: "io" mode: "inpad" fixed {x: 30 y: 243 k: 3} }
cell { name: "MMipiTx_DATA[57]" type: "io" mode: "outpad" fixed {x: 115 y: 243 k: 0} }
cell { name: "LUT__22063" type: "efl" mode: "logic" }
cell { name: "LUT__22067" type: "efl" mode: "logic" }
cell { name: "LUT__22075" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22079" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[8]" type: "io" mode: "inpad" fixed {x: 31 y: 243 k: 1} }
cell { name: "LUT__22083" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i12" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i13" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22091" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i14" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i15" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i16" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i17" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22095" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i18" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i19" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22099" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i20" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i21" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i22" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i23" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i24" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i25" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[9]" type: "io" mode: "inpad" fixed {x: 31 y: 243 k: 3} }
cell { name: "MMipiTx_DATA[58]" type: "io" mode: "outpad" fixed {x: 115 y: 243 k: 2} }
cell { name: "MipiTx_DATA[29]" type: "io" mode: "outpad" fixed {x: 37 y: 243 k: 0} }
cell { name: "LUT__22107" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i26" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i27" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i28" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22115" type: "efl" mode: "logic" }
cell { name: "LUT__22123" type: "efl" mode: "logic" }
cell { name: "MipiRx_DATA[10]" type: "io" mode: "inpad" fixed {x: 32 y: 243 k: 1} }
cell { name: "LUT__22127" type: "efl" mode: "logic" }
cell { name: "LUT__22131" type: "efl" mode: "logic" }
cell { name: "LUT__22139" type: "efl" mode: "logic" }
cell { name: "LUT__22143" type: "efl" mode: "logic" }
cell { name: "LUT__22147" type: "efl" mode: "logic" }
cell { name: "MipiRx_DATA[11]" type: "io" mode: "inpad" fixed {x: 32 y: 243 k: 3} }
cell { name: "MMipiTx_DATA[59]" type: "io" mode: "outpad" fixed {x: 116 y: 243 k: 0} }
cell { name: "LUT__22155" type: "efl" mode: "logic" }
cell { name: "LUT__22159" type: "efl" mode: "logic" }
cell { name: "LUT__22163" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[12]" type: "io" mode: "inpad" fixed {x: 33 y: 243 k: 1} }
cell { name: "LUT__22175" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22179" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i12" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i13" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i14" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i15" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i16" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i17" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22187" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i18" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i19" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i20" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i21" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[13]" type: "io" mode: "inpad" fixed {x: 33 y: 243 k: 3} }
cell { name: "MMipiTx_DATA[60]" type: "io" mode: "outpad" fixed {x: 116 y: 243 k: 2} }
cell { name: "MipiTx_DATA[30]" type: "io" mode: "outpad" fixed {x: 37 y: 243 k: 2} }
cell { name: "MipiTx_TYPE[4]" type: "io" mode: "outpad" fixed {x: 65 y: 243 k: 2} }
cell { name: "MipiTx_HRES[14]" type: "io" mode: "outpad" fixed {x: 61 y: 243 k: 2} }
cell { name: "LUT__22191" type: "efl" mode: "logic" }
cell { name: "LUT__22195" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i22" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i23" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i24" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22203" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22207" type: "efl" mode: "logic" }
cell { name: "LUT__22211" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i12" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i13" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i14" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[14]" type: "io" mode: "inpad" fixed {x: 34 y: 243 k: 1} }
cell { name: "LUT__22219" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i15" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i16" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22223" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i17" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i18" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22227" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i19" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i20" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i21" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i22" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i23" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i24" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22235" type: "efl" mode: "logic" }
cell { name: "MipiRx_DATA[15]" type: "io" mode: "inpad" fixed {x: 34 y: 243 k: 3} }
cell { name: "MMipiTx_DATA[61]" type: "io" mode: "outpad" fixed {x: 117 y: 243 k: 0} }
cell { name: "LUT__22239" type: "efl" mode: "logic" }
cell { name: "LUT__22243" type: "efl" mode: "logic" }
cell { name: "LUT__22251" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/sub_48/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22255" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/sub_48/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/sub_48/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22259" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/sub_48/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/sub_48/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/sub_48/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/sub_48/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[16]" type: "io" mode: "inpad" fixed {x: 35 y: 243 k: 1} }
cell { name: "U2_MipiTxCtrl/sub_48/add_2/i12" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/sub_48/add_2/i13" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/sub_48/add_2/i14" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/sub_48/add_2/i15" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22267" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/sub_48/add_2/i16" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/sub_49/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/sub_49/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/sub_49/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22271" type: "efl" mode: "logic" }
cell { name: "LUT__22275" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/sub_49/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/sub_49/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/sub_49/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/sub_49/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/sub_49/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/sub_49/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/sub_49/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/sub_49/add_2/i12" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[17]" type: "io" mode: "inpad" fixed {x: 35 y: 243 k: 3} }
cell { name: "MMipiTx_DATA[62]" type: "io" mode: "outpad" fixed {x: 117 y: 243 k: 2} }
cell { name: "MipiTx_DATA[31]" type: "io" mode: "outpad" fixed {x: 38 y: 243 k: 0} }
cell { name: "LUT__22283" type: "efl" mode: "logic" }
cell { name: "LUT__22287" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/sub_49/add_2/i13" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/sub_49/add_2/i14" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/sub_49/add_2/i15" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/sub_49/add_2/i16" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22299" type: "efl" mode: "logic" }
cell { name: "LUT__22303" type: "efl" mode: "logic" }
cell { name: "MipiRx_DATA[18]" type: "io" mode: "inpad" fixed {x: 36 y: 243 k: 1} }
cell { name: "LUT__22307" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22315" type: "efl" mode: "logic" }
cell { name: "LUT__22319" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22323" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[19]" type: "io" mode: "inpad" fixed {x: 36 y: 243 k: 3} }
cell { name: "MMipiTx_DATA[63]" type: "io" mode: "outpad" fixed {x: 118 y: 243 k: 0} }
cell { name: "LUT__22331" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i12" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i13" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i14" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i15" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22335" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i16" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22339" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i12" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[20]" type: "io" mode: "inpad" fixed {x: 37 y: 243 k: 1} }
cell { name: "LUT__22347" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i13" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i14" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i15" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i16" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22355" type: "efl" mode: "logic" }
cell { name: "LUT__22363" type: "efl" mode: "logic" }
cell { name: "LUT__22367" type: "efl" mode: "logic" }
cell { name: "MipiRx_DATA[21]" type: "io" mode: "inpad" fixed {x: 37 y: 243 k: 3} }
cell { name: "MMipiTx_TYPE[0]" type: "io" mode: "outpad" fixed {x: 127 y: 243 k: 2} }
cell { name: "MipiTx_DATA[32]" type: "io" mode: "outpad" fixed {x: 38 y: 243 k: 2} }
cell { name: "MipiTx_TYPE[5]" type: "io" mode: "outpad" fixed {x: 66 y: 243 k: 0} }
cell { name: "LUT__22371" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22379" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22383" type: "efl" mode: "logic" }
cell { name: "LUT__22387" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i12" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i13" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i14" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[22]" type: "io" mode: "inpad" fixed {x: 38 y: 243 k: 1} }
cell { name: "LUT__22395" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i15" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i16" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22399" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i17" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i18" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22403" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i19" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i20" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i21" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i22" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i23" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i24" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[23]" type: "io" mode: "inpad" fixed {x: 38 y: 243 k: 3} }
cell { name: "MMipiTx_TYPE[1]" type: "io" mode: "outpad" fixed {x: 128 y: 243 k: 0} }
cell { name: "LUT__22415" type: "efl" mode: "logic" }
cell { name: "LUT__22419" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i12" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i13" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i14" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i15" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22427" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i16" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i17" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22431" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i18" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i19" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22435" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i20" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i21" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i22" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i23" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[24]" type: "io" mode: "inpad" fixed {x: 39 y: 243 k: 1} }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i24" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22443" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22447" type: "efl" mode: "logic" }
cell { name: "LUT__22451" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i12" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i13" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i14" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i15" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i16" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[25]" type: "io" mode: "inpad" fixed {x: 39 y: 243 k: 3} }
cell { name: "MMipiTx_TYPE[2]" type: "io" mode: "outpad" fixed {x: 128 y: 243 k: 2} }
cell { name: "MipiTx_DATA[33]" type: "io" mode: "outpad" fixed {x: 39 y: 243 k: 0} }
cell { name: "LUT__22459" type: "efl" mode: "logic" }
cell { name: "LUT__22463" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i17" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i18" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i19" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i20" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22467" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22475" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22479" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i12" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i13" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[26]" type: "io" mode: "inpad" fixed {x: 40 y: 243 k: 1} }
cell { name: "LUT__22483" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i14" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i15" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i16" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i17" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i18" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i19" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i20" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22491" type: "efl" mode: "logic" }
cell { name: "LUT__22495" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22499" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[27]" type: "io" mode: "inpad" fixed {x: 40 y: 243 k: 3} }
cell { name: "MMipiTx_TYPE[3]" type: "io" mode: "outpad" fixed {x: 129 y: 243 k: 0} }
cell { name: "LUT__22507" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i12" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i13" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i14" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22511" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i15" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i16" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22515" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[28]" type: "io" mode: "inpad" fixed {x: 41 y: 243 k: 1} }
cell { name: "LUT__22523" type: "efl" mode: "logic" }
cell { name: "LUT__22527" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i12" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i13" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i14" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i15" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i16" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22539" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22543" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i12" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[29]" type: "io" mode: "inpad" fixed {x: 41 y: 243 k: 3} }
cell { name: "MMipiTx_TYPE[4]" type: "io" mode: "outpad" fixed {x: 129 y: 243 k: 2} }
cell { name: "MipiTx_DATA[34]" type: "io" mode: "outpad" fixed {x: 39 y: 243 k: 2} }
cell { name: "MipiTx_VALID" type: "io" mode: "outpad" fixed {x: 22 y: 243 k: 0} }
cell { name: "MipiTx_HRES[15]" type: "io" mode: "outpad" fixed {x: 62 y: 243 k: 0} }
cell { name: "PllLocked[2]" type: "io" mode: "inpad" fixed {x: 158 y: 243 k: 1} }
cell { name: "LUT__22547" type: "efl" mode: "logic" }
cell { name: "LUT__22555" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i13" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i14" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i15" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i16" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22559" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22563" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i12" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i13" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[30]" type: "io" mode: "inpad" fixed {x: 42 y: 243 k: 1} }
cell { name: "LUT__22571" type: "efl" mode: "logic" }
cell { name: "LUT__22575" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i14" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i15" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i16" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22579" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22587" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i12" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i13" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i14" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i15" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[31]" type: "io" mode: "inpad" fixed {x: 42 y: 243 k: 3} }
cell { name: "MMipiTx_TYPE[5]" type: "io" mode: "outpad" fixed {x: 130 y: 243 k: 0} }
cell { name: "LUT__22595" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i16" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22603" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22607" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i12" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22611" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i13" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i14" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i15" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i16" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[32]" type: "io" mode: "inpad" fixed {x: 43 y: 243 k: 1} }
cell { name: "LUT__22619" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_74/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22623" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[33]" type: "io" mode: "inpad" fixed {x: 43 y: 243 k: 3} }
cell { name: "MMipiTx_VALID" type: "io" mode: "outpad" fixed {x: 86 y: 243 k: 0} }
cell { name: "MipiTx_DATA[35]" type: "io" mode: "outpad" fixed {x: 40 y: 243 k: 0} }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i12" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i13" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i14" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i15" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i16" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[34]" type: "io" mode: "inpad" fixed {x: 44 y: 243 k: 1} }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i12" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i13" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i14" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i15" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i16" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22671" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[35]" type: "io" mode: "inpad" fixed {x: 44 y: 243 k: 3} }
cell { name: "MMipiTx_VSYNC" type: "io" mode: "outpad" fixed {x: 85 y: 243 k: 0} }
cell { name: "LUT__22683" type: "efl" mode: "logic" }
cell { name: "LUT__22691" type: "efl" mode: "logic" }
cell { name: "MipiRx_DATA[36]" type: "io" mode: "inpad" fixed {x: 45 y: 243 k: 1} }
cell { name: "LUT__22707" type: "efl" mode: "logic" }
cell { name: "U3_MipiRxMonitor/add_52/i2" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22715" type: "efl" mode: "logic" }
cell { name: "U3_MipiRxMonitor/add_52/i3" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_52/i4" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_52/i5" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_52/i6" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22719" type: "efl" mode: "logic" }
cell { name: "U3_MipiRxMonitor/add_52/i7" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_52/i8" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_52/i9" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_52/i10" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[37]" type: "io" mode: "inpad" fixed {x: 45 y: 243 k: 3} }
cell { name: "MMipiTx_HSYNC" type: "io" mode: "outpad" fixed {x: 85 y: 243 k: 2} }
cell { name: "MipiTx_DATA[36]" type: "io" mode: "outpad" fixed {x: 40 y: 243 k: 2} }
cell { name: "MipiTx_VSYNC" type: "io" mode: "outpad" fixed {x: 21 y: 243 k: 0} }
cell { name: "LUT__22731" type: "efl" mode: "logic" }
cell { name: "U3_MipiRxMonitor/add_52/i11" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_52/i12" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_52/i13" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_52/i14" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_52/i15" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_52/i16" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[38]" type: "io" mode: "inpad" fixed {x: 46 y: 243 k: 1} }
cell { name: "LUT__22751" type: "efl" mode: "logic" }
cell { name: "U3_MipiRxMonitor/add_85/i2" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22767" type: "efl" mode: "logic" }
cell { name: "U3_MipiRxMonitor/add_85/i3" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_85/i4" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_85/i5" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_85/i6" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[39]" type: "io" mode: "inpad" fixed {x: 46 y: 243 k: 3} }
cell { name: "MMipiTx_HRES[0]" type: "io" mode: "outpad" fixed {x: 118 y: 243 k: 2} }
cell { name: "LUT__22771" type: "efl" mode: "logic" }
cell { name: "U3_MipiRxMonitor/add_85/i7" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_85/i8" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_85/i9" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_85/i10" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22779" type: "efl" mode: "logic" }
cell { name: "U3_MipiRxMonitor/add_85/i11" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_85/i12" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_85/i13" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_85/i14" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22783" type: "efl" mode: "logic" }
cell { name: "U3_MipiRxMonitor/add_85/i15" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_85/i16" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[40]" type: "io" mode: "inpad" fixed {x: 47 y: 243 k: 1} }
cell { name: "LUT__22799" type: "efl" mode: "logic" }
cell { name: "LUT__22803" type: "efl" mode: "logic" }
cell { name: "U3_MipiRxMonitor/add_109/i2" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[41]" type: "io" mode: "inpad" fixed {x: 47 y: 243 k: 3} }
cell { name: "MMipiTx_HRES[1]" type: "io" mode: "outpad" fixed {x: 119 y: 243 k: 0} }
cell { name: "MipiTx_DATA[37]" type: "io" mode: "outpad" fixed {x: 41 y: 243 k: 0} }
cell { name: "LUT__22811" type: "efl" mode: "logic" }
cell { name: "LUT__22815" type: "efl" mode: "logic" }
cell { name: "LUT__22819" type: "efl" mode: "logic" }
cell { name: "U3_MipiRxMonitor/add_109/i3" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_109/i4" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_109/i5" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_109/i6" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_109/i7" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_109/i8" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_109/i9" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_109/i10" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22827" type: "efl" mode: "logic" }
cell { name: "U3_MipiRxMonitor/add_109/i11" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_109/i12" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_109/i13" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_109/i14" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22831" type: "efl" mode: "logic" }
cell { name: "U3_MipiRxMonitor/add_109/i15" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_109/i16" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[42]" type: "io" mode: "inpad" fixed {x: 48 y: 243 k: 1} }
cell { name: "LUT__22835" type: "efl" mode: "logic" }
cell { name: "MipiRx_DATA[43]" type: "io" mode: "inpad" fixed {x: 48 y: 243 k: 3} }
cell { name: "MMipiTx_HRES[2]" type: "io" mode: "outpad" fixed {x: 119 y: 243 k: 2} }
cell { name: "LUT__22863" type: "efl" mode: "logic" }
cell { name: "LUT__22867" type: "efl" mode: "logic" }
cell { name: "LUT__22875" type: "efl" mode: "logic" }
cell { name: "MipiRx_DATA[44]" type: "io" mode: "inpad" fixed {x: 49 y: 243 k: 1} }
cell { name: "LUT__22879" type: "efl" mode: "logic" }
cell { name: "LUT__22883" type: "efl" mode: "logic" }
cell { name: "U3_MipiRxControl/add_14/i2" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxControl/add_14/i3" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxControl/add_14/i4" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxControl/add_14/i5" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxControl/add_14/i6" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxControl/add_14/i7" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxControl/add_14/i8" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxControl/add_14/i9" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22891" type: "efl" mode: "logic" }
cell { name: "U3_MipiRxControl/add_14/i10" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxControl/add_14/i11" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxControl/add_14/i12" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxControl/add_14/i13" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22895" type: "efl" mode: "logic" }
cell { name: "U3_MipiRxControl/add_14/i14" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxControl/add_14/i15" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxControl/add_14/i16" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxControl/add_22/i2" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[45]" type: "io" mode: "inpad" fixed {x: 49 y: 243 k: 3} }
cell { name: "MMipiTx_HRES[3]" type: "io" mode: "outpad" fixed {x: 120 y: 243 k: 0} }
cell { name: "MipiTx_DATA[38]" type: "io" mode: "outpad" fixed {x: 41 y: 243 k: 2} }
cell { name: "MipiTx_HSYNC" type: "io" mode: "outpad" fixed {x: 21 y: 243 k: 2} }
cell { name: "MipiTx_FRAME_MODE" type: "io" mode: "outpad" fixed {x: 67 y: 243 k: 2} }
cell { name: "LUT__22899" type: "efl" mode: "logic" }
cell { name: "LUT__22929" type: "efl" mode: "logic" }
cell { name: "U3_MipiRxControl/add_22/i3" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxControl/add_22/i4" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxControl/add_22/i5" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxControl/add_22/i6" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22933" type: "efl" mode: "logic" }
cell { name: "U3_MipiRxControl/add_22/i7" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxControl/add_22/i8" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxControl/add_22/i9" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxControl/add_22/i10" type: "efl" mode: "arithmetic" }
cell { name: "LUT__22937" type: "efl" mode: "logic" }
cell { name: "U3_MipiRxControl/add_22/i11" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxControl/add_22/i12" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxControl/add_22/i13" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxControl/add_22/i14" type: "efl" mode: "arithmetic" }
cell { name: "LUT__23049" type: "efl" mode: "logic" }
cell { name: "U3_MipiRxControl/add_22/i15" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxControl/add_22/i16" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[46]" type: "io" mode: "inpad" fixed {x: 50 y: 243 k: 1} }
cell { name: "LUT__23058" type: "efl" mode: "logic" }
cell { name: "LUT__23068" type: "efl" mode: "logic" }
cell { name: "LUT__19685" type: "efl" mode: "logic" }
cell { name: "LUT__23086" type: "efl" mode: "logic" }
cell { name: "LUT__23096" type: "efl" mode: "logic" }
cell { name: "MipiRx_DATA[47]" type: "io" mode: "inpad" fixed {x: 50 y: 243 k: 3} }
cell { name: "MMipiTx_HRES[4]" type: "io" mode: "outpad" fixed {x: 120 y: 243 k: 2} }
cell { name: "LUT__23106" type: "efl" mode: "logic" }
cell { name: "LUT__23134" type: "efl" mode: "logic" }
cell { name: "LUT__23142" type: "efl" mode: "logic" }
cell { name: "LUT__23150" type: "efl" mode: "logic" }
cell { name: "MipiRx_DATA[48]" type: "io" mode: "inpad" fixed {x: 51 y: 243 k: 1} }
cell { name: "LUT__23166" type: "efl" mode: "logic" }
cell { name: "LUT__23174" type: "efl" mode: "logic" }
cell { name: "LUT__23182" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/add_24/i3" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/add_24/i4" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/add_29/i3" type: "efl" mode: "arithmetic" }
cell { name: "LUT__27276" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/add_29/i4" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/add_29/i5" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/add_29/i6" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[49]" type: "io" mode: "inpad" fixed {x: 51 y: 243 k: 3} }
cell { name: "MMipiTx_HRES[5]" type: "io" mode: "outpad" fixed {x: 121 y: 243 k: 0} }
cell { name: "MipiTx_DATA[39]" type: "io" mode: "outpad" fixed {x: 42 y: 243 k: 0} }
cell { name: "CLKBUF__0" type: "gbuf_block" mode: "gbuf_block" fixed {x: 159 y: 119 k: 0} }
cell { name: "AUX_ADD_CI__edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_74/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i12" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i13" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i14" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i15" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i16" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/add_24/i2" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/add_24/i3" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[50]" type: "io" mode: "inpad" fixed {x: 52 y: 243 k: 1} }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/add_24/i4" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/add_29/i3" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/add_29/i4" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/add_29/i5" type: "efl" mode: "arithmetic" }
cell { name: "LUT__27278" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/add_29/i6" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "LUT__27282" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i12" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[51]" type: "io" mode: "inpad" fixed {x: 52 y: 243 k: 3} }
cell { name: "MMipiTx_HRES[6]" type: "io" mode: "outpad" fixed {x: 121 y: 243 k: 2} }
cell { name: "LUT__27290" type: "efl" mode: "logic" }
cell { name: "LUT__27294" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i13" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i14" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i15" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i16" type: "efl" mode: "arithmetic" }
cell { name: "LUT__27298" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/LA_MipiRx/add_45/i2" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_45/i3" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_45/i4" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_45/i5" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_45/i6" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_45/i7" type: "efl" mode: "arithmetic" }
cell { name: "LUT__27306" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/LA_MipiRx/add_45/i8" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_45/i9" type: "efl" mode: "arithmetic" }
cell { name: "LUT__27310" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/LA_MipiRx/add_45/i10" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_45/i11" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_45/i12" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_46/i2" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[52]" type: "io" mode: "inpad" fixed {x: 53 y: 243 k: 1} }
cell { name: "LUT__27314" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/LA_MipiRx/add_46/i3" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_46/i4" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_46/i5" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_46/i6" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_46/i7" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_46/i8" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_46/i9" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_46/i10" type: "efl" mode: "arithmetic" }
cell { name: "LUT__27322" type: "efl" mode: "logic" }
cell { name: "LUT__27326" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/LA_MipiRx/add_46/i11" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_46/i12" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_46/i13" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_46/i14" type: "efl" mode: "arithmetic" }
cell { name: "LUT__27330" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/LA_MipiRx/add_46/i15" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_46/i16" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_46/i17" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_46/i18" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[53]" type: "io" mode: "inpad" fixed {x: 53 y: 243 k: 3} }
cell { name: "MMipiTx_HRES[7]" type: "io" mode: "outpad" fixed {x: 122 y: 243 k: 0} }
cell { name: "MipiTx_DATA[40]" type: "io" mode: "outpad" fixed {x: 42 y: 243 k: 2} }
cell { name: "MipiTx_HRES[0]" type: "io" mode: "outpad" fixed {x: 54 y: 243 k: 2} }
cell { name: "LUT__27338" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/LA_MipiRx/add_46/i19" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_46/i20" type: "efl" mode: "arithmetic" }
cell { name: "LUT__27342" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/LA_MipiRx/add_46/i21" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_46/i22" type: "efl" mode: "arithmetic" }
cell { name: "LUT__27346" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/LA_MipiRx/add_46/i23" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_46/i24" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_46/i25" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_46/i26" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_46/i27" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_52/i3" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_52/i4" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_52/i5" type: "efl" mode: "arithmetic" }
cell { name: "LUT__27354" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/LA_MipiRx/add_52/i6" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/sub_59/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/sub_59/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/sub_59/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[54]" type: "io" mode: "inpad" fixed {x: 54 y: 243 k: 1} }
cell { name: "LUT__27358" type: "efl" mode: "logic" }
cell { name: "LUT__27362" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/LA_MipiRx/sub_59/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/sub_59/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/sub_59/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/sub_59/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/sub_59/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/sub_59/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/sub_59/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/sub_59/add_2/i12" type: "efl" mode: "arithmetic" }
cell { name: "LUT__27370" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/LA_MipiRx/sub_59/add_2/i13" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/sub_59/add_2/i14" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/sub_59/add_2/i15" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/sub_59/add_2/i16" type: "efl" mode: "arithmetic" }
cell { name: "LUT__27374" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i2" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i3" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i4" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i5" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[55]" type: "io" mode: "inpad" fixed {x: 54 y: 243 k: 3} }
cell { name: "MMipiTx_HRES[8]" type: "io" mode: "outpad" fixed {x: 122 y: 243 k: 2} }
cell { name: "LUT__27378" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i6" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i7" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i8" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i9" type: "efl" mode: "arithmetic" }
cell { name: "LUT__27386" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i10" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i11" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i12" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i13" type: "efl" mode: "arithmetic" }
cell { name: "LUT__27390" type: "efl" mode: "logic" }
cell { name: "LUT__27394" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i14" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i15" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i16" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i17" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[56]" type: "io" mode: "inpad" fixed {x: 55 y: 243 k: 1} }
cell { name: "LUT__27402" type: "efl" mode: "logic" }
cell { name: "LUT__27406" type: "efl" mode: "logic" }
cell { name: "LUT__27410" type: "efl" mode: "logic" }
cell { name: "LUT__27418" type: "efl" mode: "logic" }
cell { name: "MipiRx_DATA[57]" type: "io" mode: "inpad" fixed {x: 55 y: 243 k: 3} }
cell { name: "MMipiTx_HRES[9]" type: "io" mode: "outpad" fixed {x: 123 y: 243 k: 0} }
cell { name: "MipiTx_DATA[41]" type: "io" mode: "outpad" fixed {x: 43 y: 243 k: 0} }
cell { name: "LUT__27422" type: "efl" mode: "logic" }
cell { name: "LUT__27426" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i2" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i3" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i4" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i5" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i6" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i7" type: "efl" mode: "arithmetic" }
cell { name: "LUT__27434" type: "efl" mode: "logic" }
cell { name: "LUT__27438" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i8" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i9" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i10" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i11" type: "efl" mode: "arithmetic" }
cell { name: "LUT__27442" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i12" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/debug_hub_inst/sub_28/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/debug_hub_inst/sub_28/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/debug_hub_inst/sub_28/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[58]" type: "io" mode: "inpad" fixed {x: 56 y: 243 k: 1} }
cell { name: "edb_top_inst/debug_hub_inst/sub_28/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i1" type: "efl" mode: "arithmetic" }
cell { name: "LUT__27454" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/LA_MipiRx/sub_59/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_52/i2" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/LA_MipiRx/add_46/i1" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "LUT__27458" type: "efl" mode: "logic" }
cell { name: "edb_top_inst/MipiRx/vio_core_inst/add_29/i2" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/add_29/i2" type: "efl" mode: "arithmetic" }
cell { name: "edb_top_inst/MipiTx/vio_core_inst/add_24/i2" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxControl/add_22/i1" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[59]" type: "io" mode: "inpad" fixed {x: 56 y: 243 k: 3} }
cell { name: "MMipiTx_HRES[10]" type: "io" mode: "outpad" fixed {x: 123 y: 243 k: 2} }
cell { name: "LUT__27466" type: "efl" mode: "logic" }
cell { name: "LUT__27470" type: "efl" mode: "logic" }
cell { name: "U3_MipiRxControl/add_14/i1" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_109/i1" type: "efl" mode: "arithmetic" }
cell { name: "LUT__27474" type: "efl" mode: "logic" }
cell { name: "U3_MipiRxMonitor/add_85/i1" type: "efl" mode: "arithmetic" }
cell { name: "U3_MipiRxMonitor/add_52/i1" type: "efl" mode: "arithmetic" }
cell { name: "LUT__27482" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[60]" type: "io" mode: "inpad" fixed {x: 57 y: 243 k: 1} }
cell { name: "LUT__27490" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_74/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "LUT__27498" type: "efl" mode: "logic" }
cell { name: "LUT__27502" type: "efl" mode: "logic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "MipiRxCalClk~CLKBUF" type: "gbuf_block" mode: "gbuf_block" fixed {x: 159 y: 121 k: 0} }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "MipiRx_DATA[61]" type: "io" mode: "inpad" fixed {x: 57 y: 243 k: 3} }
cell { name: "MMipiTx_HRES[11]" type: "io" mode: "outpad" fixed {x: 124 y: 243 k: 0} }
cell { name: "MipiTx_DATA[42]" type: "io" mode: "outpad" fixed {x: 43 y: 243 k: 2} }
cell { name: "MipiTx_HRES[1]" type: "io" mode: "outpad" fixed {x: 55 y: 243 k: 0} }
cell { name: "MipiTx_LANES[0]" type: "io" mode: "outpad" fixed {x: 66 y: 243 k: 2} }
cell { name: "jtag_inst1_TDO" type: "io" mode: "outpad" fixed {x: 0 y: 2 k: 0} }
cell { name: "jtag_inst1_SHIFT" type: "io" mode: "inpad" fixed {x: 0 y: 5 k: 3} }
cell { name: "jtag_inst1_RESET" type: "io" mode: "inpad" fixed {x: 0 y: 4 k: 3} }
cell { name: "jtag_inst1_CAPTURE" type: "io" mode: "inpad" fixed {x: 0 y: 6 k: 3} }
net {
	name: "CalcHPixelNum[15]"
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[15]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "MipiTx_HRES[15]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20085" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i16" port: "I[0]" }
 }
net {
	name: "vcc"
	type: CONSTANT
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/MipiTxValid~FF" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[15]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[10]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[22]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenPerUnitChg~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[10]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcVSLenAva~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[10]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[22]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[22]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][12]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[6]~FF" port: "CE" }
	terminal	{ cell: "TxCSIRstCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitChg~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U4_PixelTypeLut" port: "RCLKE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncSigEnd~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidStart~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/module_state[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitChg~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[19]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[112].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[7][0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[10]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[12]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[3]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[15]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitReg[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp3[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[15]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[23]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/edb_top_inst/LA_MipiRx/cap_fifo_din[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp5[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/PixelTxEnChg~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[15]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[12]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[16]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[20]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankMinLen[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitChg~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[15]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[17]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[75].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[12]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[12]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[10]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/LUTSelCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[13]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[14]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[2]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[6]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitChg~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[8]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/PixelRxRstReg~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[1]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[5]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[18]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[8]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[8]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[0]~FF" port: "CE" }
	terminal	{ cell: "TxCSIRstCnt[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[23]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[7]~FF" port: "I[1]" }
	terminal	{ cell: "TxDPHYRstCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[12]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/MipiTxVSync~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidEnd~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[19]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[12]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[15]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[17]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[19]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[19]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[21]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[21]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[23]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[23]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankMinLen[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/register_conn[0][1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcEnd~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[18]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[20]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[15]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[15]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/LUTSelCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[10]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[12]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[14]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[10]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[3]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[5]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[15]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[12]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcEnd~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitReg[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[2]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[10]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[12]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVCAct[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp6~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitReg[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitReg[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[10]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[12]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[16]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[18]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[20]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[12]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[12]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[7]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][13]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[4]~FF" port: "I[1]" }
	terminal	{ cell: "TxDPHYRstCnt[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[8]~FF" port: "I[1]" }
	terminal	{ cell: "TxDPHYRstCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[12]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/cap_buf_read_done_p2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/rdy_sync_tff2~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncStart~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/MipiTxHSync~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/U2_MipiTxCtrl/TxOpConfigEn~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/PixelTxEnReg~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[17]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[22]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[15]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[16]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/commit_sync1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/module_state[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/rdy_sync_tff2q~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[108].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[109].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[110].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[111].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[113].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[114].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[7][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_resetn_p1~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_resetn_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp5[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/commit_sync1~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/module_state[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp4[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[24]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[3]~FF" port: "CE" }
	terminal	{ cell: "PixelTxValid~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[11]~FF" port: "I[1]" }
	terminal	{ cell: "PixelTxVSync~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[8]~FF" port: "I[1]" }
	terminal	{ cell: "PixelTxHSync~FF" port: "CE" }
	terminal	{ cell: "MipiRxLanNum[0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[12]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[2]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[13]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[10]~FF" port: "CE" }
	terminal	{ cell: "TxDPHYRstCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[7]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[6]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxLanNum[0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxLanNum[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[5]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[17]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[1]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[10]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp6[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[16]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp4~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[10]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[11]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[7]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[5]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp6[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "B[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "B[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "B[4]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "B[5]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "B[7]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "B[9]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "B[10]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "B[12]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "CEO" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "CEA" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp6~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[27]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[27]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[25]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[19]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[19]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[20]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][14]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[17]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[13]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[13]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[10]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][2]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[3]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxStateChange[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp2[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp5[0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVCAct[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp2[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][1]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondEn~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/DataAvailCnt[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxHSyncNeg~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVSyncPos~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][13]~FF" port: "CE" }
	terminal	{ cell: "MipiRxLanNum[1]~FF" port: "CE" }
	terminal	{ cell: "TxCSIRstCnt[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp6[0]~FF" port: "CE" }
	terminal	{ cell: "TxCSIRstCnt[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][2]~FF" port: "CE" }
	terminal	{ cell: "TxCSIRstCnt[9]~FF" port: "CE" }
	terminal	{ cell: "TxCSIRstCnt[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[14]~FF" port: "CE" }
	terminal	{ cell: "TxCSIRstCnt[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[20]~FF" port: "CE" }
	terminal	{ cell: "TxCSIRstCnt[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[3]~FF" port: "CE" }
	terminal	{ cell: "TxDPHYRstCnt[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/trigger_unit_inst/edb_top_inst/LA_MipiRx/tu_trigger~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[3]~FF" port: "CE" }
	terminal	{ cell: "TxDPHYRstCnt[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[19]~FF" port: "CE" }
	terminal	{ cell: "TxDPHYRstCnt[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/register_conn[0][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/cap_buf_read_done_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/str_sync_wbff2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/register_conn[0][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][10]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[16]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[10]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[20]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[19]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[18]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[21]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[23]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[18]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/str_sync_wbff1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[15]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/module_state[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/commit_sync2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/module_state[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/run_trig_p2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/run_trig_imdt_p2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[75].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[108].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[109].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[110].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[111].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[112].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[113].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[7][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[114].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "CEO" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "CEA" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/module_state[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_resetn~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitChg~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[17]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[16]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/data_in_p1~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/module_state[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/module_state[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHSLenAva~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[15]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[21]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[25]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[10]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp6[0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxVCEn[3]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxVCEn[1]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxVCEn[2]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/MipiRxErrClr~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp5[0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[13]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[12]~FF" port: "I[1]" }
	terminal	{ cell: "TxVSyncPos~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkEn~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[9]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[7]~FF" port: "I[1]" }
	terminal	{ cell: "TxVSyncNeg~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[4]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/MipiRxCSIRstN~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[3]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp4[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp3[0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[13]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[3]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[9]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[8]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankMinLen[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankMinLen[0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/MipiRxDPHYRstN~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[9]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[11]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[9]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[4]~FF" port: "CE" }
	terminal	{ cell: "MipiTxAutoRst~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[1]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxVCEn[0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[14]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxLanNum[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/MipiRxAutoRst~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[16]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxHSyncReg[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[13]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[9]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[12]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[2]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[7]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp3[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp5[0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcDVLenAva~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVCAct[3]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVCAct[2]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/TxConfigEn~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/commit_sync2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/U3_MipiRxMonitor/MipiRxValidReg[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/enable~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/enable~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[14]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[6]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[15]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[4]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[3]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp4[0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[2]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "B[9]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "B[14]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "CEO" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WCLKE" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "B[9]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "B[14]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "CEO" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "WCLKE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcEnd~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/DataAvailCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/DataAvailCnt[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][9]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[26]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[24]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[24]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[23]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[23]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[22]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[22]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[21]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[18]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[18]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[16]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][15]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[15]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[15]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[14]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][1]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[11]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[11]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[9]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[6]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[2]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[5]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[4]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][5]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxSyncErr~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxHSyncReg[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp4[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankAva~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxStaActChk~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp6[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp3[0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVSyncReg[0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVSyncReg[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][14]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/HSyncEnd~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxReslutionChange[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmLost~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][5]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondEn~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[3]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVSyncNeg~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxValidPos~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][8]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxHSyncPos~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "TxCSIRstCnt[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "TxCSIRstCnt[12]~FF" port: "CE" }
	terminal	{ cell: "TxCSIRstCnt[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[3]~FF" port: "CE" }
	terminal	{ cell: "TxCSIRstCnt[8]~FF" port: "CE" }
	terminal	{ cell: "TxCSIRstCnt[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[5]~FF" port: "CE" }
	terminal	{ cell: "TxCSIRstCnt[6]~FF" port: "CE" }
	terminal	{ cell: "TxCSIRstCnt[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][4]~FF" port: "CE" }
	terminal	{ cell: "TxCSIRstCnt[2]~FF" port: "CE" }
	terminal	{ cell: "TxDPHYRstCnt[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp3[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp4[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[1]~FF" port: "CE" }
	terminal	{ cell: "TxDPHYRstCnt[14]~FF" port: "CE" }
	terminal	{ cell: "TxDPHYRstCnt[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[2]~FF" port: "CE" }
	terminal	{ cell: "TxDPHYRstCnt[10]~FF" port: "CE" }
	terminal	{ cell: "TxDPHYRstCnt[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "TxDPHYRstCnt[5]~FF" port: "CE" }
	terminal	{ cell: "TxDPHYRstCnt[1]~FF" port: "CE" }
	terminal	{ cell: "TxDPHYRstCnt[4]~FF" port: "CE" }
	terminal	{ cell: "TxDPHYRstCnt[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/run_trig_imdt_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/cap_buf_read_done_p3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/str_sync_wbff2q~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clkb~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/rdy_sync_tff1~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/run_trig_p1~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[5]~FF" port: "CE" }
	terminal	{ cell: "MipiTxEscClk~CLKBUF" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/sub_16/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/sub_16/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/sub_49/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/sub_49/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/sub_80/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/sub_80/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__U3_MipiRxMonitor/sub_19/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__U3_MipiRxMonitor/sub_19/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__U3_MipiRxMonitor/sub_70/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__U3_MipiRxMonitor/sub_70/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__U3_MipiRxControl/sub_32/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__U3_MipiRxControl/sub_32/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/debug_hub_inst/sub_28/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/debug_hub_inst/sub_28/add_2/i1" port: "I[1]" }
	terminal	{ cell: "CLKBUF__2" port: "I[0]" }
	terminal	{ cell: "CLKBUF__1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/LA_MipiRx/sub_59/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/LA_MipiRx/sub_59/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/sub_48/add_2/i4" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/sub_48/add_2/i4" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/sub_46/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/sub_46/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i1" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i9" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i10" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i11" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i12" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i13" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i14" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i15" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i16" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i17" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i18" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i19" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i20" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i21" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i22" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i23" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i24" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i25" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i26" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i27" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i28" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i2" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i3" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i4" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i5" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i6" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i7" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i8" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i9" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i10" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i11" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i12" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i13" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i14" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i15" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i16" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i17" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i18" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i19" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i20" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i21" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i22" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i23" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i24" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i17" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i18" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i19" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i20" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i21" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i22" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i23" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i24" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i6" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i8" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i9" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i10" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i11" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i12" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i13" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i14" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i15" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i16" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i2" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i5" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i7" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i8" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i9" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i10" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i11" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i12" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i13" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i14" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i15" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i16" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i2" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i3" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i4" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i5" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i6" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i7" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i8" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i9" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i10" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i11" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i12" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i13" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i14" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i15" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i16" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i5" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i6" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i7" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i8" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i9" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i10" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i11" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i12" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i13" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i14" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i15" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i16" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i2" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i3" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i4" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i5" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i6" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i7" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i8" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i9" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i10" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i11" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i12" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i13" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i14" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i15" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i16" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i17" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i18" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i19" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i20" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i21" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i22" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i23" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i24" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i2" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i3" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i4" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i5" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i6" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i7" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i8" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i9" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i10" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i11" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i12" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i13" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i14" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i15" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i16" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i17" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i18" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i19" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i20" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i21" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i22" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i23" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i24" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i2" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i3" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i4" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i5" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i6" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i7" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i8" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i9" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i10" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i11" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i12" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i13" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i14" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i15" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i16" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i17" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i18" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i19" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i20" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i2" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i3" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i4" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i5" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i6" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i7" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i8" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i9" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i10" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i11" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i12" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i13" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i14" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i15" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i16" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i17" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i18" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i19" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i20" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i2" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i3" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i4" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i5" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i6" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i7" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i8" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i9" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i10" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i11" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i12" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i13" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i14" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i15" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i16" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i2" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i3" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i4" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i5" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i6" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i7" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i8" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i9" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i10" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i11" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i12" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i13" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i14" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i15" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i16" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i2" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i3" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i4" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i5" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i6" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i7" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i8" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i9" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i10" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i11" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i12" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i13" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i14" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i15" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i16" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i2" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i3" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i4" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i5" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i6" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i7" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i8" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i9" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i10" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i11" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i12" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i13" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i14" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i15" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i16" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i3" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i4" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i5" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i6" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i7" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i8" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i9" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i10" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i11" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i12" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i13" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i14" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i15" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i16" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i2" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i3" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i4" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i5" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i6" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i7" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i8" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i9" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i10" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i11" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i12" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i13" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i14" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i15" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i16" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_74/add_2/i2" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i2" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i3" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i4" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i5" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i6" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i7" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i8" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i2" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i3" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i4" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i5" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i6" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i7" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i8" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i9" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i10" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i11" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i12" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i13" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i14" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i15" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i16" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i2" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i3" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i4" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i5" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i6" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i7" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i8" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i9" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i10" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i11" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i12" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i13" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i14" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i15" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i16" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i2" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i3" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i4" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i5" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i6" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i7" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i8" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i2" port: "I[1]" }
	terminal	{ cell: "CLKBUF__0" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i1" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i3" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i4" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i5" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i6" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i7" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i8" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i9" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i10" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_74/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_74/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i1" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i11" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i12" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i13" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i14" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i1" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i15" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i16" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i1" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i2" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i3" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i4" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i5" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i6" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i7" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i8" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i9" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i10" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i11" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i12" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i13" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i14" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i15" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i16" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i2" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i3" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i4" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i5" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i6" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i7" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i8" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i9" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i10" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i11" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i12" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i13" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i14" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i15" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i16" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i3" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i4" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i2" port: "I[1]" }
	terminal	{ cell: "MipiRxCalClk~CLKBUF" port: "I[0]" }
 }
net {
	name: "gnd"
	type: CONSTANT
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcAva~FF" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[15]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[10]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[10]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[8]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[22]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[12]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[20]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[11]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenPerUnitChg~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[10]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcVSLenAva~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[13]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[13]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[15]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[21]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[23]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[22]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[19]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSPeriodAva~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitChg~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[4]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[19]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[6]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidStart~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[18]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitChg~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[19]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[23]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[112].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[7][0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[10]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxPixelNum[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[6]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[2]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[3]~FF" port: "RE" }
	terminal	{ cell: "MipiTx_LANES[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[11]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[4]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[3]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcAva~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[3]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[15]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[11]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[10]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/U2_MipiTxCtrl/DValidLenAva~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[8]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitReg[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp3[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[7]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[15]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[23]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[23]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[16]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[2]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[10]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/edb_top_inst/LA_MipiRx/cap_fifo_din[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp5[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/PixelTxEnChg~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[1]~FF" port: "RE" }
	terminal	{ cell: "MipiTx_LANES[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[16]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankMinLen[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitChg~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[20]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[15]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[17]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[9]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[18]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[75].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[14]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[15]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[4]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[13]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[10]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxPixelNum[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/LUTSelCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[5]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[13]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitChg~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/PixelRxRstReg~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[5]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[13]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[10]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[3]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[2]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[6]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[10]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[14]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[11]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[15]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[13]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[17]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[21]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[21]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][10]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[14]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[18]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[22]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[11]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/RxHSyncErr~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[15]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[8]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[13]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[17]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[23]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[15]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[23]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidEnd~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[11]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[13]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[15]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[19]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[21]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[23]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankMinLen[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[18]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[22]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[11]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[19]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp5~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp3~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[109].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[3]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[5]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[15]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[11]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[13]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[15]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[11]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[13]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[13]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[11]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[13]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[15]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxPixelNum[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxPixelNum[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[11]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[13]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[15]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/LUTSelCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[21]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[21]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[10]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[11]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[9]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[9]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[11]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[13]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[15]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[0]~FF" port: "RE" }
	terminal	{ cell: "MipiTx_FRAME_MODE~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitReg[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[10]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[12]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[9]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[11]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[13]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[15]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[11]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[2]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[14]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[3]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[5]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp6~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[9]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[11]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[13]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[13]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[15]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[10]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitReg[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitReg[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[10]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[12]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[16]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[16]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[18]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[18]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[20]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[20]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[22]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[22]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[11]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[15]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[17]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[21]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[10]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[26]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[1]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][13]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[11]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[13]~FF" port: "RE" }
	terminal	{ cell: "MipiTx_TYPE[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[15]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[10]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[10]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[16]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[11]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[13]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[11]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[21]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[5]~FF" port: "RE" }
	terminal	{ cell: "MipiTx_HRES[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[11]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HoriSyncAva~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/U2_MipiTxCtrl/TxOpConfigEn~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/PixelTxEnReg~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[22]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[11]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/commit_sync1~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][10]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[75].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[108].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[109].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[110].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[111].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[111].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[113].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[113].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[114].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[7][2]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[10]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[11]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[12]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp5[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/commit_sync1~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp4[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[20]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[2]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[24]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[18]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[18]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[3]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[0]~FF" port: "RE" }
	terminal	{ cell: "PixelTxValid~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[0]~FF" port: "RE" }
	terminal	{ cell: "PixelTxVSync~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[5]~FF" port: "RE" }
	terminal	{ cell: "PixelTxHSync~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[4]~FF" port: "RE" }
	terminal	{ cell: "MipiRxLanNum[0]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[3]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[0]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[6]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[6]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[10]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[2]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[23]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[23]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[2]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[13]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[1]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[6]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxLanNum[0]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxLanNum[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[5]~FF" port: "RE" }
	terminal	{ cell: "MipiTx_HRES[0]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[17]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[1]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[10]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[0]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp6[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[0]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxVCActive[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[0]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxVCActive[1]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[15]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[6]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[12]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[0]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[4]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[0]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[4]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[17]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[13]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[16]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[9]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[7]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp4~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[18]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[2]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBStaCnt[3]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[2]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[13]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[10]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBStaCnt[2]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBStaCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[7]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[3]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[18]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[16]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[11]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[9]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[3]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[4]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioRestChgChk[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp6[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "B[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "B[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "B[6]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "B[8]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "B[11]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "B[13]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "B[14]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "B[15]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "B[16]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "A[16]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "B[17]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "A[17]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "RSTO" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "RSTA" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[2]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][3]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[9]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[14]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[12]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[6]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][1]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][3]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp4~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp1~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp6~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[13]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[16]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/RxVSyncErr~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[25]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxStateChange[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp2[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp5[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp2[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][1]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondEn~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[4]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioRestChgChk[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][4]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxHSyncNeg~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[4]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVSyncPos~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[55]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[55]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[39]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][13]~FF" port: "RE" }
	terminal	{ cell: "MipiRxLanNum[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp6[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/trigger_unit_inst/edb_top_inst/LA_MipiRx/tu_trigger~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[11]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[3]~FF" port: "RE" }
	terminal	{ cell: "MipiTx_TYPE[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[13]~FF" port: "RE" }
	terminal	{ cell: "MipiTx_TYPE[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "MipiTx_HRES[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "MipiTx_HRES[11]~FF" port: "RE" }
	terminal	{ cell: "MipiTx_HRES[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "MipiTx_HRES[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][6]~FF" port: "RE" }
	terminal	{ cell: "MipiTx_HRES[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][10]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[19]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[15]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][13]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/commit_sync2~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][11]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSPeriodAva~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp1[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[75].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp2~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[108].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[108].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[109].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[110].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[110].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[111].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[112].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[112].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[113].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[7][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[114].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[114].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "B[17]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "A[17]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "RSTB" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "RSTO" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "RSTA" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[0]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[7]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitChg~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp5~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp3~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHSLenAva~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[15]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[21]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[23]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[6]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[25]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[4]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[4]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[7]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[1]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[6]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[6]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[3]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[5]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[10]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[13]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[13]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[22]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[22]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[20]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[20]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[16]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[16]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[15]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[15]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[8]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[8]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[12]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[0]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[7]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[5]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp6[0]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[4]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[6]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[2]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[1]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxVCEn[3]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[0]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxVCEn[1]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxVCEn[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp5[0]~FF" port: "RE" }
	terminal	{ cell: "TxVSyncPos~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[0]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkEn~FF" port: "RE" }
	terminal	{ cell: "TxVSyncNeg~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[3]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[1]~FF" port: "RE" }
	terminal	{ cell: "MipiTxCSIRstN~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp4[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp3[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[1]~FF" port: "RE" }
	terminal	{ cell: "MipiTxDPHYRstN~FF" port: "RE" }
	terminal	{ cell: "MipiTxVCCnt[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[3]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[11]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[11]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[14]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[14]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[17]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[17]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankMinLen[0]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[19]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[19]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[3]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[9]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[4]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[7]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[4]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[1]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[2]~FF" port: "RE" }
	terminal	{ cell: "MipiTxAutoRst~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[1]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxVCEn[0]~FF" port: "RE" }
	terminal	{ cell: "MipiTx_TYPE[0]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[5]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[5]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxLanNum[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[0]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/MipiRxAutoRst~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[16]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxHSyncReg[1]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxStaChgChk[1]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[13]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[9]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[12]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[11]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[0]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[2]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[7]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp3[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp5[0]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[2]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[3]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxVCActive[2]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[2]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcDVLenAva~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[13]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/TxConfigEn~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/commit_sync2~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[14]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[18]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[11]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[10]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[0]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[7]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[5]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[15]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[1]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[14]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[13]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[16]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/TxCtrlOpEn~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[12]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[10]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[4]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[6]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[5]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[3]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp1~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBStaCnt[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/U3_MipiRxMonitor/MipiRxValidReg[1]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[15]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[14]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[11]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[9]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[6]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[5]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[2]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[19]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[17]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[15]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[14]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[12]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[10]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[8]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[7]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[6]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[5]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[2]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBStaCnt[3]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBStaCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBStaCnt[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp4[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcAva~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "B[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "B[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "B[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "B[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "B[4]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "B[5]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "B[6]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "B[7]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "B[8]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "B[10]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "B[11]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "B[12]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "A[12]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "B[13]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "A[13]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "A[14]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "B[15]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "A[15]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "B[16]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "A[16]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "B[17]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "A[17]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "RSTO" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "B[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "B[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "B[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "B[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "B[4]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "B[5]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "B[6]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "B[7]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "B[8]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "A[8]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "A[9]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "B[10]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "A[10]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "B[11]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "A[11]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "B[12]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "A[12]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "B[13]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "A[13]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "A[14]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "B[15]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "A[15]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "B[16]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "A[16]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "B[17]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "A[17]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "RSTO" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][1]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[5]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][12]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[15]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[11]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[10]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[9]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[5]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[2]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[11]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[5]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][5]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[7]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[3]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[6]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][10]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxSyncErr~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[24]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxHSyncReg[0]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxStaChgChk[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp4[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxVCActive[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp6[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp1[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp3[0]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVSyncReg[0]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVSyncReg[1]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/HSyncEnd~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][0]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBStaCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxReslutionChange[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmLost~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[3]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondEn~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[3]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVSyncNeg~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxValidPos~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][8]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxHSyncPos~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[63]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[63]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[47]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][11]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[31]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[31]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[23]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[11]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[15]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "MipiTxVCCnt[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[16]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[10]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp3[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp4[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[18]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[24]~FF" port: "RE" }
	terminal	{ cell: "MipiTx_TYPE[4]~FF" port: "RE" }
	terminal	{ cell: "MipiTx_TYPE[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[19]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[15]~FF" port: "RE" }
	terminal	{ cell: "MipiTx_HRES[15]~FF" port: "RE" }
	terminal	{ cell: "MipiTx_HRES[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[16]~FF" port: "RE" }
	terminal	{ cell: "MipiTx_HRES[13]~FF" port: "RE" }
	terminal	{ cell: "MipiTx_HRES[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[25]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[20]~FF" port: "RE" }
	terminal	{ cell: "MipiTx_HRES[9]~FF" port: "RE" }
	terminal	{ cell: "MipiTx_HRES[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "MipiTx_HRES[6]~FF" port: "RE" }
	terminal	{ cell: "MipiTx_HRES[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clkb~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][5]~FF" port: "RE" }
	terminal	{ cell: "MipiTx_HRES[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clka~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i4" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i1" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i1" port: "I[1]" }
	terminal	{ cell: "MipiTx_ULPS_CLK_EXIT" port: "outpad" }
	terminal	{ cell: "MipiTx_ULPS_CLK_ENTER" port: "outpad" }
	terminal	{ cell: "MipiTx_ULPS_EXIT[0]" port: "outpad" }
	terminal	{ cell: "MipiTx_ULPS_EXIT[1]" port: "outpad" }
	terminal	{ cell: "MipiTx_ULPS_EXIT[2]" port: "outpad" }
	terminal	{ cell: "MipiTx_ULPS_EXIT[3]" port: "outpad" }
	terminal	{ cell: "MMipiTx_ULPS_CLK_EXIT" port: "outpad" }
	terminal	{ cell: "MipiTx_ULPS_ENTER[0]" port: "outpad" }
	terminal	{ cell: "MMipiTx_ULPS_CLK_ENTER" port: "outpad" }
	terminal	{ cell: "MMipiTx_ULPS_EXIT[0]" port: "outpad" }
	terminal	{ cell: "MipiTx_ULPS_ENTER[1]" port: "outpad" }
	terminal	{ cell: "MMipiTx_ULPS_EXIT[1]" port: "outpad" }
	terminal	{ cell: "MMipiTx_ULPS_EXIT[2]" port: "outpad" }
	terminal	{ cell: "MipiTx_ULPS_ENTER[2]" port: "outpad" }
	terminal	{ cell: "MMipiTx_ULPS_EXIT[3]" port: "outpad" }
	terminal	{ cell: "MMipiTx_ULPS_ENTER[0]" port: "outpad" }
	terminal	{ cell: "MipiTx_ULPS_ENTER[3]" port: "outpad" }
	terminal	{ cell: "MMipiTx_ULPS_ENTER[1]" port: "outpad" }
	terminal	{ cell: "MMipiTx_ULPS_ENTER[2]" port: "outpad" }
	terminal	{ cell: "MMipiTx_ULPS_ENTER[3]" port: "outpad" }
	terminal	{ cell: "add_26/i2" port: "I[1]" }
	terminal	{ cell: "add_26/i3" port: "I[1]" }
	terminal	{ cell: "add_26/i4" port: "I[1]" }
	terminal	{ cell: "add_26/i5" port: "I[1]" }
	terminal	{ cell: "add_26/i6" port: "I[1]" }
	terminal	{ cell: "add_26/i7" port: "I[1]" }
	terminal	{ cell: "add_26/i8" port: "I[1]" }
	terminal	{ cell: "add_26/i9" port: "I[1]" }
	terminal	{ cell: "add_26/i10" port: "I[1]" }
	terminal	{ cell: "add_26/i11" port: "I[1]" }
	terminal	{ cell: "add_26/i12" port: "I[1]" }
	terminal	{ cell: "add_26/i13" port: "I[1]" }
	terminal	{ cell: "add_26/i14" port: "I[1]" }
	terminal	{ cell: "add_26/i15" port: "I[1]" }
	terminal	{ cell: "add_26/i16" port: "I[1]" }
	terminal	{ cell: "add_34/i2" port: "I[1]" }
	terminal	{ cell: "add_34/i3" port: "I[1]" }
	terminal	{ cell: "add_34/i4" port: "I[1]" }
	terminal	{ cell: "add_34/i5" port: "I[1]" }
	terminal	{ cell: "add_34/i6" port: "I[1]" }
	terminal	{ cell: "add_34/i7" port: "I[1]" }
	terminal	{ cell: "add_34/i8" port: "I[1]" }
	terminal	{ cell: "add_34/i9" port: "I[1]" }
	terminal	{ cell: "add_34/i10" port: "I[1]" }
	terminal	{ cell: "add_34/i11" port: "I[1]" }
	terminal	{ cell: "add_34/i12" port: "I[1]" }
	terminal	{ cell: "add_34/i13" port: "I[1]" }
	terminal	{ cell: "add_34/i14" port: "I[1]" }
	terminal	{ cell: "add_34/i15" port: "I[1]" }
	terminal	{ cell: "add_34/i16" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i17" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i18" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i19" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i20" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i21" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i22" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i23" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i24" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i5" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i7" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i3" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i4" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i6" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i20" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i5" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i6" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i7" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i8" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i9" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i10" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i11" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i12" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i13" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i14" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i15" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i16" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i2" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i3" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i4" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i5" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i6" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i7" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i8" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i9" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i10" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i11" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i12" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i13" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i14" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i15" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i16" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i2" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i3" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i4" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i5" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i6" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i7" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i8" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i9" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i10" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i11" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i12" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i13" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i14" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i15" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i16" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i2" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i3" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i4" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i5" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i6" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i7" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i8" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i9" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i10" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i11" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i12" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i13" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i14" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i15" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i16" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i2" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i3" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i4" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i5" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i6" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i7" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i8" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i9" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i10" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i11" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i12" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i13" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i14" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i15" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i16" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_24/i3" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_24/i4" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_29/i3" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_29/i4" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_29/i5" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_29/i6" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_24/i3" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_24/i4" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_29/i3" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_29/i4" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_29/i5" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_29/i6" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i3" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i4" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i5" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i6" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i7" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i8" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i9" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i10" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i11" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i12" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i2" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i3" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i4" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i5" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i6" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i7" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i8" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i9" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i10" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i11" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i12" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i13" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i14" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i15" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i16" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i17" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i18" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i19" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i20" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i21" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i22" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i23" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i24" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i25" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i26" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i27" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_52/i3" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_52/i4" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_52/i5" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_52/i6" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i3" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i4" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i5" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i6" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i7" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i8" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i9" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i10" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i11" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i12" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i13" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i14" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i15" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i16" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i17" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i1" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i1" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i1" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i1" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i1" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_74/add_2/i1" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i1" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i1" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i1" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i1" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i1" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[15]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20085" port: "I[3]" }
 }
net {
	name: "MipiTxPixelClk~O"
	type: GLOBAL_CLOCK
	terminal	{ cell: "CLKBUF__0" port: "clkout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[15]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcAva~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[20]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[20]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenPerUnitChg~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcVSLenAva~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[15]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[21]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[23]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[22]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[19]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSPeriodAva~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[2]~FF" port: "clk" }
	terminal	{ cell: "TxCSIRstCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[15]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitChg~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U4_PixelTypeLut" port: "RCLK" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncSigEnd~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidStart~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[18]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitChg~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[15]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[23]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[16]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxPixelNum[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[3]~FF" port: "clk" }
	terminal	{ cell: "MipiTx_LANES[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcAva~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/U2_MipiTxCtrl/DValidLenAva~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitReg[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[15]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[23]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[16]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/PixelTxEnChg~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankSigEnd~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/MipiTxValid~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[15]~FF" port: "clk" }
	terminal	{ cell: "MipiTx_LANES[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[16]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankMinLen[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitChg~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[20]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[17]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[21]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[18]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[22]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[15]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxPixelNum[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/LUTSelCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitChg~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[15]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[18]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[21]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[18]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[22]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[15]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[12]~FF" port: "clk" }
	terminal	{ cell: "TxCSIRstCnt[13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[17]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[7]~FF" port: "clk" }
	terminal	{ cell: "TxDPHYRstCnt[7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[15]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/MipiTxVSync~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidEnd~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[19]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[17]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/MipiTx_ControlTxDisable[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[15]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[17]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[19]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[21]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[23]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankMinLen[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[23]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcEnd~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[16]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[20]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[22]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[17]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[19]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[21]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[23]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[15]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[15]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[15]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxPixelNum[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxPixelNum[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[15]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/LUTSelCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[15]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcEnd~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[0]~FF" port: "clk" }
	terminal	{ cell: "MipiTx_FRAME_MODE~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitReg[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[15]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[15]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitReg[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitReg[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[16]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[18]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[20]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[22]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[15]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[17]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[19]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[21]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[26]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[13]~FF" port: "clk" }
	terminal	{ cell: "MipiTx_TYPE[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[15]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[16]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[18]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[4]~FF" port: "clk" }
	terminal	{ cell: "TxDPHYRstCnt[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[8]~FF" port: "clk" }
	terminal	{ cell: "TxDPHYRstCnt[6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[5]~FF" port: "clk" }
	terminal	{ cell: "MipiTx_HRES[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncStart~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HoriSyncAva~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncSigEnd~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/MipiTxHSync~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/U2_MipiTxCtrl/TxOpConfigEn~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/PixelTxEnReg~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[17]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[22]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[15]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[16]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[22]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[16]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[15]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfLanesNum[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/MipiTxVCEn[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/MipiTxVCEn[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CtrlTxDPHYRstN~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[16]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[23]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/commit_sync1~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[12]~FF" port: "clk" }
	terminal	{ cell: "PixelTxValid~FF" port: "clk" }
	terminal	{ cell: "PixelTxVSync~FF" port: "clk" }
	terminal	{ cell: "PixelTxHSync~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[13]~FF" port: "clk" }
	terminal	{ cell: "TxDPHYRstCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[5]~FF" port: "clk" }
	terminal	{ cell: "MipiTx_HRES[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[16]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[17]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[18]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "CLK" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[16]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[22]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][15]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[55]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][10]~FF" port: "clk" }
	terminal	{ cell: "MipiTx_VC[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][13]~FF" port: "clk" }
	terminal	{ cell: "TxCSIRstCnt[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "TxCSIRstCnt[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][2]~FF" port: "clk" }
	terminal	{ cell: "TxCSIRstCnt[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[13]~FF" port: "clk" }
	terminal	{ cell: "TxCSIRstCnt[3]~FF" port: "clk" }
	terminal	{ cell: "TxCSIRstCnt[4]~FF" port: "clk" }
	terminal	{ cell: "TxCSIRstCnt[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "TxDPHYRstCnt[12]~FF" port: "clk" }
	terminal	{ cell: "TxDPHYRstCnt[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[19]~FF" port: "clk" }
	terminal	{ cell: "TxDPHYRstCnt[2]~FF" port: "clk" }
	terminal	{ cell: "MipiTx_TYPE[3]~FF" port: "clk" }
	terminal	{ cell: "MipiTx_TYPE[1]~FF" port: "clk" }
	terminal	{ cell: "MipiTx_HRES[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "MipiTx_HRES[11]~FF" port: "clk" }
	terminal	{ cell: "MipiTx_HRES[8]~FF" port: "clk" }
	terminal	{ cell: "MipiTx_HRES[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][6]~FF" port: "clk" }
	terminal	{ cell: "MipiTx_HRES[1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[19]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[15]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[16]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[20]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[19]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[18]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[21]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[18]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[9]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[15]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfLanesNum[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfLanesNum[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/MipiTxVCEn[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/MipiTxVCEn[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CtrlTxCSIRstN~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfTxFrmMod~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][15]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][15]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSPeriodAva~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][15]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "CLK" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitChg~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[17]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[16]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHSLenAva~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[4]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[0]~FF" port: "clk" }
	terminal	{ cell: "TxVSyncPos~FF" port: "clk" }
	terminal	{ cell: "MipiTx_VC[0]~FF" port: "clk" }
	terminal	{ cell: "TxVSyncNeg~FF" port: "clk" }
	terminal	{ cell: "MipiTxCSIRstN~FF" port: "clk" }
	terminal	{ cell: "MipiTxDPHYRstN~FF" port: "clk" }
	terminal	{ cell: "MipiTxVCCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankMinLen[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[9]~FF" port: "clk" }
	terminal	{ cell: "MipiTxAutoRst~FF" port: "clk" }
	terminal	{ cell: "MipiTx_TYPE[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcDVLenAva~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/TxConfigEn~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/commit_sync2~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/TxCtrlOpEn~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[15]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcAva~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "CLK" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "CLK" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcEnd~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][10]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][1]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[27]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][8]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[6]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[63]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[31]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[15]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "MipiTxVCCnt[1]~FF" port: "clk" }
	terminal	{ cell: "TxCSIRstCnt[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "TxCSIRstCnt[12]~FF" port: "clk" }
	terminal	{ cell: "TxCSIRstCnt[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "TxCSIRstCnt[8]~FF" port: "clk" }
	terminal	{ cell: "TxCSIRstCnt[7]~FF" port: "clk" }
	terminal	{ cell: "TxCSIRstCnt[6]~FF" port: "clk" }
	terminal	{ cell: "TxCSIRstCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[14]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][4]~FF" port: "clk" }
	terminal	{ cell: "TxCSIRstCnt[2]~FF" port: "clk" }
	terminal	{ cell: "TxDPHYRstCnt[15]~FF" port: "clk" }
	terminal	{ cell: "TxDPHYRstCnt[14]~FF" port: "clk" }
	terminal	{ cell: "TxDPHYRstCnt[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][7]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[17]~FF" port: "clk" }
	terminal	{ cell: "TxDPHYRstCnt[10]~FF" port: "clk" }
	terminal	{ cell: "TxDPHYRstCnt[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "TxDPHYRstCnt[5]~FF" port: "clk" }
	terminal	{ cell: "TxDPHYRstCnt[1]~FF" port: "clk" }
	terminal	{ cell: "TxDPHYRstCnt[4]~FF" port: "clk" }
	terminal	{ cell: "TxDPHYRstCnt[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][13]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[17]~FF" port: "clk" }
	terminal	{ cell: "MipiTx_TYPE[4]~FF" port: "clk" }
	terminal	{ cell: "MipiTx_TYPE[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][15]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[22]~FF" port: "clk" }
	terminal	{ cell: "MipiTx_HRES[15]~FF" port: "clk" }
	terminal	{ cell: "MipiTx_HRES[14]~FF" port: "clk" }
	terminal	{ cell: "MipiTx_HRES[13]~FF" port: "clk" }
	terminal	{ cell: "MipiTx_HRES[12]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][2]~FF" port: "clk" }
	terminal	{ cell: "MipiTx_HRES[9]~FF" port: "clk" }
	terminal	{ cell: "MipiTx_HRES[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][3]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "MipiTx_HRES[6]~FF" port: "clk" }
	terminal	{ cell: "MipiTx_HRES[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][5]~FF" port: "clk" }
	terminal	{ cell: "MipiTx_HRES[2]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[11]~FF" port: "clk" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[5]~FF" port: "clk" }
 }
net {
	name: "CfgTxVPixelNum[10]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[10]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[10]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[10]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19927" port: "I[3]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[10]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19965" port: "I[1]" }
	terminal	{ cell: "LUT__19963" port: "I[1]" }
	terminal	{ cell: "LUT__19927" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i11" port: "I[1]" }
 }
net {
	name: "MipiRx_TYPE[5]"
	terminal	{ cell: "MipiRx_TYPE[5]" port: "inpad" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[25]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20503" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxValidPos"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxValidPos~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[5]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[4]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[0]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[3]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[2]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[1]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxStaActChk~FF" port: "CE" }
	terminal	{ cell: "LUT__20560" port: "I[2]" }
	terminal	{ cell: "LUT__20559" port: "I[2]" }
	terminal	{ cell: "LUT__20558" port: "I[2]" }
	terminal	{ cell: "LUT__20504" port: "I[3]" }
	terminal	{ cell: "LUT__20488" port: "I[0]" }
	terminal	{ cell: "LUT__20484" port: "I[2]" }
 }
net {
	name: "n8320"
	terminal	{ cell: "LUT__20488" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[5]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[4]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[3]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[2]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[1]~FF" port: "CE" }
 }
net {
	name: "MipiRx_StaRxDataType[5]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20503" port: "I[1]" }
 }
net {
	name: "MipiRxPixelClk~O"
	type: GLOBAL_CLOCK
	terminal	{ cell: "CLKBUF__1" port: "clkout" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[5]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[2]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[112].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[7][0]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[2]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp3[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/edb_top_inst/LA_MipiRx/cap_fifo_din[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp5[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxLanNum[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[75].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[5]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[7]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[14]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[8]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/PixelRxRstReg~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[14]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[1]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[4]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[15]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[2]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[8]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/RxHSyncErr~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/axi_fsm_state[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/register_conn[0][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp5~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp3~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][8]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxVCEn[3]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[14]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[21]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[10]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[9]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[12]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[7]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVCAct[1]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[9]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[11]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp6~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[13]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[4]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[6]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[3]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[1]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[8]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[6]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[1]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[12]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[7]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/cap_buf_read_done_p2~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/commit_sync1~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[108].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[109].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[110].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[111].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[113].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[114].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[7][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxLanNum[1]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[10]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[11]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_resetn_p1~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp5[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp4[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[20]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[24]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[3]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[0]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[11]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[8]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[5]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[4]~FF" port: "clk" }
	terminal	{ cell: "MipiRxLanNum[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[12]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[6]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[10]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[2]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[23]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[2]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[13]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[10]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[1]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[5]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxLanNum[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxLanNum[2]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[17]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[10]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[8]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp6[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxVCActive[3]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxVCActive[1]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[15]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[6]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[12]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[8]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[4]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[2]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[17]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[13]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[9]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp4~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBStaCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[2]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[13]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[10]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBStaCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[7]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[3]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[18]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[16]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[11]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[9]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[7]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[15]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioRestChgChk[1]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp6[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[1]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[2]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[7]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[13]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[11]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[5]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[6]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[3]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[14]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[12]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[6]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[7]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp4~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp1~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp6~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[27]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[25]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[19]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[20]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[17]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[13]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[10]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/RxVSyncErr~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxStateChange[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp2[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp5[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVCAct[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp2[1]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondEn~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioRestChgChk[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/DataAvailCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxHSyncNeg~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVSyncPos~FF" port: "clk" }
	terminal	{ cell: "MipiRxLanNum[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp6[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/trigger_unit_inst/edb_top_inst/LA_MipiRx/tu_trigger~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/register_conn[0][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/cap_buf_read_done_p1~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/axi_fsm_state[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/str_sync_wbff2~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/register_conn[0][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/str_sync_wbff1~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/commit_sync2~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/rdy_sync~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/run_trig_p2~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/run_trig_imdt_p2~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp1[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[75].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/data_in_p1~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp2~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[108].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[109].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[110].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[111].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[112].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[113].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[7][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[114].sync_probe_in_U/d_clkb~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxLanNum[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/CtrlRxDPHYRstN~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/CtrlRxCSIRstN~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/CtrlRxErrClr~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxVCEn[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxVCEn[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxVCEn[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_resetn~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp5~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/data_in_p1~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp3~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[21]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[23]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[25]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[4]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[7]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[1]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[6]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[6]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[3]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[5]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[13]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[22]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[20]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[16]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[15]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[8]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[0]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[7]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp6[0]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[6]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[2]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[1]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxVCEn[3]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[0]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxVCEn[1]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxVCEn[2]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/MipiRxErrClr~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp5[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[13]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[12]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[0]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkEn~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[9]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[7]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[3]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/MipiRxCSIRstN~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp4[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp3[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[13]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[3]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[11]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[9]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[8]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[7]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[6]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[14]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[17]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[19]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/MipiRxDPHYRstN~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[14]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[3]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[4]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[11]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[9]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[7]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[4]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[1]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[2]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[6]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[1]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxVCEn[0]~FF" port: "clk" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[5]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[14]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxLanNum[1]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxControl/MipiRxAutoRst~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[16]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxHSyncReg[1]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxStaChgChk[1]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[13]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[9]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[12]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[11]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[2]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[7]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp3[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp5[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[2]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[3]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxVCActive[2]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[2]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[1]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[13]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVCAct[3]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVCAct[2]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[14]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[18]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[11]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[10]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[7]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[5]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[3]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[1]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[19]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[8]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[16]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[15]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[12]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[10]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[8]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[6]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp1~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBStaCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBStaCnt[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/U3_MipiRxMonitor/MipiRxValidReg[1]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[15]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/enable~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[11]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[6]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[5]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[2]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[19]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[17]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[15]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[14]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[12]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[10]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[8]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[7]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[6]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBStaCnt[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBStaCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[6]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp4[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[14]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[11]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[5]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[7]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[1]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[6]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "WCLK" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[5]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/DataAvailCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/DataAvailCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[14]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[12]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[10]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[9]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[8]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[7]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[4]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[2]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[15]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[13]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[11]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[10]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[9]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[8]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[5]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[4]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[7]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[3]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[6]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[26]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[24]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[23]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[22]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[21]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[18]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[16]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[15]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[14]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[11]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[9]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[6]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[2]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[5]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[4]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[1]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxSyncErr~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxHSyncReg[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxStaChgChk[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp4[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxVCActive[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankAva~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxLanesAct~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxStaActChk~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp6[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp1[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp3[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVSyncReg[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVSyncReg[1]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBStaCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/HSyncEnd~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBStaCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxReslutionChange[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmLost~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondEn~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[3]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVSyncNeg~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxValidPos~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[0]~FF" port: "clk" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxHSyncPos~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp3[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp4[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/run_trig_imdt_p1~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/cap_buf_read_done_p3~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/str_sync_wbff2q~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/run_trig_p1~FF" port: "clk" }
 }
net {
	name: "MipiTx_paramTxDataValidLength_Cycle[14]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[14]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19874" port: "I[2]" }
 }
net {
	name: "TxConfigEn"
	terminal	{ cell: "U2_MipiTxCtrl/TxConfigEn~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[20]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[15]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[12]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[6]~FF" port: "CE" }
	terminal	{ cell: "MipiTx_LANES[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[16]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[10]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[10]~FF" port: "CE" }
	terminal	{ cell: "MipiTx_LANES[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[10]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[18]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[22]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[15]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[12]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[17]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[15]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[12]~FF" port: "CE" }
	terminal	{ cell: "MipiTx_FRAME_MODE~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[15]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[17]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[19]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[21]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[23]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[10]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[12]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[13]~FF" port: "CE" }
	terminal	{ cell: "MipiTx_TYPE[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[15]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[10]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[12]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[16]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[18]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[10]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[12]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[5]~FF" port: "CE" }
	terminal	{ cell: "MipiTx_HRES[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[15]~FF" port: "CE" }
	terminal	{ cell: "MipiTx_HRES[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[0]~FF" port: "CE" }
	terminal	{ cell: "MipiTx_TYPE[3]~FF" port: "CE" }
	terminal	{ cell: "MipiTx_TYPE[1]~FF" port: "CE" }
	terminal	{ cell: "MipiTx_HRES[10]~FF" port: "CE" }
	terminal	{ cell: "MipiTx_HRES[11]~FF" port: "CE" }
	terminal	{ cell: "MipiTx_HRES[8]~FF" port: "CE" }
	terminal	{ cell: "MipiTx_HRES[4]~FF" port: "CE" }
	terminal	{ cell: "MipiTx_HRES[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[0]~FF" port: "CE" }
	terminal	{ cell: "MipiTx_TYPE[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[0]~FF" port: "CE" }
	terminal	{ cell: "MipiTx_TYPE[4]~FF" port: "CE" }
	terminal	{ cell: "MipiTx_TYPE[2]~FF" port: "CE" }
	terminal	{ cell: "MipiTx_HRES[15]~FF" port: "CE" }
	terminal	{ cell: "MipiTx_HRES[14]~FF" port: "CE" }
	terminal	{ cell: "MipiTx_HRES[13]~FF" port: "CE" }
	terminal	{ cell: "MipiTx_HRES[12]~FF" port: "CE" }
	terminal	{ cell: "MipiTx_HRES[9]~FF" port: "CE" }
	terminal	{ cell: "MipiTx_HRES[7]~FF" port: "CE" }
	terminal	{ cell: "MipiTx_HRES[6]~FF" port: "CE" }
	terminal	{ cell: "MipiTx_HRES[5]~FF" port: "CE" }
	terminal	{ cell: "MipiTx_HRES[2]~FF" port: "CE" }
	terminal	{ cell: "LUT__19878" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/DValidLen[14]"
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[14]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i15" port: "I[0]" }
 }
net {
	name: "n6517"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i5" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[4]~FF" port: "I[0]" }
 }
net {
	name: "n6472"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i5" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[4]~FF" port: "I[1]" }
 }
net {
	name: "n7471"
	terminal	{ cell: "LUT__19950" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[4]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcAva~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[20]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[12]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[8]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[16]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[2]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[6]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[10]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[14]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[18]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[22]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[10]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[0]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[3]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[5]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[7]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[9]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[11]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[13]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[15]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[17]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[19]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[21]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[23]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[11]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[13]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[15]~FF" port: "RE" }
 }
net {
	name: "n7469"
	terminal	{ cell: "LUT__19953" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[20]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[12]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[16]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[10]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[18]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[22]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[15]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[17]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[19]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[21]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[23]~FF" port: "CE" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[4]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19960" port: "I[3]" }
	terminal	{ cell: "LUT__19957" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i5" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[0]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[256][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[64][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[128][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[384][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[192][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[320][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[448][0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][0]~FF" port: "I[1]" }
 }
net {
	name: "n10001"
	terminal	{ cell: "LUT__21602" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][62]~FF" port: "CE" }
 }
net {
	name: "jtag_inst1_RESET"
	terminal	{ cell: "jtag_inst1_RESET" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[75]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/module_state[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[81]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/opcode[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[256][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/address_counter[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/hold_probe_in~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/rdy_sync_tff2~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[77]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[80]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[70]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/internal_reg_r0[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/opcode[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/address_counter[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/hold_probe_in~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/module_state[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/rdy_sync_tff2q~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[448][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_stop_trig~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_resetn_p1~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[64][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[128][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[384][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/opcode[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/module_state[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[64][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[256][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/opcode[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[384][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[74]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[73]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[66]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[76]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[79]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[68]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[192][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[71]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[65]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[78]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[72]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[67]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/opcode[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/module_state[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/opcode[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/address_counter[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/address_counter[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/clear_int~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/col_addr[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/module_state[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[448][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[384][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_run_trig~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pattern[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_run_trig_imdt~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/module_state[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[320][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_resetn~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[192][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[320][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[448][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pattern[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/address_counter[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/opcode[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/opcode[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/opcode[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/module_state[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/module_state[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[64][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[128][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[128][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/opcode[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/internal_reg_r0[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/biu_ready~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[192][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[256][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/opcode[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/opcode[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/address_counter[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/clear_int~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[320][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/col_addr[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/rdy_sync_tff1~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/str_sync~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[64]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[69]~FF" port: "RE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22664" port: "I[2]" }
	terminal	{ cell: "LUT__22661" port: "I[3]" }
	terminal	{ cell: "LUT__21580" port: "I[1]" }
 }
net {
	name: "jtag_inst1_TCK~O"
	type: GLOBAL_CLOCK
	terminal	{ cell: "CLKBUF__2" port: "clkout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[71]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[75]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/module_state[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[81]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/opcode[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[109].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[256][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/address_counter[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/hold_probe_in~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/rdy_sync_tff2~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[77]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[80]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[70]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/internal_reg_r0[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/opcode[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/address_counter[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/hold_probe_in~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/module_state[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/rdy_sync_tff2q~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[448][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[75].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[111].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[113].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_stop_trig~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[64][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[128][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[384][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/opcode[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/module_state[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[64][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[256][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[65]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[70]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/opcode[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[74]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[384][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[74]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[73]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[66]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[76]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[79]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[68]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[192][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[71]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[65]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[78]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[72]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[67]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/opcode[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/module_state[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/opcode[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/address_counter[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/address_counter[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/clear_int~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/col_addr[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/module_state[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[448][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[384][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[108].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[110].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[112].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[114].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_run_trig~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pattern[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_run_trig_imdt~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/module_state[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[320][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[192][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[320][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[448][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pattern[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/address_counter[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/opcode[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/opcode[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/opcode[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/module_state[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/module_state[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[64][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[128][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[128][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/opcode[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/internal_reg_r0[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/biu_ready~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[192][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][18]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[6]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[256][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][19]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/opcode[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/opcode[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/address_counter[1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/clear_int~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][61]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][24]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][32]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][43]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[64]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[66]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[69]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[68]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[67]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[320][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[75]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[76]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][38]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][5]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[73]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][31]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][54]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][8]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][10]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][20]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][39]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][4]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][12]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][21]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][23]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][27]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][37]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][36]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][17]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][45]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][48]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][53]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][1]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][15]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][16]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][14]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][26]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][28]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][34]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][30]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[2]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][44]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][47]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][50]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][55]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][13]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][63]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][3]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][9]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][59]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][7]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][11]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][52]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][22]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][33]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][25]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][29]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][35]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][42]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][58]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][41]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][40]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][46]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][49]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][51]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][60]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][62]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][57]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/col_addr[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/rdy_sync_tff1~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[0]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[72]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][56]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/str_sync~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clka~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[64]~FF" port: "clk" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[69]~FF" port: "clk" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTypeLUT/PixelTypeLutD[10]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U4_PixelTypeLut" port: "RDATA[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[10]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "B[10]" }
 }
net {
	name: "n7664"
	terminal	{ cell: "LUT__20015" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[10]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[12]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[15]~FF" port: "CE" }
 }
net {
	name: "U2_MipiTxCtrl/CfgTxHPixelMax[10]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[10]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[10]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19854" port: "I[0]" }
	terminal	{ cell: "LUT__19853" port: "I[3]" }
 }
net {
	name: "MipiRx_TYPE[4]"
	terminal	{ cell: "MipiRx_TYPE[4]" port: "inpad" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[24]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20503" port: "I[3]" }
 }
net {
	name: "MipiRx_StaRxDataType[4]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20503" port: "I[2]" }
 }
net {
	name: "n6777"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i12" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[11]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncPeriod[11]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[11]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[11]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[11]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i12" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i12" port: "I[0]" }
 }
net {
	name: "n6735"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[10]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[11]~FF" port: "cin" }
 }
net {
	name: "MipiTx_ParamTxVertSyncLength_Cycle[11]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[11]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "n6732"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[11]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[12]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/edb_user_dr[39]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[39]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[10]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][39]~FF" port: "I[1]" }
 }
net {
	name: "n10019"
	terminal	{ cell: "LUT__21622" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][56]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][39]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22247" port: "I[0]" }
 }
net {
	name: "n6231"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i2" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[1]~FF" port: "I[0]" }
 }
net {
	name: "n6186"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i2" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[1]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncStart"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncStart~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[4]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[10]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[4]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[2]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankSigEnd~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[7]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[14]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[12]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[8]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/MipiTxVSync~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[0]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[3]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[3]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[9]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[12]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[17]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[3]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[2]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[3]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[13]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[7]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[6]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[0]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[5]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HoriSyncAva~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[13]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[4]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[0]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncSigEnd~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[0]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[7]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[2]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[11]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[13]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[22]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[15]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[16]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[9]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[9]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[11]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[6]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[8]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[15]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[10]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[11]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[9]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[12]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[7]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[5]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[14]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[15]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[12]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[8]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[5]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[15]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[13]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[14]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[5]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[4]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[20]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[19]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[18]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[21]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[23]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[6]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[8]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[6]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[10]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[11]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[2]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[10]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[14]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__20145" port: "I[0]" }
	terminal	{ cell: "LUT__20119" port: "I[0]" }
 }
net {
	name: "n7202"
	terminal	{ cell: "LUT__19801" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[10]~FF" port: "RE" }
	terminal	{ cell: "TxCSIRstCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncSigEnd~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankSigEnd~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[15]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[12]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[8]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[0]~FF" port: "RE" }
	terminal	{ cell: "TxCSIRstCnt[13]~FF" port: "RE" }
	terminal	{ cell: "TxDPHYRstCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[19]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[17]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[13]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcEnd~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[12]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcEnd~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[0]~FF" port: "RE" }
	terminal	{ cell: "TxDPHYRstCnt[11]~FF" port: "RE" }
	terminal	{ cell: "TxDPHYRstCnt[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncStart~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[13]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncSigEnd~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[11]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[17]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[13]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[22]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[15]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[16]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[11]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[15]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[10]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[11]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[12]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[10]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[5]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[13]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[10]~FF" port: "RE" }
	terminal	{ cell: "TxDPHYRstCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[9]~FF" port: "RE" }
	terminal	{ cell: "TxCSIRstCnt[15]~FF" port: "RE" }
	terminal	{ cell: "TxCSIRstCnt[11]~FF" port: "RE" }
	terminal	{ cell: "TxCSIRstCnt[9]~FF" port: "RE" }
	terminal	{ cell: "TxCSIRstCnt[3]~FF" port: "RE" }
	terminal	{ cell: "TxCSIRstCnt[4]~FF" port: "RE" }
	terminal	{ cell: "TxCSIRstCnt[1]~FF" port: "RE" }
	terminal	{ cell: "TxDPHYRstCnt[12]~FF" port: "RE" }
	terminal	{ cell: "TxDPHYRstCnt[9]~FF" port: "RE" }
	terminal	{ cell: "TxDPHYRstCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[15]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[15]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[13]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[13]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[16]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[11]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[10]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[20]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[19]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[18]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[21]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[23]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[18]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[10]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[11]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[10]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[5]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/MipiRxCSIRstN~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[13]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[11]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[9]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[8]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[6]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/MipiRxDPHYRstN~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[14]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[11]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[9]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[6]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[5]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcEnd~FF" port: "RE" }
	terminal	{ cell: "TxCSIRstCnt[14]~FF" port: "RE" }
	terminal	{ cell: "TxCSIRstCnt[12]~FF" port: "RE" }
	terminal	{ cell: "TxCSIRstCnt[10]~FF" port: "RE" }
	terminal	{ cell: "TxCSIRstCnt[8]~FF" port: "RE" }
	terminal	{ cell: "TxCSIRstCnt[7]~FF" port: "RE" }
	terminal	{ cell: "TxCSIRstCnt[6]~FF" port: "RE" }
	terminal	{ cell: "TxCSIRstCnt[5]~FF" port: "RE" }
	terminal	{ cell: "TxCSIRstCnt[2]~FF" port: "RE" }
	terminal	{ cell: "TxDPHYRstCnt[15]~FF" port: "RE" }
	terminal	{ cell: "TxDPHYRstCnt[14]~FF" port: "RE" }
	terminal	{ cell: "TxDPHYRstCnt[13]~FF" port: "RE" }
	terminal	{ cell: "TxDPHYRstCnt[10]~FF" port: "RE" }
	terminal	{ cell: "TxDPHYRstCnt[8]~FF" port: "RE" }
	terminal	{ cell: "TxDPHYRstCnt[5]~FF" port: "RE" }
	terminal	{ cell: "TxDPHYRstCnt[1]~FF" port: "RE" }
	terminal	{ cell: "TxDPHYRstCnt[4]~FF" port: "RE" }
	terminal	{ cell: "TxDPHYRstCnt[3]~FF" port: "RE" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[1]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20202" port: "I[2]" }
	terminal	{ cell: "LUT__20129" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i2" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcEnd"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcEnd~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcAva~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[15]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[10]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[12]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[14]~FF" port: "CE" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcAva"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcAva~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[12]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[10]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[15]~FF" port: "CE" }
	terminal	{ cell: "LUT__19968" port: "I[3]" }
	terminal	{ cell: "LUT__19952" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxHoriPixeNumber[9]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20445" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/hold_probe_in"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/hold_probe_in~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[109].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[75].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[111].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[113].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[108].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[110].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[112].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[114].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "LUT__21380" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[8]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[8]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[8]~FF" port: "I[1]" }
 }
net {
	name: "n6541"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[7]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[8]~FF" port: "cin" }
 }
net {
	name: "n6539"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[8]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[9]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/edb_user_dr[74]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[74]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[71]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/hold_probe_in~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/hold_probe_in~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[73]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[39]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21611" port: "I[1]" }
	terminal	{ cell: "LUT__21519" port: "I[2]" }
	terminal	{ cell: "LUT__19771" port: "I[1]" }
	terminal	{ cell: "LUT__19735" port: "I[1]" }
	terminal	{ cell: "LUT__19709" port: "I[2]" }
 }
net {
	name: "n9195"
	terminal	{ cell: "LUT__21268" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[71]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[65]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[70]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[74]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[64]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[66]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[69]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[68]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[67]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[75]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[76]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[73]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[72]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/clear_int"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/clear_int~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[71]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[27]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[50]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[30]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/MipiTx_ControlTxDisable[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[28]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[42]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[61]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfLanesNum[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/MipiTxVCEn[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/MipiTxVCEn[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CtrlTxDPHYRstN~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[55]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[45]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[44]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[37]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[18]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[17]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[29]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[65]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[47]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[48]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[53]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[51]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[58]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[62]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[70]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[74]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfLanesNum[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfLanesNum[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/MipiTxVCEn[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/MipiTxVCEn[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CtrlTxCSIRstN~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfTxFrmMod~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[63]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[56]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[60]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[49]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[34]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[38]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[36]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[33]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[19]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[24]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[23]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[22]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[21]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[20]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[26]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[25]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[31]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[32]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[35]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[46]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[39]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[41]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[40]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[43]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[52]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[54]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[57]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[59]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[64]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[66]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[69]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[68]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[67]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[75]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[76]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[73]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[72]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[11]~FF" port: "RE" }
	terminal	{ cell: "LUT__21205" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[71]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[71]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/MipiTxVCEn[2]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HBlkMultRslt[12]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[12]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[12]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19830" port: "I[2]" }
 }
net {
	name: "MipiTx_paramTxHoriBlankLength_Cycle[12]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[12]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[12]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[12]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19843" port: "I[1]" }
 }
net {
	name: "MipiRx_TYPE[2]"
	terminal	{ cell: "MipiRx_TYPE[2]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[22]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20502" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din[22]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[22]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[22]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__22774" port: "I[2]" }
	terminal	{ cell: "LUT__22768" port: "I[2]" }
 }
net {
	name: "n14607"
	terminal	{ cell: "LUT__27289" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[8]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[4]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[12]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[2]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[6]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[10]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[1]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[3]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[5]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[9]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[11]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[0]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/CfgTxHPixelMax[8]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[8]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[8]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19859" port: "I[0]" }
	terminal	{ cell: "LUT__19857" port: "I[0]" }
 }
net {
	name: "n14679"
	terminal	{ cell: "LUT__27382" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[8]~FF" port: "I[2]" }
 }
net {
	name: "n12851"
	terminal	{ cell: "LUT__19866" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[8]~FF" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[12]~FF" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[10]~FF" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[14]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[9]~FF" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[11]~FF" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[13]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__27388" port: "I[1]" }
	terminal	{ cell: "LUT__27292" port: "I[2]" }
	terminal	{ cell: "LUT__27382" port: "I[1]" }
	terminal	{ cell: "LUT__27384" port: "I[1]" }
	terminal	{ cell: "LUT__20070" port: "I[2]" }
	terminal	{ cell: "LUT__20068" port: "I[0]" }
	terminal	{ cell: "LUT__20067" port: "I[1]" }
	terminal	{ cell: "LUT__20065" port: "I[0]" }
	terminal	{ cell: "LUT__20064" port: "I[1]" }
	terminal	{ cell: "LUT__20062" port: "I[0]" }
	terminal	{ cell: "LUT__20061" port: "I[1]" }
	terminal	{ cell: "LUT__20059" port: "I[0]" }
	terminal	{ cell: "LUT__20058" port: "I[1]" }
	terminal	{ cell: "LUT__20056" port: "I[0]" }
	terminal	{ cell: "LUT__20055" port: "I[1]" }
	terminal	{ cell: "LUT__20053" port: "I[0]" }
	terminal	{ cell: "LUT__20052" port: "I[1]" }
	terminal	{ cell: "LUT__19869" port: "I[0]" }
	terminal	{ cell: "LUT__19868" port: "I[1]" }
	terminal	{ cell: "LUT__27386" port: "I[1]" }
	terminal	{ cell: "LUT__27390" port: "I[1]" }
 }
net {
	name: "CalcHPixelNum[8]"
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[8]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[8]~FF" port: "I[1]" }
	terminal	{ cell: "MipiTx_HRES[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20085" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i9" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[6]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][6]~FF" port: "I[1]" }
 }
net {
	name: "n10007"
	terminal	{ cell: "LUT__21609" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][60]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21755" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[12]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[12]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[12]~FF" port: "I[1]" }
 }
net {
	name: "n6328"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[11]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[12]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcAva"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcAva~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[12]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[10]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[15]~FF" port: "CE" }
	terminal	{ cell: "LUT__27392" port: "I[1]" }
	terminal	{ cell: "LUT__20091" port: "I[1]" }
 }
net {
	name: "n7770"
	terminal	{ cell: "LUT__20089" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[8]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcAva~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[4]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[12]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[2]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[6]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[10]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[14]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[10]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[0]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[3]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[5]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[7]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[9]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[11]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[13]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[15]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[11]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[13]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[15]~FF" port: "RE" }
 }
net {
	name: "n6326"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[12]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[13]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[10]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/phy_addr[4]"
	terminal	{ cell: "LUT__22890" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "RADDR[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/phy_addr[5]"
	terminal	{ cell: "LUT__22891" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "RADDR[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/phy_addr[6]"
	terminal	{ cell: "LUT__22892" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "RADDR[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/phy_addr[7]"
	terminal	{ cell: "LUT__22893" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "RADDR[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/phy_addr[8]"
	terminal	{ cell: "LUT__22894" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "RADDR[4]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/phy_addr[9]"
	terminal	{ cell: "LUT__22895" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "RADDR[5]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/phy_addr[10]"
	terminal	{ cell: "LUT__22896" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "RADDR[6]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/phy_addr[11]"
	terminal	{ cell: "LUT__22897" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "RADDR[7]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[4]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "WADDR[0]" }
	terminal	{ cell: "LUT__22811" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/phy_addr[0]"
	terminal	{ cell: "LUT__22886" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "RADDR[8]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[5]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "WADDR[1]" }
	terminal	{ cell: "LUT__22813" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/phy_addr[1]"
	terminal	{ cell: "LUT__22887" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "RADDR[9]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[6]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "WADDR[2]" }
	terminal	{ cell: "LUT__22809" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/phy_addr[2]"
	terminal	{ cell: "LUT__22888" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "RADDR[10]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[7]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "WADDR[3]" }
	terminal	{ cell: "LUT__22808" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/phy_addr[3]"
	terminal	{ cell: "LUT__22889" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "RADDR[11]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[8]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "WADDR[4]" }
	terminal	{ cell: "LUT__22814" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[9]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "WADDR[5]" }
	terminal	{ cell: "LUT__22809" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[10]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "WADDR[6]" }
	terminal	{ cell: "LUT__22813" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[11]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "WADDR[7]" }
	terminal	{ cell: "LUT__22810" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[0]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "WADDR[8]" }
	terminal	{ cell: "LUT__22808" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/we"
	terminal	{ cell: "LUT__22898" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "WE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "WE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[1]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "WADDR[9]" }
	terminal	{ cell: "LUT__22814" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[2]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "WADDR[10]" }
	terminal	{ cell: "LUT__22810" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[3]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "WADDR[11]" }
	terminal	{ cell: "LUT__22811" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/n130"
	terminal	{ cell: "LUT__22885" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "RCLKE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "RCLKE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/conn8[1][2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[2]~FF" port: "I[1]" }
 }
net {
	name: "MipiTx_ParamTxVertSyncLength_Cycle[20]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[20]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLen[20]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[20]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i21" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[42]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[42]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_run_trig~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[13]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][42]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][42]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22292" port: "I[0]" }
 }
net {
	name: "MipiTx_paramTxHoriBlankLength_Cycle[13]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[13]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[13]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19843" port: "I[2]" }
 }
net {
	name: "n6239"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[12]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[13]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/HBlankLen[13]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[13]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i14" port: "I[0]" }
 }
net {
	name: "n6237"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[13]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[14]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][9]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][9]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21163" port: "I[1]" }
 }
net {
	name: "n6003"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i5" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[4]~FF" port: "I[0]" }
 }
net {
	name: "n5974"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i5" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[4]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankSigEnd"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankSigEnd~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[4]~FF" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[6]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[7]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[0]~FF" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[0]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[3]~FF" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[1]~FF" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[13]~FF" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/MipiTxHSync~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[7]~FF" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[2]~FF" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[9]~FF" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[4]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[3]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[14]~FF" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[15]~FF" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[12]~FF" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[8]~FF" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[5]~FF" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[6]~FF" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[10]~FF" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[11]~FF" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[2]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[5]~FF" port: "I[2]" }
 }
net {
	name: "n7974"
	terminal	{ cell: "LUT__20145" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankSigEnd~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncSigEnd~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[15]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[12]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[15]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[12]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[10]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[10]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[14]~FF" port: "CE" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[4]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20154" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i5" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncPeriod[14]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[14]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[14]~FF" port: "I[0]" }
 }
net {
	name: "MipiTx_paramTxVertBlankLength_Cycle[14]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[14]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[14]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19811" port: "I[3]" }
 }
net {
	name: "n6579"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[13]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[14]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLength[14]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[14]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[14]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19934" port: "I[2]" }
	terminal	{ cell: "LUT__19822" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i15" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i15" port: "I[0]" }
 }
net {
	name: "n6577"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[14]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[15]~FF" port: "cin" }
 }
net {
	name: "n13451"
	terminal	{ cell: "LUT__21413" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[29]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[21]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[9]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[15]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[19]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[23]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[27]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[31]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[8]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[20]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[24]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[26]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[30]~FF" port: "I[0]" }
 }
net {
	name: "n13453"
	terminal	{ cell: "LUT__21415" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[30]~FF" port: "I[1]" }
 }
net {
	name: "n9516"
	terminal	{ cell: "LUT__21288" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[29]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[13]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/opcode[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[5]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[17]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[21]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/opcode[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[7]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[9]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[11]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[15]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[19]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[23]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[25]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[27]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[31]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/opcode[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/opcode[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/module_state[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[6]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[8]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[10]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[12]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[14]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[16]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[18]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[20]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[22]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[24]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[26]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[28]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[30]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__21408" port: "I[0]" }
	terminal	{ cell: "LUT__21303" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[30]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[30]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[29]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__19764" port: "I[2]" }
 }
net {
	name: "n9603"
	terminal	{ cell: "LUT__21408" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[30]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[29]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[29]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[28]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19764" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLength[11]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[11]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[11]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19945" port: "I[2]" }
	terminal	{ cell: "LUT__19823" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i12" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i12" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[11]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19945" port: "I[3]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[54]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[54]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[9]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[9]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[9]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][54]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19781" port: "I[1]" }
	terminal	{ cell: "LUT__19726" port: "I[1]" }
	terminal	{ cell: "LUT__19704" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][54]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22472" port: "I[0]" }
 }
net {
	name: "n6485"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i21" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[20]~FF" port: "I[0]" }
 }
net {
	name: "n6440"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i21" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[20]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[20]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19968" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i21" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][0]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21323" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[9]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[9]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[9]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncPeriod[9]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[9]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[9]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[9]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i10" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i10" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HBlankMinLen[0]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankMinLen[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenPerUnitChg~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[3]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[5]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__19832" port: "I[1]" }
	terminal	{ cell: "LUT__19828" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenPerUnitChg"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenPerUnitChg~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19883" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcHBlkMult[18]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "O[18]" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[10]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HBlkMultRslt[10]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[10]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[10]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19830" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[35]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[35]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[6]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][35]~FF" port: "I[1]" }
 }
net {
	name: "n4741"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21541" port: "I[2]" }
 }
net {
	name: "n13508"
	terminal	{ cell: "LUT__21514" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[6]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[8]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[24]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[16]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[14]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[0]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[2]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[4]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[6]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[10]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[12]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[14]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[18]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[20]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[22]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[26]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[2]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[4]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[8]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[10]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[12]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[0]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[1]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[3]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[5]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[7]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[9]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[11]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[13]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[15]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[17]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[19]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[21]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[23]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[25]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[1]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[3]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[5]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[7]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[9]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[11]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[13]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[15]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__21515" port: "I[1]" }
 }
net {
	name: "n9994"
	terminal	{ cell: "LUT__21574" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[15]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/word_count[6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21533" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i7" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncPeriod[14]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[14]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[14]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[14]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i15" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i15" port: "I[0]" }
 }
net {
	name: "MipiTx_paramTxHoriBlankLength_Cycle[14]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[14]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[14]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__19843" port: "I[3]" }
 }
net {
	name: "n6410"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[13]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[14]~FF" port: "cin" }
 }
net {
	name: "MipiTx_ParamTxHoriSyncLength_Cycle[14]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[14]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19837" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i15" port: "I[0]" }
 }
net {
	name: "n6408"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[14]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[15]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/edb_user_dr[4]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][4]~FF" port: "I[1]" }
 }
net {
	name: "n10005"
	terminal	{ cell: "LUT__21607" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][6]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21728" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriMaxPixelNum[7]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "O[24]" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[7]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20038" port: "I[3]" }
	terminal	{ cell: "LUT__20032" port: "I[0]" }
 }
net {
	name: "CfgTxHPixelNum[7]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20038" port: "I[2]" }
	terminal	{ cell: "LUT__20032" port: "I[1]" }
 }
net {
	name: "n7734"
	terminal	{ cell: "LUT__27381" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[7]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[3]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[11]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[5]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[9]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[13]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[4]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[6]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[8]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[10]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[12]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[14]~FF" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/RealHoriPixelNum[7]"
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27292" port: "I[0]" }
	terminal	{ cell: "LUT__27288" port: "I[2]" }
	terminal	{ cell: "LUT__19864" port: "I[3]" }
 }
net {
	name: "n12813"
	terminal	{ cell: "LUT__19824" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcVSLenAva~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/VSPeriodAva"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSPeriodAva~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcVSLenAva~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSPeriodAva~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSPeriodAva~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[3]~FF" port: "CE" }
 }
net {
	name: "U2_MipiTxCtrl/CalcVSLenAva"
	terminal	{ cell: "U2_MipiTxCtrl/CalcVSLenAva~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/TxConfigEn~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[0]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[1]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcEnd"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcEnd~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcAva~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[15]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[10]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[12]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[14]~FF" port: "CE" }
 }
net {
	name: "MipiTx_paramTxDataValidLength_Cycle[0]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19872" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[7]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][7]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21770" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[1]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[1]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[0]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[0]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/DValidLenAva"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/U2_MipiTxCtrl/DValidLenAva~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/U2_MipiTxCtrl/DValidLenAva~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/U2_MipiTxCtrl/DValidLenAva~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcDVLenAva~FF" port: "I[1]" }
 }
net {
	name: "n7774"
	terminal	{ cell: "LUT__20091" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/U2_MipiTxCtrl/DValidLenAva~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[4]~FF" port: "RE" }
	terminal	{ cell: "LUT__20092" port: "I[0]" }
 }
net {
	name: "n645"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[1]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[2]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/edb_user_dr[47]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[47]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[2]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][47]~FF" port: "I[1]" }
 }
net {
	name: "n4974"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21021" port: "I[2]" }
 }
net {
	name: "n13276"
	terminal	{ cell: "LUT__21014" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[2]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[1]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[15]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/address_counter[2]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[10]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[11]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[0]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[14]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[8]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[7]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[5]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/address_counter[3]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[6]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[13]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[3]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[12]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[9]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[4]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/address_counter[1]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__21091" port: "I[1]" }
	terminal	{ cell: "LUT__21047" port: "I[1]" }
	terminal	{ cell: "LUT__21017" port: "I[1]" }
 }
net {
	name: "n9048"
	terminal	{ cell: "LUT__21065" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[4]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/word_count[2]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19687" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i3" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[13]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[13]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[13]~FF" port: "I[0]" }
 }
net {
	name: "MipiTx_paramTxDataValidLength_Cycle[13]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[13]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19874" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[6]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/conn8[0][6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "LUT__22877" port: "I[1]" }
 }
net {
	name: "MipiTx_ParamTxVertSyncLength_Cycle[4]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLen[4]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i5" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][10]~FF" port: "I[1]" }
 }
net {
	name: "MipiTx_ParamTxHoriSyncLength_Cycle[13]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[13]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19837" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i14" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncLen[13]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[13]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[13]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i14" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[48]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[48]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[3]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][48]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][48]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22382" port: "I[0]" }
 }
net {
	name: "MipiTx_paramTxVertBlankLength_Cycle[15]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[15]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[15]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19816" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankLen[15]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20175" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i16" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[21]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[21]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[21]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[21]~FF" port: "I[1]" }
 }
net {
	name: "n6663"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[20]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[21]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcAva"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcAva~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[21]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[20]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[23]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[10]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[16]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[12]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[19]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[18]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[15]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[17]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[22]~FF" port: "CE" }
	terminal	{ cell: "LUT__27300" port: "I[1]" }
	terminal	{ cell: "LUT__19894" port: "I[1]" }
	terminal	{ cell: "LUT__19885" port: "I[1]" }
 }
net {
	name: "n7342"
	terminal	{ cell: "LUT__19883" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[21]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[20]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[23]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[26]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[10]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[16]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[23]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[8]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[9]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[7]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[12]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[13]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[16]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[17]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[19]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[22]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[25]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[13]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[19]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[18]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[21]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[4]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[5]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[0]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcAva~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[2]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[3]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[14]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[6]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[10]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[11]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[15]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[18]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[20]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[24]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[27]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[11]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[15]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[17]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[22]~FF" port: "RE" }
	terminal	{ cell: "LUT__19885" port: "I[0]" }
 }
net {
	name: "n6661"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[21]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[22]~FF" port: "cin" }
 }
net {
	name: "CfgTxVPixelNum[14]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[14]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[14]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[14]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19930" port: "I[3]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncNum[14]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[14]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i15" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[18]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[18]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][18]~FF" port: "I[1]" }
 }
net {
	name: "n12550"
	terminal	{ cell: "LUT__22904" port: "O" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[75]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[81]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[77]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[80]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[70]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[74]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[73]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[66]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[76]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[79]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[68]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[71]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[65]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[78]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[72]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[67]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[64]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[69]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/edb_user_dr[17]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[17]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][17]~FF" port: "I[1]" }
 }
net {
	name: "n6213"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i11" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[10]~FF" port: "I[0]" }
 }
net {
	name: "n6168"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i11" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[10]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[10]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20198" port: "I[2]" }
	terminal	{ cell: "LUT__20132" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i11" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[23]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[23]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[23]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[23]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcEnd"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcEnd~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[23]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[18]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[22]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[16]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[10]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[12]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[19]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[21]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[15]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[20]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcAva~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[17]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[2]~FF" port: "CE" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncPeriod[23]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[23]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[23]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[52]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[52]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[7]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[7]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[7]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][52]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19779" port: "I[1]" }
	terminal	{ cell: "LUT__19725" port: "I[1]" }
	terminal	{ cell: "LUT__19703" port: "I[2]" }
 }
net {
	name: "n9978"
	terminal	{ cell: "LUT__21520" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pattern[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pattern[1]~FF" port: "CE" }
	terminal	{ cell: "LUT__21521" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_pos[7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22820" port: "I[1]" }
	terminal	{ cell: "LUT__21864" port: "I[1]" }
	terminal	{ cell: "LUT__22831" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncPeriod[6]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[6]~FF" port: "I[0]" }
 }
net {
	name: "MipiTx_paramTxVertBlankLength_Cycle[6]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[6]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19813" port: "I[3]" }
 }
net {
	name: "n6595"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[5]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[6]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLength[6]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19942" port: "I[0]" }
	terminal	{ cell: "LUT__19818" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i7" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i7" port: "I[0]" }
 }
net {
	name: "n6593"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[6]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[7]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/edb_user_dr[46]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[46]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[1]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][46]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][46]~FF" port: "I[1]" }
 }
net {
	name: "n4879"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21291" port: "I[3]" }
 }
net {
	name: "n13398"
	terminal	{ cell: "LUT__21270" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[1]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[9]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[14]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[13]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[11]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[7]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[5]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[3]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/address_counter[2]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[0]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[15]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[12]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[10]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[8]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[6]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[4]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[2]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/address_counter[3]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/address_counter[1]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__21288" port: "I[1]" }
	terminal	{ cell: "LUT__21272" port: "I[0]" }
 }
net {
	name: "n9521"
	terminal	{ cell: "LUT__21312" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/word_count[1]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19751" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i2" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncPeriod[22]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[22]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[22]~FF" port: "I[0]" }
 }
net {
	name: "n6563"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[21]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[22]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLength[22]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[22]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[22]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19937" port: "I[2]" }
	terminal	{ cell: "LUT__19819" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i23" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i23" port: "I[0]" }
 }
net {
	name: "n6561"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[22]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[23]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/cap_buf_read_done_p2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/cap_buf_read_done_p2~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[16]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[13]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[12]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[8]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[15]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[7]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[9]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/cap_buf_read_done_p3~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[11]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[14]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[6]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[10]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22807" port: "I[3]" }
	terminal	{ cell: "LUT__22867" port: "I[0]" }
 }
net {
	name: "n4693"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i17" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[16]~FF" port: "I[1]" }
 }
net {
	name: "n10422"
	terminal	{ cell: "LUT__22807" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[10]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_resetn"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_resetn~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[16]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/axi_fsm_state[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/register_conn[0][1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[13]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/cap_buf_read_done_p2~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/register_conn[0][0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/cap_buf_read_done_p1~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/axi_fsm_state[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/str_sync_wbff2~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/register_conn[0][2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[15]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/str_sync_wbff1~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/rdy_sync~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/run_trig_p2~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/run_trig_imdt_p2~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/data_in_p1~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/data_in_p1~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/enable~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/run_trig_imdt_p1~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/cap_buf_read_done_p3~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[14]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/str_sync_wbff2q~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/run_trig_p1~FF" port: "RE" }
	terminal	{ cell: "LUT__22884" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[16]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22827" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i17" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLength[3]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19946" port: "I[2]" }
	terminal	{ cell: "LUT__19817" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i4" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i4" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[3]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19946" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][12]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21494" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLength[19]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[19]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[19]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19940" port: "I[0]" }
	terminal	{ cell: "LUT__19820" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i20" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i20" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[19]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19940" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[51]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[51]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[6]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[6]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[6]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][51]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27494" port: "I[1]" }
	terminal	{ cell: "LUT__19727" port: "I[3]" }
	terminal	{ cell: "LUT__19702" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][51]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22427" port: "I[0]" }
 }
net {
	name: "n6501"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i13" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[12]~FF" port: "I[0]" }
 }
net {
	name: "n6456"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i13" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[12]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[12]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27305" port: "I[1]" }
	terminal	{ cell: "LUT__19962" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i13" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][7]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HSPeriodAva"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSPeriodAva~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSPeriodAva~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSPeriodAva~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHSLenAva~FF" port: "I[1]" }
 }
net {
	name: "n6554"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[4]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSPeriodAva~FF" port: "cin" }
 }
net {
	name: "n7475"
	terminal	{ cell: "LUT__19952" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSPeriodAva~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[4]~FF" port: "RE" }
	terminal	{ cell: "LUT__19953" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[14]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[14]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][14]~FF" port: "I[1]" }
 }
net {
	name: "n10016"
	terminal	{ cell: "LUT__21619" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][17]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][14]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21876" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[1]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[1]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncPeriod[1]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[1]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i2" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i2" port: "I[0]" }
 }
net {
	name: "MipiRx_ERROR[14]"
	terminal	{ cell: "MipiRx_ERROR[14]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[14]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20499" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "CfgTxVPixelNum[2]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[2]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19924" port: "I[3]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[2]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19956" port: "I[3]" }
	terminal	{ cell: "LUT__19924" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i3" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din[9]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[9]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__22711" port: "I[1]" }
	terminal	{ cell: "LUT__22719" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27445" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22726" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcHBlkMult[10]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "O[10]" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[2]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HBlkMultRslt[2]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19827" port: "I[2]" }
 }
net {
	name: "n9982"
	terminal	{ cell: "LUT__21526" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[62]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[39]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22254" port: "I[2]" }
 }
net {
	name: "n12821"
	terminal	{ cell: "LUT__19833" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[4]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[2]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[3]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[0]~FF" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/HBlkMultRslt[4]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19833" port: "I[0]" }
 }
net {
	name: "MipiTx_paramTxHoriBlankLength_Cycle[4]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[4]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19840" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[38]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[38]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[9]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][38]~FF" port: "I[1]" }
 }
net {
	name: "n10008"
	terminal	{ cell: "LUT__21610" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][41]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][38]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22242" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncPeriod[6]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[6]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[6]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i7" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i7" port: "I[0]" }
 }
net {
	name: "MipiTx_paramTxHoriBlankLength_Cycle[6]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[6]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[6]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19840" port: "I[2]" }
 }
net {
	name: "n6426"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[5]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[6]~FF" port: "cin" }
 }
net {
	name: "MipiTx_ParamTxHoriSyncLength_Cycle[6]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19835" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i7" port: "I[0]" }
 }
net {
	name: "n6424"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[6]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[7]~FF" port: "cin" }
 }
net {
	name: "n13687"
	terminal	{ cell: "LUT__21781" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[55]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[23]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[39]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[15]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[31]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[47]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[63]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[9]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[11]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[13]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[17]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[19]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[21]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[25]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[27]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[29]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[33]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[35]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[37]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[41]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[43]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[45]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[49]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[51]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[53]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[57]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[59]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[61]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[8]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[10]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[12]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[14]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[16]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[18]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[20]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[22]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[24]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[26]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[28]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[30]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[32]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[34]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[36]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[38]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[40]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[42]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[44]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[46]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[48]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[50]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[52]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[54]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[56]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[58]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[60]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[62]~FF" port: "I[0]" }
 }
net {
	name: "n14359"
	terminal	{ cell: "LUT__22500" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[55]~FF" port: "I[1]" }
 }
net {
	name: "n13570"
	terminal	{ cell: "LUT__21589" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[55]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[23]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[7]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[39]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[15]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[31]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[47]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[0]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[1]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[3]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[5]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[9]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[11]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[13]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[17]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[19]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[21]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[25]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[27]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[29]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[33]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[35]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[37]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[41]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[43]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[45]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[49]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[51]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[53]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[57]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[59]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[61]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[2]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[4]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[6]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[10]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[12]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[14]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[16]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[18]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[20]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[22]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[24]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[26]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[28]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[30]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[32]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[34]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[36]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[38]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[40]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[42]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[44]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[46]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[48]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[50]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[52]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[54]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[56]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[58]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[60]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[62]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__21781" port: "I[0]" }
	terminal	{ cell: "LUT__21780" port: "I[0]" }
	terminal	{ cell: "LUT__21597" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[56]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[56]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[55]~FF" port: "I[3]" }
 }
net {
	name: "n9996"
	terminal	{ cell: "LUT__21597" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[62]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[55]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[55]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[54]~FF" port: "I[3]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTypeLUT/PixelTypeLutD[2]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U4_PixelTypeLut" port: "RDATA[12]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[2]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxPixelNum[2]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "B[2]" }
 }
net {
	name: "U2_MipiTxCtrl/CfgTxHPixelMax[2]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27287" port: "I[0]" }
	terminal	{ cell: "LUT__20056" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[1]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[64][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[256][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[192][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[448][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[384][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[128][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[320][1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27451" port: "I[0]" }
 }
net {
	name: "MipiTxAutoRst"
	terminal	{ cell: "MipiTxAutoRst~FF" port: "O_seq" }
	terminal	{ cell: "TxCSIRstCnt[0]~FF" port: "I[0]" }
	terminal	{ cell: "TxCSIRstCnt[13]~FF" port: "I[0]" }
	terminal	{ cell: "TxDPHYRstCnt[7]~FF" port: "I[0]" }
	terminal	{ cell: "TxDPHYRstCnt[11]~FF" port: "I[0]" }
	terminal	{ cell: "TxDPHYRstCnt[6]~FF" port: "I[0]" }
	terminal	{ cell: "TxDPHYRstCnt[0]~FF" port: "I[0]" }
	terminal	{ cell: "TxCSIRstCnt[15]~FF" port: "I[0]" }
	terminal	{ cell: "TxCSIRstCnt[11]~FF" port: "I[0]" }
	terminal	{ cell: "TxCSIRstCnt[9]~FF" port: "I[0]" }
	terminal	{ cell: "TxCSIRstCnt[3]~FF" port: "I[0]" }
	terminal	{ cell: "TxCSIRstCnt[4]~FF" port: "I[0]" }
	terminal	{ cell: "TxCSIRstCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "TxDPHYRstCnt[12]~FF" port: "I[0]" }
	terminal	{ cell: "TxDPHYRstCnt[9]~FF" port: "I[0]" }
	terminal	{ cell: "TxDPHYRstCnt[2]~FF" port: "I[0]" }
	terminal	{ cell: "TxCSIRstCnt[14]~FF" port: "I[0]" }
	terminal	{ cell: "TxCSIRstCnt[12]~FF" port: "I[0]" }
	terminal	{ cell: "TxCSIRstCnt[10]~FF" port: "I[0]" }
	terminal	{ cell: "TxCSIRstCnt[8]~FF" port: "I[0]" }
	terminal	{ cell: "TxCSIRstCnt[7]~FF" port: "I[0]" }
	terminal	{ cell: "TxCSIRstCnt[6]~FF" port: "I[0]" }
	terminal	{ cell: "TxCSIRstCnt[5]~FF" port: "I[0]" }
	terminal	{ cell: "TxCSIRstCnt[2]~FF" port: "I[0]" }
	terminal	{ cell: "TxDPHYRstCnt[15]~FF" port: "I[0]" }
	terminal	{ cell: "TxDPHYRstCnt[14]~FF" port: "I[0]" }
	terminal	{ cell: "TxDPHYRstCnt[13]~FF" port: "I[0]" }
	terminal	{ cell: "TxDPHYRstCnt[10]~FF" port: "I[0]" }
	terminal	{ cell: "TxDPHYRstCnt[8]~FF" port: "I[0]" }
	terminal	{ cell: "TxDPHYRstCnt[5]~FF" port: "I[0]" }
	terminal	{ cell: "TxDPHYRstCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "TxDPHYRstCnt[4]~FF" port: "I[0]" }
	terminal	{ cell: "TxDPHYRstCnt[3]~FF" port: "I[0]" }
 }
net {
	name: "n148"
	terminal	{ cell: "add_34/i1" port: "O" }
	terminal	{ cell: "TxCSIRstCnt[0]~FF" port: "I[1]" }
 }
net {
	name: "CtrlTxCSIRstN"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CtrlTxCSIRstN~FF" port: "O_seq" }
	terminal	{ cell: "TxCSIRstCnt[0]~FF" port: "I[2]" }
	terminal	{ cell: "TxCSIRstCnt[13]~FF" port: "I[1]" }
	terminal	{ cell: "TxCSIRstCnt[15]~FF" port: "I[1]" }
	terminal	{ cell: "TxCSIRstCnt[11]~FF" port: "I[1]" }
	terminal	{ cell: "TxCSIRstCnt[9]~FF" port: "I[1]" }
	terminal	{ cell: "TxCSIRstCnt[3]~FF" port: "I[1]" }
	terminal	{ cell: "TxCSIRstCnt[4]~FF" port: "I[1]" }
	terminal	{ cell: "TxCSIRstCnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "TxCSIRstCnt[14]~FF" port: "I[1]" }
	terminal	{ cell: "TxCSIRstCnt[12]~FF" port: "I[1]" }
	terminal	{ cell: "TxCSIRstCnt[10]~FF" port: "I[1]" }
	terminal	{ cell: "TxCSIRstCnt[8]~FF" port: "I[1]" }
	terminal	{ cell: "TxCSIRstCnt[7]~FF" port: "I[1]" }
	terminal	{ cell: "TxCSIRstCnt[6]~FF" port: "I[1]" }
	terminal	{ cell: "TxCSIRstCnt[5]~FF" port: "I[1]" }
	terminal	{ cell: "TxCSIRstCnt[2]~FF" port: "I[1]" }
 }
net {
	name: "TxCSIRstCnt[0]"
	terminal	{ cell: "TxCSIRstCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "add_34/i1" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[59]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[59]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[14]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[14]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[14]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][59]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19777" port: "I[3]" }
	terminal	{ cell: "LUT__19729" port: "I[3]" }
	terminal	{ cell: "LUT__19697" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][59]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22555" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriMaxPixelNum[15]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "O[32]" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[15]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20037" port: "I[0]" }
	terminal	{ cell: "LUT__20029" port: "I[0]" }
 }
net {
	name: "CfgTxHPixelNum[15]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[15]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[15]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20037" port: "I[1]" }
	terminal	{ cell: "LUT__20029" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/RealHoriPixelNum[15]"
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[15]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[15]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19866" port: "I[1]" }
	terminal	{ cell: "LUT__19861" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22665" port: "I[1]" }
	terminal	{ cell: "LUT__22662" port: "I[2]" }
	terminal	{ cell: "LUT__21702" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21701" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22668" port: "I[0]" }
 }
net {
	name: "n12944"
	terminal	{ cell: "LUT__20075" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitChg~FF" port: "I[0]" }
 }
net {
	name: "n12945"
	terminal	{ cell: "LUT__20076" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitChg~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitChg"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitChg~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20091" port: "I[0]" }
	terminal	{ cell: "LUT__20089" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[60]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[60]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[15]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[15]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][60]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19776" port: "I[1]" }
	terminal	{ cell: "LUT__19732" port: "I[1]" }
	terminal	{ cell: "LUT__19699" port: "I[2]" }
 }
net {
	name: "n10004"
	terminal	{ cell: "LUT__21606" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][63]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][60]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22573" port: "I[0]" }
 }
net {
	name: "CalcHPixelNum[7]"
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "MipiTx_HRES[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20079" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i8" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[7]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20079" port: "I[3]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[81]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[81]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[80]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[46]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__22900" port: "I[3]" }
	terminal	{ cell: "LUT__21566" port: "I[1]" }
	terminal	{ cell: "LUT__21284" port: "I[1]" }
	terminal	{ cell: "LUT__21027" port: "I[0]" }
	terminal	{ cell: "LUT__21011" port: "I[1]" }
	terminal	{ cell: "LUT__21052" port: "I[2]" }
	terminal	{ cell: "LUT__19771" port: "I[3]" }
	terminal	{ cell: "LUT__19735" port: "I[3]" }
	terminal	{ cell: "LUT__19709" port: "I[1]" }
 }
net {
	name: "n9055"
	terminal	{ cell: "LUT__21085" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[4]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[14]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[14]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[6]~FF" port: "I[1]" }
 }
net {
	name: "n6304"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i9" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[8]~FF" port: "I[0]" }
 }
net {
	name: "n6275"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i9" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[8]~FF" port: "I[1]" }
 }
net {
	name: "n7768"
	terminal	{ cell: "LUT__20092" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[12]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[10]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[15]~FF" port: "CE" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[8]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20097" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i9" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[12]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][12]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21852" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[4]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[4]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[4]~FF" port: "I[1]" }
 }
net {
	name: "n6344"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[3]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[4]~FF" port: "cin" }
 }
net {
	name: "n6342"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[4]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[5]~FF" port: "cin" }
 }
net {
	name: "n4976"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21021" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/word_count[1]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19687" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i2" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[5]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[5]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[5]~FF" port: "I[0]" }
 }
net {
	name: "MipiTx_paramTxDataValidLength_Cycle[5]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19871" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[30]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[30]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][30]~FF" port: "I[1]" }
 }
net {
	name: "n10011"
	terminal	{ cell: "LUT__21614" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][63]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][30]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22116" port: "I[1]" }
 }
net {
	name: "n6793"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i4" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[3]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncPeriod[3]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[3]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[3]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i4" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i4" port: "I[0]" }
 }
net {
	name: "n6751"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[2]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[3]~FF" port: "cin" }
 }
net {
	name: "MipiTx_ParamTxVertSyncLength_Cycle[3]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "n6749"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[3]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[4]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTypeLUT/LUTSelCnt[0]_2"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/LUTSelCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U4_PixelTypeLut" port: "RADDR[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/LUTSelCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/LUTSelCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20016" port: "I[0]" }
	terminal	{ cell: "LUT__20015" port: "I[0]" }
	terminal	{ cell: "LUT__20014" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTypeLUT/LUTSelCnt[1]_2"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/LUTSelCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U4_PixelTypeLut" port: "RADDR[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/LUTSelCnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20016" port: "I[1]" }
	terminal	{ cell: "LUT__20015" port: "I[1]" }
	terminal	{ cell: "LUT__20014" port: "I[0]" }
 }
net {
	name: "ConfDataType[0]_2"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U4_PixelTypeLut" port: "RADDR[2]" }
	terminal	{ cell: "MipiTx_TYPE[0]~FF" port: "I[1]" }
 }
net {
	name: "ConfDataType[1]_2"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U4_PixelTypeLut" port: "RADDR[3]" }
	terminal	{ cell: "MipiTx_TYPE[1]~FF" port: "I[1]" }
 }
net {
	name: "ConfDataType[2]_2"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U4_PixelTypeLut" port: "RADDR[4]" }
	terminal	{ cell: "MipiTx_TYPE[2]~FF" port: "I[1]" }
 }
net {
	name: "ConfDataType[3]_2"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U4_PixelTypeLut" port: "RADDR[5]" }
	terminal	{ cell: "MipiTx_TYPE[3]~FF" port: "I[1]" }
 }
net {
	name: "ConfDataType[4]_2"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U4_PixelTypeLut" port: "RADDR[6]" }
	terminal	{ cell: "MipiTx_TYPE[4]~FF" port: "I[1]" }
 }
net {
	name: "ConfDataType[5]_2"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U4_PixelTypeLut" port: "RADDR[7]" }
	terminal	{ cell: "MipiTx_TYPE[5]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTypeLUT/PixelTypeLutD[11]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U4_PixelTypeLut" port: "RDATA[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[11]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "B[11]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTypeLUT/PixelTypeLutD[12]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U4_PixelTypeLut" port: "RDATA[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[12]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "B[12]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTypeLUT/PixelTypeLutD[13]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U4_PixelTypeLut" port: "RDATA[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[13]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "B[13]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTypeLUT/PixelTypeLutD[14]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U4_PixelTypeLut" port: "RDATA[4]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[14]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "B[14]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTypeLUT/PixelTypeLutD[15]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U4_PixelTypeLut" port: "RDATA[5]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[15]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "B[15]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTypeLUT/PixelTypeLutD[16]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U4_PixelTypeLut" port: "RDATA[6]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "B[16]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTypeLUT/PixelTypeLutD[0]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U4_PixelTypeLut" port: "RDATA[10]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxPixelNum[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "B[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTypeLUT/PixelTypeLutD[1]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U4_PixelTypeLut" port: "RDATA[11]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxPixelNum[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "B[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTypeLUT/PixelTypeLutD[3]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U4_PixelTypeLut" port: "RDATA[13]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxPixelNum[3]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[3]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "B[3]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTypeLUT/PixelTypeLutD[4]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U4_PixelTypeLut" port: "RDATA[14]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[4]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "B[4]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTypeLUT/PixelTypeLutD[5]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U4_PixelTypeLut" port: "RDATA[15]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[5]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "B[5]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTypeLUT/PixelTypeLutD[6]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U4_PixelTypeLut" port: "RDATA[16]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[6]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "B[6]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTypeLUT/PixelTypeLutD[7]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U4_PixelTypeLut" port: "RDATA[17]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[7]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "B[7]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTypeLUT/PixelTypeLutD[8]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U4_PixelTypeLut" port: "RDATA[18]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[8]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "B[8]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTypeLUT/PixelTypeLutD[9]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U4_PixelTypeLut" port: "RDATA[19]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[9]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "B[9]" }
 }
net {
	name: "n6761"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i20" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[19]~FF" port: "I[0]" }
 }
net {
	name: "n6717"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[18]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[19]~FF" port: "cin" }
 }
net {
	name: "MipiTx_ParamTxVertSyncLength_Cycle[19]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[19]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "n6715"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[19]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[20]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][13]~FF" port: "I[1]" }
 }
net {
	name: "MipiTx_ParamTxVertSyncLength_Cycle[12]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[12]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLen[12]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[12]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i13" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[26]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[26]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][26]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][26]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22053" port: "I[0]" }
 }
net {
	name: "MipiTx_ParamTxHoriSyncLength_Cycle[5]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19835" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i6" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncLen[5]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[5]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i6" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][6]~FF" port: "I[1]" }
 }
net {
	name: "MipiTx_paramTxDataValidLength_Cycle[6]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19871" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/DValidLen[6]"
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i7" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxVSyncPos"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVSyncPos~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[0]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[15]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[1]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBStaCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[13]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[11]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[5]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[6]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[3]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[14]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[12]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[6]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/RxVSyncErr~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBStaCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBStaCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[14]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[12]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[10]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[9]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[8]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[7]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[4]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[2]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[15]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[13]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[11]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[10]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[9]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[8]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[5]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBStaCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[0]~FF" port: "CE" }
	terminal	{ cell: "LUT__20475" port: "I[0]" }
	terminal	{ cell: "LUT__20433" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioFrmCnt[0]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[0]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20465" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/SecondEn"
	terminal	{ cell: "U3_MipiRxMonitor/SecondEn~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[0]~FF" port: "I[2]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[2]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/RxHSyncErr~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVCAct[1]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[6]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[1]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxVCActive[3]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxVCActive[1]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioRestChgChk[1]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[7]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[4]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/RxVSyncErr~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVCAct[0]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioRestChgChk[0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxStaChgChk[1]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxVCActive[2]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVCAct[3]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVCAct[2]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[5]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[3]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[6]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[5]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxSyncErr~FF" port: "I[2]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxStaChgChk[0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxVCActive[0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxLanesAct~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxStaActChk~FF" port: "RE" }
	terminal	{ cell: "LUT__20508" port: "I[1]" }
	terminal	{ cell: "LUT__20469" port: "I[2]" }
	terminal	{ cell: "LUT__20435" port: "I[3]" }
	terminal	{ cell: "LUT__20433" port: "I[1]" }
 }
net {
	name: "n8266"
	terminal	{ cell: "LUT__20433" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[0]~FF" port: "CE" }
 }
net {
	name: "MipiTx_paramTxVertBlankLength_Cycle[7]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[7]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19812" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankLen[7]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[6]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i8" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[55]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[55]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[54]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[10]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[10]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[10]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][55]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19781" port: "I[3]" }
	terminal	{ cell: "LUT__19726" port: "I[3]" }
	terminal	{ cell: "LUT__19704" port: "I[1]" }
 }
net {
	name: "n10020"
	terminal	{ cell: "LUT__21623" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][62]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][55]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22487" port: "I[1]" }
 }
net {
	name: "MipiTx_paramTxHoriBlankLength_Cycle[5]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[5]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19840" port: "I[1]" }
 }
net {
	name: "n6255"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[4]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[5]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/HBlankLen[5]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i6" port: "I[0]" }
 }
net {
	name: "n6253"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[5]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[6]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[6]~FF" port: "I[1]" }
 }
net {
	name: "CfgTxVPixelNum[6]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[6]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19925" port: "I[3]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncNum[6]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i7" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/address_counter[26]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[26]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i12" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i27" port: "I[0]" }
 }
net {
	name: "n10428"
	terminal	{ cell: "LUT__22844" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/col_addr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/biu_ready~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/col_addr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/str_sync~FF" port: "CE" }
	terminal	{ cell: "LUT__22860" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[11]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i12" port: "I[1]" }
 }
net {
	name: "n12967"
	terminal	{ cell: "LUT__20126" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncSigEnd~FF" port: "I[0]" }
 }
net {
	name: "n12969"
	terminal	{ cell: "LUT__20128" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncSigEnd~FF" port: "I[1]" }
 }
net {
	name: "n12974"
	terminal	{ cell: "LUT__20133" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncSigEnd~FF" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncSigEnd"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncSigEnd~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[12]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[15]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[7]~FF" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[0]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/MipiTxVSync~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[19]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[3]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[6]~FF" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[0]~FF" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[5]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[17]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[14]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[2]~FF" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[13]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[16]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[11]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[10]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[9]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[2]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[4]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[7]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[6]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[18]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[8]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[5]~FF" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[1]~FF" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[4]~FF" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[3]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[11]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][11]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[10]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][10]~FF" port: "I[1]" }
 }
net {
	name: "n12991"
	terminal	{ cell: "LUT__20166" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidStart~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20300" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[0]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidStart~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20300" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i1" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidStart"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidStart~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/MipiTxValid~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[9]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[12]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[8]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[6]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[7]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[0]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[2]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[11]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[13]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[10]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[3]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[5]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[4]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[15]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[14]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[76]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[76]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[75]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[73]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21016" port: "I[1]" }
	terminal	{ cell: "LUT__19763" port: "I[3]" }
	terminal	{ cell: "LUT__19737" port: "I[3]" }
	terminal	{ cell: "LUT__19707" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[75]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[75]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[74]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[72]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21016" port: "I[0]" }
	terminal	{ cell: "LUT__19763" port: "I[1]" }
	terminal	{ cell: "LUT__19737" port: "I[1]" }
	terminal	{ cell: "LUT__19707" port: "I[2]" }
 }
net {
	name: "n6119"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i13" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[12]~FF" port: "I[0]" }
 }
net {
	name: "n6082"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i13" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[12]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[12]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20206" port: "I[0]" }
	terminal	{ cell: "LUT__20120" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i13" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[15]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[15]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[7]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/commit_sync2"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/commit_sync2~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/MipiTx_ControlTxDisable[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfLanesNum[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/MipiTxVCEn[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/MipiTxVCEn[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CtrlTxDPHYRstN~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfLanesNum[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfLanesNum[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/MipiTxVCEn[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/MipiTxVCEn[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CtrlTxCSIRstN~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfTxFrmMod~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[11]~FF" port: "CE" }
 }
net {
	name: "CfgTxVPixelNum[7]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[7]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19923" port: "I[3]" }
 }
net {
	name: "n13018"
	terminal	{ cell: "LUT__20269" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[4]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncLen[4]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[4]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i5" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[4]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20160" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i5" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][4]~FF" port: "I[1]" }
 }
net {
	name: "CalcHPixelNum[2]"
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[2]~FF" port: "I[1]" }
	terminal	{ cell: "MipiTx_HRES[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20080" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i3" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/hold_probe_in"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/hold_probe_in~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clka~FF" port: "CE" }
	terminal	{ cell: "LUT__21203" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncPeriod[2]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[2]~FF" port: "I[0]" }
 }
net {
	name: "MipiTx_paramTxVertBlankLength_Cycle[2]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[2]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19814" port: "I[2]" }
 }
net {
	name: "n6603"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[1]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[2]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLength[2]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19946" port: "I[0]" }
	terminal	{ cell: "LUT__19817" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i3" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i3" port: "I[0]" }
 }
net {
	name: "n6601"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[2]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[3]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[67]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[67]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[4]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncPeriod[10]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[10]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[10]~FF" port: "I[0]" }
 }
net {
	name: "MipiTx_paramTxVertBlankLength_Cycle[10]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[10]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[10]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19812" port: "I[2]" }
 }
net {
	name: "n6587"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[9]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[10]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLength[10]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[10]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[10]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19939" port: "I[2]" }
	terminal	{ cell: "LUT__19823" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i11" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i11" port: "I[0]" }
 }
net {
	name: "n6585"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[10]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[11]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][4]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21192" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncPeriod[18]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[18]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[18]~FF" port: "I[0]" }
 }
net {
	name: "MipiTx_paramTxVertBlankLength_Cycle[18]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[18]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[18]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19812" port: "I[3]" }
 }
net {
	name: "n6571"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[17]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[18]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLength[18]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[18]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[18]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19944" port: "I[0]" }
	terminal	{ cell: "LUT__19820" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i19" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i19" port: "I[0]" }
 }
net {
	name: "n6569"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[18]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[19]~FF" port: "cin" }
 }
net {
	name: "n13444"
	terminal	{ cell: "LUT__21397" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/module_state[1]~FF" port: "I[0]" }
 }
net {
	name: "n13442"
	terminal	{ cell: "LUT__21395" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/module_state[1]~FF" port: "I[1]" }
 }
net {
	name: "n13443"
	terminal	{ cell: "LUT__21396" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/module_state[1]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/module_state[3]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/module_state[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/module_state[1]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__22901" port: "I[2]" }
	terminal	{ cell: "LUT__21407" port: "I[2]" }
	terminal	{ cell: "LUT__21404" port: "I[1]" }
	terminal	{ cell: "LUT__21313" port: "I[1]" }
	terminal	{ cell: "LUT__21307" port: "I[1]" }
	terminal	{ cell: "LUT__21302" port: "I[0]" }
	terminal	{ cell: "LUT__21297" port: "I[0]" }
	terminal	{ cell: "LUT__21276" port: "I[3]" }
	terminal	{ cell: "LUT__21269" port: "I[0]" }
	terminal	{ cell: "LUT__21301" port: "I[2]" }
	terminal	{ cell: "LUT__21305" port: "I[0]" }
	terminal	{ cell: "LUT__21401" port: "I[2]" }
	terminal	{ cell: "LUT__19783" port: "I[2]" }
	terminal	{ cell: "LUT__19782" port: "I[1]" }
	terminal	{ cell: "LUT__19761" port: "I[1]" }
	terminal	{ cell: "LUT__19759" port: "I[1]" }
	terminal	{ cell: "LUT__22899" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/module_state[1]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/module_state[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22901" port: "I[0]" }
	terminal	{ cell: "LUT__21414" port: "I[2]" }
	terminal	{ cell: "LUT__21399" port: "I[2]" }
	terminal	{ cell: "LUT__21299" port: "I[1]" }
	terminal	{ cell: "LUT__21297" port: "I[2]" }
	terminal	{ cell: "LUT__21295" port: "I[0]" }
	terminal	{ cell: "LUT__21282" port: "I[2]" }
	terminal	{ cell: "LUT__21276" port: "I[0]" }
	terminal	{ cell: "LUT__21274" port: "I[1]" }
	terminal	{ cell: "LUT__21285" port: "I[1]" }
	terminal	{ cell: "LUT__21397" port: "I[3]" }
	terminal	{ cell: "LUT__19782" port: "I[0]" }
	terminal	{ cell: "LUT__19756" port: "I[1]" }
	terminal	{ cell: "LUT__19753" port: "I[1]" }
 }
net {
	name: "n12875"
	terminal	{ cell: "LUT__19926" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitChg~FF" port: "I[0]" }
 }
net {
	name: "n12880"
	terminal	{ cell: "LUT__19931" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitChg~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitChg"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitChg~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19952" port: "I[0]" }
	terminal	{ cell: "LUT__19950" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__22826" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i2" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[0]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[1]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncPeriod[0]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[0]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i1" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i1" port: "I[0]" }
 }
net {
	name: "MipiRx_VidioRxFrameRate[1]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20465" port: "I[3]" }
	terminal	{ cell: "LUT__20435" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLength[7]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19942" port: "I[2]" }
	terminal	{ cell: "LUT__19818" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i8" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i8" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[7]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19942" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din[19]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[19]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp4[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp1[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp3[0]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[19]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[19]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[19]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLength[15]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[15]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[15]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19941" port: "I[0]" }
	terminal	{ cell: "LUT__19822" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i16" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i16" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[15]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19941" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][7]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLength[23]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[23]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[23]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19944" port: "I[2]" }
	terminal	{ cell: "LUT__19819" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i24" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i24" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[23]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19944" port: "I[3]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[45]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[45]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[0]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][45]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][45]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22337" port: "I[0]" }
 }
net {
	name: "n6509"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i9" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[8]~FF" port: "I[0]" }
 }
net {
	name: "n6464"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i9" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[8]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[8]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27302" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i9" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][12]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21493" port: "I[1]" }
 }
net {
	name: "n6493"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i17" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[16]~FF" port: "I[0]" }
 }
net {
	name: "n6448"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i17" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[16]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[16]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19968" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i17" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[40]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[40]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[39]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[11]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][40]~FF" port: "I[1]" }
 }
net {
	name: "n10017"
	terminal	{ cell: "LUT__21620" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][63]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][40]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22263" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[1]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[1]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[0]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[0]~FF" port: "I[1]" }
 }
net {
	name: "n384"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[1]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[2]~FF" port: "cin" }
 }
net {
	name: "MipiRx_VidioRxHBlankTime_us[9]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[4]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[4]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[4]~FF" port: "I[1]" }
 }
net {
	name: "n6549"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[3]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[4]~FF" port: "cin" }
 }
net {
	name: "n6547"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[4]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[5]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][8]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[12]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[12]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[12]~FF" port: "I[1]" }
 }
net {
	name: "n6533"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[11]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[12]~FF" port: "cin" }
 }
net {
	name: "n6531"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[12]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[13]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][11]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[5]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[5]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[5]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncPeriod[5]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[5]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[5]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i6" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i6" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[62]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[62]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/address_counter[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pattern[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/address_counter[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][62]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19774" port: "I[1]" }
	terminal	{ cell: "LUT__19731" port: "I[1]" }
	terminal	{ cell: "LUT__19696" port: "I[2]" }
 }
net {
	name: "n10013"
	terminal	{ cell: "LUT__21616" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][55]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][62]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22595" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[13]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[13]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[13]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncPeriod[13]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[13]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[13]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[13]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i14" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i14" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[112].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[112].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[112].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[7][0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[7][0]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[112].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[7][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21322" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[6]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19966" port: "I[2]" }
	terminal	{ cell: "LUT__19959" port: "I[1]" }
	terminal	{ cell: "LUT__19925" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i7" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[58]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[58]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[13]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[13]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[13]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][58]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19777" port: "I[1]" }
	terminal	{ cell: "LUT__19729" port: "I[1]" }
	terminal	{ cell: "LUT__19697" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][58]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22536" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[14]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19967" port: "I[2]" }
	terminal	{ cell: "LUT__19930" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i15" port: "I[1]" }
	terminal	{ cell: "LUT__27306" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21766" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcHBlkMult[14]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "O[14]" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[6]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HBlkMultRslt[6]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19829" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[78]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[78]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/opcode[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[77]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/opcode[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/opcode[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[59]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[75]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21028" port: "I[2]" }
	terminal	{ cell: "LUT__21011" port: "I[0]" }
	terminal	{ cell: "LUT__21553" port: "I[1]" }
	terminal	{ cell: "LUT__19772" port: "I[3]" }
	terminal	{ cell: "LUT__19734" port: "I[3]" }
	terminal	{ cell: "LUT__19706" port: "I[1]" }
 }
net {
	name: "n9058"
	terminal	{ cell: "LUT__21086" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[31]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[27]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[27]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[3]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcHBlkMult[22]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "O[22]" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[14]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HBlkMultRslt[14]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[14]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[14]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19831" port: "I[0]" }
 }
net {
	name: "n13520"
	terminal	{ cell: "LUT__21531" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[8]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[6]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[10]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[12]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[14]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[7]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[9]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[11]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[13]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__21661" port: "I[2]" }
	terminal	{ cell: "LUT__21659" port: "I[2]" }
	terminal	{ cell: "LUT__21655" port: "I[2]" }
	terminal	{ cell: "LUT__21651" port: "I[2]" }
	terminal	{ cell: "LUT__21647" port: "I[2]" }
	terminal	{ cell: "LUT__21645" port: "I[2]" }
	terminal	{ cell: "LUT__21643" port: "I[2]" }
	terminal	{ cell: "LUT__21639" port: "I[2]" }
	terminal	{ cell: "LUT__21641" port: "I[2]" }
	terminal	{ cell: "LUT__21649" port: "I[2]" }
	terminal	{ cell: "LUT__21653" port: "I[2]" }
	terminal	{ cell: "LUT__21657" port: "I[2]" }
 }
net {
	name: "n4805"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[8]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[53]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[53]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[8]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[8]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[8]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][53]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19779" port: "I[3]" }
	terminal	{ cell: "LUT__19725" port: "I[3]" }
	terminal	{ cell: "LUT__19703" port: "I[1]" }
 }
net {
	name: "n9984"
	terminal	{ cell: "LUT__21557" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[25]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/address_counter[8]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21527" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i9" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HBlkMultRslt[8]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[8]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[8]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19829" port: "I[2]" }
 }
net {
	name: "MipiTx_paramTxHoriBlankLength_Cycle[8]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[8]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[8]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[8]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19842" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][35]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22197" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncPeriod[2]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[2]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[2]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i3" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i3" port: "I[0]" }
 }
net {
	name: "MipiTx_paramTxHoriBlankLength_Cycle[2]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[2]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19841" port: "I[2]" }
 }
net {
	name: "n6434"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[1]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[2]~FF" port: "cin" }
 }
net {
	name: "MipiTx_ParamTxHoriSyncLength_Cycle[2]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20000" port: "I[0]" }
	terminal	{ cell: "LUT__19836" port: "I[2]" }
 }
net {
	name: "n6432"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[2]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[3]~FF" port: "cin" }
 }
net {
	name: "n13911"
	terminal	{ cell: "LUT__22020" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[23]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[24]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[24]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[23]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[23]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[23]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[22]~FF" port: "I[3]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncPeriod[10]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[10]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[10]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[10]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i11" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i11" port: "I[0]" }
 }
net {
	name: "MipiTx_paramTxHoriBlankLength_Cycle[10]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[10]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[10]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[10]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19842" port: "I[2]" }
 }
net {
	name: "n6418"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[9]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[10]~FF" port: "cin" }
 }
net {
	name: "MipiTx_ParamTxHoriSyncLength_Cycle[10]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[10]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19838" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i11" port: "I[0]" }
 }
net {
	name: "n6416"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[10]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[11]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/edb_user_dr[13]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[13]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][13]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][13]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21867" port: "I[0]" }
 }
net {
	name: "n7660"
	terminal	{ cell: "LUT__20014" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxPixelNum[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxPixelNum[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxPixelNum[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxPixelNum[3]~FF" port: "CE" }
 }
net {
	name: "U2_MipiTxCtrl/CfgTxPixelNum[2]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxPixelNum[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitReg[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20075" port: "I[0]" }
 }
net {
	name: "n13541"
	terminal	{ cell: "LUT__21554" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[20]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[12]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[28]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[6]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[8]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[10]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[14]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[16]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[18]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[22]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[24]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[26]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[30]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[7]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[9]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[11]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[13]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[15]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[17]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[19]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[21]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[23]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[25]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[27]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[29]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[31]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__22626" port: "I[0]" }
	terminal	{ cell: "LUT__21557" port: "I[2]" }
 }
net {
	name: "n14474"
	terminal	{ cell: "LUT__22632" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[31]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[21]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[21]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[20]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__19739" port: "I[0]" }
 }
net {
	name: "n10206"
	terminal	{ cell: "LUT__22626" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[31]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[20]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[20]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[19]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__19741" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/CfgTxHPixelMax[6]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20068" port: "I[1]" }
	terminal	{ cell: "LUT__19858" port: "I[0]" }
	terminal	{ cell: "LUT__19849" port: "I[2]" }
 }
net {
	name: "n8719"
	terminal	{ cell: "LUT__27405" port: "O" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[2]~FF" port: "I[0]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[2]~FF" port: "I[0]" }
 }
net {
	name: "n1592"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[1]~FF" port: "cout" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[2]~FF" port: "cin" }
 }
net {
	name: "PixelRxValid"
	terminal	{ cell: "MipiRx_VALID" port: "inpad" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[2]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[5]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/edb_top_inst/LA_MipiRx/cap_fifo_din[8]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[13]~FF" port: "I[0]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[7]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[9]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[15]~FF" port: "I[0]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[21]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[9]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[8]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[10]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[11]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[12]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[14]~FF" port: "I[0]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[18]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[0]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[5]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[4]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[3]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[10]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[23]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[7]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[3]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/DataAvailCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[7]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[6]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[4]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[1]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[13]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[22]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[20]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[16]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[15]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[8]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[12]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[6]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[2]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[1]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[0]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[3]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[11]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[14]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[17]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[19]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[5]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[0]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[6]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[4]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[2]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/DataAvailCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/DataAvailCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/HSyncEnd~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20440" port: "I[0]" }
	terminal	{ cell: "LUT__20610" port: "I[1]" }
	terminal	{ cell: "PixelRxValid" port: "outpad" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/LastRxData[2]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[2]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[2]~FF" port: "I[1]" }
 }
net {
	name: "n5441"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[2]~FF" port: "cout" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[3]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/CfgTxHPixelMax[14]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[14]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[14]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19865" port: "I[0]" }
	terminal	{ cell: "LUT__19861" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[27]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[27]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][27]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][27]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22075" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriMaxPixelNum[3]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "O[20]" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20026" port: "I[1]" }
 }
net {
	name: "CfgTxHPixelNum[3]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20026" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/RealHoriPixelNum[3]"
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20058" port: "I[2]" }
	terminal	{ cell: "LUT__19848" port: "I[2]" }
	terminal	{ cell: "LUT__27290" port: "I[1]" }
 }
net {
	name: "n7224"
	terminal	{ cell: "LUT__19796" port: "O" }
	terminal	{ cell: "MipiTx_LANES[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19797" port: "I[0]" }
 }
net {
	name: "MipiTx_LANES[0]_2"
	terminal	{ cell: "MipiTx_LANES[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22928" port: "I[0]" }
	terminal	{ cell: "LUT__19797" port: "I[3]" }
	terminal	{ cell: "LUT__23106" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriMaxPixelNum[11]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "O[28]" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[11]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20035" port: "I[3]" }
	terminal	{ cell: "LUT__20027" port: "I[0]" }
 }
net {
	name: "CfgTxHPixelNum[11]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[11]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[11]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20035" port: "I[2]" }
	terminal	{ cell: "LUT__20027" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/RealHoriPixelNum[11]"
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27388" port: "I[2]" }
	terminal	{ cell: "LUT__19855" port: "I[0]" }
	terminal	{ cell: "LUT__19854" port: "I[3]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[29]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[29]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][29]~FF" port: "I[1]" }
 }
net {
	name: "n10002"
	terminal	{ cell: "LUT__21604" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][59]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][29]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22105" port: "I[1]" }
 }
net {
	name: "n12938"
	terminal	{ cell: "LUT__20062" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[4]~FF" port: "I[1]" }
 }
net {
	name: "n12852"
	terminal	{ cell: "LUT__19867" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[4]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[2]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[6]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[1]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[3]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[5]~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[0]~FF" port: "I[2]" }
 }
net {
	name: "n12937"
	terminal	{ cell: "LUT__20061" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[4]~FF" port: "I[3]" }
 }
net {
	name: "CalcHPixelNum[4]"
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[4]~FF" port: "I[1]" }
	terminal	{ cell: "MipiTx_HRES[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20078" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i5" port: "I[0]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[3]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20609" port: "I[2]" }
 }
net {
	name: "n5430"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[2]~FF" port: "cout" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[3]~FF" port: "cin" }
 }
net {
	name: "n5428"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[3]~FF" port: "cout" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[4]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/CfgTxHPixelMax[12]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[12]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[12]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19862" port: "I[0]" }
	terminal	{ cell: "LUT__19855" port: "I[3]" }
 }
net {
	name: "n14683"
	terminal	{ cell: "LUT__27390" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[12]~FF" port: "I[2]" }
 }
net {
	name: "CalcHPixelNum[12]"
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[12]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "MipiTx_HRES[12]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20084" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i13" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[23]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[23]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][23]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][23]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22018" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][59]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22558" port: "I[0]" }
 }
net {
	name: "CalcHPixelNum[3]"
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[3]~FF" port: "I[1]" }
	terminal	{ cell: "MipiTx_HRES[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20078" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i4" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[3]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20078" port: "I[1]" }
 }
net {
	name: "MipiRx_ERROR[15]"
	terminal	{ cell: "MipiRx_ERROR[15]" port: "inpad" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20496" port: "I[3]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxError[15]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20496" port: "I[2]" }
 }
net {
	name: "CalcHPixelNum[11]"
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[11]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "MipiTx_HRES[11]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20084" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i12" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[11]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20084" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[9]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][9]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][9]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21807" port: "I[1]" }
 }
net {
	name: "n6312"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i5" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[4]~FF" port: "I[0]" }
 }
net {
	name: "n6283"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i5" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[4]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[4]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27392" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i5" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[36]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[36]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[7]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][36]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][36]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22212" port: "I[0]" }
 }
net {
	name: "n6296"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i13" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[12]~FF" port: "I[0]" }
 }
net {
	name: "n6267"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i13" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[12]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[12]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20095" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i13" port: "I[0]" }
 }
net {
	name: "n13362"
	terminal	{ cell: "LUT__21158" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[10]~FF" port: "I[0]" }
 }
net {
	name: "n13364"
	terminal	{ cell: "LUT__21160" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[10]~FF" port: "I[1]" }
 }
net {
	name: "n13363"
	terminal	{ cell: "LUT__21159" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[10]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/address_counter[1]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/address_counter[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[10]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[5]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27429" port: "I[3]" }
	terminal	{ cell: "LUT__21267" port: "I[3]" }
	terminal	{ cell: "LUT__21266" port: "I[1]" }
	terminal	{ cell: "LUT__21215" port: "I[3]" }
	terminal	{ cell: "LUT__21213" port: "I[0]" }
	terminal	{ cell: "LUT__21212" port: "I[2]" }
	terminal	{ cell: "LUT__21209" port: "I[2]" }
	terminal	{ cell: "LUT__21208" port: "I[0]" }
	terminal	{ cell: "LUT__21207" port: "I[2]" }
	terminal	{ cell: "LUT__21200" port: "I[3]" }
	terminal	{ cell: "LUT__21199" port: "I[2]" }
	terminal	{ cell: "LUT__21191" port: "I[3]" }
	terminal	{ cell: "LUT__21190" port: "I[2]" }
	terminal	{ cell: "LUT__21189" port: "I[2]" }
	terminal	{ cell: "LUT__21179" port: "I[3]" }
	terminal	{ cell: "LUT__21177" port: "I[0]" }
	terminal	{ cell: "LUT__21176" port: "I[2]" }
	terminal	{ cell: "LUT__21172" port: "I[2]" }
	terminal	{ cell: "LUT__21168" port: "I[0]" }
	terminal	{ cell: "LUT__21167" port: "I[2]" }
	terminal	{ cell: "LUT__21165" port: "I[3]" }
	terminal	{ cell: "LUT__21164" port: "I[2]" }
	terminal	{ cell: "LUT__21163" port: "I[0]" }
	terminal	{ cell: "LUT__21159" port: "I[2]" }
	terminal	{ cell: "LUT__21155" port: "I[2]" }
	terminal	{ cell: "LUT__21153" port: "I[2]" }
	terminal	{ cell: "LUT__21151" port: "I[2]" }
	terminal	{ cell: "LUT__21149" port: "I[2]" }
	terminal	{ cell: "LUT__21147" port: "I[2]" }
	terminal	{ cell: "LUT__21145" port: "I[2]" }
	terminal	{ cell: "LUT__21143" port: "I[2]" }
	terminal	{ cell: "LUT__21142" port: "I[2]" }
	terminal	{ cell: "LUT__21141" port: "I[2]" }
	terminal	{ cell: "LUT__21137" port: "I[2]" }
	terminal	{ cell: "LUT__21135" port: "I[1]" }
	terminal	{ cell: "LUT__21086" port: "I[3]" }
	terminal	{ cell: "LUT__21085" port: "I[1]" }
	terminal	{ cell: "LUT__21081" port: "I[2]" }
	terminal	{ cell: "LUT__21079" port: "I[2]" }
	terminal	{ cell: "LUT__21076" port: "I[0]" }
	terminal	{ cell: "LUT__21075" port: "I[3]" }
	terminal	{ cell: "LUT__21138" port: "I[3]" }
	terminal	{ cell: "LUT__21146" port: "I[2]" }
	terminal	{ cell: "LUT__21150" port: "I[2]" }
	terminal	{ cell: "LUT__21162" port: "I[2]" }
	terminal	{ cell: "LUT__21170" port: "I[3]" }
	terminal	{ cell: "LUT__21178" port: "I[2]" }
	terminal	{ cell: "LUT__21198" port: "I[2]" }
	terminal	{ cell: "LUT__21210" port: "I[3]" }
	terminal	{ cell: "LUT__21214" port: "I[2]" }
	terminal	{ cell: "LUT__21268" port: "I[1]" }
	terminal	{ cell: "LUT__27426" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_24/i2" port: "I[0]" }
 }
net {
	name: "n9053"
	terminal	{ cell: "LUT__21084" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[10]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[10]~FF" port: "I[3]" }
 }
net {
	name: "n6349"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[4]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/U2_MipiTxCtrl/DValidLenAva~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][52]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22452" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[8]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[8]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[8]~FF" port: "I[1]" }
 }
net {
	name: "n6336"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[7]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[8]~FF" port: "cin" }
 }
net {
	name: "n6334"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[8]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[9]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/edb_user_dr[25]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[25]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][25]~FF" port: "I[1]" }
 }
net {
	name: "n10010"
	terminal	{ cell: "LUT__21613" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][56]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][25]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22040" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[1]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[1]~FF" port: "I[0]" }
 }
net {
	name: "MipiTx_paramTxDataValidLength_Cycle[1]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19872" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][54]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22476" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[9]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[9]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[9]~FF" port: "I[0]" }
 }
net {
	name: "MipiTx_paramTxDataValidLength_Cycle[9]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[9]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19873" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[33]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[33]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][33]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][33]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22160" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitReg[2]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitReg[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20094" port: "I[1]" }
	terminal	{ cell: "LUT__20075" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i3" port: "I[1]" }
 }
net {
	name: "n14501"
	terminal	{ cell: "LUT__22714" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp3[0]~FF" port: "I[0]" }
 }
net {
	name: "n14761"
	terminal	{ cell: "LUT__27488" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp3[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp4[0]~FF" port: "I[1]" }
 }
net {
	name: "n14504"
	terminal	{ cell: "LUT__22717" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp3[0]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp4[0]~FF" port: "I[2]" }
 }
net {
	name: "n10293"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp3[0]~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp6[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp3[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp3[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22729" port: "I[0]" }
 }
net {
	name: "n6785"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i8" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[7]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncPeriod[7]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[7]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[7]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i8" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i8" port: "I[0]" }
 }
net {
	name: "n6743"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[6]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[7]~FF" port: "cin" }
 }
net {
	name: "MipiTx_ParamTxVertSyncLength_Cycle[7]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "n6741"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[7]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[8]~FF" port: "cin" }
 }
net {
	name: "n5752"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i6" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[5]~FF" port: "I[1]" }
 }
net {
	name: "n8280"
	terminal	{ cell: "LUT__20440" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[13]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[9]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[15]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[8]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[10]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[11]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[12]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[14]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[2]~FF" port: "CE" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHPixelCnt[5]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20447" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i6" port: "I[0]" }
 }
net {
	name: "n6769"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i16" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[15]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncPeriod[15]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[15]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[15]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[15]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i16" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i16" port: "I[0]" }
 }
net {
	name: "n6725"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[14]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[15]~FF" port: "cin" }
 }
net {
	name: "MipiTx_ParamTxVertSyncLength_Cycle[15]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[15]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "n6723"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[15]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[16]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][42]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22295" port: "I[0]" }
 }
net {
	name: "n6754"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i24" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[23]~FF" port: "I[0]" }
 }
net {
	name: "n6709"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[22]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[23]~FF" port: "cin" }
 }
net {
	name: "MipiTx_ParamTxVertSyncLength_Cycle[23]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[23]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[21]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[21]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][21]~FF" port: "I[1]" }
 }
net {
	name: "n10014"
	terminal	{ cell: "LUT__21617" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][63]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][21]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21977" port: "I[1]" }
 }
net {
	name: "MipiTx_ParamTxVertSyncLength_Cycle[8]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[8]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLen[8]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[8]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i9" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][53]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22460" port: "I[1]" }
 }
net {
	name: "MipiTx_ParamTxVertSyncLength_Cycle[16]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[16]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLen[16]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[16]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i17" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[19]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[19]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][19]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][19]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21951" port: "I[0]" }
 }
net {
	name: "MipiTx_ParamTxHoriSyncLength_Cycle[1]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19999" port: "I[0]" }
	terminal	{ cell: "LUT__19836" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncLen[1]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i2" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[57]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[57]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[12]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[12]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[12]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][57]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][57]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19775" port: "I[1]" }
	terminal	{ cell: "LUT__19730" port: "I[1]" }
	terminal	{ cell: "LUT__19698" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][57]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22518" port: "I[0]" }
 }
net {
	name: "MipiTx_ParamTxHoriSyncLength_Cycle[9]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[9]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19838" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i10" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncLen[9]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[9]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[9]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i10" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[32]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[32]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][32]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][32]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22143" port: "I[1]" }
 }
net {
	name: "MipiTx_paramTxDataValidLength_Cycle[2]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19872" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/DValidLen[2]"
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i3" port: "I[0]" }
 }
net {
	name: "n13096"
	terminal	{ cell: "LUT__20481" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[0]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[9]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[15]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[6]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[12]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[8]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[4]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[2]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[13]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[14]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[11]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[10]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[7]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[5]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[3]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20483" port: "I[0]" }
 }
net {
	name: "n1294"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i1" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[0]~FF" port: "I[1]" }
 }
net {
	name: "n8312"
	terminal	{ cell: "LUT__20483" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[9]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[15]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[6]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[12]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[8]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[4]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[2]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[13]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[14]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[11]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[10]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[7]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[5]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[3]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[1]~FF" port: "CE" }
 }
net {
	name: "MipiRx_VidioRxHBlankTime_us[0]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "MipiTx_paramTxDataValidLength_Cycle[10]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[10]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19873" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/DValidLen[10]"
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[10]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i11" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din[8]"
	terminal	{ cell: "U3_MipiRxMonitor/edb_top_inst/LA_MipiRx/cap_fifo_din[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp6~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp4~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/data_in_p1~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp3~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp1~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/U3_MipiRxMonitor/MipiRxValidReg[1]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxValidPos~FF" port: "I[1]" }
 }
net {
	name: "MipiTx_paramTxVertBlankLength_Cycle[3]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[3]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19813" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankLen[3]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[2]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i4" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[16]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[16]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][16]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][16]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21905" port: "I[1]" }
 }
net {
	name: "MipiTx_paramTxVertBlankLength_Cycle[11]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[11]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[11]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19811" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankLen[11]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20175" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i12" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][1]~FF" port: "I[1]" }
 }
net {
	name: "MipiTx_paramTxHoriBlankLength_Cycle[1]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19841" port: "I[1]" }
 }
net {
	name: "n771"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[0]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[1]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/HBlankLen[1]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_74/add_2/i2" port: "I[0]" }
 }
net {
	name: "n6261"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[1]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[2]~FF" port: "cin" }
 }
net {
	name: "n10349"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp4[0]~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp5[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp5[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp5[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22784" port: "I[1]" }
 }
net {
	name: "MipiTx_paramTxHoriBlankLength_Cycle[9]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[9]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[9]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19842" port: "I[1]" }
 }
net {
	name: "n6247"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[8]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[9]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/HBlankLen[9]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[9]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i10" port: "I[0]" }
 }
net {
	name: "n6245"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[9]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[10]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncNum[2]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i3" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][4]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncNum[10]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[10]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i11" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/PixelTxEnReg"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/PixelTxEnReg~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/PixelTxEnChg~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/TxCtrlOpEn"
	terminal	{ cell: "U2_MipiTxCtrl/TxCtrlOpEn~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/PixelTxEnChg~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncStart~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/U2_MipiTxCtrl/TxOpConfigEn~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/PixelTxEnReg~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19878" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/PixelTxEnChg"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/PixelTxEnChg~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncStart~FF" port: "I[3]" }
 }
net {
	name: "n5880"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i2" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[1]~FF" port: "I[0]" }
 }
net {
	name: "n5851"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i2" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[1]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[1]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20170" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i2" port: "I[0]" }
 }
net {
	name: "n6229"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i3" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[2]~FF" port: "I[0]" }
 }
net {
	name: "n6184"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i3" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[2]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[2]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20202" port: "I[0]" }
	terminal	{ cell: "LUT__20129" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i3" port: "I[0]" }
 }
net {
	name: "n12989"
	terminal	{ cell: "LUT__20161" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankSigEnd~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20262" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[0]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankSigEnd~FF" port: "I[2]" }
	terminal	{ cell: "LUT__20262" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i1" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[10]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[2]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidEnd"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidEnd~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/MipiTxValid~FF" port: "RE" }
 }
net {
	name: "MMipiTx_VALID"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/MipiTxValid~FF" port: "O_seq" }
	terminal	{ cell: "PixelTxValid~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[55]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[39]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[63]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[47]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[31]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[23]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[15]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[7]~FF" port: "CE" }
	terminal	{ cell: "MipiTx_VALID" port: "outpad" }
	terminal	{ cell: "MMipiTx_VALID" port: "outpad" }
 }
net {
	name: "n6055"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i8" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[7]~FF" port: "I[0]" }
 }
net {
	name: "n6026"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i8" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[7]~FF" port: "I[1]" }
 }
net {
	name: "n7965"
	terminal	{ cell: "LUT__20119" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[12]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[10]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[15]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[8]~FF" port: "CE" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[7]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20138" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i8" port: "I[0]" }
 }
net {
	name: "n6205"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i15" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[14]~FF" port: "I[0]" }
 }
net {
	name: "n6160"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i15" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[14]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[14]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20197" port: "I[2]" }
	terminal	{ cell: "LUT__20131" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i15" port: "I[0]" }
 }
net {
	name: "n6113"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i16" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[15]~FF" port: "I[0]" }
 }
net {
	name: "n6076"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i16" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[15]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[15]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20206" port: "I[3]" }
	terminal	{ cell: "LUT__20120" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i16" port: "I[0]" }
 }
net {
	name: "n12687"
	terminal	{ cell: "LUT__19798" port: "O" }
	terminal	{ cell: "MipiTx_LANES[1]~FF" port: "I[1]" }
	terminal	{ cell: "MipiTxAutoRst~FF" port: "I[0]" }
 }
net {
	name: "MipiTx_LANES[1]_2"
	terminal	{ cell: "MipiTx_LANES[1]~FF" port: "O_seq" }
	terminal	{ cell: "MipiTxAutoRst~FF" port: "I[1]" }
	terminal	{ cell: "LUT__23105" port: "I[0]" }
	terminal	{ cell: "LUT__22927" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[9]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[1]~FF" port: "I[1]" }
 }
net {
	name: "CfgTxVPixelNum[1]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19924" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[44]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[44]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_stop_trig~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[15]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][44]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[22]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[22]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][22]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "n5943"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i7" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[6]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20273" port: "I[0]" }
 }
net {
	name: "n5883"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i7" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[6]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[6]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20166" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i7" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][2]~FF" port: "I[1]" }
 }
net {
	name: "n5864"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i10" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[9]~FF" port: "I[0]" }
 }
net {
	name: "n5835"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i10" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[9]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[9]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20171" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i10" port: "I[0]" }
 }
net {
	name: "n6045"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i13" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[12]~FF" port: "I[0]" }
 }
net {
	name: "n6016"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i13" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[12]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[12]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20140" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i13" port: "I[0]" }
 }
net {
	name: "CfgTxFrmRate[7]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19882" port: "I[3]" }
	terminal	{ cell: "LUT__19879" port: "I[3]" }
 }
net {
	name: "n7352"
	terminal	{ cell: "LUT__19880" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitChg~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[5]~FF" port: "RE" }
	terminal	{ cell: "LUT__27295" port: "I[1]" }
	terminal	{ cell: "LUT__27296" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[7]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcEnd~FF" port: "I[2]" }
	terminal	{ cell: "LUT__19882" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i8" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[51]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[51]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[11]~FF" port: "I[1]" }
 }
net {
	name: "CfgTxVBlkTime[11]_2"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[11]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "A[11]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncPeriod[4]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[4]~FF" port: "I[0]" }
 }
net {
	name: "MipiTx_paramTxVertBlankLength_Cycle[4]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[4]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19813" port: "I[1]" }
 }
net {
	name: "n6599"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[3]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[4]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLength[4]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19945" port: "I[0]" }
	terminal	{ cell: "LUT__19818" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i5" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i5" port: "I[0]" }
 }
net {
	name: "n6597"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[4]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[5]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncPeriod[8]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[8]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[8]~FF" port: "I[0]" }
 }
net {
	name: "MipiTx_paramTxVertBlankLength_Cycle[8]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[8]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[8]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19814" port: "I[3]" }
 }
net {
	name: "n6591"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[7]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[8]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLength[8]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[8]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[8]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19947" port: "I[0]" }
	terminal	{ cell: "LUT__19823" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i9" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i9" port: "I[0]" }
 }
net {
	name: "n6589"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[8]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[9]~FF" port: "cin" }
 }
net {
	name: "n13439"
	terminal	{ cell: "LUT__21323" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[0]~FF" port: "I[0]" }
 }
net {
	name: "n13438"
	terminal	{ cell: "LUT__21322" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[0]~FF" port: "I[1]" }
 }
net {
	name: "n14716"
	terminal	{ cell: "LUT__27434" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[0]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/address_counter[3]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/address_counter[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[0]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[14]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[6]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[2]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[4]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[12]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[1]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[3]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[5]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[7]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[13]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[15]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__21488" port: "I[3]" }
	terminal	{ cell: "LUT__21487" port: "I[2]" }
	terminal	{ cell: "LUT__21485" port: "I[2]" }
	terminal	{ cell: "LUT__21484" port: "I[3]" }
	terminal	{ cell: "LUT__21483" port: "I[2]" }
	terminal	{ cell: "LUT__21480" port: "I[3]" }
	terminal	{ cell: "LUT__21479" port: "I[2]" }
	terminal	{ cell: "LUT__21476" port: "I[3]" }
	terminal	{ cell: "LUT__21475" port: "I[2]" }
	terminal	{ cell: "LUT__21477" port: "I[2]" }
	terminal	{ cell: "LUT__21481" port: "I[2]" }
	terminal	{ cell: "LUT__21489" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_24/i4" port: "I[0]" }
 }
net {
	name: "n9526"
	terminal	{ cell: "LUT__21325" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[15]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[0]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21318" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncPeriod[12]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[12]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[12]~FF" port: "I[0]" }
 }
net {
	name: "MipiTx_paramTxVertBlankLength_Cycle[12]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[12]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[12]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19811" port: "I[1]" }
 }
net {
	name: "n6583"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[11]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[12]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLength[12]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[12]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[12]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19936" port: "I[0]" }
	terminal	{ cell: "LUT__19822" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i13" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i13" port: "I[0]" }
 }
net {
	name: "n6581"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[12]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[13]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_pos[2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22830" port: "I[1]" }
	terminal	{ cell: "LUT__22821" port: "I[0]" }
	terminal	{ cell: "LUT__21782" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncPeriod[16]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[16]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[16]~FF" port: "I[0]" }
 }
net {
	name: "MipiTx_paramTxVertBlankLength_Cycle[16]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[16]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[16]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19816" port: "I[1]" }
 }
net {
	name: "n6575"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[15]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[16]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLength[16]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[16]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[16]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19941" port: "I[2]" }
	terminal	{ cell: "LUT__19820" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i17" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i17" port: "I[0]" }
 }
net {
	name: "n6573"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[16]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[17]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[0]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxLanNum[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/commit_sync2"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/commit_sync2~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxLanNum[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxVCEn[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxLanNum[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxLanNum[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/CtrlRxDPHYRstN~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/CtrlRxCSIRstN~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/CtrlRxErrClr~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxVCEn[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxVCEn[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxVCEn[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/clear_int"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/clear_int~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxLanNum[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxVCEn[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxLanNum[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxLanNum[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/CtrlRxDPHYRstN~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/CtrlRxCSIRstN~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/CtrlRxErrClr~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxVCEn[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxVCEn[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxVCEn[2]~FF" port: "RE" }
	terminal	{ cell: "LUT__21378" port: "I[1]" }
 }
net {
	name: "ConfRxLanNum[0]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxLanNum[0]~FF" port: "O_seq" }
	terminal	{ cell: "MipiRxLanNum[0]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxLanNum[0]~FF" port: "I[1]" }
	terminal	{ cell: "MipiRxLanNum[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20566" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncPeriod[20]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[20]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[20]~FF" port: "I[0]" }
 }
net {
	name: "n6567"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[19]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[20]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLength[20]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[20]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[20]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19940" port: "I[2]" }
	terminal	{ cell: "LUT__19819" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i21" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i21" port: "I[0]" }
 }
net {
	name: "n6565"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[20]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[21]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][13]~FF" port: "I[1]" }
 }
net {
	name: "ConfTxFrmMod"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfTxFrmMod~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankMinLen[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankMinLen[2]~FF" port: "I[1]" }
	terminal	{ cell: "MipiTx_FRAME_MODE~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20013" port: "I[2]" }
	terminal	{ cell: "LUT__20012" port: "I[2]" }
	terminal	{ cell: "LUT__20011" port: "I[2]" }
	terminal	{ cell: "LUT__20010" port: "I[2]" }
	terminal	{ cell: "LUT__20009" port: "I[2]" }
	terminal	{ cell: "LUT__20008" port: "I[2]" }
	terminal	{ cell: "LUT__20007" port: "I[2]" }
	terminal	{ cell: "LUT__20006" port: "I[2]" }
	terminal	{ cell: "LUT__20005" port: "I[2]" }
	terminal	{ cell: "LUT__20004" port: "I[2]" }
	terminal	{ cell: "LUT__20003" port: "I[2]" }
	terminal	{ cell: "LUT__20002" port: "I[2]" }
	terminal	{ cell: "LUT__20001" port: "I[2]" }
	terminal	{ cell: "LUT__20000" port: "I[2]" }
	terminal	{ cell: "LUT__19999" port: "I[2]" }
	terminal	{ cell: "LUT__19846" port: "I[2]" }
	terminal	{ cell: "LUT__19797" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/HBlankMinLen[1]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankMinLen[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__19826" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[14]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[14]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[13]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19775" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[13]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[13]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[12]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19774" port: "I[2]" }
 }
net {
	name: "n12883"
	terminal	{ cell: "LUT__19935" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitChg~FF" port: "I[0]" }
 }
net {
	name: "n12886"
	terminal	{ cell: "LUT__19938" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitChg~FF" port: "I[1]" }
 }
net {
	name: "n12891"
	terminal	{ cell: "LUT__19943" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitChg~FF" port: "I[2]" }
 }
net {
	name: "n12896"
	terminal	{ cell: "LUT__19948" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitChg~FF" port: "I[3]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitChg"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitChg~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19953" port: "I[1]" }
	terminal	{ cell: "LUT__19950" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][3]~FF" port: "I[1]" }
 }
net {
	name: "n13502"
	terminal	{ cell: "LUT__21504" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[14]~FF" port: "I[0]" }
 }
net {
	name: "n13501"
	terminal	{ cell: "LUT__21503" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[14]~FF" port: "I[1]" }
 }
net {
	name: "n13500"
	terminal	{ cell: "LUT__21502" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[14]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[14]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[14]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[14]~FF" port: "I[3]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLength[1]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19933" port: "I[2]" }
	terminal	{ cell: "LUT__19817" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i2" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i2" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[1]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19933" port: "I[3]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[20]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[20]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[20]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[20]~FF" port: "I[1]" }
 }
net {
	name: "n6665"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[19]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[20]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLength[5]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19939" port: "I[0]" }
	terminal	{ cell: "LUT__19818" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i6" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i6" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[5]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19939" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][7]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLength[9]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[9]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[9]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19947" port: "I[2]" }
	terminal	{ cell: "LUT__19823" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i10" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i10" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[9]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19947" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din[15]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[15]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[6]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22717" port: "I[1]" }
	terminal	{ cell: "LUT__22716" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[15]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[15]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[15]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLength[13]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[13]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[13]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19934" port: "I[0]" }
	terminal	{ cell: "LUT__19822" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i14" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i14" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[13]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19934" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxVertPixeNumber[9]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20455" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLength[17]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[17]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[17]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19936" port: "I[2]" }
	terminal	{ cell: "LUT__19820" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i18" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i18" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[17]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19936" port: "I[3]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[9]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[9]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[9]~FF" port: "I[1]" }
 }
net {
	name: "n6687"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[8]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[9]~FF" port: "cin" }
 }
net {
	name: "n6685"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[9]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[10]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLength[21]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[21]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[21]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19937" port: "I[0]" }
	terminal	{ cell: "LUT__19819" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i22" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i22" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[21]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19937" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][12]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21494" port: "I[0]" }
 }
net {
	name: "n6521"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i3" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[2]~FF" port: "I[0]" }
 }
net {
	name: "n6476"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i3" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[2]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[2]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19956" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i3" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "n6513"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i7" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[6]~FF" port: "I[0]" }
 }
net {
	name: "n6468"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i7" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[6]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[6]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19966" port: "I[3]" }
	terminal	{ cell: "LUT__19959" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i7" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][7]~FF" port: "I[1]" }
 }
net {
	name: "n6505"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i11" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[10]~FF" port: "I[0]" }
 }
net {
	name: "n6460"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i11" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[10]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[10]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19965" port: "I[0]" }
	terminal	{ cell: "LUT__19963" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i11" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "n6497"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i15" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[14]~FF" port: "I[0]" }
 }
net {
	name: "n6452"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i15" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[14]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[14]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19967" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i15" port: "I[0]" }
	terminal	{ cell: "LUT__27306" port: "I[0]" }
 }
net {
	name: "MipiRx_VidioRxVBlankTime_us[9]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "n6489"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i19" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[18]~FF" port: "I[0]" }
 }
net {
	name: "n6444"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i19" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[18]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[18]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19969" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i19" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[37]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[37]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[8]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][37]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][37]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22218" port: "I[1]" }
 }
net {
	name: "n6481"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i23" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[22]~FF" port: "I[0]" }
 }
net {
	name: "n6436"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i23" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[22]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[22]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19969" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i23" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][0]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21323" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[3]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[3]~FF" port: "I[0]" }
 }
net {
	name: "n6558"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[2]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[3]~FF" port: "cin" }
 }
net {
	name: "n6556"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[3]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[4]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][0]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[2]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[2]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[2]~FF" port: "I[1]" }
 }
net {
	name: "n395"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[1]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[2]~FF" port: "cin" }
 }
net {
	name: "n6551"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[2]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[3]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[75].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[75].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[75].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[75].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[75].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[75].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][11]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[6]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[6]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[6]~FF" port: "I[1]" }
 }
net {
	name: "n6545"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[5]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[6]~FF" port: "cin" }
 }
net {
	name: "n6543"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[6]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[7]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][7]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[10]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[10]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[10]~FF" port: "I[1]" }
 }
net {
	name: "n6537"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[9]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[10]~FF" port: "cin" }
 }
net {
	name: "n6535"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[10]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[11]~FF" port: "cin" }
 }
net {
	name: "MipiRx_StateRxVCActive[3]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxVCActive[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20507" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[14]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[14]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[14]~FF" port: "I[1]" }
 }
net {
	name: "n6529"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[13]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[14]~FF" port: "cin" }
 }
net {
	name: "n6527"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[14]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[15]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][44]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22326" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[3]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[3]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[3]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][0]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21322" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[7]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[7]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[7]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][9]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][9]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21165" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[11]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[11]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[11]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][11]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[15]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[15]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[15]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenValueCnt[15]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][19]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21947" port: "I[0]" }
 }
net {
	name: "CfgTxVPixelNum[4]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[4]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19922" port: "I[3]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[4]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19960" port: "I[2]" }
	terminal	{ cell: "LUT__19957" port: "I[1]" }
	terminal	{ cell: "LUT__19922" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i5" port: "I[1]" }
 }
net {
	name: "n5736"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i14" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[13]~FF" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHPixelCnt[13]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[13]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20442" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i14" port: "I[0]" }
 }
net {
	name: "CfgTxVPixelNum[8]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[8]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[8]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[8]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19929" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[8]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27302" port: "I[2]" }
	terminal	{ cell: "LUT__19929" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i9" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[69]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[69]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[68]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[66]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21516" port: "I[3]" }
	terminal	{ cell: "LUT__19768" port: "I[1]" }
	terminal	{ cell: "LUT__19741" port: "I[1]" }
	terminal	{ cell: "LUT__19714" port: "I[2]" }
 }
net {
	name: "n9194"
	terminal	{ cell: "LUT__21267" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[63]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[59]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[50]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[50]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[10]~FF" port: "I[1]" }
 }
net {
	name: "CfgTxVPixelNum[12]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[12]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[12]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[12]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19928" port: "I[3]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[12]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27305" port: "I[3]" }
	terminal	{ cell: "LUT__19962" port: "I[0]" }
	terminal	{ cell: "LUT__19928" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i13" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp2[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp1[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27443" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcHBlkMult[8]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "O[8]" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[0]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HBlkMultRslt[0]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19826" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[34]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[34]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][34]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][34]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][34]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22176" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcHBlkMult[12]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "O[12]" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[23]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22014" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcHBlkMult[16]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "O[16]" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[8]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankMultRslt[9]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[9]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[9]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19792" port: "I[1]" }
 }
net {
	name: "n7187"
	terminal	{ cell: "LUT__19795" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[9]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[18]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[10]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[11]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[17]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[16]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[13]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[8]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[6]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[5]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[3]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[7]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[12]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[14]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[15]~FF" port: "RE" }
 }
net {
	name: "MipiTx_paramTxVertBlankLength_Cycle[9]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[9]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[9]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19812" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcHBlkMult[20]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "O[20]" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[55]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22494" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/HBlankMinLen[2]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankMinLen[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__19827" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][9]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21798" port: "I[0]" }
 }
net {
	name: "n13591"
	terminal	{ cell: "LUT__21657" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[24]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/address_counter[24]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[24]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i10" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i25" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][29]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22107" port: "I[1]" }
 }
net {
	name: "n14753"
	terminal	{ cell: "LUT__27478" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[7]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[8]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[7]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[6]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncPeriod[4]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[4]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[4]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i5" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i5" port: "I[0]" }
 }
net {
	name: "n6430"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[3]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[4]~FF" port: "cin" }
 }
net {
	name: "MipiTx_ParamTxHoriSyncLength_Cycle[4]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19835" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i5" port: "I[0]" }
 }
net {
	name: "n6428"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[4]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[5]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/edb_user_dr[72]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[72]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/internal_reg_r0[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[37]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[53]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[71]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/internal_reg_r0[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[69]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21611" port: "I[3]" }
	terminal	{ cell: "LUT__21519" port: "I[0]" }
	terminal	{ cell: "LUT__19766" port: "I[3]" }
	terminal	{ cell: "LUT__19739" port: "I[3]" }
	terminal	{ cell: "LUT__19713" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[5]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[5]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncPeriod[8]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[8]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[8]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[8]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i9" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i9" port: "I[0]" }
 }
net {
	name: "n6422"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[7]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[8]~FF" port: "cin" }
 }
net {
	name: "MipiTx_ParamTxHoriSyncLength_Cycle[8]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[8]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19838" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i9" port: "I[0]" }
 }
net {
	name: "n6420"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[8]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[9]~FF" port: "cin" }
 }
net {
	name: "n14135"
	terminal	{ cell: "LUT__22260" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[39]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[40]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[40]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[39]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[39]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[39]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[38]~FF" port: "I[3]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncPeriod[12]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/U2_MipiTxCtrl/HSyncPeriod[12]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[12]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[12]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i13" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i13" port: "I[0]" }
 }
net {
	name: "n6414"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[11]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[12]~FF" port: "cin" }
 }
net {
	name: "MipiTx_ParamTxHoriSyncLength_Cycle[12]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[12]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19837" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i13" port: "I[0]" }
 }
net {
	name: "n6412"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[12]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[13]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][10]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21822" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/CfgTxPixelNum[0]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxPixelNum[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitReg[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20076" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19726" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19726" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/CfgTxHPixelMax[0]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19869" port: "I[1]" }
 }
net {
	name: "n13336"
	terminal	{ cell: "LUT__21091" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[27]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[9]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[15]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[19]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[8]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[24]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[30]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[26]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[29]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[23]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[21]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[20]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[5]~FF" port: "I[0]" }
 }
net {
	name: "n13335"
	terminal	{ cell: "LUT__21090" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[31]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[28]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[28]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[27]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__19706" port: "I[0]" }
 }
net {
	name: "n9068"
	terminal	{ cell: "LUT__21094" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[0]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[27]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[27]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[26]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__19706" port: "I[3]" }
 }
net {
	name: "U2_MipiTxCtrl/CfgTxHPixelMax[4]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20062" port: "I[1]" }
	terminal	{ cell: "LUT__19850" port: "I[0]" }
	terminal	{ cell: "LUT__19847" port: "I[1]" }
 }
net {
	name: "MipiRx_HSYNC[1]"
	terminal	{ cell: "MipiRx_HSYNC[1]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[5]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxHSyncReg[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din[5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__22685" port: "I[0]" }
	terminal	{ cell: "LUT__22682" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][48]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22393" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][11]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21835" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][25]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22048" port: "I[0]" }
 }
net {
	name: "CfgTxHPixelNum[1]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20025" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/RealHoriPixelNum[1]"
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27286" port: "I[2]" }
	terminal	{ cell: "LUT__20052" port: "I[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[43]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[43]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[14]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_run_trig_imdt~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][43]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][43]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][43]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22315" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriMaxPixelNum[5]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "O[22]" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[5]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__27377" port: "I[0]" }
 }
net {
	name: "CfgTxHPixelNum[5]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27377" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/RealHoriPixelNum[5]"
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20064" port: "I[2]" }
	terminal	{ cell: "LUT__19858" port: "I[2]" }
	terminal	{ cell: "LUT__19849" port: "I[1]" }
 }
net {
	name: "n8949"
	terminal	{ cell: "LUT__27425" port: "O" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[7]~FF" port: "I[0]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[7]~FF" port: "I[0]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/LastRxData[7]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[7]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[7]~FF" port: "I[1]" }
 }
net {
	name: "MipiRxError[7]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[7]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[7]~FF" port: "CE" }
	terminal	{ cell: "LUT__19784" port: "I[3]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriMaxPixelNum[9]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "O[26]" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[9]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20034" port: "I[3]" }
	terminal	{ cell: "LUT__20033" port: "I[0]" }
 }
net {
	name: "CfgTxHPixelNum[9]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[9]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[9]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20034" port: "I[2]" }
	terminal	{ cell: "LUT__20033" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/RealHoriPixelNum[9]"
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27384" port: "I[2]" }
	terminal	{ cell: "LUT__19859" port: "I[3]" }
	terminal	{ cell: "LUT__19853" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][12]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21850" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriMaxPixelNum[13]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "O[30]" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[13]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20030" port: "I[0]" }
	terminal	{ cell: "LUT__20028" port: "I[3]" }
 }
net {
	name: "CfgTxHPixelNum[13]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[13]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[13]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20030" port: "I[1]" }
	terminal	{ cell: "LUT__20028" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/RealHoriPixelNum[13]"
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[13]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[13]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__19865" port: "I[2]" }
	terminal	{ cell: "LUT__19862" port: "I[3]" }
 }
net {
	name: "U3_MipiRxControl/RxErrClrCnt[14]"
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[14]~FF" port: "I[0]" }
 }
net {
	name: "n5446"
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[13]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[14]~FF" port: "cin" }
 }
net {
	name: "MipiRxLanesAct"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxLanesAct~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[14]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[10]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[11]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[8]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/MipiRxErrClr~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[13]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[12]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[9]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[0]~FF" port: "CE" }
	terminal	{ cell: "LUT__20505" port: "I[2]" }
 }
net {
	name: "n8552"
	terminal	{ cell: "LUT__20573" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[14]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[6]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[10]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[5]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[11]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[8]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/MipiRxErrClr~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[13]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[12]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[9]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[0]~FF" port: "RE" }
 }
net {
	name: "n5444"
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[14]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/MipiRxErrClr~FF" port: "cin" }
 }
net {
	name: "n12934"
	terminal	{ cell: "LUT__20056" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[2]~FF" port: "I[1]" }
 }
net {
	name: "n12933"
	terminal	{ cell: "LUT__20055" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[2]~FF" port: "I[3]" }
 }
net {
	name: "U3_MipiRxControl/RxErrClrCnt[6]"
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[6]~FF" port: "I[0]" }
 }
net {
	name: "n5462"
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[5]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[6]~FF" port: "cin" }
 }
net {
	name: "n5460"
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[6]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[7]~FF" port: "cin" }
 }
net {
	name: "n12942"
	terminal	{ cell: "LUT__20068" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[6]~FF" port: "I[1]" }
 }
net {
	name: "n12941"
	terminal	{ cell: "LUT__20067" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[6]~FF" port: "I[3]" }
 }
net {
	name: "CalcHPixelNum[6]"
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "MipiTx_HRES[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20081" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i7" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21756" port: "I[0]" }
 }
net {
	name: "n14681"
	terminal	{ cell: "LUT__27386" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[10]~FF" port: "I[2]" }
 }
net {
	name: "CalcHPixelNum[10]"
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[10]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[10]~FF" port: "I[1]" }
	terminal	{ cell: "MipiTx_HRES[10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20083" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i11" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21579" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22669" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/RealHoriPixelNum[14]"
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[14]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[14]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__19865" port: "I[1]" }
	terminal	{ cell: "LUT__19861" port: "I[1]" }
 }
net {
	name: "CalcHPixelNum[14]"
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[14]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "MipiTx_HRES[14]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20086" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i15" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[63]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[63]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/address_counter[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[62]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/address_counter[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pattern[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][63]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19774" port: "I[3]" }
	terminal	{ cell: "LUT__19731" port: "I[3]" }
	terminal	{ cell: "LUT__19696" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][63]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27481" port: "I[0]" }
 }
net {
	name: "n12950"
	terminal	{ cell: "LUT__20082" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitChg~FF" port: "I[0]" }
 }
net {
	name: "n12955"
	terminal	{ cell: "LUT__20087" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitChg~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitChg"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitChg~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20092" port: "I[1]" }
	terminal	{ cell: "LUT__20089" port: "I[1]" }
 }
net {
	name: "U3_MipiRxControl/MipiRxAutoRst"
	terminal	{ cell: "U3_MipiRxControl/MipiRxAutoRst~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[8]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[0]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[12]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[7]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[0]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[12]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[10]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[4]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[5]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[2]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[13]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[10]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[3]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/MipiRxCSIRstN~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[13]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[11]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[9]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[8]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[7]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[6]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[3]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/MipiRxDPHYRstN~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[14]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[11]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[9]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[6]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[2]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[5]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[4]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[14]~FF" port: "I[0]" }
 }
net {
	name: "CtrlRxDPHYRstN"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/CtrlRxDPHYRstN~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[8]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[12]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[7]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[0]~FF" port: "I[2]" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[13]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[10]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[3]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/MipiRxDPHYRstN~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[14]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[11]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[9]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[6]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[2]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[5]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[4]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[1]~FF" port: "I[1]" }
 }
net {
	name: "n5513"
	terminal	{ cell: "U3_MipiRxControl/add_14/i9" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[8]~FF" port: "I[2]" }
 }
net {
	name: "U3_MipiRxControl/RxDPHYRstCnt[8]"
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i9" port: "I[0]" }
 }
net {
	name: "n8553"
	terminal	{ cell: "LUT__20485" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/PixelRxRstReg~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20486" port: "I[0]" }
 }
net {
	name: "U3_MipiRxControl/PixelRxRstReg"
	terminal	{ cell: "U3_MipiRxControl/PixelRxRstReg~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20486" port: "I[1]" }
 }
net {
	name: "CalcHPixelNum[1]"
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[1]~FF" port: "I[1]" }
	terminal	{ cell: "MipiTx_HRES[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20080" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i2" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[1]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20080" port: "I[1]" }
 }
net {
	name: "n1535"
	terminal	{ cell: "U3_MipiRxControl/add_22/i1" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[0]~FF" port: "I[1]" }
 }
net {
	name: "CtrlRxCSIRstN"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/CtrlRxCSIRstN~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[0]~FF" port: "I[2]" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[12]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[10]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[4]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[5]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[2]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/MipiRxCSIRstN~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[13]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[11]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[9]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[8]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[7]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[6]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[3]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[14]~FF" port: "I[1]" }
 }
net {
	name: "U3_MipiRxControl/RxCSIRstCnt[0]"
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i1" port: "I[0]" }
 }
net {
	name: "CalcHPixelNum[5]"
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "MipiTx_HRES[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20081" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i6" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[5]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20081" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxError[14]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20499" port: "I[1]" }
 }
net {
	name: "CalcHPixelNum[9]"
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[9]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "MipiTx_HRES[9]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20083" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i10" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[9]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20083" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][55]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22498" port: "I[1]" }
 }
net {
	name: "CalcHPixelNum[13]"
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[13]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "MipiTx_HRES[13]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20086" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i14" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[13]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20086" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][13]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21858" port: "I[0]" }
 }
net {
	name: "n6316"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i3" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[2]~FF" port: "I[0]" }
 }
net {
	name: "n6287"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i3" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[2]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[2]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20094" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i3" port: "I[0]" }
 }
net {
	name: "n219"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i1" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[0]~FF" port: "I[0]" }
 }
net {
	name: "MipiTx_ParamTxVertSyncLength_Cycle[0]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "n227"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[0]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[1]~FF" port: "cin" }
 }
net {
	name: "n6308"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i7" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[6]~FF" port: "I[0]" }
 }
net {
	name: "n6279"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i7" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[6]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[6]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20097" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i7" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][40]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22272" port: "I[0]" }
 }
net {
	name: "n6300"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i11" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[10]~FF" port: "I[0]" }
 }
net {
	name: "n6271"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i11" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[10]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[10]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20095" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i11" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[56]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[56]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[11]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[11]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[55]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[11]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][56]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][56]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19780" port: "I[1]" }
	terminal	{ cell: "LUT__19724" port: "I[1]" }
	terminal	{ cell: "LUT__19701" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][56]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22512" port: "I[0]" }
 }
net {
	name: "n6292"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i15" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[14]~FF" port: "I[0]" }
 }
net {
	name: "n6263"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i15" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[14]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[14]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20096" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i15" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][21]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21987" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[3]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[3]~FF" port: "I[0]" }
 }
net {
	name: "n6353"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[2]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[3]~FF" port: "cin" }
 }
net {
	name: "n6351"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[3]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[4]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][32]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22152" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[2]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[2]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[2]~FF" port: "I[1]" }
 }
net {
	name: "n732"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[1]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[2]~FF" port: "cin" }
 }
net {
	name: "n6346"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[2]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[3]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][55]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22497" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[6]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[6]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[6]~FF" port: "I[1]" }
 }
net {
	name: "n6340"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[5]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[6]~FF" port: "cin" }
 }
net {
	name: "n6338"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[6]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[7]~FF" port: "cin" }
 }
net {
	name: "n4949"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i16" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[15]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21020" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/word_count[15]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19685" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i16" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[10]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[10]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[10]~FF" port: "I[1]" }
 }
net {
	name: "n6332"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[9]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[10]~FF" port: "cin" }
 }
net {
	name: "n6330"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[10]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[11]~FF" port: "cin" }
 }
net {
	name: "n8300"
	terminal	{ cell: "LUT__20476" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[1]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[13]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[4]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[12]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[13]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[10]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[7]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[3]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[18]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[16]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[11]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[9]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[8]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[15]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[14]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[11]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[9]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[6]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[5]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[2]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[19]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[17]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[15]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[14]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[12]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[10]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[8]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[6]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[5]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20478" port: "I[0]" }
 }
net {
	name: "n5691"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i2" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[1]~FF" port: "I[1]" }
 }
net {
	name: "n8302"
	terminal	{ cell: "LUT__20478" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[1]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[4]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[12]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[13]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[10]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[7]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[3]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[8]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[15]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[14]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[11]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[9]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[6]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[5]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[2]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[0]~FF" port: "CE" }
 }
net {
	name: "MipiRx_VidioRxVBlankTime_us[1]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[14]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[14]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[14]~FF" port: "I[1]" }
 }
net {
	name: "n6324"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[13]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[14]~FF" port: "cin" }
 }
net {
	name: "n6322"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[14]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[15]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][36]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22206" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[3]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[3]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[3]~FF" port: "I[0]" }
 }
net {
	name: "MipiTx_paramTxDataValidLength_Cycle[3]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19872" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[30]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[30]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[6]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[7]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[7]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[7]~FF" port: "I[0]" }
 }
net {
	name: "MipiTx_paramTxDataValidLength_Cycle[7]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19871" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21734" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[11]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[11]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[11]~FF" port: "I[0]" }
 }
net {
	name: "MipiTx_paramTxDataValidLength_Cycle[11]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[11]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19873" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][55]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22490" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[15]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[15]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[15]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenValueCnt[15]~FF" port: "I[0]" }
 }
net {
	name: "MipiTx_paramTxDataValidLength_Cycle[15]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[15]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19874" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][37]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22221" port: "I[1]" }
 }
net {
	name: "n6797"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i2" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[1]~FF" port: "I[0]" }
 }
net {
	name: "MipiTx_ParamTxVertSyncLength_Cycle[1]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "n6753"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[1]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[2]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankMultRslt[18]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[18]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[18]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19794" port: "I[3]" }
 }
net {
	name: "n6789"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i6" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[5]~FF" port: "I[0]" }
 }
net {
	name: "n6747"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[4]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[5]~FF" port: "cin" }
 }
net {
	name: "MipiTx_ParamTxVertSyncLength_Cycle[5]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "n6745"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[5]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[6]~FF" port: "cin" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHPixelCnt[4]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20448" port: "I[2]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i5" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/HSyncEnd"
	terminal	{ cell: "U3_MipiRxMonitor/HSyncEnd~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[4]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[8]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[3]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[15]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[13]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[9]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[6]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[14]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[12]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[11]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[10]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[7]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[5]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[1]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[2]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[0]~FF" port: "CE" }
	terminal	{ cell: "LUT__20452" port: "I[2]" }
	terminal	{ cell: "LUT__20440" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioFrmLost"
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmLost~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[4]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[15]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[8]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[3]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[1]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[15]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[13]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[9]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[6]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[13]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[11]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[5]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[6]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[3]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[14]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[12]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[11]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[10]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[7]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[5]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[1]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[2]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[14]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[12]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[10]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[9]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[8]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[7]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[4]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[2]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[0]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[0]~FF" port: "RE" }
	terminal	{ cell: "LUT__20488" port: "I[1]" }
	terminal	{ cell: "LUT__20483" port: "I[1]" }
	terminal	{ cell: "LUT__20478" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxHoriPixeNumber[4]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20448" port: "I[3]" }
 }
net {
	name: "n6781"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i10" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[9]~FF" port: "I[0]" }
 }
net {
	name: "n6739"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[8]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[9]~FF" port: "cin" }
 }
net {
	name: "MipiTx_ParamTxVertSyncLength_Cycle[9]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[9]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "n6737"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[9]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[10]~FF" port: "cin" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVPixelCnt[15]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[15]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[15]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[15]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20454" port: "I[2]" }
 }
net {
	name: "MipiRx_VidioRxVertPixeNumber[15]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[15]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20454" port: "I[3]" }
 }
net {
	name: "n6773"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i14" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[13]~FF" port: "I[0]" }
 }
net {
	name: "n6729"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[12]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[13]~FF" port: "cin" }
 }
net {
	name: "MipiTx_ParamTxVertSyncLength_Cycle[13]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[13]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "n6727"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[13]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[14]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/edb_user_dr[24]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[24]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][24]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][24]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22022" port: "I[0]" }
 }
net {
	name: "n6765"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i18" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[17]~FF" port: "I[0]" }
 }
net {
	name: "n6721"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[16]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[17]~FF" port: "cin" }
 }
net {
	name: "MipiTx_ParamTxVertSyncLength_Cycle[17]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[17]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[17]~FF" port: "I[1]" }
 }
net {
	name: "n6719"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[17]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[18]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][7]~FF" port: "I[1]" }
 }
net {
	name: "n6757"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i22" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[21]~FF" port: "I[0]" }
 }
net {
	name: "n6713"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[20]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[21]~FF" port: "cin" }
 }
net {
	name: "MipiTx_ParamTxVertSyncLength_Cycle[21]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[21]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "n6711"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[21]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[22]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][54]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22475" port: "I[0]" }
 }
net {
	name: "MipiTx_ParamTxVertSyncLength_Cycle[2]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLen[2]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i3" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][10]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][10]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21157" port: "I[1]" }
 }
net {
	name: "MipiTx_ParamTxVertSyncLength_Cycle[6]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLen[6]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i7" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][14]~FF" port: "I[1]" }
 }
net {
	name: "MipiTx_ParamTxVertSyncLength_Cycle[10]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[10]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLen[10]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[10]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i11" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "MipiTx_ParamTxVertSyncLength_Cycle[14]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[14]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLen[14]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[14]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i15" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioFrmCnt[2]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[2]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20468" port: "I[0]" }
 }
net {
	name: "MipiRx_VidioRxFrameRate[2]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20468" port: "I[1]" }
	terminal	{ cell: "LUT__20436" port: "I[0]" }
 }
net {
	name: "MipiTx_ParamTxVertSyncLength_Cycle[18]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[18]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[18]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLen[18]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[18]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i19" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][38]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22233" port: "I[0]" }
 }
net {
	name: "MipiTx_ParamTxVertSyncLength_Cycle[22]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[22]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLen[22]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[22]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i23" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][18]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21936" port: "I[0]" }
 }
net {
	name: "MipiTx_ParamTxHoriSyncLength_Cycle[3]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i4" port: "I[0]" }
	terminal	{ cell: "LUT__19836" port: "I[3]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncLen[3]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[3]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i4" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][9]~FF" port: "I[1]" }
 }
net {
	name: "MipiTx_ParamTxHoriSyncLength_Cycle[7]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19835" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i8" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncLen[7]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[7]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i8" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/SecondCnt[8]"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[8]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20418" port: "I[1]" }
 }
net {
	name: "n5582"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[7]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[8]~FF" port: "cin" }
 }
net {
	name: "n8260"
	terminal	{ cell: "LUT__20427" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[8]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[12]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[27]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[25]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[19]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[20]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[17]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[13]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[10]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[26]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[24]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[23]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[22]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[21]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[18]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[16]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[15]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[14]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[11]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[9]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[6]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[5]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[0]~FF" port: "RE" }
 }
net {
	name: "n5580"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[8]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[9]~FF" port: "cin" }
 }
net {
	name: "MipiTx_ParamTxHoriSyncLength_Cycle[11]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[11]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19838" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i12" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncLen[11]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[11]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[11]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i12" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxHSyncPos"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxHSyncPos~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/RxHSyncErr~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBStaCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[14]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[12]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBStaCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBStaCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[15]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[13]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[11]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[10]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[9]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[8]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBStaCnt[0]~FF" port: "CE" }
	terminal	{ cell: "LUT__20481" port: "I[1]" }
	terminal	{ cell: "LUT__20480" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/RxHSyncErr"
	terminal	{ cell: "U3_MipiRxMonitor/RxHSyncErr~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxSyncErr~FF" port: "I[0]" }
 }
net {
	name: "MipiTx_ParamTxHoriSyncLength_Cycle[15]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[15]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19837" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i16" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncLen[15]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[15]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[15]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i16" port: "I[0]" }
 }
net {
	name: "MipiRx_ERROR[0]"
	terminal	{ cell: "MipiRx_ERROR[0]" port: "inpad" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20491" port: "I[3]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxError[0]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20491" port: "I[2]" }
 }
net {
	name: "MipiTx_paramTxDataValidLength_Cycle[4]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19871" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/DValidLen[4]"
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i5" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHBlankCnt[0]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[0]~FF" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/USecondEn"
	terminal	{ cell: "U3_MipiRxMonitor/USecondEn~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[0]~FF" port: "I[1]" }
 }
net {
	name: "PixelRxHSync"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxHSyncReg[0]~FF" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[11]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[14]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[17]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[13]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[9]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[18]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[19]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[16]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[15]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[12]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[10]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[8]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[1]~FF" port: "CE" }
	terminal	{ cell: "PixelRxHSync" port: "outpad" }
 }
net {
	name: "n8310"
	terminal	{ cell: "LUT__20480" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[11]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[14]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[17]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[13]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[9]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[18]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[19]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[16]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[15]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[12]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[10]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[8]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[6]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[5]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[1]~FF" port: "RE" }
 }
net {
	name: "n1293"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[0]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[1]~FF" port: "cin" }
 }
net {
	name: "MipiTx_paramTxDataValidLength_Cycle[8]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[8]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19873" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/DValidLen[8]"
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[8]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i9" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][18]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21935" port: "I[0]" }
 }
net {
	name: "MipiTx_paramTxDataValidLength_Cycle[12]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/MipiTx_paramTxDataValidLength_Cycle[12]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19874" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/DValidLen[12]"
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[12]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i13" port: "I[0]" }
 }
net {
	name: "n6833"
	terminal	{ cell: "add_34/i14" port: "O" }
	terminal	{ cell: "TxCSIRstCnt[13]~FF" port: "I[2]" }
 }
net {
	name: "TxCSIRstCnt[13]"
	terminal	{ cell: "TxCSIRstCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "add_34/i14" port: "I[0]" }
 }
net {
	name: "MipiTx_paramTxVertBlankLength_Cycle[1]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19814" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankLen[1]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[0]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i2" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[61]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[61]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][61]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19776" port: "I[3]" }
	terminal	{ cell: "LUT__19732" port: "I[3]" }
	terminal	{ cell: "LUT__19699" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][61]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22577" port: "I[0]" }
 }
net {
	name: "MipiTx_paramTxVertBlankLength_Cycle[5]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[5]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19813" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankLen[5]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[4]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i6" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[20]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[20]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][20]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][20]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21965" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankLen[9]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[9]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i10" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[8]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[8]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[8]~FF" port: "I[1]" }
 }
net {
	name: "n6689"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[7]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[8]~FF" port: "cin" }
 }
net {
	name: "MipiTx_paramTxVertBlankLength_Cycle[13]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[13]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[13]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19811" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankLen[13]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20176" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i14" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][39]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22247" port: "I[1]" }
 }
net {
	name: "MipiTx_paramTxVertBlankLength_Cycle[17]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[17]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[17]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19816" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankLen[17]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20176" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i18" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][61]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22577" port: "I[1]" }
 }
net {
	name: "MipiTx_paramTxHoriBlankLength_Cycle[3]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[3]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19843" port: "I[0]" }
 }
net {
	name: "n6259"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[2]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[3]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/HBlankLen[3]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i4" port: "I[0]" }
 }
net {
	name: "n6257"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[3]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[4]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din[23]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[23]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22775" port: "I[0]" }
	terminal	{ cell: "LUT__22770" port: "I[0]" }
	terminal	{ cell: "LUT__22769" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[23]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[23]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[23]~FF" port: "I[1]" }
 }
net {
	name: "MipiTx_paramTxHoriBlankLength_Cycle[7]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[7]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19840" port: "I[3]" }
 }
net {
	name: "n6251"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[6]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[7]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/HBlankLen[7]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i8" port: "I[0]" }
 }
net {
	name: "n6249"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[7]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[8]~FF" port: "cin" }
 }
net {
	name: "CtrlTxDPHYRstN"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CtrlTxDPHYRstN~FF" port: "O_seq" }
	terminal	{ cell: "TxDPHYRstCnt[7]~FF" port: "I[1]" }
	terminal	{ cell: "TxDPHYRstCnt[11]~FF" port: "I[1]" }
	terminal	{ cell: "TxDPHYRstCnt[6]~FF" port: "I[1]" }
	terminal	{ cell: "TxDPHYRstCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "TxDPHYRstCnt[12]~FF" port: "I[1]" }
	terminal	{ cell: "TxDPHYRstCnt[9]~FF" port: "I[1]" }
	terminal	{ cell: "TxDPHYRstCnt[2]~FF" port: "I[1]" }
	terminal	{ cell: "TxDPHYRstCnt[15]~FF" port: "I[1]" }
	terminal	{ cell: "TxDPHYRstCnt[14]~FF" port: "I[1]" }
	terminal	{ cell: "TxDPHYRstCnt[13]~FF" port: "I[1]" }
	terminal	{ cell: "TxDPHYRstCnt[10]~FF" port: "I[1]" }
	terminal	{ cell: "TxDPHYRstCnt[8]~FF" port: "I[1]" }
	terminal	{ cell: "TxDPHYRstCnt[5]~FF" port: "I[1]" }
	terminal	{ cell: "TxDPHYRstCnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "TxDPHYRstCnt[4]~FF" port: "I[1]" }
	terminal	{ cell: "TxDPHYRstCnt[3]~FF" port: "I[1]" }
 }
net {
	name: "n6874"
	terminal	{ cell: "add_26/i8" port: "O" }
	terminal	{ cell: "TxDPHYRstCnt[7]~FF" port: "I[2]" }
 }
net {
	name: "TxDPHYRstCnt[7]"
	terminal	{ cell: "TxDPHYRstCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "add_26/i8" port: "I[0]" }
 }
net {
	name: "MipiTx_paramTxHoriBlankLength_Cycle[11]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[11]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[11]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19842" port: "I[3]" }
 }
net {
	name: "n6243"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[10]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[11]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/HBlankLen[11]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[11]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i12" port: "I[0]" }
 }
net {
	name: "n6241"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[11]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[12]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][1]~FF" port: "I[1]" }
 }
net {
	name: "n6235"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[14]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[15]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/HBlankLen[15]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[15]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i16" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[23]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[23]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[23]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncNum[4]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i5" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][6]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21178" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncNum[8]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[8]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i9" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankLen[8]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[8]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[7]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i9" port: "I[0]" }
 }
net {
	name: "n12999"
	terminal	{ cell: "LUT__20177" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[7]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[6]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[2]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[5]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[4]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[3]~FF" port: "I[1]" }
 }
net {
	name: "n5811"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i8" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[7]~FF" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[7]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20180" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i8" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncNum[12]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[12]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i13" port: "I[0]" }
 }
net {
	name: "n5858"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i13" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[12]~FF" port: "I[0]" }
 }
net {
	name: "n5829"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i13" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[12]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[12]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20171" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i13" port: "I[0]" }
 }
net {
	name: "n6217"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i9" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[8]~FF" port: "I[0]" }
 }
net {
	name: "n6172"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i9" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[8]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[8]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20203" port: "I[0]" }
	terminal	{ cell: "LUT__20130" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i9" port: "I[0]" }
 }
net {
	name: "n5866"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i9" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[8]~FF" port: "I[0]" }
 }
net {
	name: "n5837"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i9" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[8]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[8]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20169" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i9" port: "I[0]" }
 }
net {
	name: "n982"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i1" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[0]~FF" port: "I[0]" }
 }
net {
	name: "n984"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i1" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[0]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[0]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncStart~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20210" port: "I[0]" }
	terminal	{ cell: "LUT__20126" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i1" port: "I[0]" }
 }
net {
	name: "n5941"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i8" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[7]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20275" port: "I[0]" }
 }
net {
	name: "n5882"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i8" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[7]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[7]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20166" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i8" port: "I[0]" }
 }
net {
	name: "MMipiTx_VSYNC"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/MipiTxVSync~FF" port: "O_seq" }
	terminal	{ cell: "PixelTxVSync~FF" port: "I[1]" }
	terminal	{ cell: "TxVSyncPos~FF" port: "I[1]" }
	terminal	{ cell: "TxVSyncNeg~FF" port: "I[0]" }
	terminal	{ cell: "MMipiTx_VSYNC" port: "outpad" }
	terminal	{ cell: "MipiTx_VSYNC" port: "outpad" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "n1024"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i1" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[0]~FF" port: "I[0]" }
 }
net {
	name: "n1041"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i1" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[0]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[0]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncSigEnd~FF" port: "I[2]" }
	terminal	{ cell: "LUT__20261" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i1" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[50]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[50]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[5]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][50]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][50]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27496" port: "I[0]" }
	terminal	{ cell: "LUT__19727" port: "I[1]" }
	terminal	{ cell: "LUT__19702" port: "I[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[49]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[49]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[4]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][49]~FF" port: "I[1]" }
 }
net {
	name: "n1045"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_74/add_2/i1" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20148" port: "I[0]" }
 }
net {
	name: "n1069"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i1" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_pos[8]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22826" port: "I[3]" }
	terminal	{ cell: "LUT__22820" port: "I[2]" }
	terminal	{ cell: "LUT__21879" port: "I[1]" }
 }
net {
	name: "n6227"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i4" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[3]~FF" port: "I[0]" }
 }
net {
	name: "n6182"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i4" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[3]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[3]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20202" port: "I[3]" }
	terminal	{ cell: "LUT__20129" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i4" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[31]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[31]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[30]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][31]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][31]~FF" port: "I[1]" }
 }
net {
	name: "n12996"
	terminal	{ cell: "LUT__20173" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidEnd~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20316" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[0]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidEnd~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20316" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i1" port: "I[0]" }
 }
net {
	name: "n6005"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i4" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[3]~FF" port: "I[0]" }
 }
net {
	name: "n5976"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i4" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[3]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[3]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20154" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i4" port: "I[0]" }
 }
net {
	name: "n6215"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i10" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[9]~FF" port: "I[0]" }
 }
net {
	name: "n6170"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i10" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[9]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[9]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20198" port: "I[1]" }
	terminal	{ cell: "LUT__20132" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i10" port: "I[0]" }
 }
net {
	name: "n6106"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i20" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[19]~FF" port: "I[0]" }
 }
net {
	name: "n6069"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i20" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[19]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[19]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20205" port: "I[3]" }
	terminal	{ cell: "LUT__20121" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i20" port: "I[0]" }
 }
net {
	name: "n6209"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i13" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[12]~FF" port: "I[0]" }
 }
net {
	name: "n6164"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i13" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[12]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[12]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20197" port: "I[0]" }
	terminal	{ cell: "LUT__20132" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i13" port: "I[0]" }
 }
net {
	name: "n6137"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i4" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[3]~FF" port: "I[0]" }
 }
net {
	name: "n6100"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i4" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[3]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[3]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20210" port: "I[3]" }
	terminal	{ cell: "LUT__20123" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i4" port: "I[0]" }
 }
net {
	name: "n6199"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i18" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[17]~FF" port: "I[0]" }
 }
net {
	name: "n6154"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i18" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[17]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[17]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20200" port: "I[1]" }
	terminal	{ cell: "LUT__20127" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i18" port: "I[0]" }
 }
net {
	name: "n6063"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i4" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[3]~FF" port: "I[0]" }
 }
net {
	name: "n6034"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i4" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[3]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[3]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20139" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i4" port: "I[0]" }
 }
net {
	name: "n6065"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i3" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[2]~FF" port: "I[0]" }
 }
net {
	name: "n6036"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i3" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[2]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[2]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20139" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i3" port: "I[0]" }
 }
net {
	name: "jtag_inst1_TDI"
	terminal	{ cell: "jtag_inst1_TDI" port: "inpad" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[81]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[47]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[31]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__22631" port: "I[0]" }
	terminal	{ cell: "LUT__21414" port: "I[0]" }
	terminal	{ cell: "LUT__21089" port: "I[0]" }
 }
net {
	name: "n6009"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i2" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[1]~FF" port: "I[0]" }
 }
net {
	name: "n5980"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i2" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[1]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[1]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20154" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i2" port: "I[0]" }
 }
net {
	name: "n13017"
	terminal	{ cell: "LUT__20267" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[3]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[3]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20160" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i4" port: "I[0]" }
 }
net {
	name: "n5985"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i14" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[13]~FF" port: "I[0]" }
 }
net {
	name: "n5956"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i14" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[13]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[13]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20152" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i14" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[18]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[18]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[18]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[18]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][8]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][8]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21168" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][1]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21213" port: "I[1]" }
 }
net {
	name: "n10025"
	terminal	{ cell: "LUT__21624" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[0]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/internal_register_select[10]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21582" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[67]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[67]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[48]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[66]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[16]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[32]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[64]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21516" port: "I[1]" }
	terminal	{ cell: "LUT__19769" port: "I[1]" }
	terminal	{ cell: "LUT__19742" port: "I[1]" }
	terminal	{ cell: "LUT__19712" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/internal_register_select[3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21575" port: "I[1]" }
 }
net {
	name: "n5870"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i7" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[6]~FF" port: "I[0]" }
 }
net {
	name: "n5841"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i7" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[6]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[6]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20169" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i7" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22893" port: "I[1]" }
	terminal	{ cell: "LUT__22808" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i8" port: "I[0]" }
 }
net {
	name: "n4663"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "cin" }
 }
net {
	name: "n10479"
	terminal	{ cell: "LUT__22883" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "CE" }
	terminal	{ cell: "LUT__22885" port: "I[0]" }
 }
net {
	name: "n10480"
	terminal	{ cell: "LUT__22884" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "RE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "RE" }
 }
net {
	name: "n4661"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "cin" }
 }
net {
	name: "CfgTxFrmRate[2]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27295" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[2]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27295" port: "I[2]" }
	terminal	{ cell: "LUT__19887" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i3" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/axi_fsm_state[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/axi_fsm_state[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/axi_fsm_state[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/axi_fsm_state[0]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__22858" port: "I[1]" }
	terminal	{ cell: "LUT__22849" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/axi_fsm_state[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/axi_fsm_state[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/axi_fsm_state[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/axi_fsm_state[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22858" port: "I[0]" }
	terminal	{ cell: "LUT__22849" port: "I[0]" }
 }
net {
	name: "n10449"
	terminal	{ cell: "LUT__22858" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/axi_fsm_state[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/axi_fsm_state[0]~FF" port: "CE" }
 }
net {
	name: "CfgTxFrmRate[4]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27293" port: "I[1]" }
	terminal	{ cell: "LUT__19879" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[4]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27299" port: "I[1]" }
	terminal	{ cell: "LUT__27293" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i5" port: "I[1]" }
 }
net {
	name: "CfgTxFrmRate[6]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19882" port: "I[1]" }
	terminal	{ cell: "LUT__19879" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[6]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19882" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i7" port: "I[1]" }
	terminal	{ cell: "LUT__27502" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[43]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[43]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[3]~FF" port: "I[1]" }
 }
net {
	name: "CfgTxVBlkTime[3]_2"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "A[3]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncPeriod[1]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[1]~FF" port: "I[0]" }
 }
net {
	name: "n301"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[0]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[1]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncPeriod[3]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[3]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[59]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[59]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[7]~FF" port: "I[1]" }
 }
net {
	name: "CfgTxHBlkTime[7]_2"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "A[7]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncPeriod[5]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[5]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncPeriod[7]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[7]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[75]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[75]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/MipiTx_ControlTxDisable[0]~FF" port: "I[1]" }
 }
net {
	name: "MipiTx_ControlTxDisable[0]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/MipiTx_ControlTxDisable[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/TxCtrlOpEn~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncPeriod[9]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[9]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[9]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[8]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][8]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncPeriod[11]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[11]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[11]~FF" port: "I[0]" }
 }
net {
	name: "n4863"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[9]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21289" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/word_count[9]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19748" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i10" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncPeriod[13]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[13]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[13]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[73]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[73]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[70]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[72]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/clear_int~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[38]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[22]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/clear_int~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[54]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21611" port: "I[0]" }
	terminal	{ cell: "LUT__21519" port: "I[1]" }
	terminal	{ cell: "LUT__19767" port: "I[3]" }
	terminal	{ cell: "LUT__19740" port: "I[3]" }
	terminal	{ cell: "LUT__19711" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/internal_register_select[9]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21582" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncPeriod[15]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[15]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[15]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/opcode[1]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/opcode[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21277" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncPeriod[17]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[17]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[17]~FF" port: "I[0]" }
 }
net {
	name: "n4682"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "cin" }
 }
net {
	name: "n4680"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncPeriod[19]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[19]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[19]~FF" port: "I[0]" }
 }
net {
	name: "n13434"
	terminal	{ cell: "LUT__21316" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[8]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[0]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[2]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[6]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[10]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[12]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[14]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[1]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[7]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[9]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[11]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[13]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__21321" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[9]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[8]~FF" port: "I[1]" }
 }
net {
	name: "n13435"
	terminal	{ cell: "LUT__21317" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[8]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[4]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[6]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[10]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[12]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[14]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[3]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[5]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[7]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[9]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[11]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[13]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[15]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__21380" port: "I[2]" }
	terminal	{ cell: "LUT__21378" port: "I[2]" }
	terminal	{ cell: "LUT__21318" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[8]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[8]~FF" port: "I[3]" }
 }
net {
	name: "n9523"
	terminal	{ cell: "LUT__21321" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[15]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[8]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[7]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncPeriod[21]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[21]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[21]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/col_addr[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/col_addr[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[6]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[7]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__27492" port: "I[3]" }
	terminal	{ cell: "LUT__22877" port: "I[2]" }
	terminal	{ cell: "LUT__22873" port: "I[2]" }
	terminal	{ cell: "LUT__22871" port: "I[2]" }
	terminal	{ cell: "LUT__22869" port: "I[2]" }
	terminal	{ cell: "LUT__22875" port: "I[2]" }
	terminal	{ cell: "LUT__22879" port: "I[2]" }
	terminal	{ cell: "LUT__27490" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/conn8[1][5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[5]~FF" port: "I[1]" }
 }
net {
	name: "n14588"
	terminal	{ cell: "LUT__22875" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[5]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/col_addr[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/col_addr[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[5]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[1]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[4]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[6]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[7]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[3]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[2]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[0]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__27492" port: "I[2]" }
	terminal	{ cell: "LUT__27490" port: "I[2]" }
 }
net {
	name: "n10437"
	terminal	{ cell: "LUT__22849" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/rdy_sync~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[0]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_from_biu[5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27474" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[6]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[5]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__19780" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[5]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19781" port: "I[2]" }
 }
net {
	name: "n14580"
	terminal	{ cell: "LUT__22862" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/register_conn[0][1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/register_conn[0][2]~FF" port: "I[1]" }
 }
net {
	name: "n14582"
	terminal	{ cell: "LUT__22864" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/register_conn[0][1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[0][2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/register_conn[0][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/register_conn[0][1]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/register_conn[0][0]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/register_conn[0][2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22898" port: "I[3]" }
	terminal	{ cell: "LUT__22884" port: "I[1]" }
	terminal	{ cell: "LUT__22882" port: "I[1]" }
	terminal	{ cell: "LUT__22866" port: "I[2]" }
	terminal	{ cell: "LUT__22807" port: "I[0]" }
	terminal	{ cell: "LUT__21700" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[0][1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/register_conn[0][1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/register_conn[0][0]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__22898" port: "I[1]" }
	terminal	{ cell: "LUT__22884" port: "I[0]" }
	terminal	{ cell: "LUT__22882" port: "I[2]" }
	terminal	{ cell: "LUT__22866" port: "I[1]" }
	terminal	{ cell: "LUT__22864" port: "I[3]" }
	terminal	{ cell: "LUT__22861" port: "I[2]" }
	terminal	{ cell: "LUT__22807" port: "I[1]" }
	terminal	{ cell: "LUT__21693" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[18]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[18]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[17]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19769" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[17]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[17]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[16]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19769" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[22]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[22]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[21]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__19766" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[21]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[21]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[20]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__19766" port: "I[0]" }
 }
net {
	name: "n397"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i1" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[0]~FF" port: "I[0]" }
 }
net {
	name: "n447"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i1" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[0]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[0]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i1" port: "I[0]" }
	terminal	{ cell: "LUT__19954" port: "I[0]" }
 }
net {
	name: "n6659"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[22]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[23]~FF" port: "cin" }
 }
net {
	name: "n14620"
	terminal	{ cell: "LUT__27304" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcEnd~FF" port: "I[0]" }
 }
net {
	name: "n14621"
	terminal	{ cell: "LUT__27305" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcEnd~FF" port: "I[1]" }
 }
net {
	name: "n14622"
	terminal	{ cell: "LUT__27306" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcEnd~FF" port: "I[2]" }
 }
net {
	name: "n12913"
	terminal	{ cell: "LUT__19970" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcEnd~FF" port: "I[3]" }
 }
net {
	name: "n13473"
	terminal	{ cell: "LUT__21467" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[6]~FF" port: "I[0]" }
 }
net {
	name: "n13472"
	terminal	{ cell: "LUT__21466" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[6]~FF" port: "I[1]" }
 }
net {
	name: "n13471"
	terminal	{ cell: "LUT__21465" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[6]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[6]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[6]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[18]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[18]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[18]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[18]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[18]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "CfgTxVPixelNum[0]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19923" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[0]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i1" port: "I[1]" }
	terminal	{ cell: "LUT__19954" port: "I[1]" }
	terminal	{ cell: "LUT__19923" port: "I[0]" }
 }
net {
	name: "n9529"
	terminal	{ cell: "LUT__21328" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[8]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[7]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxVCEn[1]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[2]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19946" port: "I[1]" }
 }
net {
	name: "MipiTx_paramTxHoriBlankLength_Cycle[0]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__19841" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[4]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19945" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][4]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21457" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[6]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19942" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din[25]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[25]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp3[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp4[0]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21745" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22778" port: "I[3]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[8]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19947" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxVertPixeNumber[1]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20458" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[10]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19939" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][3]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21200" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[12]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19936" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][15]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[14]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19934" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][59]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22547" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[16]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19941" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][4]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21457" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[18]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19944" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][13]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[20]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19940" port: "I[3]" }
 }
net {
	name: "MipiRx_VidioRxHoriPixeNumber[1]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20449" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[22]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19937" port: "I[3]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[15]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[15]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][15]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][15]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][15]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21890" port: "I[1]" }
 }
net {
	name: "n6523"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i2" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[1]~FF" port: "I[0]" }
 }
net {
	name: "n6478"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i2" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[1]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[1]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19955" port: "I[1]" }
	terminal	{ cell: "LUT__19954" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i2" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][15]~FF" port: "I[1]" }
 }
net {
	name: "n6519"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i4" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[3]~FF" port: "I[0]" }
 }
net {
	name: "n6474"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i4" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[3]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[3]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19958" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i4" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][12]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21845" port: "I[0]" }
 }
net {
	name: "n6515"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i6" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[5]~FF" port: "I[0]" }
 }
net {
	name: "n6470"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i6" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[5]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[5]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19960" port: "I[0]" }
	terminal	{ cell: "LUT__19957" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i6" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][4]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21456" port: "I[1]" }
 }
net {
	name: "n6511"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i8" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[7]~FF" port: "I[0]" }
 }
net {
	name: "n6466"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i8" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[7]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[7]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19966" port: "I[0]" }
	terminal	{ cell: "LUT__19959" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i8" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][2]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21209" port: "I[0]" }
 }
net {
	name: "n6507"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i10" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[9]~FF" port: "I[0]" }
 }
net {
	name: "n6462"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i10" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[9]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[9]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27303" port: "I[1]" }
	terminal	{ cell: "LUT__19963" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i10" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "n6503"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i12" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[11]~FF" port: "I[0]" }
 }
net {
	name: "n6458"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i12" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[11]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[11]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19965" port: "I[2]" }
	terminal	{ cell: "LUT__19964" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i12" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21773" port: "I[0]" }
 }
net {
	name: "n6499"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i14" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[13]~FF" port: "I[0]" }
 }
net {
	name: "n6454"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i14" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[13]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[13]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27305" port: "I[0]" }
	terminal	{ cell: "LUT__19962" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i14" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][15]~FF" port: "I[1]" }
 }
net {
	name: "n6495"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i16" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[15]~FF" port: "I[0]" }
 }
net {
	name: "n6450"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i16" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[15]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[15]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19967" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i16" port: "I[0]" }
	terminal	{ cell: "LUT__27306" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][11]~FF" port: "I[1]" }
 }
net {
	name: "n6491"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i18" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[17]~FF" port: "I[0]" }
 }
net {
	name: "n6446"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i18" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[17]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[17]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19968" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i18" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][4]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21456" port: "I[0]" }
 }
net {
	name: "n6487"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i20" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[19]~FF" port: "I[0]" }
 }
net {
	name: "n6442"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i20" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[19]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[19]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19969" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i20" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][31]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22128" port: "I[1]" }
 }
net {
	name: "n6483"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i22" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[21]~FF" port: "I[0]" }
 }
net {
	name: "n6438"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i22" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[21]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[21]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19969" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i22" port: "I[0]" }
 }
net {
	name: "MipiRx_VidioRxHBlankTime_us[1]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "n6480"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i24" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[23]~FF" port: "I[0]" }
 }
net {
	name: "n6435"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i24" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[23]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[23]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/ULenCalcCnt[23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19970" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i24" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[2]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[2]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][3]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[4]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/AvaCnt[4]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][56]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22503" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][8]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][8]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21476" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][12]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21150" port: "I[0]" }
 }
net {
	name: "MipiRx_StaRxDataType[1]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20501" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "n10312"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp3~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp5~FF" port: "I[0]" }
 }
net {
	name: "n10313"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp4~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp5~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp5"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp5~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22752" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/data_in_p1"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/data_in_p1~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp3~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp4~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp6~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/enable"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/enable~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp3~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp6~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp4~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp4~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp6~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp3~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din[17]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[17]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp3~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp4~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp1~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp6~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/data_in_p1~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp2~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp3"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp3~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22752" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][8]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][8]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21475" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_ERROR[6]"
	terminal	{ cell: "MipiRx_ERROR[6]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20499" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][22]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21992" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][8]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][8]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27427" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][8]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][8]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21476" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[41]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[41]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[12]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[40]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][41]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][41]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][41]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22280" port: "I[0]" }
 }
net {
	name: "MiPiRxRight[2]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[109].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19788" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[109].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[109].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[109].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[1]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19955" port: "I[0]" }
	terminal	{ cell: "LUT__19954" port: "I[3]" }
	terminal	{ cell: "LUT__19924" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i2" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][2]~FF" port: "I[1]" }
 }
net {
	name: "CfgTxVPixelNum[3]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[3]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19922" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[3]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19958" port: "I[1]" }
	terminal	{ cell: "LUT__19922" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i4" port: "I[1]" }
 }
net {
	name: "n5744"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i10" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[9]~FF" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHPixelCnt[9]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[9]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20445" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i10" port: "I[0]" }
 }
net {
	name: "CfgTxVPixelNum[5]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[5]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19925" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[5]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19960" port: "I[1]" }
	terminal	{ cell: "LUT__19957" port: "I[3]" }
	terminal	{ cell: "LUT__19925" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i6" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[9]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxVCEn[3]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VC_ENA[3]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxVCEn[3]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxVCEn[3]~FF" port: "I[1]" }
	terminal	{ cell: "MipiRx_VC_ENA[3]" port: "outpad" }
	terminal	{ cell: "LUT__20566" port: "I[3]" }
 }
net {
	name: "n5733"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i16" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[15]~FF" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHPixelCnt[15]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[15]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[15]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20443" port: "I[2]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i16" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/bit_count[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__21545" port: "I[1]" }
	terminal	{ cell: "LUT__19719" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_52/i2" port: "I[1]" }
 }
net {
	name: "n13549"
	terminal	{ cell: "LUT__21564" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[4]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__21574" port: "I[2]" }
	terminal	{ cell: "LUT__21569" port: "I[3]" }
 }
net {
	name: "n9991"
	terminal	{ cell: "LUT__21569" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[4]~FF" port: "CE" }
 }
net {
	name: "CfgTxVPixelNum[9]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[9]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[9]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[9]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19927" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[9]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27303" port: "I[0]" }
	terminal	{ cell: "LUT__19963" port: "I[2]" }
	terminal	{ cell: "LUT__19927" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i10" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[79]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[79]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[44]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/opcode[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[78]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/opcode[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/module_state[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[60]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/opcode[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[76]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21029" port: "I[0]" }
	terminal	{ cell: "LUT__21012" port: "I[0]" }
	terminal	{ cell: "LUT__21553" port: "I[2]" }
	terminal	{ cell: "LUT__19764" port: "I[1]" }
	terminal	{ cell: "LUT__19736" port: "I[1]" }
	terminal	{ cell: "LUT__19708" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[28]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[28]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[4]~FF" port: "I[1]" }
 }
net {
	name: "CfgTxVPixelNum[11]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[11]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[11]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[11]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19928" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[11]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19965" port: "I[3]" }
	terminal	{ cell: "LUT__19964" port: "I[2]" }
	terminal	{ cell: "LUT__19928" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i12" port: "I[1]" }
 }
net {
	name: "n10009"
	terminal	{ cell: "LUT__21612" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[256][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[256][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[256][2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[256][0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[256][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27446" port: "I[0]" }
	terminal	{ cell: "LUT__22729" port: "I[2]" }
	terminal	{ cell: "LUT__22731" port: "I[3]" }
 }
net {
	name: "CfgTxVPixelNum[13]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[13]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[13]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[13]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19930" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[13]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27305" port: "I[2]" }
	terminal	{ cell: "LUT__19962" port: "I[3]" }
	terminal	{ cell: "LUT__19930" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i14" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][56]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22506" port: "I[1]" }
 }
net {
	name: "CfgTxVPixelNum[15]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[15]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[15]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[15]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19929" port: "I[3]" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[15]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19967" port: "I[1]" }
	terminal	{ cell: "LUT__19929" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i16" port: "I[1]" }
	terminal	{ cell: "LUT__27306" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_pos[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22826" port: "I[0]" }
	terminal	{ cell: "LUT__22823" port: "I[0]" }
	terminal	{ cell: "LUT__21752" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcHBlkMult[9]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "O[9]" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[1]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HBlkMultRslt[1]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19826" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][31]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22130" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcHBlkMult[11]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "O[11]" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[3]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HBlkMultRslt[3]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19828" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[15]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21894" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcHBlkMult[13]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "O[13]" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[5]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HBlkMultRslt[5]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[5]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__19832" port: "I[0]" }
	terminal	{ cell: "LUT__19828" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][12]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21843" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcHBlkMult[15]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "O[15]" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[7]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HBlkMultRslt[7]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19829" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[31]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22134" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcHBlkMult[17]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "O[17]" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[9]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HBlkMultRslt[9]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[9]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[9]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19830" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][44]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22325" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcHBlkMult[19]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "O[19]" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[11]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HBlkMultRslt[11]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[11]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[11]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19829" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[47]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22374" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcHBlkMult[21]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "O[21]" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[13]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HBlkMultRslt[13]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlkMultRslt[13]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[13]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19830" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][31]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22130" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[63]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27480" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[6]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22717" port: "I[3]" }
	terminal	{ cell: "LUT__22716" port: "I[0]" }
	terminal	{ cell: "LUT__21763" port: "I[0]" }
 }
net {
	name: "n12819"
	terminal	{ cell: "LUT__19831" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxHoriBlankLength_Cycle[5]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__19833" port: "I[3]" }
 }
net {
	name: "n13583"
	terminal	{ cell: "LUT__21641" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[16]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/address_counter[16]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[16]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i2" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i17" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][61]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22587" port: "I[1]" }
 }
net {
	name: "n4756"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_52/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/bit_count[3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21546" port: "I[1]" }
	terminal	{ cell: "LUT__19720" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_52/i4" port: "I[0]" }
 }
net {
	name: "n14710"
	terminal	{ cell: "LUT__27427" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[8]~FF" port: "I[0]" }
 }
net {
	name: "n13370"
	terminal	{ cell: "LUT__21168" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[8]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/address_counter[3]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/address_counter[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[8]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[9]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[2]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[6]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[1]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__27428" port: "I[3]" }
	terminal	{ cell: "LUT__27430" port: "I[2]" }
	terminal	{ cell: "LUT__21201" port: "I[3]" }
	terminal	{ cell: "LUT__21192" port: "I[3]" }
	terminal	{ cell: "LUT__21173" port: "I[3]" }
	terminal	{ cell: "LUT__21171" port: "I[3]" }
	terminal	{ cell: "LUT__21160" port: "I[2]" }
	terminal	{ cell: "LUT__21157" port: "I[3]" }
	terminal	{ cell: "LUT__21139" port: "I[3]" }
	terminal	{ cell: "LUT__21136" port: "I[1]" }
	terminal	{ cell: "LUT__21078" port: "I[0]" }
	terminal	{ cell: "LUT__21077" port: "I[3]" }
	terminal	{ cell: "LUT__21080" port: "I[0]" }
	terminal	{ cell: "LUT__21154" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_24/i4" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[8]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[8]~FF" port: "I[3]" }
 }
net {
	name: "n4725"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i15" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[14]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21539" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/word_count[14]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21535" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i15" port: "I[0]" }
 }
net {
	name: "n450"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[0]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[1]~FF" port: "cin" }
 }
net {
	name: "n13368"
	terminal	{ cell: "LUT__21165" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[9]~FF" port: "I[0]" }
 }
net {
	name: "n13367"
	terminal	{ cell: "LUT__21164" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[9]~FF" port: "I[1]" }
 }
net {
	name: "n13366"
	terminal	{ cell: "LUT__21163" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[9]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[9]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[9]~FF" port: "I[3]" }
 }
net {
	name: "n13799"
	terminal	{ cell: "LUT__21900" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[15]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[16]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[16]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[15]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[15]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[15]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[14]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][54]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22482" port: "I[0]" }
 }
net {
	name: "n14023"
	terminal	{ cell: "LUT__22140" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[31]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[32]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[32]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[31]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[31]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[31]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[30]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[80]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[80]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[61]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/opcode[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[45]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[29]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[79]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/opcode[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/opcode[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21624" port: "I[2]" }
	terminal	{ cell: "LUT__21028" port: "I[1]" }
	terminal	{ cell: "LUT__21012" port: "I[2]" }
	terminal	{ cell: "LUT__21553" port: "I[3]" }
	terminal	{ cell: "LUT__19764" port: "I[3]" }
	terminal	{ cell: "LUT__19736" port: "I[3]" }
	terminal	{ cell: "LUT__19708" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[13]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[13]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[5]~FF" port: "I[1]" }
 }
net {
	name: "n14247"
	terminal	{ cell: "LUT__22380" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[47]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[48]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[48]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[47]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[47]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[47]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[46]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21727" port: "I[0]" }
 }
net {
	name: "n14758"
	terminal	{ cell: "LUT__27484" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[63]~FF" port: "I[0]" }
 }
net {
	name: "n13565"
	terminal	{ cell: "LUT__21584" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[63]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27455" port: "I[3]" }
	terminal	{ cell: "LUT__22604" port: "I[3]" }
	terminal	{ cell: "LUT__22594" port: "I[3]" }
	terminal	{ cell: "LUT__22589" port: "I[3]" }
	terminal	{ cell: "LUT__22574" port: "I[3]" }
	terminal	{ cell: "LUT__22564" port: "I[3]" }
	terminal	{ cell: "LUT__22549" port: "I[3]" }
	terminal	{ cell: "LUT__22544" port: "I[3]" }
	terminal	{ cell: "LUT__22534" port: "I[3]" }
	terminal	{ cell: "LUT__22529" port: "I[3]" }
	terminal	{ cell: "LUT__22519" port: "I[3]" }
	terminal	{ cell: "LUT__22514" port: "I[3]" }
	terminal	{ cell: "LUT__22504" port: "I[3]" }
	terminal	{ cell: "LUT__22489" port: "I[3]" }
	terminal	{ cell: "LUT__22484" port: "I[3]" }
	terminal	{ cell: "LUT__22474" port: "I[3]" }
	terminal	{ cell: "LUT__22469" port: "I[3]" }
	terminal	{ cell: "LUT__22454" port: "I[3]" }
	terminal	{ cell: "LUT__22444" port: "I[3]" }
	terminal	{ cell: "LUT__22439" port: "I[3]" }
	terminal	{ cell: "LUT__22429" port: "I[3]" }
	terminal	{ cell: "LUT__22424" port: "I[3]" }
	terminal	{ cell: "LUT__22414" port: "I[3]" }
	terminal	{ cell: "LUT__22409" port: "I[3]" }
	terminal	{ cell: "LUT__22394" port: "I[3]" }
	terminal	{ cell: "LUT__22384" port: "I[3]" }
	terminal	{ cell: "LUT__22369" port: "I[3]" }
	terminal	{ cell: "LUT__22364" port: "I[3]" }
	terminal	{ cell: "LUT__22354" port: "I[3]" }
	terminal	{ cell: "LUT__22349" port: "I[3]" }
	terminal	{ cell: "LUT__22334" port: "I[3]" }
	terminal	{ cell: "LUT__22324" port: "I[3]" }
	terminal	{ cell: "LUT__22309" port: "I[3]" }
	terminal	{ cell: "LUT__22304" port: "I[3]" }
	terminal	{ cell: "LUT__22294" port: "I[3]" }
	terminal	{ cell: "LUT__22289" port: "I[3]" }
	terminal	{ cell: "LUT__22279" port: "I[3]" }
	terminal	{ cell: "LUT__22274" port: "I[3]" }
	terminal	{ cell: "LUT__22264" port: "I[3]" }
	terminal	{ cell: "LUT__22249" port: "I[3]" }
	terminal	{ cell: "LUT__22244" port: "I[3]" }
	terminal	{ cell: "LUT__22234" port: "I[3]" }
	terminal	{ cell: "LUT__22229" port: "I[3]" }
	terminal	{ cell: "LUT__22214" port: "I[3]" }
	terminal	{ cell: "LUT__22204" port: "I[3]" }
	terminal	{ cell: "LUT__22199" port: "I[3]" }
	terminal	{ cell: "LUT__22189" port: "I[3]" }
	terminal	{ cell: "LUT__22184" port: "I[3]" }
	terminal	{ cell: "LUT__22174" port: "I[3]" }
	terminal	{ cell: "LUT__22169" port: "I[3]" }
	terminal	{ cell: "LUT__22154" port: "I[3]" }
	terminal	{ cell: "LUT__22144" port: "I[3]" }
	terminal	{ cell: "LUT__22129" port: "I[3]" }
	terminal	{ cell: "LUT__22124" port: "I[3]" }
	terminal	{ cell: "LUT__22114" port: "I[3]" }
	terminal	{ cell: "LUT__22109" port: "I[3]" }
	terminal	{ cell: "LUT__22094" port: "I[3]" }
	terminal	{ cell: "LUT__22084" port: "I[3]" }
	terminal	{ cell: "LUT__22069" port: "I[3]" }
	terminal	{ cell: "LUT__22064" port: "I[3]" }
	terminal	{ cell: "LUT__22054" port: "I[3]" }
	terminal	{ cell: "LUT__22049" port: "I[3]" }
	terminal	{ cell: "LUT__22039" port: "I[3]" }
	terminal	{ cell: "LUT__22034" port: "I[3]" }
	terminal	{ cell: "LUT__22012" port: "I[3]" }
	terminal	{ cell: "LUT__22004" port: "I[3]" }
	terminal	{ cell: "LUT__21997" port: "I[3]" }
	terminal	{ cell: "LUT__21989" port: "I[3]" }
	terminal	{ cell: "LUT__21982" port: "I[3]" }
	terminal	{ cell: "LUT__21974" port: "I[3]" }
	terminal	{ cell: "LUT__21959" port: "I[3]" }
	terminal	{ cell: "LUT__21952" port: "I[3]" }
	terminal	{ cell: "LUT__21944" port: "I[3]" }
	terminal	{ cell: "LUT__21937" port: "I[3]" }
	terminal	{ cell: "LUT__21929" port: "I[3]" }
	terminal	{ cell: "LUT__21922" port: "I[3]" }
	terminal	{ cell: "LUT__21914" port: "I[3]" }
	terminal	{ cell: "LUT__21892" port: "I[3]" }
	terminal	{ cell: "LUT__21884" port: "I[3]" }
	terminal	{ cell: "LUT__21877" port: "I[3]" }
	terminal	{ cell: "LUT__21869" port: "I[3]" }
	terminal	{ cell: "LUT__21862" port: "I[3]" }
	terminal	{ cell: "LUT__21854" port: "I[3]" }
	terminal	{ cell: "LUT__21847" port: "I[3]" }
	terminal	{ cell: "LUT__21832" port: "I[3]" }
	terminal	{ cell: "LUT__21824" port: "I[3]" }
	terminal	{ cell: "LUT__21817" port: "I[3]" }
	terminal	{ cell: "LUT__21809" port: "I[3]" }
	terminal	{ cell: "LUT__21802" port: "I[3]" }
	terminal	{ cell: "LUT__21794" port: "I[3]" }
	terminal	{ cell: "LUT__21788" port: "I[0]" }
	terminal	{ cell: "LUT__21772" port: "I[0]" }
	terminal	{ cell: "LUT__21761" port: "I[3]" }
	terminal	{ cell: "LUT__21758" port: "I[0]" }
	terminal	{ cell: "LUT__21744" port: "I[0]" }
	terminal	{ cell: "LUT__21733" port: "I[3]" }
	terminal	{ cell: "LUT__21730" port: "I[0]" }
	terminal	{ cell: "LUT__21719" port: "I[3]" }
	terminal	{ cell: "LUT__21716" port: "I[0]" }
	terminal	{ cell: "LUT__21705" port: "I[3]" }
	terminal	{ cell: "LUT__21697" port: "I[3]" }
	terminal	{ cell: "LUT__21592" port: "I[3]" }
	terminal	{ cell: "LUT__21587" port: "I[3]" }
	terminal	{ cell: "LUT__21707" port: "I[3]" }
	terminal	{ cell: "LUT__21747" port: "I[3]" }
	terminal	{ cell: "LUT__21775" port: "I[3]" }
	terminal	{ cell: "LUT__21839" port: "I[3]" }
	terminal	{ cell: "LUT__21899" port: "I[3]" }
	terminal	{ cell: "LUT__21907" port: "I[3]" }
	terminal	{ cell: "LUT__21967" port: "I[3]" }
	terminal	{ cell: "LUT__22019" port: "I[3]" }
	terminal	{ cell: "LUT__22027" port: "I[3]" }
	terminal	{ cell: "LUT__22079" port: "I[3]" }
	terminal	{ cell: "LUT__22099" port: "I[3]" }
	terminal	{ cell: "LUT__22139" port: "I[3]" }
	terminal	{ cell: "LUT__22159" port: "I[3]" }
	terminal	{ cell: "LUT__22219" port: "I[3]" }
	terminal	{ cell: "LUT__22259" port: "I[3]" }
	terminal	{ cell: "LUT__22319" port: "I[3]" }
	terminal	{ cell: "LUT__22339" port: "I[3]" }
	terminal	{ cell: "LUT__22379" port: "I[3]" }
	terminal	{ cell: "LUT__22399" port: "I[3]" }
	terminal	{ cell: "LUT__22459" port: "I[3]" }
	terminal	{ cell: "LUT__22499" port: "I[3]" }
	terminal	{ cell: "LUT__22559" port: "I[3]" }
	terminal	{ cell: "LUT__22579" port: "I[3]" }
 }
net {
	name: "n14759"
	terminal	{ cell: "LUT__27485" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[63]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[63]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[63]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[62]~FF" port: "I[3]" }
 }
net {
	name: "U2_MipiTxCtrl/CfgTxPixelNum[1]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxPixelNum[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitReg[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20076" port: "I[2]" }
 }
net {
	name: "n9043"
	terminal	{ cell: "LUT__21047" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[16]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[25]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[17]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[10]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[7]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/opcode[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[12]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[13]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[14]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/opcode[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[28]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[22]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[18]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[11]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[6]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/opcode[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/opcode[1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[17]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[17]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[16]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19712" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[16]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[16]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[15]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__19711" port: "I[3]" }
 }
net {
	name: "U2_MipiTxCtrl/CfgTxPixelNum[3]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxPixelNum[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitReg[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20075" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[13]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[13]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[12]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19731" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[12]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[11]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19731" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/CfgTxHPixelMax[1]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27287" port: "I[3]" }
	terminal	{ cell: "LUT__27286" port: "I[0]" }
	terminal	{ cell: "LUT__20053" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][44]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22333" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/CfgTxHPixelMax[3]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20059" port: "I[1]" }
	terminal	{ cell: "LUT__19848" port: "I[1]" }
	terminal	{ cell: "LUT__27290" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[29]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[29]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[28]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19736" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[28]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[28]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[27]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__19734" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/CfgTxHPixelMax[5]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20065" port: "I[1]" }
	terminal	{ cell: "LUT__19858" port: "I[3]" }
	terminal	{ cell: "LUT__19849" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][27]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22078" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/CfgTxHPixelMax[7]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[7]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__27288" port: "I[0]" }
	terminal	{ cell: "LUT__19867" port: "I[1]" }
 }
net {
	name: "MipiRx_DATA[47]"
	terminal	{ cell: "MipiRx_DATA[47]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[14]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27415" port: "I[3]" }
	terminal	{ cell: "LUT__27414" port: "I[0]" }
	terminal	{ cell: "LUT__27416" port: "I[0]" }
	terminal	{ cell: "LUT__27417" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din[14]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[14]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[14]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[5]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__27487" port: "I[0]" }
	terminal	{ cell: "LUT__22713" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/CfgTxHPixelMax[9]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[9]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[9]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19859" port: "I[2]" }
	terminal	{ cell: "LUT__19853" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][27]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22078" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/CfgTxHPixelMax[11]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[11]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[11]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19855" port: "I[1]" }
	terminal	{ cell: "LUT__19854" port: "I[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[3]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp4[0]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp3[0]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__21711" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/CfgTxHPixelMax[13]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[13]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[13]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19865" port: "I[3]" }
	terminal	{ cell: "LUT__19862" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][47]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22378" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/CfgTxHPixelMax[15]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTypeLUT/U2_MipiTxCtrl/CfgTxHPixelMax[15]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[15]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__19866" port: "I[2]" }
	terminal	{ cell: "LUT__19861" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][19]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21955" port: "I[0]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[21]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[21]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[21]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20605" port: "I[0]" }
 }
net {
	name: "n5394"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[20]~FF" port: "cout" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[21]~FF" port: "cin" }
 }
net {
	name: "n5392"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[21]~FF" port: "cout" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[22]~FF" port: "cin" }
 }
net {
	name: "CfgTxHPixelNum[0]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20025" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/RealHoriPixelNum[0]"
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27286" port: "I[1]" }
	terminal	{ cell: "LUT__19868" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][35]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22195" port: "I[0]" }
 }
net {
	name: "CfgTxHPixelNum[2]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20025" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/RealHoriPixelNum[2]"
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27287" port: "I[1]" }
	terminal	{ cell: "LUT__20055" port: "I[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[5]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21742" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriMaxPixelNum[4]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "O[21]" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[4]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__27376" port: "I[0]" }
	terminal	{ cell: "LUT__27377" port: "I[2]" }
 }
net {
	name: "CfgTxHPixelNum[4]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27376" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/RealHoriPixelNum[4]"
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20061" port: "I[2]" }
	terminal	{ cell: "LUT__19850" port: "I[1]" }
	terminal	{ cell: "LUT__19847" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][51]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22435" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriMaxPixelNum[6]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "O[23]" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[6]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20038" port: "I[1]" }
	terminal	{ cell: "LUT__27378" port: "I[0]" }
 }
net {
	name: "CfgTxHPixelNum[6]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20038" port: "I[0]" }
	terminal	{ cell: "LUT__27378" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/RealHoriPixelNum[6]"
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20067" port: "I[2]" }
	terminal	{ cell: "LUT__19858" port: "I[1]" }
	terminal	{ cell: "LUT__19849" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][53]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22465" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriMaxPixelNum[8]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "O[25]" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[8]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20034" port: "I[1]" }
	terminal	{ cell: "LUT__20032" port: "I[2]" }
 }
net {
	name: "CfgTxHPixelNum[8]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[8]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[8]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20034" port: "I[0]" }
	terminal	{ cell: "LUT__20032" port: "I[3]" }
 }
net {
	name: "U2_MipiTxCtrl/RealHoriPixelNum[8]"
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27382" port: "I[2]" }
	terminal	{ cell: "LUT__19859" port: "I[1]" }
	terminal	{ cell: "LUT__19857" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21725" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriMaxPixelNum[10]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "O[27]" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[10]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20035" port: "I[1]" }
	terminal	{ cell: "LUT__20033" port: "I[2]" }
 }
net {
	name: "CfgTxHPixelNum[10]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[10]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[10]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20035" port: "I[0]" }
	terminal	{ cell: "LUT__20033" port: "I[3]" }
 }
net {
	name: "U2_MipiTxCtrl/RealHoriPixelNum[10]"
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19854" port: "I[1]" }
	terminal	{ cell: "LUT__19853" port: "I[2]" }
	terminal	{ cell: "LUT__27386" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][41]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22285" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriMaxPixelNum[12]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "O[29]" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[12]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20028" port: "I[1]" }
	terminal	{ cell: "LUT__20027" port: "I[2]" }
 }
net {
	name: "CfgTxHPixelNum[12]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[12]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[12]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20028" port: "I[0]" }
	terminal	{ cell: "LUT__20027" port: "I[3]" }
 }
net {
	name: "U2_MipiTxCtrl/RealHoriPixelNum[12]"
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19862" port: "I[1]" }
	terminal	{ cell: "LUT__19855" port: "I[2]" }
	terminal	{ cell: "LUT__27390" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][20]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21970" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriMaxPixelNum[14]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "O[31]" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[14]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20037" port: "I[3]" }
	terminal	{ cell: "LUT__20030" port: "I[2]" }
 }
net {
	name: "CfgTxHPixelNum[14]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[14]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/RealHoriPixelNum[14]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20037" port: "I[2]" }
	terminal	{ cell: "LUT__20030" port: "I[3]" }
 }
net {
	name: "U3_MipiRxControl/RxErrClrCnt[10]"
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[10]~FF" port: "I[0]" }
 }
net {
	name: "n5454"
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[9]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[10]~FF" port: "cin" }
 }
net {
	name: "n5452"
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[10]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[11]~FF" port: "cin" }
 }
net {
	name: "n12932"
	terminal	{ cell: "LUT__20053" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[1]~FF" port: "I[1]" }
 }
net {
	name: "n12931"
	terminal	{ cell: "LUT__20052" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[1]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][40]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22270" port: "I[1]" }
 }
net {
	name: "n12936"
	terminal	{ cell: "LUT__20059" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[3]~FF" port: "I[1]" }
 }
net {
	name: "n12935"
	terminal	{ cell: "LUT__20058" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[3]~FF" port: "I[3]" }
 }
net {
	name: "U3_MipiRxControl/RxErrClrCnt[5]"
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[5]~FF" port: "I[0]" }
 }
net {
	name: "n5464"
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[4]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[5]~FF" port: "cin" }
 }
net {
	name: "n12940"
	terminal	{ cell: "LUT__20065" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[5]~FF" port: "I[1]" }
 }
net {
	name: "n12939"
	terminal	{ cell: "LUT__20064" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[5]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][54]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22480" port: "I[1]" }
 }
net {
	name: "n12848"
	terminal	{ cell: "LUT__19863" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[7]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__27388" port: "I[0]" }
	terminal	{ cell: "LUT__27289" port: "I[2]" }
	terminal	{ cell: "LUT__27382" port: "I[0]" }
	terminal	{ cell: "LUT__27384" port: "I[0]" }
	terminal	{ cell: "LUT__20070" port: "I[0]" }
	terminal	{ cell: "LUT__20067" port: "I[0]" }
	terminal	{ cell: "LUT__20064" port: "I[0]" }
	terminal	{ cell: "LUT__20061" port: "I[0]" }
	terminal	{ cell: "LUT__20058" port: "I[0]" }
	terminal	{ cell: "LUT__20055" port: "I[0]" }
	terminal	{ cell: "LUT__20052" port: "I[0]" }
	terminal	{ cell: "LUT__19868" port: "I[0]" }
	terminal	{ cell: "LUT__27386" port: "I[0]" }
	terminal	{ cell: "LUT__27390" port: "I[0]" }
 }
net {
	name: "n12943"
	terminal	{ cell: "LUT__20070" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[7]~FF" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcVBlankMult[19]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "O[19]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[11]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankMultRslt[11]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[11]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[11]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19795" port: "I[1]" }
 }
net {
	name: "n14680"
	terminal	{ cell: "LUT__27384" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[9]~FF" port: "I[2]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[9]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[9]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20611" port: "I[0]" }
 }
net {
	name: "n5418"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[8]~FF" port: "cout" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[9]~FF" port: "cin" }
 }
net {
	name: "n5416"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[9]~FF" port: "cout" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[10]~FF" port: "cin" }
 }
net {
	name: "n14682"
	terminal	{ cell: "LUT__27388" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[11]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][8]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21786" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcVBlankMult[22]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "O[22]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[14]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankMultRslt[14]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[14]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[14]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19793" port: "I[1]" }
 }
net {
	name: "n5505"
	terminal	{ cell: "U3_MipiRxControl/add_14/i13" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[12]~FF" port: "I[2]" }
 }
net {
	name: "U3_MipiRxControl/RxDPHYRstCnt[12]"
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i13" port: "I[0]" }
 }
net {
	name: "CalcHPixelNum[0]"
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[0]~FF" port: "I[1]" }
	terminal	{ cell: "MipiTx_HRES[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20079" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i1" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[0]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20079" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][36]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22213" port: "I[0]" }
 }
net {
	name: "n734"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i1" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[0]~FF" port: "I[0]" }
 }
net {
	name: "n768"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i1" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[0]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[0]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20093" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i1" port: "I[0]" }
 }
net {
	name: "n5515"
	terminal	{ cell: "U3_MipiRxControl/add_14/i8" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[7]~FF" port: "I[2]" }
 }
net {
	name: "U3_MipiRxControl/RxDPHYRstCnt[7]"
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i8" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[3]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcEnd~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i4" port: "I[0]" }
 }
net {
	name: "n12957"
	terminal	{ cell: "LUT__20094" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcEnd~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitReg[3]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitReg[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcEnd~FF" port: "I[2]" }
	terminal	{ cell: "LUT__20075" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i4" port: "I[1]" }
 }
net {
	name: "n14684"
	terminal	{ cell: "LUT__27392" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcEnd~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][50]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22423" port: "I[0]" }
 }
net {
	name: "MMipiTx_FRAME_MODE"
	terminal	{ cell: "MipiTx_FRAME_MODE~FF" port: "O_seq" }
	terminal	{ cell: "MMipiTx_FRAME_MODE" port: "outpad" }
	terminal	{ cell: "LUT__19797" port: "I[1]" }
	terminal	{ cell: "MipiTx_FRAME_MODE" port: "outpad" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitReg[0]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitReg[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20093" port: "I[3]" }
	terminal	{ cell: "LUT__20076" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i1" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][11]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21838" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[2]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20080" port: "I[3]" }
 }
net {
	name: "n1427"
	terminal	{ cell: "U3_MipiRxControl/add_14/i1" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[0]~FF" port: "I[1]" }
 }
net {
	name: "U3_MipiRxControl/RxDPHYRstCnt[0]"
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i1" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[4]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20078" port: "I[3]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcVBlankMult[11]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "O[11]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[3]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankMultRslt[3]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19790" port: "I[3]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[6]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20081" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][43]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22318" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[8]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20085" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[31]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[31]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[30]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__19709" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[10]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20083" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][57]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22528" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[12]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20084" port: "I[3]" }
 }
net {
	name: "MipiRx_ERROR[5]"
	terminal	{ cell: "MipiRx_ERROR[5]" port: "inpad" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20494" port: "I[3]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxError[5]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20494" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[14]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/LenPerUnitReg[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20086" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[12]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/conn8[1][4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[4]~FF" port: "I[1]" }
 }
net {
	name: "n6318"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i2" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[1]~FF" port: "I[0]" }
 }
net {
	name: "n6289"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i2" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[1]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[1]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20093" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i2" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[10]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[9]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__19699" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[9]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[8]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__19697" port: "I[0]" }
 }
net {
	name: "n6314"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i4" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[3]~FF" port: "I[0]" }
 }
net {
	name: "n6285"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i4" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][21]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21987" port: "I[0]" }
 }
net {
	name: "n6310"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i6" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[5]~FF" port: "I[0]" }
 }
net {
	name: "n6281"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i6" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[5]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[5]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20097" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i6" port: "I[0]" }
 }
net {
	name: "n8511"
	terminal	{ cell: "LUT__20558" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVCAct[1]~FF" port: "CE" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxVCAct[1]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVCAct[1]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxVCActive[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20506" port: "I[0]" }
 }
net {
	name: "n6306"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i8" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[7]~FF" port: "I[0]" }
 }
net {
	name: "n6277"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i8" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[7]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[7]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20097" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i8" port: "I[0]" }
 }
net {
	name: "n12692"
	terminal	{ cell: "LUT__19688" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__21128" port: "I[1]" }
	terminal	{ cell: "LUT__21054" port: "I[0]" }
	terminal	{ cell: "LUT__21051" port: "I[0]" }
	terminal	{ cell: "LUT__21039" port: "I[1]" }
	terminal	{ cell: "LUT__21026" port: "I[0]" }
	terminal	{ cell: "LUT__21024" port: "I[0]" }
	terminal	{ cell: "LUT__21056" port: "I[0]" }
	terminal	{ cell: "LUT__19693" port: "I[1]" }
 }
net {
	name: "n13275"
	terminal	{ cell: "LUT__21013" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21128" port: "I[0]" }
	terminal	{ cell: "LUT__21074" port: "I[1]" }
	terminal	{ cell: "LUT__21070" port: "I[0]" }
	terminal	{ cell: "LUT__21067" port: "I[1]" }
	terminal	{ cell: "LUT__21046" port: "I[1]" }
	terminal	{ cell: "LUT__21041" port: "I[1]" }
	terminal	{ cell: "LUT__21029" port: "I[2]" }
	terminal	{ cell: "LUT__21014" port: "I[2]" }
	terminal	{ cell: "LUT__21048" port: "I[1]" }
 }
net {
	name: "n13338"
	terminal	{ cell: "LUT__21126" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[3]~FF" port: "I[2]" }
 }
net {
	name: "jtag_inst1_UPDATE"
	terminal	{ cell: "jtag_inst1_UPDATE" port: "inpad" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[3]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/module_state[3]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[2]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__27439" port: "I[1]" }
	terminal	{ cell: "LUT__22900" port: "I[2]" }
	terminal	{ cell: "LUT__22622" port: "I[0]" }
	terminal	{ cell: "LUT__22615" port: "I[2]" }
	terminal	{ cell: "LUT__21598" port: "I[1]" }
	terminal	{ cell: "LUT__21567" port: "I[1]" }
	terminal	{ cell: "LUT__21550" port: "I[0]" }
	terminal	{ cell: "LUT__21286" port: "I[1]" }
	terminal	{ cell: "LUT__21133" port: "I[0]" }
	terminal	{ cell: "LUT__21132" port: "I[0]" }
	terminal	{ cell: "LUT__21057" port: "I[0]" }
	terminal	{ cell: "LUT__21030" port: "I[0]" }
	terminal	{ cell: "LUT__21027" port: "I[1]" }
	terminal	{ cell: "LUT__21011" port: "I[2]" }
	terminal	{ cell: "LUT__21052" port: "I[0]" }
	terminal	{ cell: "LUT__21285" port: "I[0]" }
	terminal	{ cell: "LUT__21397" port: "I[0]" }
	terminal	{ cell: "LUT__21401" port: "I[1]" }
	terminal	{ cell: "LUT__19757" port: "I[0]" }
	terminal	{ cell: "LUT__19717" port: "I[0]" }
	terminal	{ cell: "LUT__19692" port: "I[0]" }
	terminal	{ cell: "LUT__22619" port: "I[1]" }
	terminal	{ cell: "LUT__27276" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/module_state[3]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[0]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__27277" port: "I[0]" }
	terminal	{ cell: "LUT__22902" port: "I[2]" }
	terminal	{ cell: "LUT__21133" port: "I[3]" }
	terminal	{ cell: "LUT__21128" port: "I[3]" }
	terminal	{ cell: "LUT__21093" port: "I[0]" }
	terminal	{ cell: "LUT__21074" port: "I[3]" }
	terminal	{ cell: "LUT__21066" port: "I[0]" }
	terminal	{ cell: "LUT__21061" port: "I[2]" }
	terminal	{ cell: "LUT__21045" port: "I[3]" }
	terminal	{ cell: "LUT__21038" port: "I[3]" }
	terminal	{ cell: "LUT__21037" port: "I[0]" }
	terminal	{ cell: "LUT__21033" port: "I[2]" }
	terminal	{ cell: "LUT__21014" port: "I[0]" }
	terminal	{ cell: "LUT__21068" port: "I[1]" }
	terminal	{ cell: "LUT__19694" port: "I[1]" }
 }
net {
	name: "n6302"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i10" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[9]~FF" port: "I[0]" }
 }
net {
	name: "n6273"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i10" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[9]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[9]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20095" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i10" port: "I[0]" }
 }
net {
	name: "n5606"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i10" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[9]~FF" port: "I[1]" }
 }
net {
	name: "n6298"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i12" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[11]~FF" port: "I[0]" }
 }
net {
	name: "n6269"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i12" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[11]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[11]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20095" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i12" port: "I[0]" }
 }
net {
	name: "MipiTx_paramTxVertBlankLength_Cycle[0]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19814" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankLen[0]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i1" port: "I[0]" }
 }
net {
	name: "n6294"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i14" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[13]~FF" port: "I[0]" }
 }
net {
	name: "n6265"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i14" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[13]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[13]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20096" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i14" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[2]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[448][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[384][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[320][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[64][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[128][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[192][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[256][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27460" port: "I[1]" }
 }
net {
	name: "n6291"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i16" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[15]~FF" port: "I[0]" }
 }
net {
	name: "n6262"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i16" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[15]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[15]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/ULenCalcCnt[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20096" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i16" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHBlankCnt[11]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[11]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i8" port: "I[0]" }
 }
net {
	name: "n5642"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[10]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[11]~FF" port: "cin" }
 }
net {
	name: "n5640"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[11]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[12]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[2]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[2]~FF" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHBlankCnt[14]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[14]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i11" port: "I[0]" }
 }
net {
	name: "n5636"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[13]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[14]~FF" port: "cin" }
 }
net {
	name: "n5634"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[14]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[15]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[4]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/AvaCnt[4]~FF" port: "I[0]" }
 }
net {
	name: "n14714"
	terminal	{ cell: "LUT__27431" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[5]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][5]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[5]~FF" port: "I[1]" }
 }
net {
	name: "n14712"
	terminal	{ cell: "LUT__27429" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[5]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[5]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[5]~FF" port: "I[3]" }
 }
net {
	name: "n13324"
	terminal	{ cell: "LUT__21071" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[9]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[1]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[14]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[2]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[11]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[0]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[13]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[12]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[10]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[6]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[7]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[8]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[10]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[9]~FF" port: "I[1]" }
 }
net {
	name: "n13321"
	terminal	{ cell: "LUT__21068" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[9]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[14]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[3]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[4]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[11]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[15]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[13]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[12]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[10]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[6]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[5]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[7]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[8]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__21205" port: "I[2]" }
	terminal	{ cell: "LUT__21203" port: "I[2]" }
	terminal	{ cell: "LUT__21069" port: "I[2]" }
 }
net {
	name: "n9050"
	terminal	{ cell: "LUT__21074" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[8]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[9]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[8]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][53]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22467" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankMultRslt[1]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19790" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/data_in_p1"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/data_in_p1~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp6~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp4~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp3~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp6"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp6~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22706" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[5]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__27487" port: "I[1]" }
	terminal	{ cell: "LUT__22713" port: "I[2]" }
	terminal	{ cell: "LUT__21749" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVBlankCnt[13]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[13]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i10" port: "I[0]" }
 }
net {
	name: "n5707"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[12]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[13]~FF" port: "cin" }
 }
net {
	name: "PixelRxVSync"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVSyncReg[0]~FF" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[13]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBStaCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[18]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[16]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[11]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[9]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBStaCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBStaCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[19]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[17]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[15]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[14]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[12]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[10]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[8]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankAva~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBStaCnt[0]~FF" port: "RE" }
	terminal	{ cell: "LUT__20480" port: "I[2]" }
	terminal	{ cell: "PixelRxVSync" port: "outpad" }
 }
net {
	name: "n5705"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[13]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[14]~FF" port: "cin" }
 }
net {
	name: "n5685"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i5" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[4]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxVBlankTime_us[4]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "n5042"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_24/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/address_counter[2]~FF" port: "I[1]" }
 }
net {
	name: "n9039"
	terminal	{ cell: "LUT__21046" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/address_counter[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/address_counter[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/address_counter[1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/address_counter[2]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/address_counter[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27431" port: "I[2]" }
	terminal	{ cell: "LUT__27429" port: "I[2]" }
	terminal	{ cell: "LUT__27428" port: "I[2]" }
	terminal	{ cell: "LUT__27427" port: "I[2]" }
	terminal	{ cell: "LUT__21215" port: "I[2]" }
	terminal	{ cell: "LUT__21213" port: "I[3]" }
	terminal	{ cell: "LUT__21209" port: "I[3]" }
	terminal	{ cell: "LUT__21208" port: "I[3]" }
	terminal	{ cell: "LUT__21200" port: "I[2]" }
	terminal	{ cell: "LUT__21191" port: "I[2]" }
	terminal	{ cell: "LUT__21179" port: "I[2]" }
	terminal	{ cell: "LUT__21177" port: "I[3]" }
	terminal	{ cell: "LUT__21173" port: "I[2]" }
	terminal	{ cell: "LUT__21168" port: "I[3]" }
	terminal	{ cell: "LUT__21165" port: "I[2]" }
	terminal	{ cell: "LUT__21164" port: "I[3]" }
	terminal	{ cell: "LUT__21163" port: "I[3]" }
	terminal	{ cell: "LUT__21160" port: "I[3]" }
	terminal	{ cell: "LUT__21157" port: "I[2]" }
	terminal	{ cell: "LUT__21136" port: "I[0]" }
	terminal	{ cell: "LUT__21078" port: "I[1]" }
	terminal	{ cell: "LUT__21076" port: "I[1]" }
	terminal	{ cell: "LUT__21075" port: "I[2]" }
	terminal	{ cell: "LUT__21080" port: "I[1]" }
	terminal	{ cell: "LUT__21138" port: "I[2]" }
	terminal	{ cell: "LUT__21170" port: "I[2]" }
	terminal	{ cell: "LUT__21178" port: "I[3]" }
	terminal	{ cell: "LUT__21210" port: "I[2]" }
	terminal	{ cell: "LUT__21214" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_24/i3" port: "I[0]" }
	terminal	{ cell: "LUT__27426" port: "I[2]" }
 }
net {
	name: "n9036"
	terminal	{ cell: "LUT__21017" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/hold_probe_in~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/internal_reg_r0[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/clear_int~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][57]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22521" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][63]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22609" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][10]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21813" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[77]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[77]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[42]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[58]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/opcode[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[74]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[76]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/opcode[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/opcode[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[26]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21028" port: "I[0]" }
	terminal	{ cell: "LUT__21011" port: "I[3]" }
	terminal	{ cell: "LUT__21553" port: "I[0]" }
	terminal	{ cell: "LUT__19772" port: "I[1]" }
	terminal	{ cell: "LUT__19734" port: "I[1]" }
	terminal	{ cell: "LUT__19706" port: "I[2]" }
 }
net {
	name: "n9193"
	terminal	{ cell: "LUT__21266" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[43]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[42]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[42]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][46]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22356" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][39]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22250" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitReg[1]"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/NumPerUnitReg[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20093" port: "I[2]" }
	terminal	{ cell: "LUT__20076" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i2" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][49]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22400" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[61]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[61]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfLanesNum[1]~FF" port: "I[1]" }
 }
net {
	name: "n6795"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i3" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[2]~FF" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHPixelCnt[8]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[8]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20443" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i9" port: "I[0]" }
 }
net {
	name: "MipiRx_VidioRxHoriPixeNumber[8]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20443" port: "I[1]" }
 }
net {
	name: "n6791"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i5" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[4]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21763" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22724" port: "I[2]" }
 }
net {
	name: "n6787"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i7" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[6]~FF" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHPixelCnt[3]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20448" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i4" port: "I[0]" }
 }
net {
	name: "MipiRx_VidioRxHoriPixeNumber[3]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20448" port: "I[1]" }
 }
net {
	name: "n6783"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i9" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[8]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][9]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21797" port: "I[0]" }
 }
net {
	name: "n6779"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i11" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[10]~FF" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVPixelCnt[1]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[1]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20458" port: "I[0]" }
 }
net {
	name: "n6775"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i13" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[12]~FF" port: "I[0]" }
 }
net {
	name: "n5746"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i9" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[8]~FF" port: "I[1]" }
 }
net {
	name: "n6771"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i15" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[14]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][27]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22070" port: "I[0]" }
 }
net {
	name: "n6767"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i17" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[16]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][31]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22131" port: "I[0]" }
 }
net {
	name: "n6763"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i19" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[18]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][44]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22326" port: "I[0]" }
 }
net {
	name: "n6759"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i21" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[20]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][50]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22415" port: "I[0]" }
 }
net {
	name: "n6755"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i23" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxVertSyncLength_Cycle[22]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][60]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22566" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLen[1]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i2" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][8]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21789" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLen[3]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i4" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][34]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22175" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLen[5]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i6" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][14]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21141" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLen[7]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i8" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][0]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLen[9]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[9]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i10" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][45]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22340" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLen[11]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[11]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i12" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioFrmCnt[6]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[6]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[6]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20464" port: "I[0]" }
 }
net {
	name: "MipiRx_VidioRxFrameRate[6]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20464" port: "I[1]" }
	terminal	{ cell: "LUT__20436" port: "I[3]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLen[13]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[13]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i14" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLen[15]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[15]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i16" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioFrmCnt[1]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[1]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20465" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLen[17]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[17]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i18" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21774" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLen[19]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[19]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i20" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLen[21]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[21]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i22" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][31]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22128" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLen[23]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[23]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i24" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][13]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncLen[2]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[2]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i3" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][50]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22413" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/SecondCnt[12]"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[12]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20419" port: "I[3]" }
 }
net {
	name: "n5574"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[11]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[12]~FF" port: "cin" }
 }
net {
	name: "n5572"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[12]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[13]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncLen[6]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[6]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i7" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncLen[8]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[8]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[8]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i9" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/SecondCnt[7]"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[7]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20419" port: "I[0]" }
 }
net {
	name: "n5584"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[6]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[7]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncLen[10]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[10]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[10]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i11" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][22]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21996" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncLen[12]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[12]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[12]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i13" port: "I[0]" }
 }
net {
	name: "n6605"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i27" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[26]~FF" port: "I[1]" }
 }
net {
	name: "n7340"
	terminal	{ cell: "LUT__19885" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[26]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[23]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[8]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[1]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[9]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[7]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[12]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[13]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[16]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[17]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[19]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[22]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[25]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[21]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[4]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[5]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[0]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[2]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[3]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[14]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[6]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[10]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[11]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[15]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[18]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[20]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[24]~FF" port: "CE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[27]~FF" port: "CE" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[26]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19889" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i27" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncLen[14]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[14]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[14]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i15" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][46]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22353" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/DValidLen[1]"
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i2" port: "I[0]" }
 }
net {
	name: "MipiRx_TYPE[0]"
	terminal	{ cell: "MipiRx_TYPE[0]" port: "inpad" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[20]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20501" port: "I[3]" }
 }
net {
	name: "MipiRx_StaRxDataType[0]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20501" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/DValidLen[3]"
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i4" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/DValidLen[5]"
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i6" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21759" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/DValidLen[7]"
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i8" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][13]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][13]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21146" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/DValidLen[9]"
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[9]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i10" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][20]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21965" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/DValidLen[11]"
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[11]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i12" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/USecondCnt[0]"
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[0]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondEn~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20472" port: "I[0]" }
 }
net {
	name: "n14800"
	terminal	{ cell: "AUX_ADD_CI__U3_MipiRxMonitor/sub_70/add_2/i1" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[0]~FF" port: "cin" }
 }
net {
	name: "n8287"
	terminal	{ cell: "LUT__20472" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[7]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[5]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[6]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[3]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[1]~FF" port: "RE" }
 }
net {
	name: "n1342"
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[0]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[1]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/DValidLen[13]"
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[13]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i14" port: "I[0]" }
 }
net {
	name: "MipiTx_TYPE[5]_2"
	terminal	{ cell: "MipiTx_TYPE[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__23127" port: "I[0]" }
	terminal	{ cell: "LUT__22933" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/DValidLen[15]"
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[15]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i16" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVPixelCnt[0]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20460" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankLen[2]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i3" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27453" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankLen[4]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[3]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i5" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankLen[6]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[5]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i7" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][18]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21935" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][24]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22025" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankLen[10]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20175" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i11" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][34]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22172" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankLen[12]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20175" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i13" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[10]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[10]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[10]~FF" port: "I[1]" }
 }
net {
	name: "n6683"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[10]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[11]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankLen[14]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20176" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i15" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din[7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp4[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp3[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[3]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[7]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankLen[16]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20176" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i17" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][63]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22613" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankLen[18]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankLen[18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20177" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i19" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din[11]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[11]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22720" port: "I[0]" }
	terminal	{ cell: "LUT__22712" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[11]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[11]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HBlankLen[2]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i3" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][5]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HBlankLen[4]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i5" port: "I[0]" }
 }
net {
	name: "n6866"
	terminal	{ cell: "add_26/i12" port: "O" }
	terminal	{ cell: "TxDPHYRstCnt[11]~FF" port: "I[2]" }
 }
net {
	name: "TxDPHYRstCnt[11]"
	terminal	{ cell: "TxDPHYRstCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "add_26/i12" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HBlankLen[6]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i7" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][8]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][8]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21167" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HBlankLen[8]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[8]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i9" port: "I[0]" }
 }
net {
	name: "n6876"
	terminal	{ cell: "add_26/i7" port: "O" }
	terminal	{ cell: "TxDPHYRstCnt[6]~FF" port: "I[2]" }
 }
net {
	name: "TxDPHYRstCnt[6]"
	terminal	{ cell: "TxDPHYRstCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "add_26/i7" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HBlankLen[10]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[10]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i11" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[13]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[13]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[13]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[13]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[13]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[13]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HBlankLen[12]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[12]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i13" port: "I[0]" }
 }
net {
	name: "n4698"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i14" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[13]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[13]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22828" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i14" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HBlankLen[14]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[14]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i15" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[11]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[11]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[11]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncNum[1]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i2" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[21]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[21]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[21]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[21]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[21]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncNum[3]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i4" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/cap_buf_read_done_p1"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/cap_buf_read_done_p1~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/cap_buf_read_done_p2~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncNum[5]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i6" port: "I[0]" }
 }
net {
	name: "MMipiTx_HRES[3]"
	terminal	{ cell: "MipiTx_HRES[3]~FF" port: "O_seq" }
	terminal	{ cell: "MipiTx_HRES[3]" port: "outpad" }
	terminal	{ cell: "MMipiTx_HRES[3]" port: "outpad" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncNum[7]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i8" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/rdy_sync_tff1"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/rdy_sync_tff1~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/rdy_sync_tff2~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/rdy_sync_tff2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/rdy_sync_tff2~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/rdy_sync_tff2q~FF" port: "I[1]" }
	terminal	{ cell: "LUT__22860" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncNum[9]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[9]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i10" port: "I[0]" }
 }
net {
	name: "n5812"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i7" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[6]~FF" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[6]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20180" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i7" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncNum[11]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[11]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i12" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i2" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncNum[13]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[13]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i14" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[11]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22897" port: "I[1]" }
	terminal	{ cell: "LUT__22810" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i12" port: "I[0]" }
 }
net {
	name: "n4655"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "cin" }
 }
net {
	name: "n4653"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncNum[15]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[15]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i16" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][14]~FF" port: "I[1]" }
 }
net {
	name: "n6219"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i8" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[7]~FF" port: "I[0]" }
 }
net {
	name: "n6174"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i8" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[7]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[7]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20203" port: "I[1]" }
	terminal	{ cell: "LUT__20130" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i8" port: "I[0]" }
 }
net {
	name: "n5868"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i8" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[7]~FF" port: "I[0]" }
 }
net {
	name: "n5839"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i8" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[7]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[7]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20169" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i8" port: "I[0]" }
 }
net {
	name: "n6221"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i7" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[6]~FF" port: "I[0]" }
 }
net {
	name: "n6176"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i7" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[6]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[6]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20203" port: "I[2]" }
	terminal	{ cell: "LUT__20130" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i7" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][0]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21077" port: "I[1]" }
 }
net {
	name: "n986"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i1" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[0]~FF" port: "I[0]" }
 }
net {
	name: "n1022"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i1" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[0]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[0]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20139" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i1" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_pos[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22825" port: "I[1]" }
	terminal	{ cell: "LUT__22823" port: "I[1]" }
	terminal	{ cell: "LUT__21766" port: "I[1]" }
 }
net {
	name: "n12966"
	terminal	{ cell: "LUT__20125" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncStart~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20126" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][3]~FF" port: "I[1]" }
 }
net {
	name: "n6223"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i6" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[5]~FF" port: "I[0]" }
 }
net {
	name: "n6178"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i6" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[5]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[5]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20203" port: "I[3]" }
	terminal	{ cell: "LUT__20130" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i6" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_pos[16]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22822" port: "I[3]" }
	terminal	{ cell: "LUT__21999" port: "I[1]" }
	terminal	{ cell: "LUT__22827" port: "I[1]" }
 }
net {
	name: "n7972"
	terminal	{ cell: "LUT__20143" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HoriSyncAva~FF" port: "CE" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HoriSyncAva"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HoriSyncAva~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20145" port: "I[1]" }
 }
net {
	name: "n13027"
	terminal	{ cell: "LUT__20287" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[13]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[13]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20158" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i14" port: "I[0]" }
 }
net {
	name: "n6225"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i5" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[4]~FF" port: "I[0]" }
 }
net {
	name: "n6180"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i5" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[4]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[4]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20202" port: "I[1]" }
	terminal	{ cell: "LUT__20129" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i5" port: "I[0]" }
 }
net {
	name: "n12979"
	terminal	{ cell: "LUT__20148" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[0]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncLen[0]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i1" port: "I[0]" }
 }
net {
	name: "n12984"
	terminal	{ cell: "LUT__20155" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncSigEnd~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20261" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncSigEnd"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncSigEnd~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/MipiTxHSync~FF" port: "RE" }
	terminal	{ cell: "LUT__20291" port: "I[2]" }
	terminal	{ cell: "LUT__20289" port: "I[2]" }
	terminal	{ cell: "LUT__20287" port: "I[2]" }
	terminal	{ cell: "LUT__20285" port: "I[2]" }
	terminal	{ cell: "LUT__20283" port: "I[2]" }
	terminal	{ cell: "LUT__20281" port: "I[2]" }
	terminal	{ cell: "LUT__20279" port: "I[2]" }
	terminal	{ cell: "LUT__20277" port: "I[2]" }
	terminal	{ cell: "LUT__20275" port: "I[2]" }
	terminal	{ cell: "LUT__20273" port: "I[2]" }
	terminal	{ cell: "LUT__20271" port: "I[2]" }
	terminal	{ cell: "LUT__20269" port: "I[2]" }
	terminal	{ cell: "LUT__20267" port: "I[2]" }
	terminal	{ cell: "LUT__20265" port: "I[2]" }
	terminal	{ cell: "LUT__20263" port: "I[2]" }
	terminal	{ cell: "LUT__20148" port: "I[2]" }
	terminal	{ cell: "LUT__20143" port: "I[1]" }
	terminal	{ cell: "LUT__20119" port: "I[1]" }
 }
net {
	name: "MMipiTx_HSYNC"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/MipiTxHSync~FF" port: "O_seq" }
	terminal	{ cell: "PixelTxHSync~FF" port: "I[1]" }
	terminal	{ cell: "MMipiTx_HSYNC" port: "outpad" }
	terminal	{ cell: "MipiTx_HSYNC" port: "outpad" }
 }
net {
	name: "n856"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i1" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[0]~FF" port: "I[0]" }
 }
net {
	name: "n980"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i1" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[0]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[0]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20198" port: "I[0]" }
	terminal	{ cell: "LUT__20126" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i1" port: "I[0]" }
 }
net {
	name: "n5997"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i8" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[7]~FF" port: "I[0]" }
 }
net {
	name: "n5968"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i8" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[7]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[7]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20153" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i8" port: "I[0]" }
 }
net {
	name: "n1071"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i1" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[0]~FF" port: "I[0]" }
 }
net {
	name: "n1088"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i1" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[16]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[16]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[8]~FF" port: "I[1]" }
 }
net {
	name: "n1090"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i1" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[0]~FF" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[0]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/U2_MipiTxCtrl/TxOpConfigEn~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20317" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i1" port: "I[0]" }
 }
net {
	name: "n6007"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i3" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[2]~FF" port: "I[0]" }
 }
net {
	name: "n5978"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i3" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[2]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[2]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20154" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i3" port: "I[0]" }
 }
net {
	name: "n13001"
	terminal	{ cell: "LUT__20180" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/U2_MipiTxCtrl/TxOpConfigEn~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20317" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/TxOpConfigEn"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/U2_MipiTxCtrl/TxOpConfigEn~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/TxConfigEn~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[32]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[32]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[8]~FF" port: "I[1]" }
 }
net {
	name: "n6133"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i6" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[5]~FF" port: "I[0]" }
 }
net {
	name: "n6096"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i6" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[5]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[5]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20209" port: "I[1]" }
	terminal	{ cell: "LUT__20122" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i6" port: "I[0]" }
 }
net {
	name: "n6211"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i12" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[11]~FF" port: "I[0]" }
 }
net {
	name: "n6166"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i12" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[11]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[11]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20198" port: "I[3]" }
	terminal	{ cell: "LUT__20132" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i12" port: "I[0]" }
 }
net {
	name: "n6109"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i18" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[17]~FF" port: "I[0]" }
 }
net {
	name: "n6072"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i18" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[17]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[17]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20205" port: "I[1]" }
	terminal	{ cell: "LUT__20125" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i18" port: "I[0]" }
 }
net {
	name: "n6207"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i14" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[13]~FF" port: "I[0]" }
 }
net {
	name: "n6162"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i14" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[13]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[13]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20197" port: "I[1]" }
	terminal	{ cell: "LUT__20131" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i14" port: "I[0]" }
 }
net {
	name: "n6189"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i23" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[22]~FF" port: "I[0]" }
 }
net {
	name: "n6144"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i23" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[22]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[22]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20199" port: "I[2]" }
	terminal	{ cell: "LUT__20128" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i23" port: "I[0]" }
 }
net {
	name: "n6203"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i16" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[15]~FF" port: "I[0]" }
 }
net {
	name: "n6158"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i16" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[15]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[15]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20197" port: "I[3]" }
	terminal	{ cell: "LUT__20131" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i16" port: "I[0]" }
 }
net {
	name: "n6201"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i17" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[16]~FF" port: "I[0]" }
 }
net {
	name: "n6156"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i17" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[16]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[16]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20200" port: "I[0]" }
	terminal	{ cell: "LUT__20131" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i17" port: "I[0]" }
 }
net {
	name: "n6141"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i2" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[1]~FF" port: "I[0]" }
 }
net {
	name: "n6104"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i2" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[1]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[1]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20210" port: "I[1]" }
	terminal	{ cell: "LUT__20123" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i2" port: "I[0]" }
 }
net {
	name: "n6115"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i15" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[14]~FF" port: "I[0]" }
 }
net {
	name: "n6078"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i15" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[14]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[14]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20206" port: "I[2]" }
	terminal	{ cell: "LUT__20120" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i15" port: "I[0]" }
 }
net {
	name: "n6067"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i2" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[1]~FF" port: "I[0]" }
 }
net {
	name: "n6038"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i2" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[1]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[1]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20139" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i2" port: "I[0]" }
 }
net {
	name: "n6051"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i10" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[9]~FF" port: "I[0]" }
 }
net {
	name: "n6022"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i10" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[9]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[9]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20141" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i10" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[31]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[31]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[7]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[71]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[71]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[70]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[26]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[36]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[52]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[68]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21623" port: "I[3]" }
	terminal	{ cell: "LUT__21622" port: "I[3]" }
	terminal	{ cell: "LUT__21620" port: "I[3]" }
	terminal	{ cell: "LUT__21619" port: "I[3]" }
	terminal	{ cell: "LUT__21618" port: "I[3]" }
	terminal	{ cell: "LUT__21616" port: "I[0]" }
	terminal	{ cell: "LUT__21615" port: "I[0]" }
	terminal	{ cell: "LUT__21614" port: "I[1]" }
	terminal	{ cell: "LUT__21613" port: "I[1]" }
	terminal	{ cell: "LUT__21612" port: "I[1]" }
	terminal	{ cell: "LUT__21610" port: "I[3]" }
	terminal	{ cell: "LUT__21608" port: "I[3]" }
	terminal	{ cell: "LUT__21607" port: "I[3]" }
	terminal	{ cell: "LUT__21606" port: "I[3]" }
	terminal	{ cell: "LUT__21604" port: "I[0]" }
	terminal	{ cell: "LUT__21602" port: "I[0]" }
	terminal	{ cell: "LUT__21526" port: "I[1]" }
	terminal	{ cell: "LUT__21520" port: "I[1]" }
	terminal	{ cell: "LUT__21601" port: "I[0]" }
	terminal	{ cell: "LUT__21605" port: "I[3]" }
	terminal	{ cell: "LUT__21609" port: "I[3]" }
	terminal	{ cell: "LUT__21617" port: "I[0]" }
	terminal	{ cell: "LUT__21621" port: "I[3]" }
	terminal	{ cell: "LUT__19766" port: "I[1]" }
	terminal	{ cell: "LUT__19739" port: "I[1]" }
	terminal	{ cell: "LUT__19713" port: "I[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[70]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[70]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[51]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[25]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[19]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[35]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[67]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[69]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21623" port: "I[2]" }
	terminal	{ cell: "LUT__21622" port: "I[2]" }
	terminal	{ cell: "LUT__21620" port: "I[0]" }
	terminal	{ cell: "LUT__21619" port: "I[0]" }
	terminal	{ cell: "LUT__21618" port: "I[0]" }
	terminal	{ cell: "LUT__21616" port: "I[2]" }
	terminal	{ cell: "LUT__21615" port: "I[2]" }
	terminal	{ cell: "LUT__21614" port: "I[0]" }
	terminal	{ cell: "LUT__21613" port: "I[0]" }
	terminal	{ cell: "LUT__21612" port: "I[0]" }
	terminal	{ cell: "LUT__21610" port: "I[2]" }
	terminal	{ cell: "LUT__21608" port: "I[2]" }
	terminal	{ cell: "LUT__21607" port: "I[0]" }
	terminal	{ cell: "LUT__21606" port: "I[0]" }
	terminal	{ cell: "LUT__21604" port: "I[2]" }
	terminal	{ cell: "LUT__21602" port: "I[2]" }
	terminal	{ cell: "LUT__21526" port: "I[0]" }
	terminal	{ cell: "LUT__21520" port: "I[0]" }
	terminal	{ cell: "LUT__21601" port: "I[2]" }
	terminal	{ cell: "LUT__21605" port: "I[0]" }
	terminal	{ cell: "LUT__21609" port: "I[2]" }
	terminal	{ cell: "LUT__21617" port: "I[2]" }
	terminal	{ cell: "LUT__21621" port: "I[2]" }
	terminal	{ cell: "LUT__19768" port: "I[3]" }
	terminal	{ cell: "LUT__19741" port: "I[3]" }
	terminal	{ cell: "LUT__19714" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[34]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[34]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[10]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][5]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[22]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[22]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[22]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[22]~FF" port: "I[0]" }
 }
net {
	name: "n5993"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i10" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[9]~FF" port: "I[0]" }
 }
net {
	name: "n5964"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i10" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[9]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[9]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20151" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i10" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[2]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[2]~FF" port: "I[1]" }
 }
net {
	name: "CfgTxFrmRate[5]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27293" port: "I[3]" }
	terminal	{ cell: "LUT__19879" port: "I[1]" }
 }
net {
	name: "n13025"
	terminal	{ cell: "LUT__20283" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[11]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[11]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20157" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i12" port: "I[0]" }
 }
net {
	name: "n13020"
	terminal	{ cell: "LUT__20273" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[6]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[6]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20159" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i7" port: "I[0]" }
 }
net {
	name: "n13022"
	terminal	{ cell: "LUT__20277" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[8]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[8]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20159" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i9" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[16]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[16]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[16]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[16]~FF" port: "I[0]" }
 }
net {
	name: "n13029"
	terminal	{ cell: "LUT__20291" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[15]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[15]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20158" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i16" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_pos[9]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22822" port: "I[0]" }
	terminal	{ cell: "LUT__21894" port: "I[1]" }
	terminal	{ cell: "LUT__22835" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[8]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22894" port: "I[1]" }
	terminal	{ cell: "LUT__22814" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i9" port: "I[0]" }
 }
net {
	name: "n4659"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "cin" }
 }
net {
	name: "n5947"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i5" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[4]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20269" port: "I[0]" }
 }
net {
	name: "n5887"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i5" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[4]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[4]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20165" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i5" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/internal_register_select[8]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27484" port: "I[2]" }
	terminal	{ cell: "LUT__27483" port: "I[2]" }
	terminal	{ cell: "LUT__27467" port: "I[2]" }
	terminal	{ cell: "LUT__27447" port: "I[3]" }
	terminal	{ cell: "LUT__27448" port: "I[2]" }
	terminal	{ cell: "LUT__27485" port: "I[2]" }
	terminal	{ cell: "LUT__27504" port: "I[3]" }
	terminal	{ cell: "LUT__22605" port: "I[1]" }
	terminal	{ cell: "LUT__22598" port: "I[2]" }
	terminal	{ cell: "LUT__22590" port: "I[1]" }
	terminal	{ cell: "LUT__22583" port: "I[2]" }
	terminal	{ cell: "LUT__22560" port: "I[1]" }
	terminal	{ cell: "LUT__22553" port: "I[2]" }
	terminal	{ cell: "LUT__22545" port: "I[1]" }
	terminal	{ cell: "LUT__22538" port: "I[2]" }
	terminal	{ cell: "LUT__22530" port: "I[1]" }
	terminal	{ cell: "LUT__22508" port: "I[2]" }
	terminal	{ cell: "LUT__22500" port: "I[1]" }
	terminal	{ cell: "LUT__22493" port: "I[2]" }
	terminal	{ cell: "LUT__22485" port: "I[1]" }
	terminal	{ cell: "LUT__22478" port: "I[2]" }
	terminal	{ cell: "LUT__22470" port: "I[1]" }
	terminal	{ cell: "LUT__22455" port: "I[1]" }
	terminal	{ cell: "LUT__22448" port: "I[2]" }
	terminal	{ cell: "LUT__22440" port: "I[1]" }
	terminal	{ cell: "LUT__22433" port: "I[2]" }
	terminal	{ cell: "LUT__22425" port: "I[1]" }
	terminal	{ cell: "LUT__22418" port: "I[2]" }
	terminal	{ cell: "LUT__22410" port: "I[1]" }
	terminal	{ cell: "LUT__22388" port: "I[2]" }
	terminal	{ cell: "LUT__22380" port: "I[1]" }
	terminal	{ cell: "LUT__22373" port: "I[2]" }
	terminal	{ cell: "LUT__22365" port: "I[1]" }
	terminal	{ cell: "LUT__22358" port: "I[2]" }
	terminal	{ cell: "LUT__22350" port: "I[1]" }
	terminal	{ cell: "LUT__22343" port: "I[2]" }
	terminal	{ cell: "LUT__22320" port: "I[1]" }
	terminal	{ cell: "LUT__22313" port: "I[2]" }
	terminal	{ cell: "LUT__22305" port: "I[1]" }
	terminal	{ cell: "LUT__22298" port: "I[2]" }
	terminal	{ cell: "LUT__22290" port: "I[1]" }
	terminal	{ cell: "LUT__22268" port: "I[2]" }
	terminal	{ cell: "LUT__22260" port: "I[1]" }
	terminal	{ cell: "LUT__22253" port: "I[2]" }
	terminal	{ cell: "LUT__22245" port: "I[1]" }
	terminal	{ cell: "LUT__22238" port: "I[2]" }
	terminal	{ cell: "LUT__22230" port: "I[1]" }
	terminal	{ cell: "LUT__22215" port: "I[1]" }
	terminal	{ cell: "LUT__22208" port: "I[2]" }
	terminal	{ cell: "LUT__22200" port: "I[1]" }
	terminal	{ cell: "LUT__22193" port: "I[2]" }
	terminal	{ cell: "LUT__22185" port: "I[1]" }
	terminal	{ cell: "LUT__22178" port: "I[2]" }
	terminal	{ cell: "LUT__22170" port: "I[1]" }
	terminal	{ cell: "LUT__22148" port: "I[2]" }
	terminal	{ cell: "LUT__22140" port: "I[1]" }
	terminal	{ cell: "LUT__22133" port: "I[2]" }
	terminal	{ cell: "LUT__22125" port: "I[1]" }
	terminal	{ cell: "LUT__22118" port: "I[2]" }
	terminal	{ cell: "LUT__22110" port: "I[1]" }
	terminal	{ cell: "LUT__22103" port: "I[2]" }
	terminal	{ cell: "LUT__22088" port: "I[2]" }
	terminal	{ cell: "LUT__22080" port: "I[1]" }
	terminal	{ cell: "LUT__22073" port: "I[2]" }
	terminal	{ cell: "LUT__22065" port: "I[1]" }
	terminal	{ cell: "LUT__22058" port: "I[2]" }
	terminal	{ cell: "LUT__22050" port: "I[1]" }
	terminal	{ cell: "LUT__22020" port: "I[3]" }
	terminal	{ cell: "LUT__22005" port: "I[3]" }
	terminal	{ cell: "LUT__21990" port: "I[3]" }
	terminal	{ cell: "LUT__21975" port: "I[3]" }
	terminal	{ cell: "LUT__21960" port: "I[3]" }
	terminal	{ cell: "LUT__21945" port: "I[3]" }
	terminal	{ cell: "LUT__21930" port: "I[3]" }
	terminal	{ cell: "LUT__21900" port: "I[3]" }
	terminal	{ cell: "LUT__21885" port: "I[3]" }
	terminal	{ cell: "LUT__21870" port: "I[3]" }
	terminal	{ cell: "LUT__21840" port: "I[3]" }
	terminal	{ cell: "LUT__21825" port: "I[3]" }
	terminal	{ cell: "LUT__21810" port: "I[3]" }
	terminal	{ cell: "LUT__21788" port: "I[3]" }
	terminal	{ cell: "LUT__21772" port: "I[3]" }
	terminal	{ cell: "LUT__21765" port: "I[2]" }
	terminal	{ cell: "LUT__21758" port: "I[3]" }
	terminal	{ cell: "LUT__21751" port: "I[2]" }
	terminal	{ cell: "LUT__21744" port: "I[3]" }
	terminal	{ cell: "LUT__21737" port: "I[2]" }
	terminal	{ cell: "LUT__21730" port: "I[3]" }
	terminal	{ cell: "LUT__21716" port: "I[3]" }
	terminal	{ cell: "LUT__21723" port: "I[2]" }
	terminal	{ cell: "LUT__21779" port: "I[2]" }
	terminal	{ cell: "LUT__21795" port: "I[2]" }
	terminal	{ cell: "LUT__21855" port: "I[3]" }
	terminal	{ cell: "LUT__21915" port: "I[3]" }
	terminal	{ cell: "LUT__22035" port: "I[3]" }
	terminal	{ cell: "LUT__22043" port: "I[2]" }
	terminal	{ cell: "LUT__22095" port: "I[1]" }
	terminal	{ cell: "LUT__22155" port: "I[1]" }
	terminal	{ cell: "LUT__22163" port: "I[2]" }
	terminal	{ cell: "LUT__22223" port: "I[2]" }
	terminal	{ cell: "LUT__22275" port: "I[1]" }
	terminal	{ cell: "LUT__22283" port: "I[2]" }
	terminal	{ cell: "LUT__22335" port: "I[3]" }
	terminal	{ cell: "LUT__22395" port: "I[1]" }
	terminal	{ cell: "LUT__22403" port: "I[2]" }
	terminal	{ cell: "LUT__22463" port: "I[2]" }
	terminal	{ cell: "LUT__22515" port: "I[1]" }
	terminal	{ cell: "LUT__22523" port: "I[2]" }
	terminal	{ cell: "LUT__22575" port: "I[3]" }
	terminal	{ cell: "LUT__27466" port: "I[3]" }
 }
net {
	name: "n5878"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i3" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[2]~FF" port: "I[0]" }
 }
net {
	name: "n5849"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i3" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[2]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[2]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20170" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i3" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[11]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[11]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[11]~FF" port: "I[0]" }
 }
net {
	name: "n4684"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__22886" port: "I[1]" }
	terminal	{ cell: "LUT__22808" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i1" port: "I[0]" }
 }
net {
	name: "n5860"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i12" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[11]~FF" port: "I[0]" }
 }
net {
	name: "n5831"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i12" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[11]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[11]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20171" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i12" port: "I[0]" }
 }
net {
	name: "n6049"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i11" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[10]~FF" port: "I[0]" }
 }
net {
	name: "n6020"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i11" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[10]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[10]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20141" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i11" port: "I[0]" }
 }
net {
	name: "n6047"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i12" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[11]~FF" port: "I[0]" }
 }
net {
	name: "n6018"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i12" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[11]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[11]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20141" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i12" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][12]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21151" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[7]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[7]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[7]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/address_counter[22]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[22]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i8" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i23" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i8" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[37]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[37]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[13]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[39]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[39]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[15]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[41]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[41]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[1]~FF" port: "I[1]" }
 }
net {
	name: "CfgTxVBlkTime[1]_2"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "A[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[45]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[45]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[5]~FF" port: "I[1]" }
 }
net {
	name: "CfgTxVBlkTime[5]_2"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "A[5]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[47]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[47]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[7]~FF" port: "I[1]" }
 }
net {
	name: "CfgTxVBlkTime[7]_2"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "A[7]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[49]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[49]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[9]~FF" port: "I[1]" }
 }
net {
	name: "CfgTxVBlkTime[9]_2"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[9]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "A[9]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[53]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[53]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[1]~FF" port: "I[1]" }
 }
net {
	name: "CfgTxHBlkTime[1]_2"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "A[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[55]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[55]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[3]~FF" port: "I[1]" }
 }
net {
	name: "CfgTxHBlkTime[3]_2"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "A[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[57]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[57]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[5]~FF" port: "I[1]" }
 }
net {
	name: "CfgTxHBlkTime[5]_2"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "A[5]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[6]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[6]~FF" port: "I[1]" }
 }
net {
	name: "ConfLanesNum[1]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfLanesNum[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27375" port: "I[3]" }
	terminal	{ cell: "LUT__27371" port: "I[3]" }
	terminal	{ cell: "LUT__27367" port: "I[3]" }
	terminal	{ cell: "LUT__27365" port: "I[3]" }
	terminal	{ cell: "LUT__27363" port: "I[3]" }
	terminal	{ cell: "LUT__27359" port: "I[3]" }
	terminal	{ cell: "LUT__27355" port: "I[3]" }
	terminal	{ cell: "LUT__27351" port: "I[3]" }
	terminal	{ cell: "LUT__27349" port: "I[3]" }
	terminal	{ cell: "LUT__27347" port: "I[3]" }
	terminal	{ cell: "LUT__27343" port: "I[3]" }
	terminal	{ cell: "LUT__27339" port: "I[3]" }
	terminal	{ cell: "LUT__27335" port: "I[3]" }
	terminal	{ cell: "LUT__27333" port: "I[3]" }
	terminal	{ cell: "LUT__27331" port: "I[3]" }
	terminal	{ cell: "LUT__27327" port: "I[3]" }
	terminal	{ cell: "LUT__27323" port: "I[3]" }
	terminal	{ cell: "LUT__27319" port: "I[3]" }
	terminal	{ cell: "LUT__27317" port: "I[3]" }
	terminal	{ cell: "LUT__27315" port: "I[3]" }
	terminal	{ cell: "LUT__27311" port: "I[3]" }
	terminal	{ cell: "LUT__27309" port: "I[3]" }
	terminal	{ cell: "LUT__27313" port: "I[3]" }
	terminal	{ cell: "LUT__27318" port: "I[0]" }
	terminal	{ cell: "LUT__27321" port: "I[3]" }
	terminal	{ cell: "LUT__27325" port: "I[3]" }
	terminal	{ cell: "LUT__27329" port: "I[3]" }
	terminal	{ cell: "LUT__27334" port: "I[0]" }
	terminal	{ cell: "LUT__27337" port: "I[3]" }
	terminal	{ cell: "LUT__27341" port: "I[3]" }
	terminal	{ cell: "LUT__27345" port: "I[3]" }
	terminal	{ cell: "LUT__27350" port: "I[0]" }
	terminal	{ cell: "LUT__27353" port: "I[3]" }
	terminal	{ cell: "LUT__27357" port: "I[3]" }
	terminal	{ cell: "LUT__27361" port: "I[3]" }
	terminal	{ cell: "LUT__27366" port: "I[0]" }
	terminal	{ cell: "LUT__27369" port: "I[3]" }
	terminal	{ cell: "LUT__27373" port: "I[3]" }
	terminal	{ cell: "LUT__19798" port: "I[1]" }
	terminal	{ cell: "LUT__19796" port: "I[1]" }
	terminal	{ cell: "LUT__27310" port: "I[0]" }
	terminal	{ cell: "LUT__27314" port: "I[0]" }
	terminal	{ cell: "LUT__27322" port: "I[0]" }
	terminal	{ cell: "LUT__27326" port: "I[0]" }
	terminal	{ cell: "LUT__27330" port: "I[0]" }
	terminal	{ cell: "LUT__27338" port: "I[0]" }
	terminal	{ cell: "LUT__27342" port: "I[0]" }
	terminal	{ cell: "LUT__27346" port: "I[0]" }
	terminal	{ cell: "LUT__27354" port: "I[0]" }
	terminal	{ cell: "LUT__27358" port: "I[0]" }
	terminal	{ cell: "LUT__27362" port: "I[0]" }
	terminal	{ cell: "LUT__27370" port: "I[0]" }
	terminal	{ cell: "LUT__27374" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[63]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[63]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[65]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[65]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[69]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[69]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/MipiTxVCEn[0]~FF" port: "I[1]" }
 }
net {
	name: "MipiTxVCEn[0]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/MipiTxVCEn[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19808" port: "I[1]" }
	terminal	{ cell: "LUT__19806" port: "I[0]" }
 }
net {
	name: "MipiTxVCEn[2]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/MipiTxVCEn[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19807" port: "I[1]" }
	terminal	{ cell: "LUT__19806" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[73]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[73]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CtrlTxDPHYRstN~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][10]~FF" port: "I[1]" }
 }
net {
	name: "n9511"
	terminal	{ cell: "LUT__21272" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/internal_reg_r0[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/hold_probe_in~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/clear_int~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/internal_reg_r0[0]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/internal_reg_r0[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/commit_sync1~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21318" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/bit_count[0]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__21279" port: "I[0]" }
	terminal	{ cell: "LUT__19754" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_29/i2" port: "I[1]" }
 }
net {
	name: "n13428"
	terminal	{ cell: "LUT__21305" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__21312" port: "I[3]" }
 }
net {
	name: "n9518"
	terminal	{ cell: "LUT__21309" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[1]~FF" port: "CE" }
 }
net {
	name: "n13436"
	terminal	{ cell: "LUT__21318" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[0]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[1]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[0]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27497" port: "I[0]" }
	terminal	{ cell: "LUT__21414" port: "I[1]" }
	terminal	{ cell: "LUT__19760" port: "I[0]" }
 }
net {
	name: "n4853"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i15" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[14]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21292" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/word_count[14]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19749" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i15" port: "I[0]" }
 }
net {
	name: "n4855"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i14" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[13]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21290" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/word_count[13]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19749" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i14" port: "I[0]" }
 }
net {
	name: "n4859"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[11]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21289" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/word_count[11]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19748" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i12" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][6]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21177" port: "I[1]" }
 }
net {
	name: "n4867"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21292" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/word_count[7]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19750" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i8" port: "I[0]" }
 }
net {
	name: "n4871"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21293" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/word_count[5]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19750" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i6" port: "I[0]" }
 }
net {
	name: "n4875"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21291" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/word_count[3]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19751" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i4" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "n4882"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_29/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/bit_count[4]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21278" port: "I[1]" }
	terminal	{ cell: "LUT__19755" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_29/i5" port: "I[0]" }
 }
net {
	name: "n4886"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_29/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/bit_count[2]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21279" port: "I[2]" }
	terminal	{ cell: "LUT__19754" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_29/i3" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/opcode[3]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/opcode[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21277" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/internal_register_select[7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27503" port: "I[2]" }
	terminal	{ cell: "LUT__22601" port: "I[3]" }
	terminal	{ cell: "LUT__22586" port: "I[3]" }
	terminal	{ cell: "LUT__22556" port: "I[3]" }
	terminal	{ cell: "LUT__22541" port: "I[3]" }
	terminal	{ cell: "LUT__22526" port: "I[3]" }
	terminal	{ cell: "LUT__22496" port: "I[3]" }
	terminal	{ cell: "LUT__22481" port: "I[3]" }
	terminal	{ cell: "LUT__22466" port: "I[3]" }
	terminal	{ cell: "LUT__22436" port: "I[3]" }
	terminal	{ cell: "LUT__22421" port: "I[3]" }
	terminal	{ cell: "LUT__22406" port: "I[3]" }
	terminal	{ cell: "LUT__22391" port: "I[3]" }
	terminal	{ cell: "LUT__22376" port: "I[3]" }
	terminal	{ cell: "LUT__22361" port: "I[3]" }
	terminal	{ cell: "LUT__22346" port: "I[3]" }
	terminal	{ cell: "LUT__22316" port: "I[3]" }
	terminal	{ cell: "LUT__22301" port: "I[3]" }
	terminal	{ cell: "LUT__22286" port: "I[3]" }
	terminal	{ cell: "LUT__22256" port: "I[3]" }
	terminal	{ cell: "LUT__22241" port: "I[3]" }
	terminal	{ cell: "LUT__22226" port: "I[3]" }
	terminal	{ cell: "LUT__22196" port: "I[3]" }
	terminal	{ cell: "LUT__22181" port: "I[3]" }
	terminal	{ cell: "LUT__22166" port: "I[3]" }
	terminal	{ cell: "LUT__22151" port: "I[3]" }
	terminal	{ cell: "LUT__22136" port: "I[3]" }
	terminal	{ cell: "LUT__22121" port: "I[3]" }
	terminal	{ cell: "LUT__22106" port: "I[3]" }
	terminal	{ cell: "LUT__22076" port: "I[3]" }
	terminal	{ cell: "LUT__22061" port: "I[3]" }
	terminal	{ cell: "LUT__22046" port: "I[3]" }
	terminal	{ cell: "LUT__22016" port: "I[3]" }
	terminal	{ cell: "LUT__22001" port: "I[3]" }
	terminal	{ cell: "LUT__21986" port: "I[3]" }
	terminal	{ cell: "LUT__21956" port: "I[3]" }
	terminal	{ cell: "LUT__21941" port: "I[3]" }
	terminal	{ cell: "LUT__21926" port: "I[3]" }
	terminal	{ cell: "LUT__21911" port: "I[3]" }
	terminal	{ cell: "LUT__21896" port: "I[3]" }
	terminal	{ cell: "LUT__21881" port: "I[3]" }
	terminal	{ cell: "LUT__21866" port: "I[3]" }
	terminal	{ cell: "LUT__21836" port: "I[3]" }
	terminal	{ cell: "LUT__21821" port: "I[3]" }
	terminal	{ cell: "LUT__21806" port: "I[3]" }
	terminal	{ cell: "LUT__21784" port: "I[3]" }
	terminal	{ cell: "LUT__21768" port: "I[3]" }
	terminal	{ cell: "LUT__21754" port: "I[3]" }
	terminal	{ cell: "LUT__21740" port: "I[3]" }
	terminal	{ cell: "LUT__21726" port: "I[3]" }
	terminal	{ cell: "LUT__21712" port: "I[3]" }
	terminal	{ cell: "LUT__21703" port: "I[3]" }
	terminal	{ cell: "LUT__21584" port: "I[1]" }
	terminal	{ cell: "LUT__21581" port: "I[3]" }
	terminal	{ cell: "LUT__21593" port: "I[0]" }
	terminal	{ cell: "LUT__21851" port: "I[3]" }
	terminal	{ cell: "LUT__21971" port: "I[3]" }
	terminal	{ cell: "LUT__22031" port: "I[3]" }
	terminal	{ cell: "LUT__22091" port: "I[3]" }
	terminal	{ cell: "LUT__22211" port: "I[3]" }
	terminal	{ cell: "LUT__22271" port: "I[3]" }
	terminal	{ cell: "LUT__22331" port: "I[3]" }
	terminal	{ cell: "LUT__22451" port: "I[3]" }
	terminal	{ cell: "LUT__22511" port: "I[3]" }
	terminal	{ cell: "LUT__22571" port: "I[3]" }
	terminal	{ cell: "LUT__27482" port: "I[3]" }
 }
net {
	name: "n4945"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_24/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/address_counter[2]~FF" port: "I[1]" }
 }
net {
	name: "n9513"
	terminal	{ cell: "LUT__21303" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/address_counter[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/address_counter[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/address_counter[1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/address_counter[2]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/address_counter[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27436" port: "I[2]" }
	terminal	{ cell: "LUT__27435" port: "I[2]" }
	terminal	{ cell: "LUT__27433" port: "I[2]" }
	terminal	{ cell: "LUT__27437" port: "I[2]" }
	terminal	{ cell: "LUT__21508" port: "I[3]" }
	terminal	{ cell: "LUT__21507" port: "I[3]" }
	terminal	{ cell: "LUT__21504" port: "I[2]" }
	terminal	{ cell: "LUT__21503" port: "I[3]" }
	terminal	{ cell: "LUT__21502" port: "I[3]" }
	terminal	{ cell: "LUT__21499" port: "I[2]" }
	terminal	{ cell: "LUT__21498" port: "I[3]" }
	terminal	{ cell: "LUT__21494" port: "I[2]" }
	terminal	{ cell: "LUT__21492" port: "I[3]" }
	terminal	{ cell: "LUT__21488" port: "I[2]" }
	terminal	{ cell: "LUT__21485" port: "I[3]" }
	terminal	{ cell: "LUT__21484" port: "I[2]" }
	terminal	{ cell: "LUT__21480" port: "I[2]" }
	terminal	{ cell: "LUT__21476" port: "I[2]" }
	terminal	{ cell: "LUT__21474" port: "I[0]" }
	terminal	{ cell: "LUT__21472" port: "I[2]" }
	terminal	{ cell: "LUT__21471" port: "I[3]" }
	terminal	{ cell: "LUT__21470" port: "I[3]" }
	terminal	{ cell: "LUT__21467" port: "I[2]" }
	terminal	{ cell: "LUT__21466" port: "I[3]" }
	terminal	{ cell: "LUT__21462" port: "I[2]" }
	terminal	{ cell: "LUT__21460" port: "I[3]" }
	terminal	{ cell: "LUT__21456" port: "I[3]" }
	terminal	{ cell: "LUT__21455" port: "I[3]" }
	terminal	{ cell: "LUT__21452" port: "I[2]" }
	terminal	{ cell: "LUT__21451" port: "I[3]" }
	terminal	{ cell: "LUT__21450" port: "I[3]" }
	terminal	{ cell: "LUT__21447" port: "I[2]" }
	terminal	{ cell: "LUT__21446" port: "I[3]" }
	terminal	{ cell: "LUT__21444" port: "I[2]" }
	terminal	{ cell: "LUT__21443" port: "I[3]" }
	terminal	{ cell: "LUT__21323" port: "I[2]" }
	terminal	{ cell: "LUT__21322" port: "I[3]" }
	terminal	{ cell: "LUT__21457" port: "I[2]" }
	terminal	{ cell: "LUT__21461" port: "I[3]" }
	terminal	{ cell: "LUT__21465" port: "I[3]" }
	terminal	{ cell: "LUT__21477" port: "I[3]" }
	terminal	{ cell: "LUT__21481" port: "I[3]" }
	terminal	{ cell: "LUT__21489" port: "I[3]" }
	terminal	{ cell: "LUT__21493" port: "I[3]" }
	terminal	{ cell: "LUT__21497" port: "I[3]" }
	terminal	{ cell: "LUT__21509" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_24/i3" port: "I[0]" }
	terminal	{ cell: "LUT__27434" port: "I[2]" }
	terminal	{ cell: "LUT__27438" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/commit_sync1"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/commit_sync1~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/commit_sync2~FF" port: "I[1]" }
 }
net {
	name: "n4688"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "cin" }
 }
net {
	name: "n4686"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "cin" }
 }
net {
	name: "n13441"
	terminal	{ cell: "LUT__21380" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[2]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[3]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[2]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[5]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[4]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[4]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[4]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[7]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[6]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][15]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[11]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[10]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[10]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[10]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[10]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[9]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[13]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[13]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[12]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[12]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[12]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[11]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[15]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[15]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[14]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[14]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[14]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[13]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/address_counter[25]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[25]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[10]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i11" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i26" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[10]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i11" port: "I[1]" }
 }
net {
	name: "n13449"
	terminal	{ cell: "LUT__21404" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/module_state[3]~FF" port: "I[0]" }
 }
net {
	name: "n12787"
	terminal	{ cell: "LUT__19783" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/module_state[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27499" port: "I[1]" }
	terminal	{ cell: "LUT__27497" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[2]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19779" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[1]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27494" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[4]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19781" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[3]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19779" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][10]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][10]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21159" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[8]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19777" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[7]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19775" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[10]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[9]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__19776" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[9]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[8]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__19777" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[12]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[11]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19774" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[11]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[10]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19776" port: "I[2]" }
 }
net {
	name: "n4718"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22832" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i4" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[16]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[16]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[15]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__19767" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[15]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[15]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[14]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19780" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[5]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[5]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[5]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[20]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[20]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[19]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__19768" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[19]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[19]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[18]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19768" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/rdy_sync_tff2q"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/rdy_sync_tff2q~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22860" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[24]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[24]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[23]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__19771" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[23]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[23]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[22]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19767" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[26]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[26]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[25]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19763" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[25]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[25]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[24]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__19763" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[28]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[28]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[27]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__19772" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[27]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[27]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[26]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__19772" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[22]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[22]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[22]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[22]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[22]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[22]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[31]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[31]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[30]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__19771" port: "I[2]" }
 }
net {
	name: "n13457"
	terminal	{ cell: "LUT__21447" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[2]~FF" port: "I[0]" }
 }
net {
	name: "n13456"
	terminal	{ cell: "LUT__21446" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[2]~FF" port: "I[1]" }
 }
net {
	name: "n14720"
	terminal	{ cell: "LUT__27438" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[2]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[2]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21380" port: "I[0]" }
 }
net {
	name: "n13465"
	terminal	{ cell: "LUT__21457" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[4]~FF" port: "I[0]" }
 }
net {
	name: "n13464"
	terminal	{ cell: "LUT__21456" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[4]~FF" port: "I[1]" }
 }
net {
	name: "n13463"
	terminal	{ cell: "LUT__21455" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[4]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "n13481"
	terminal	{ cell: "LUT__21477" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[8]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/address_counter[1]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/address_counter[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[10]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[9]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[11]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27435" port: "I[3]" }
	terminal	{ cell: "LUT__27433" port: "I[3]" }
	terminal	{ cell: "LUT__27437" port: "I[3]" }
	terminal	{ cell: "LUT__21508" port: "I[2]" }
	terminal	{ cell: "LUT__21507" port: "I[0]" }
	terminal	{ cell: "LUT__21506" port: "I[2]" }
	terminal	{ cell: "LUT__21504" port: "I[3]" }
	terminal	{ cell: "LUT__21503" port: "I[2]" }
	terminal	{ cell: "LUT__21502" port: "I[0]" }
	terminal	{ cell: "LUT__21501" port: "I[2]" }
	terminal	{ cell: "LUT__21499" port: "I[3]" }
	terminal	{ cell: "LUT__21498" port: "I[2]" }
	terminal	{ cell: "LUT__21496" port: "I[2]" }
	terminal	{ cell: "LUT__21494" port: "I[3]" }
	terminal	{ cell: "LUT__21492" port: "I[0]" }
	terminal	{ cell: "LUT__21491" port: "I[2]" }
	terminal	{ cell: "LUT__21474" port: "I[1]" }
	terminal	{ cell: "LUT__21472" port: "I[3]" }
	terminal	{ cell: "LUT__21471" port: "I[2]" }
	terminal	{ cell: "LUT__21470" port: "I[0]" }
	terminal	{ cell: "LUT__21469" port: "I[2]" }
	terminal	{ cell: "LUT__21467" port: "I[3]" }
	terminal	{ cell: "LUT__21466" port: "I[2]" }
	terminal	{ cell: "LUT__21464" port: "I[2]" }
	terminal	{ cell: "LUT__21462" port: "I[3]" }
	terminal	{ cell: "LUT__21460" port: "I[0]" }
	terminal	{ cell: "LUT__21459" port: "I[2]" }
	terminal	{ cell: "LUT__21456" port: "I[2]" }
	terminal	{ cell: "LUT__21455" port: "I[0]" }
	terminal	{ cell: "LUT__21454" port: "I[2]" }
	terminal	{ cell: "LUT__21452" port: "I[3]" }
	terminal	{ cell: "LUT__21451" port: "I[2]" }
	terminal	{ cell: "LUT__21450" port: "I[0]" }
	terminal	{ cell: "LUT__21447" port: "I[3]" }
	terminal	{ cell: "LUT__21446" port: "I[2]" }
	terminal	{ cell: "LUT__21444" port: "I[3]" }
	terminal	{ cell: "LUT__21443" port: "I[2]" }
	terminal	{ cell: "LUT__21328" port: "I[2]" }
	terminal	{ cell: "LUT__21323" port: "I[3]" }
	terminal	{ cell: "LUT__21322" port: "I[2]" }
	terminal	{ cell: "LUT__21449" port: "I[2]" }
	terminal	{ cell: "LUT__21457" port: "I[3]" }
	terminal	{ cell: "LUT__21461" port: "I[2]" }
	terminal	{ cell: "LUT__21465" port: "I[0]" }
	terminal	{ cell: "LUT__21493" port: "I[2]" }
	terminal	{ cell: "LUT__21497" port: "I[0]" }
	terminal	{ cell: "LUT__21509" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_24/i2" port: "I[0]" }
 }
net {
	name: "n13480"
	terminal	{ cell: "LUT__21476" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[8]~FF" port: "I[2]" }
 }
net {
	name: "n13479"
	terminal	{ cell: "LUT__21475" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[8]~FF" port: "I[3]" }
 }
net {
	name: "n13487"
	terminal	{ cell: "LUT__21485" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[10]~FF" port: "I[0]" }
 }
net {
	name: "n13486"
	terminal	{ cell: "LUT__21484" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[10]~FF" port: "I[1]" }
 }
net {
	name: "n13485"
	terminal	{ cell: "LUT__21483" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[10]~FF" port: "I[3]" }
 }
net {
	name: "n13494"
	terminal	{ cell: "LUT__21494" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[12]~FF" port: "I[0]" }
 }
net {
	name: "n13493"
	terminal	{ cell: "LUT__21493" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[12]~FF" port: "I[1]" }
 }
net {
	name: "n13492"
	terminal	{ cell: "LUT__21492" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[12]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][0]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21075" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[68]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[68]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[65]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[67]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[49]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[33]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[23]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21516" port: "I[2]" }
	terminal	{ cell: "LUT__19769" port: "I[3]" }
	terminal	{ cell: "LUT__19742" port: "I[3]" }
	terminal	{ cell: "LUT__19712" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[1]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxLanNum[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[3]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/CtrlRxDPHYRstN~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[5]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/CtrlRxErrClr~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[7]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[7]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][0]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27434" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[12]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[12]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][2]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27438" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][3]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxFrameRate[3]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20468" port: "I[3]" }
	terminal	{ cell: "LUT__20436" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[10]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[10]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[10]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[10]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][5]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxFrameRate[5]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20466" port: "I[3]" }
	terminal	{ cell: "LUT__20436" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][6]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21467" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27462" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22779" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxFrameRate[7]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmLost~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20464" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][8]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][8]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21477" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][9]~FF" port: "I[1]" }
 }
net {
	name: "n6673"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[15]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[16]~FF" port: "cin" }
 }
net {
	name: "n6671"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[16]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[17]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][10]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][10]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21485" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][11]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxVertPixeNumber[3]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20461" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[12]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[12]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[12]~FF" port: "I[1]" }
 }
net {
	name: "n6681"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[11]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[12]~FF" port: "cin" }
 }
net {
	name: "n6679"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[12]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[13]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][13]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxVertPixeNumber[5]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20459" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][14]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][14]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21504" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxVertPixeNumber[7]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20460" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][0]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27434" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][2]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27438" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][3]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxVertPixeNumber[11]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20456" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][48]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22382" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][5]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxVertPixeNumber[13]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[13]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20453" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][6]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21467" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[28]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[28]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[27]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][28]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][28]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][28]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22082" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][8]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][8]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21475" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][9]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][26]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22052" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][10]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][10]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21483" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][11]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][12]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21845" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][13]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxHoriPixeNumber[5]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20447" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][14]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][14]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21504" port: "I[0]" }
 }
net {
	name: "n6695"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[4]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[5]~FF" port: "cin" }
 }
net {
	name: "n6693"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[5]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[6]~FF" port: "cin" }
 }
net {
	name: "MipiRx_VidioRxHoriPixeNumber[7]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20450" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][0]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27433" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][42]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22293" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][2]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27437" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][3]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxHoriPixeNumber[11]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20444" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[2]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[2]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[2]~FF" port: "I[1]" }
 }
net {
	name: "n267"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[1]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[2]~FF" port: "cin" }
 }
net {
	name: "n6699"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[2]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[3]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][5]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxHoriPixeNumber[13]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[13]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20442" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][6]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21466" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][29]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22097" port: "I[0]" }
 }
net {
	name: "MipiRx_VidioRxHoriPixeNumber[15]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[15]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20443" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][8]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][8]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21477" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][9]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][22]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21995" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][10]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][10]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21485" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][11]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxVBlankTime_us[3]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22774" port: "I[1]" }
	terminal	{ cell: "LUT__22768" port: "I[1]" }
	terminal	{ cell: "LUT__21706" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][13]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxVBlankTime_us[5]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][14]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][14]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21503" port: "I[1]" }
 }
net {
	name: "n10018"
	terminal	{ cell: "LUT__21621" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[448][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[448][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[448][0]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[448][2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[448][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[6]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__27463" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxVBlankTime_us[7]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][0]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27433" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][60]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22563" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][2]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27437" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][3]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxVBlankTime_us[11]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][9]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][9]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21164" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][5]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxVBlankTime_us[13]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[13]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][6]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21466" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][4]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxVBlankTime_us[15]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[15]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][12]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21493" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][13]~FF" port: "I[1]" }
 }
net {
	name: "n6611"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i24" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[23]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[23]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19888" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i24" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][14]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][14]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21503" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][15]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxHBlankTime_us[3]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][15]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21891" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][1]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxHBlankTime_us[5]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][2]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21447" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][8]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21793" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxHBlankTime_us[7]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][4]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21454" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][51]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22428" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][6]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21464" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][7]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxHBlankTime_us[11]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][49]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22398" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][9]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxHBlankTime_us[13]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[13]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][10]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][10]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21484" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][35]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22188" port: "I[0]" }
 }
net {
	name: "MipiRx_VidioRxHBlankTime_us[15]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[15]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[75].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][12]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21491" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][13]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][14]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][14]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21501" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][15]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_StaRxDataType[3]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20502" port: "I[1]" }
 }
net {
	name: "n6641"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i9" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[8]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[8]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27300" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i9" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][2]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21447" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21732" port: "I[0]" }
 }
net {
	name: "MipiRx_StateRxVCActive[1]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxVCActive[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20506" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][4]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21454" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][4]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21189" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][6]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21464" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][7]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][55]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22491" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][9]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_ERROR[2]"
	terminal	{ cell: "MipiRx_ERROR[2]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20492" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][10]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][10]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21483" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][35]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22190" port: "I[1]" }
 }
net {
	name: "MipiRx_ERROR[4]"
	terminal	{ cell: "MipiRx_ERROR[4]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20490" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][12]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21491" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][13]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][33]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22161" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][14]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][14]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21501" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][15]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_ERROR[8]"
	terminal	{ cell: "MipiRx_ERROR[8]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[8]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20494" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][19]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21947" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][1]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_ERROR[10]"
	terminal	{ cell: "MipiRx_ERROR[10]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[10]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20492" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][2]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21446" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][12]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21842" port: "I[1]" }
 }
net {
	name: "MipiRx_ERROR[12]"
	terminal	{ cell: "MipiRx_ERROR[12]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[12]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20491" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][4]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21455" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][43]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22311" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][6]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21465" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][7]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_ERROR[16]"
	terminal	{ cell: "MipiRx_ERROR[16]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[16]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20496" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][52]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22445" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][9]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_StateRxReslutionChange[0]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxReslutionChange[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][10]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][10]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21484" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "MiPiRxRight[0]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19788" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[108].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[108].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[108].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][12]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[108].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21492" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[109].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[109].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[109].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][13]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][30]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22115" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[110].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[110].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[110].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][14]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][14]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[110].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21502" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[111].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[111].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[111].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[111].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[111].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[111].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][15]~FF" port: "I[1]" }
 }
net {
	name: "MiPiRxRight[4]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[111].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19787" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][11]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21827" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[113].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[113].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[113].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[113].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[113].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[113].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[7][1]~FF" port: "I[1]" }
 }
net {
	name: "MiPiRxRight[6]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[113].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19787" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[114].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[114].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[114].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[7][2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[7][2]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[114].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[7][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21446" port: "I[0]" }
 }
net {
	name: "ConfRxLanNum[1]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxLanNum[1]~FF" port: "O_seq" }
	terminal	{ cell: "MipiRxLanNum[0]~FF" port: "I[1]" }
	terminal	{ cell: "MipiRxLanNum[1]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxLanNum[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20567" port: "I[2]" }
 }
net {
	name: "n5742"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i11" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[10]~FF" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHPixelCnt[10]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[10]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20445" port: "I[2]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i11" port: "I[0]" }
 }
net {
	name: "n5740"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i12" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[11]~FF" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHPixelCnt[11]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[11]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20444" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i12" port: "I[0]" }
 }
net {
	name: "n5738"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i13" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[12]~FF" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHPixelCnt[12]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[12]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20444" port: "I[2]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i13" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[16]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[16]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/conn8[2][0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[0]~FF" port: "I[1]" }
 }
net {
	name: "n5734"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i15" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[14]~FF" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHPixelCnt[14]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[14]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20442" port: "I[2]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i15" port: "I[0]" }
 }
net {
	name: "n10416"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/cap_buf_read_done_p1~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_stop_trig~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_run_trig~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_run_trig_imdt~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22626" port: "I[2]" }
	terminal	{ cell: "LUT__21521" port: "I[1]" }
 }
net {
	name: "n9976"
	terminal	{ cell: "LUT__21521" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_stop_trig~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_run_trig~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_run_trig_imdt~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_stop_trig"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_stop_trig~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22861" port: "I[0]" }
	terminal	{ cell: "LUT__21738" port: "I[0]" }
 }
net {
	name: "n3137"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i1" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/address_counter[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/col_addr[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21530" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i1" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][0]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21079" port: "I[1]" }
 }
net {
	name: "n14731"
	terminal	{ cell: "LUT__27449" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[0]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22631" port: "I[1]" }
	terminal	{ cell: "LUT__19747" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_resetn_p1"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_resetn_p1~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_resetn~FF" port: "I[1]" }
 }
net {
	name: "n9999"
	terminal	{ cell: "LUT__21601" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[64][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[64][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[64][2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[64][0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[64][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22673" port: "I[3]" }
	terminal	{ cell: "LUT__21579" port: "I[0]" }
	terminal	{ cell: "LUT__22671" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][40]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22272" port: "I[1]" }
 }
net {
	name: "n10003"
	terminal	{ cell: "LUT__21605" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[128][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[128][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[128][1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[128][0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[128][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22694" port: "I[3]" }
	terminal	{ cell: "LUT__22692" port: "I[2]" }
	terminal	{ cell: "LUT__27442" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27441" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21586" port: "I[1]" }
 }
net {
	name: "n10294"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp4[0]~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp5[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp5[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp5[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22731" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21594" port: "I[1]" }
 }
net {
	name: "n10015"
	terminal	{ cell: "LUT__21618" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[384][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[384][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[384][1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[384][0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[384][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27444" port: "I[0]" }
	terminal	{ cell: "LUT__22762" port: "I[2]" }
	terminal	{ cell: "LUT__22760" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][53]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22461" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22773" port: "I[2]" }
	terminal	{ cell: "LUT__21591" port: "I[1]" }
	terminal	{ cell: "LUT__22767" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22664" port: "I[3]" }
	terminal	{ cell: "LUT__22661" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[0]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22801" port: "I[0]" }
	terminal	{ cell: "LUT__22798" port: "I[1]" }
	terminal	{ cell: "LUT__21693" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22805" port: "I[0]" }
	terminal	{ cell: "LUT__22797" port: "I[0]" }
	terminal	{ cell: "LUT__21710" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22804" port: "I[2]" }
	terminal	{ cell: "LUT__22796" port: "I[3]" }
	terminal	{ cell: "LUT__21738" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[9]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21804" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[11]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21834" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[13]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21864" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[44]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[44]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[17]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21924" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[19]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21954" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[21]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21984" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[25]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22044" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[27]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22074" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[29]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22104" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27464" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[33]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22164" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[35]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22194" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[37]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22224" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][33]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22160" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[41]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22284" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[43]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22314" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[45]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22344" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][42]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22296" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[49]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22404" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[51]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22434" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[53]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22464" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][28]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22085" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[57]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22524" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[59]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22554" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[61]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22584" port: "I[2]" }
 }
net {
	name: "n13307"
	terminal	{ cell: "LUT__21049" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[4]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__21065" port: "I[1]" }
 }
net {
	name: "n4978"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_29/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[5]~FF" port: "I[1]" }
 }
net {
	name: "n9045"
	terminal	{ cell: "LUT__21062" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/bit_count[5]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21034" port: "I[0]" }
	terminal	{ cell: "LUT__19690" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_29/i6" port: "I[0]" }
 }
net {
	name: "n4817"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/address_counter[2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21530" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i3" port: "I[0]" }
 }
net {
	name: "n4813"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/address_counter[4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21529" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i5" port: "I[0]" }
 }
net {
	name: "n4809"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/address_counter[6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21529" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i7" port: "I[0]" }
 }
net {
	name: "n4958"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[10]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21019" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/word_count[10]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19684" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i11" port: "I[0]" }
 }
net {
	name: "n4801"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[10]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/address_counter[10]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21527" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i11" port: "I[0]" }
 }
net {
	name: "n4797"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i13" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/address_counter[12]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21528" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i13" port: "I[0]" }
 }
net {
	name: "n4793"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i15" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[14]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/address_counter[14]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21528" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i15" port: "I[0]" }
 }
net {
	name: "n4956"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[11]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21019" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/word_count[11]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19684" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i12" port: "I[0]" }
 }
net {
	name: "n13585"
	terminal	{ cell: "LUT__21645" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[18]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/address_counter[18]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[18]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i4" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i19" port: "I[0]" }
 }
net {
	name: "n13587"
	terminal	{ cell: "LUT__21649" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[20]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[65]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[65]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[64]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21603" port: "I[1]" }
	terminal	{ cell: "LUT__21518" port: "I[0]" }
	terminal	{ cell: "LUT__21525" port: "I[0]" }
	terminal	{ cell: "LUT__19780" port: "I[3]" }
	terminal	{ cell: "LUT__19724" port: "I[3]" }
	terminal	{ cell: "LUT__19701" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/address_counter[20]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[20]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i6" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i21" port: "I[0]" }
 }
net {
	name: "n13589"
	terminal	{ cell: "LUT__21653" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[22]~FF" port: "I[0]" }
 }
net {
	name: "n13388"
	terminal	{ cell: "LUT__21205" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[1]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[2]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[1]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[0]~FF" port: "I[1]" }
 }
net {
	name: "n13593"
	terminal	{ cell: "LUT__21661" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[26]~FF" port: "I[0]" }
 }
net {
	name: "n9989"
	terminal	{ cell: "LUT__21558" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/opcode[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/opcode[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/opcode[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/opcode[3]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/opcode[2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/opcode[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21544" port: "I[2]" }
 }
net {
	name: "n3139"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_52/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/bit_count[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21545" port: "I[2]" }
	terminal	{ cell: "LUT__19719" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_52/i2" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][51]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22437" port: "I[1]" }
 }
net {
	name: "n4753"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_52/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/bit_count[5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21546" port: "I[3]" }
	terminal	{ cell: "LUT__19720" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_52/i6" port: "I[0]" }
 }
net {
	name: "n4749"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21540" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/word_count[2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21534" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i3" port: "I[0]" }
 }
net {
	name: "n4745"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21540" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/word_count[4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21533" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i5" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][59]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22557" port: "I[0]" }
 }
net {
	name: "n4737"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[8]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21541" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/word_count[8]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21536" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i9" port: "I[0]" }
 }
net {
	name: "n4733"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[10]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21538" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/word_count[10]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21536" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i11" port: "I[0]" }
 }
net {
	name: "n4729"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i13" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[12]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21538" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/word_count[12]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21535" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i13" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcVBlankMult[23]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "O[23]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[15]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankMultRslt[15]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[15]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[15]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19794" port: "I[0]" }
 }
net {
	name: "n14774"
	terminal	{ cell: "LUT__27505" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[1]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[1]~FF" port: "I[1]" }
 }
net {
	name: "n14749"
	terminal	{ cell: "LUT__27470" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[3]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[2]~FF" port: "I[1]" }
 }
net {
	name: "n14751"
	terminal	{ cell: "LUT__27474" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[5]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][13]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21867" port: "I[1]" }
 }
net {
	name: "n13715"
	terminal	{ cell: "LUT__21810" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[9]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[10]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[9]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[9]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21780" port: "I[1]" }
 }
net {
	name: "n13743"
	terminal	{ cell: "LUT__21840" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[11]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[12]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[11]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[11]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[10]~FF" port: "I[3]" }
 }
net {
	name: "n13771"
	terminal	{ cell: "LUT__21870" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[13]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[14]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[14]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[13]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[13]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[13]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[12]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21755" port: "I[1]" }
 }
net {
	name: "n13827"
	terminal	{ cell: "LUT__21930" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[17]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[18]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[18]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[17]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[17]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[17]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[16]~FF" port: "I[3]" }
 }
net {
	name: "n13855"
	terminal	{ cell: "LUT__21960" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[19]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[20]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[20]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[19]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[19]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[19]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[18]~FF" port: "I[3]" }
 }
net {
	name: "n13883"
	terminal	{ cell: "LUT__21990" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[21]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[22]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[22]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[21]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[21]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[21]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[20]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][49]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22407" port: "I[0]" }
 }
net {
	name: "n13939"
	terminal	{ cell: "LUT__22050" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[25]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[26]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[26]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[25]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[25]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[25]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[24]~FF" port: "I[3]" }
 }
net {
	name: "n13967"
	terminal	{ cell: "LUT__22080" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[27]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[28]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[28]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[27]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[27]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[27]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[26]~FF" port: "I[3]" }
 }
net {
	name: "n13995"
	terminal	{ cell: "LUT__22110" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[29]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[30]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[30]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[29]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[29]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[29]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[28]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][47]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22377" port: "I[0]" }
 }
net {
	name: "n14051"
	terminal	{ cell: "LUT__22170" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[33]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[34]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[34]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[33]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[33]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[33]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[32]~FF" port: "I[3]" }
 }
net {
	name: "n14079"
	terminal	{ cell: "LUT__22200" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[35]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[36]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[36]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[35]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[35]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[35]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[34]~FF" port: "I[3]" }
 }
net {
	name: "n14107"
	terminal	{ cell: "LUT__22230" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[37]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[38]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[38]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[37]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[37]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[37]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[36]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][33]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22167" port: "I[0]" }
 }
net {
	name: "n14163"
	terminal	{ cell: "LUT__22290" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[41]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[42]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[42]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[41]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[41]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[41]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[40]~FF" port: "I[3]" }
 }
net {
	name: "n14191"
	terminal	{ cell: "LUT__22320" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[43]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[44]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[44]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[43]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[43]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[43]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[42]~FF" port: "I[3]" }
 }
net {
	name: "n14219"
	terminal	{ cell: "LUT__22350" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[45]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[46]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[46]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[45]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[45]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[45]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[44]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/internal_reg_r0[0]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/internal_reg_r0[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/commit_sync1~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21069" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/commit_sync1"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/commit_sync1~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/commit_sync2~FF" port: "I[1]" }
 }
net {
	name: "n14275"
	terminal	{ cell: "LUT__22410" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[49]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[50]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[50]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[49]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[49]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[49]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[48]~FF" port: "I[3]" }
 }
net {
	name: "n14303"
	terminal	{ cell: "LUT__22440" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[51]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[52]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[52]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[51]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[51]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[51]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[50]~FF" port: "I[3]" }
 }
net {
	name: "n14331"
	terminal	{ cell: "LUT__22470" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[53]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[54]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[54]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[53]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[53]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[53]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[52]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[15]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[15]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[14]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19701" port: "I[0]" }
 }
net {
	name: "n14387"
	terminal	{ cell: "LUT__22530" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[57]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[58]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[58]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[57]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[57]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[57]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[56]~FF" port: "I[3]" }
 }
net {
	name: "n14415"
	terminal	{ cell: "LUT__22560" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[59]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[60]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[60]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[59]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[59]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[59]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[58]~FF" port: "I[3]" }
 }
net {
	name: "n14443"
	terminal	{ cell: "LUT__22590" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[61]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[62]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[62]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[61]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_out_shift_reg[61]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[61]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[60]~FF" port: "I[3]" }
 }
net {
	name: "n12854"
	terminal	{ cell: "LUT__19869" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[0]~FF" port: "I[1]" }
 }
net {
	name: "n12853"
	terminal	{ cell: "LUT__19868" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHPixelNum[0]~FF" port: "I[3]" }
 }
net {
	name: "n14470"
	terminal	{ cell: "LUT__22620" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/module_state[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/module_state[3]~FF" port: "I[0]" }
 }
net {
	name: "n12721"
	terminal	{ cell: "LUT__19717" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/module_state[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/module_state[1]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/module_state[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19721" port: "I[3]" }
 }
net {
	name: "n13537"
	terminal	{ cell: "LUT__21550" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/module_state[2]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__21590" port: "I[0]" }
	terminal	{ cell: "LUT__21588" port: "I[3]" }
	terminal	{ cell: "LUT__21583" port: "I[0]" }
	terminal	{ cell: "LUT__21551" port: "I[1]" }
	terminal	{ cell: "LUT__21561" port: "I[1]" }
 }
net {
	name: "n14469"
	terminal	{ cell: "LUT__22619" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/module_state[2]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/module_state[2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/module_state[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22615" port: "I[0]" }
	terminal	{ cell: "LUT__22614" port: "I[1]" }
	terminal	{ cell: "LUT__21599" port: "I[1]" }
	terminal	{ cell: "LUT__21596" port: "I[2]" }
	terminal	{ cell: "LUT__21590" port: "I[1]" }
	terminal	{ cell: "LUT__21588" port: "I[0]" }
	terminal	{ cell: "LUT__21583" port: "I[1]" }
	terminal	{ cell: "LUT__21552" port: "I[2]" }
	terminal	{ cell: "LUT__21550" port: "I[1]" }
	terminal	{ cell: "LUT__21549" port: "I[1]" }
	terminal	{ cell: "LUT__21547" port: "I[1]" }
	terminal	{ cell: "LUT__21514" port: "I[2]" }
	terminal	{ cell: "LUT__21589" port: "I[1]" }
	terminal	{ cell: "LUT__19746" port: "I[2]" }
	terminal	{ cell: "LUT__19722" port: "I[0]" }
	terminal	{ cell: "LUT__19717" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19727" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22631" port: "I[3]" }
	terminal	{ cell: "LUT__19745" port: "I[1]" }
	terminal	{ cell: "LUT__19727" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19725" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19725" port: "I[0]" }
 }
net {
	name: "n14488"
	terminal	{ cell: "LUT__22686" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp4[0]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp4[0]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp3[0]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__21714" port: "I[0]" }
 }
net {
	name: "n10276"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp4[0]~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp5[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp4[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp4[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22693" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19730" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[5]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__19724" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[9]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[8]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__19729" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[8]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19729" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[11]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[10]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19732" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[10]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[9]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__19732" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][59]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22558" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[15]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[15]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[14]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19724" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[14]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[14]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[13]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19730" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[17]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[17]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[16]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19742" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[16]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[16]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[15]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__19740" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[19]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[19]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[18]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19741" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[18]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[18]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[17]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19742" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][39]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22258" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[23]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[23]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[22]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19740" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[22]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[22]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[21]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__19739" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[25]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[25]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[24]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__19737" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[24]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[24]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[23]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__19735" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[27]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[27]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[26]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__19734" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[26]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[26]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[25]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19737" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[18]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[18]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[10]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[31]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[31]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[30]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__19735" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/crc_data_out[30]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[30]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/axi_crc_i/edb_top_inst/LA_MipiRx/crc_data_out[29]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__19736" port: "I[2]" }
 }
net {
	name: "MipiRx_VSYNC[1]"
	terminal	{ cell: "MipiRx_VSYNC[1]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[1]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVSyncReg[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22664" port: "I[0]" }
	terminal	{ cell: "LUT__22661" port: "I[0]" }
 }
net {
	name: "MipiRx_VSYNC[3]"
	terminal	{ cell: "MipiRx_VSYNC[3]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27284" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din[3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp4[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp3[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][24]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22033" port: "I[1]" }
 }
net {
	name: "MipiRx_HSYNC[3]"
	terminal	{ cell: "MipiRx_HSYNC[3]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27282" port: "I[1]" }
 }
net {
	name: "MipiRx_DATA[15]"
	terminal	{ cell: "MipiRx_DATA[15]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[10]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27397" port: "I[1]" }
	terminal	{ cell: "LUT__27396" port: "I[0]" }
	terminal	{ cell: "LUT__27395" port: "I[3]" }
	terminal	{ cell: "LUT__27394" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din[10]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[10]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__22711" port: "I[0]" }
	terminal	{ cell: "LUT__22719" port: "I[3]" }
 }
net {
	name: "MipiRx_DATA[31]"
	terminal	{ cell: "MipiRx_DATA[31]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[12]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27407" port: "I[3]" }
	terminal	{ cell: "LUT__27408" port: "I[0]" }
	terminal	{ cell: "LUT__27409" port: "I[1]" }
	terminal	{ cell: "LUT__27406" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din[12]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[12]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22721" port: "I[0]" }
	terminal	{ cell: "LUT__22714" port: "I[0]" }
	terminal	{ cell: "LUT__22715" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][17]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21928" port: "I[1]" }
 }
net {
	name: "MipiRx_DATA[63]"
	terminal	{ cell: "MipiRx_DATA[63]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[16]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27423" port: "I[3]" }
	terminal	{ cell: "LUT__27424" port: "I[0]" }
	terminal	{ cell: "LUT__27425" port: "I[1]" }
	terminal	{ cell: "LUT__27422" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din[16]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[16]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[7]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[16]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__22717" port: "I[0]" }
	terminal	{ cell: "LUT__22716" port: "I[3]" }
 }
net {
	name: "MipiRx_VC[0]"
	terminal	{ cell: "MipiRx_VC[0]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[18]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27284" port: "I[3]" }
	terminal	{ cell: "LUT__20560" port: "I[1]" }
	terminal	{ cell: "LUT__20559" port: "I[0]" }
	terminal	{ cell: "LUT__20558" port: "I[1]" }
	terminal	{ cell: "LUT__20484" port: "I[1]" }
	terminal	{ cell: "LUT__27282" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din[18]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[18]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp1[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp4[0]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp3[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[18]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din[20]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[20]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[20]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22773" port: "I[3]" }
	terminal	{ cell: "LUT__22767" port: "I[1]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[2]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20609" port: "I[1]" }
 }
net {
	name: "n1597"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[1]~FF" port: "cout" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[2]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din[24]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[24]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[24]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[4]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22769" port: "I[3]" }
	terminal	{ cell: "LUT__22771" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[64][1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[64][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22673" port: "I[0]" }
	terminal	{ cell: "LUT__22672" port: "I[2]" }
	terminal	{ cell: "LUT__21694" port: "I[0]" }
	terminal	{ cell: "LUT__22671" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22664" port: "I[1]" }
	terminal	{ cell: "LUT__22661" port: "I[2]" }
	terminal	{ cell: "LUT__21695" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][57]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22528" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21739" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21767" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][9]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21805" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][44]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22333" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][13]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21865" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][15]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21895" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][17]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21925" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][37]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22228" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][21]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21985" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][23]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22015" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][25]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22045" port: "I[0]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[18]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[18]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[18]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20606" port: "I[1]" }
 }
net {
	name: "n5400"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[17]~FF" port: "cout" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[18]~FF" port: "cin" }
 }
net {
	name: "n5398"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[18]~FF" port: "cout" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[19]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][29]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22105" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][31]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22135" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][33]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22165" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcVBlankMult[20]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "O[20]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[12]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankMultRslt[12]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[12]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[12]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19793" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][37]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22225" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][39]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22255" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][41]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22285" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22686" port: "I[1]" }
	terminal	{ cell: "LUT__21704" port: "I[0]" }
	terminal	{ cell: "LUT__22683" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][45]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22345" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][47]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22375" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][49]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22405" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21711" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22668" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][53]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22465" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][55]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22495" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][57]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22525" port: "I[0]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChk[0]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[0]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[0]~FF" port: "I[1]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChkEn"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkEn~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[0]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[2]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[1]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[5]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[7]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[6]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[6]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[3]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[5]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[0]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[3]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[4]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[7]~FF" port: "RE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[4]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[1]~FF" port: "CE" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][61]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22585" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][63]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27481" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][52]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22450" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21753" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][8]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21783" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][10]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21820" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][38]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22240" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][14]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21880" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][16]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21910" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][18]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21940" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][31]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22135" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][22]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22000" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][24]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22030" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][26]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22060" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][48]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22390" port: "I[1]" }
 }
net {
	name: "PixelTxValid"
	terminal	{ cell: "PixelTxValid~FF" port: "O_seq" }
	terminal	{ cell: "PixelTxValid" port: "outpad" }
 }
net {
	name: "n8602"
	terminal	{ cell: "LUT__27401" port: "O" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[0]~FF" port: "I[0]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[1]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[0]~FF" port: "I[1]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/LastRxData[0]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[0]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[0]~FF" port: "I[1]" }
 }
net {
	name: "MipiRxError[0]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[0]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[0]~FF" port: "CE" }
	terminal	{ cell: "LUT__19785" port: "I[0]" }
 }
net {
	name: "U3_MipiRxControl/RxErrClrCnt[11]"
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[11]~FF" port: "I[0]" }
 }
net {
	name: "n5450"
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[11]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[12]~FF" port: "cin" }
 }
net {
	name: "PixelTxVSync"
	terminal	{ cell: "PixelTxVSync~FF" port: "O_seq" }
	terminal	{ cell: "TxVSyncPos~FF" port: "I[0]" }
	terminal	{ cell: "TxVSyncNeg~FF" port: "I[1]" }
	terminal	{ cell: "PixelTxVSync" port: "outpad" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][39]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22255" port: "I[1]" }
 }
net {
	name: "U3_MipiRxControl/RxErrClrCnt[8]"
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[8]~FF" port: "I[0]" }
 }
net {
	name: "n5458"
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[7]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[8]~FF" port: "cin" }
 }
net {
	name: "n5456"
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[8]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[9]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][30]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22120" port: "I[1]" }
 }
net {
	name: "n8857"
	terminal	{ cell: "LUT__27417" port: "O" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[5]~FF" port: "I[0]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[5]~FF" port: "I[0]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/LastRxData[5]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[5]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[5]~FF" port: "I[1]" }
 }
net {
	name: "MipiRxError[5]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[5]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[5]~FF" port: "CE" }
	terminal	{ cell: "LUT__19784" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][44]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22330" port: "I[1]" }
 }
net {
	name: "PixelTxHSync"
	terminal	{ cell: "PixelTxHSync~FF" port: "O_seq" }
	terminal	{ cell: "PixelTxHSync" port: "outpad" }
 }
net {
	name: "n8811"
	terminal	{ cell: "LUT__27413" port: "O" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[4]~FF" port: "I[0]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[4]~FF" port: "I[0]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/LastRxData[4]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[4]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[4]~FF" port: "I[1]" }
 }
net {
	name: "MipiRxError[4]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[4]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[4]~FF" port: "CE" }
	terminal	{ cell: "LUT__19784" port: "I[0]" }
 }
net {
	name: "ConfRxLanNum[2]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxLanNum[2]~FF" port: "O_seq" }
	terminal	{ cell: "MipiRxLanNum[0]~FF" port: "I[2]" }
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxLanNum[2]~FF" port: "I[1]" }
	terminal	{ cell: "MipiRxLanNum[1]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__20569" port: "I[1]" }
 }
net {
	name: "MipiRx_LANES[0]"
	terminal	{ cell: "MipiRxLanNum[0]~FF" port: "O_seq" }
	terminal	{ cell: "MipiRx_LANES[0]" port: "outpad" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][58]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22540" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][60]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22570" port: "I[1]" }
 }
net {
	name: "U3_MipiRxControl/RxErrClrCnt[1]"
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[1]~FF" port: "I[0]" }
 }
net {
	name: "n1541"
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[0]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[1]~FF" port: "cin" }
 }
net {
	name: "n5470"
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[1]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[2]~FF" port: "cin" }
 }
net {
	name: "n8765"
	terminal	{ cell: "LUT__27409" port: "O" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[3]~FF" port: "I[0]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[3]~FF" port: "I[0]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/LastRxData[3]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[3]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[3]~FF" port: "I[1]" }
 }
net {
	name: "n5439"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[3]~FF" port: "cout" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[4]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22669" port: "I[1]" }
 }
net {
	name: "n5476"
	terminal	{ cell: "U3_MipiRxControl/add_22/i13" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[12]~FF" port: "I[2]" }
 }
net {
	name: "U3_MipiRxControl/RxCSIRstCnt[12]"
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i13" port: "I[0]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[6]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[6]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20612" port: "I[1]" }
 }
net {
	name: "n5424"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[5]~FF" port: "cout" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[6]~FF" port: "cin" }
 }
net {
	name: "n5422"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[6]~FF" port: "cout" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[7]~FF" port: "cin" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[10]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[10]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20611" port: "I[1]" }
 }
net {
	name: "n5414"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[10]~FF" port: "cout" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[11]~FF" port: "cin" }
 }
net {
	name: "n5480"
	terminal	{ cell: "U3_MipiRxControl/add_22/i11" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[10]~FF" port: "I[2]" }
 }
net {
	name: "U3_MipiRxControl/RxCSIRstCnt[10]"
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i11" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din[2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[2]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__22665" port: "I[2]" }
	terminal	{ cell: "LUT__22662" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22668" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21728" port: "I[0]" }
 }
net {
	name: "n5492"
	terminal	{ cell: "U3_MipiRxControl/add_22/i5" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[4]~FF" port: "I[2]" }
 }
net {
	name: "U3_MipiRxControl/RxCSIRstCnt[4]"
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i5" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][9]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21808" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][11]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21838" port: "I[0]" }
 }
net {
	name: "n5490"
	terminal	{ cell: "U3_MipiRxControl/add_22/i6" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[5]~FF" port: "I[2]" }
 }
net {
	name: "U3_MipiRxControl/RxCSIRstCnt[5]"
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i6" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][19]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21958" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][16]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21913" port: "I[0]" }
 }
net {
	name: "n5496"
	terminal	{ cell: "U3_MipiRxControl/add_22/i3" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[2]~FF" port: "I[2]" }
 }
net {
	name: "U3_MipiRxControl/RxCSIRstCnt[2]"
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i3" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][18]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21943" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][43]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22318" port: "I[0]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[23]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[23]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[23]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20605" port: "I[2]" }
 }
net {
	name: "n5390"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[22]~FF" port: "cout" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[23]~FF" port: "cin" }
 }
net {
	name: "MipiRxError[2]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[2]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[2]~FF" port: "CE" }
	terminal	{ cell: "LUT__19785" port: "I[2]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChk[2]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[2]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[2]~FF" port: "I[1]" }
 }
net {
	name: "n5503"
	terminal	{ cell: "U3_MipiRxControl/add_14/i14" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[13]~FF" port: "I[2]" }
 }
net {
	name: "U3_MipiRxControl/RxDPHYRstCnt[13]"
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i14" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcVBlankMult[21]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "O[21]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[13]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankMultRslt[13]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[13]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[13]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19793" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][35]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22198" port: "I[0]" }
 }
net {
	name: "n5509"
	terminal	{ cell: "U3_MipiRxControl/add_14/i11" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[10]~FF" port: "I[2]" }
 }
net {
	name: "U3_MipiRxControl/RxDPHYRstCnt[10]"
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i11" port: "I[0]" }
 }
net {
	name: "MipiRxError[1]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[1]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[1]~FF" port: "CE" }
	terminal	{ cell: "LUT__19785" port: "I[1]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChk[1]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[1]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[1]~FF" port: "I[1]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChk[5]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[5]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[5]~FF" port: "I[1]" }
 }
net {
	name: "MiPiRxRight[5]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[112].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19787" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][39]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22258" port: "I[0]" }
 }
net {
	name: "n6891"
	terminal	{ cell: "add_26/i1" port: "O" }
	terminal	{ cell: "TxDPHYRstCnt[0]~FF" port: "I[2]" }
 }
net {
	name: "TxDPHYRstCnt[0]"
	terminal	{ cell: "TxDPHYRstCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "add_26/i1" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcVBlankMult[16]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "O[16]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[8]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankMultRslt[8]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[8]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[8]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19792" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][49]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22408" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][54]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22483" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcVBlankMult[15]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "O[15]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[7]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankMultRslt[7]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19792" port: "I[3]" }
 }
net {
	name: "n5523"
	terminal	{ cell: "U3_MipiRxControl/add_14/i4" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[3]~FF" port: "I[2]" }
 }
net {
	name: "U3_MipiRxControl/RxDPHYRstCnt[3]"
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i4" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][36]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22213" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcVBlankMult[14]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "O[14]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[6]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankMultRslt[6]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19791" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27460" port: "I[0]" }
 }
net {
	name: "U3_MipiRxControl/ConfLastRxLanNum[0]"
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxLanNum[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20566" port: "I[0]" }
 }
net {
	name: "n2023"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i1" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21020" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/word_count[0]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19685" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i1" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][10]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21823" port: "I[1]" }
 }
net {
	name: "U3_MipiRxControl/ConfLastRxLanNum[2]"
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxLanNum[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20569" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][9]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21808" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][25]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22048" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcVBlankMult[13]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "O[13]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[5]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankMultRslt[5]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[5]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19791" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[17]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[17]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[9]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][23]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22018" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][8]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21786" port: "I[1]" }
 }
net {
	name: "MMipiTx_HRES[0]"
	terminal	{ cell: "MipiTx_HRES[0]~FF" port: "O_seq" }
	terminal	{ cell: "MMipiTx_HRES[0]" port: "outpad" }
	terminal	{ cell: "MipiTx_HRES[0]" port: "outpad" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][31]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22138" port: "I[1]" }
 }
net {
	name: "MipiRx_ERROR[17]"
	terminal	{ cell: "MipiRx_ERROR[17]" port: "inpad" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[17]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20497" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxError[17]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20497" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[26]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[26]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[25]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19707" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[25]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[25]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[24]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__19707" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][35]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22198" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][41]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22288" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcVBlankMult[9]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "O[9]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][45]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22348" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][46]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22363" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][48]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22393" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxError[10]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20492" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[20]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[20]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[19]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__19714" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[19]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[19]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[18]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19714" port: "I[3]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxError[8]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20494" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][60]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22573" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxError[4]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20490" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][62]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22603" port: "I[1]" }
 }
net {
	name: "n10275"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp3[0]~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp6[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp6[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp6[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22693" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[18]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[18]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[17]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19712" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][36]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22202" port: "I[0]" }
 }
net {
	name: "n14779"
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/sub_46/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[0]~FF" port: "cin" }
 }
net {
	name: "MipiTx_ParamTxHoriSyncLength_Cycle[0]"
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_ParamTxHoriSyncLength_Cycle[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/HSyncLen[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19846" port: "I[0]" }
	terminal	{ cell: "LUT__19836" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[11]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[10]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19699" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21713" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21741" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[8]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19697" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[7]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19698" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][11]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21837" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxVCAct[3]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVCAct[3]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxVCActive[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20507" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLen[0]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLen[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i1" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[4]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19704" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[3]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19703" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][24]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22032" port: "I[0]" }
 }
net {
	name: "n5595"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i16" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[15]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][17]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21927" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][32]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22152" port: "I[0]" }
 }
net {
	name: "n5612"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i7" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[6]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxHBlankTime_us[6]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "n5600"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i13" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[12]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxHBlankTime_us[12]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[11]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][43]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22317" port: "I[0]" }
 }
net {
	name: "n5608"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i9" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[8]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxHBlankTime_us[8]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][44]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22332" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][51]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22437" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/DValidLen[0]"
	terminal	{ cell: "U2_MipiTxCtrl/DValidLen[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i1" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[3]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[3]~FF" port: "I[1]" }
 }
net {
	name: "n5616"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i5" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[4]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxHBlankTime_us[4]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[5]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19704" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21727" port: "I[1]" }
 }
net {
	name: "n5620"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i3" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[2]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxHBlankTime_us[2]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "n14784"
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/sub_80/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[0]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/HBlankLen[0]"
	terminal	{ cell: "U2_MipiTxCtrl/HBlankLen[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_74/add_2/i1" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21769" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHBlankCnt[4]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[4]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i1" port: "I[0]" }
 }
net {
	name: "n5656"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[3]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[4]~FF" port: "cin" }
 }
net {
	name: "n5654"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[4]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[5]~FF" port: "cin" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHBlankCnt[17]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[17]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[17]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i14" port: "I[0]" }
 }
net {
	name: "n5630"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[16]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[17]~FF" port: "cin" }
 }
net {
	name: "n5628"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[17]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[18]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][14]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21882" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][18]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21942" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHBlankCnt[13]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[13]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i10" port: "I[0]" }
 }
net {
	name: "n5638"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[12]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[13]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][20]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21972" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[15]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[15]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[14]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[14]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[14]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[14]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[14]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[14]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[13]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][26]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22062" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcVBlankMult[24]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "O[24]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[16]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankMultRslt[16]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[16]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[16]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19794" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][31]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22137" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHBlankCnt[9]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[9]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i6" port: "I[0]" }
 }
net {
	name: "n5646"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[8]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[9]~FF" port: "cin" }
 }
net {
	name: "n5644"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[9]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[10]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][30]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22122" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][44]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22332" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHBlankCnt[7]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[7]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i4" port: "I[0]" }
 }
net {
	name: "n5650"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[6]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[7]~FF" port: "cin" }
 }
net {
	name: "n5648"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[7]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[8]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/CalcVBlankMult[25]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "O[25]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[17]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankMultRslt[17]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[17]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[17]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19794" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][47]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22377" port: "I[1]" }
 }
net {
	name: "n10288"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp4~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp5~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp4"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp4~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22706" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcVBlankMult[26]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "O[26]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[18]~FF" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHBlankCnt[2]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[2]~FF" port: "I[0]" }
 }
net {
	name: "n5660"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[1]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[2]~FF" port: "cin" }
 }
net {
	name: "n5658"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[2]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[3]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][54]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22482" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][62]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22602" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHBStaCnt[3]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBStaCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBStaCnt[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20479" port: "I[3]" }
 }
net {
	name: "n5663"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBStaCnt[2]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBStaCnt[3]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][42]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22302" port: "I[1]" }
 }
net {
	name: "n4950"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i15" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[14]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21020" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/word_count[14]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19685" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i15" port: "I[0]" }
 }
net {
	name: "n5669"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i13" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[12]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxVBlankTime_us[12]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "n14495"
	terminal	{ cell: "LUT__22706" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[2]~FF" port: "I[0]" }
 }
net {
	name: "n14496"
	terminal	{ cell: "LUT__22707" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[2]~FF" port: "I[1]" }
 }
net {
	name: "n14497"
	terminal	{ cell: "LUT__22708" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[2]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[192][2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[192][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[2]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__27461" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/tu_data[2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22798" port: "I[2]" }
	terminal	{ cell: "LUT__22803" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[256][1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[256][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27457" port: "I[0]" }
	terminal	{ cell: "LUT__22730" port: "I[2]" }
	terminal	{ cell: "LUT__22729" port: "I[3]" }
	terminal	{ cell: "LUT__22731" port: "I[0]" }
 }
net {
	name: "n5667"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i14" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[13]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][8]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21790" port: "I[0]" }
 }
net {
	name: "n4962"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[8]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21022" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/word_count[8]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19686" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i9" port: "I[0]" }
 }
net {
	name: "n5673"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i11" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[10]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxVBlankTime_us[10]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "n4964"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21022" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/word_count[7]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19686" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i8" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVBStaCnt[2]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBStaCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBStaCnt[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20475" port: "I[3]" }
 }
net {
	name: "n1275"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBStaCnt[1]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBStaCnt[2]~FF" port: "cin" }
 }
net {
	name: "n5732"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBStaCnt[2]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBStaCnt[3]~FF" port: "cin" }
 }
net {
	name: "n5679"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i8" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[7]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][18]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21933" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][22]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21993" port: "I[0]" }
 }
net {
	name: "n5687"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i4" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][24]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22023" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][30]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22116" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][29]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22101" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][40]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22266" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][35]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22191" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVBlankCnt[18]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[18]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[18]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i15" port: "I[0]" }
 }
net {
	name: "n5697"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[17]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[18]~FF" port: "cin" }
 }
net {
	name: "n5695"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[18]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[19]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][34]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22176" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][46]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22356" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVBlankCnt[16]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[16]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[16]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i13" port: "I[0]" }
 }
net {
	name: "n5701"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[15]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[16]~FF" port: "cin" }
 }
net {
	name: "n5699"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[16]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[17]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][45]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22341" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][49]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22400" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][8]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21790" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][53]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22461" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVBlankCnt[11]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[11]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i8" port: "I[0]" }
 }
net {
	name: "n5711"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[10]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[11]~FF" port: "cin" }
 }
net {
	name: "n5709"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[11]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[12]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankMultRslt[10]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[10]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[10]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19792" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVBlankCnt[9]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[9]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i6" port: "I[0]" }
 }
net {
	name: "n5715"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[8]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[9]~FF" port: "cin" }
 }
net {
	name: "n5713"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[9]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[10]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[29]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[29]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[5]~FF" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVBlankCnt[3]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[3]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i1" port: "I[1]" }
 }
net {
	name: "n5727"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[2]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[3]~FF" port: "cin" }
 }
net {
	name: "n5725"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[3]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[4]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][11]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21828" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][13]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21858" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVBlankCnt[4]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[4]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i1" port: "I[0]" }
 }
net {
	name: "n5723"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[4]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[5]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][22]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21993" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][19]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21948" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVBlankCnt[1]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[1]~FF" port: "I[0]" }
 }
net {
	name: "n1283"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[0]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[1]~FF" port: "cin" }
 }
net {
	name: "n5729"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[1]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[2]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][21]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21978" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/USecondCnt[7]"
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[7]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20471" port: "I[2]" }
 }
net {
	name: "n5531"
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[6]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[7]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[48]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[48]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[8]~FF" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/USecondCnt[5]"
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[5]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20471" port: "I[0]" }
 }
net {
	name: "n5535"
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[4]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[5]~FF" port: "cin" }
 }
net {
	name: "n5533"
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[5]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[6]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][44]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22325" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][50]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22416" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[58]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[58]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[6]~FF" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioRestChgChk[0]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioRestChgChk[0]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioRestChgChk[1]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxReslutionChange[0]~FF" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioRestChgChk[1]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioRestChgChk[1]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxReslutionChange[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][61]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22581" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][57]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22521" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[62]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[62]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfLanesNum[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21708" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp6[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp6[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22730" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22711" port: "I[2]" }
	terminal	{ cell: "LUT__21699" port: "I[0]" }
	terminal	{ cell: "LUT__22719" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27456" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22726" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22727" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[70]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[70]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/MipiTxVCEn[1]~FF" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHPixelCnt[6]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20447" port: "I[2]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i7" port: "I[0]" }
 }
net {
	name: "MipiRx_VidioRxHoriPixeNumber[6]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20447" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21714" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22689" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/opcode[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/opcode[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21544" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[74]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[74]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CtrlTxCSIRstN~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21777" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21762" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][8]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21789" port: "I[0]" }
 }
net {
	name: "n7260"
	terminal	{ cell: "LUT__19846" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "A[0]" }
 }
net {
	name: "n7637"
	terminal	{ cell: "LUT__19999" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "A[1]" }
 }
net {
	name: "n7638"
	terminal	{ cell: "LUT__20000" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "A[2]" }
 }
net {
	name: "n7639"
	terminal	{ cell: "LUT__20001" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "A[3]" }
 }
net {
	name: "n7640"
	terminal	{ cell: "LUT__20002" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "A[4]" }
 }
net {
	name: "n7641"
	terminal	{ cell: "LUT__20003" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "A[5]" }
 }
net {
	name: "n7642"
	terminal	{ cell: "LUT__20004" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "A[6]" }
 }
net {
	name: "n7643"
	terminal	{ cell: "LUT__20005" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "A[7]" }
 }
net {
	name: "n7644"
	terminal	{ cell: "LUT__20006" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "A[8]" }
 }
net {
	name: "n7645"
	terminal	{ cell: "LUT__20007" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "A[9]" }
 }
net {
	name: "n7646"
	terminal	{ cell: "LUT__20008" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "A[10]" }
 }
net {
	name: "n7647"
	terminal	{ cell: "LUT__20009" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "A[11]" }
 }
net {
	name: "n7648"
	terminal	{ cell: "LUT__20010" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "A[12]" }
 }
net {
	name: "n7649"
	terminal	{ cell: "LUT__20011" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "A[13]" }
 }
net {
	name: "n7650"
	terminal	{ cell: "LUT__20012" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "A[14]" }
 }
net {
	name: "n7651"
	terminal	{ cell: "LUT__20013" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "A[15]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriPayloadBitNum[6]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "O[6]" }
	terminal	{ cell: "LUT__27308" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriPayloadBitNum[8]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "O[8]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i1" port: "I[1]" }
	terminal	{ cell: "LUT__27316" port: "I[1]" }
	terminal	{ cell: "LUT__27311" port: "I[1]" }
	terminal	{ cell: "LUT__27313" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i2" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriPayloadBitNum[10]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "O[10]" }
	terminal	{ cell: "LUT__27324" port: "I[1]" }
	terminal	{ cell: "LUT__27319" port: "I[1]" }
	terminal	{ cell: "LUT__27321" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i3" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i4" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriPayloadBitNum[12]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "O[12]" }
	terminal	{ cell: "LUT__27332" port: "I[1]" }
	terminal	{ cell: "LUT__27327" port: "I[1]" }
	terminal	{ cell: "LUT__27329" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i5" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i6" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriPayloadBitNum[14]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "O[14]" }
	terminal	{ cell: "LUT__27340" port: "I[1]" }
	terminal	{ cell: "LUT__27335" port: "I[1]" }
	terminal	{ cell: "LUT__27337" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i7" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i8" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriPayloadBitNum[16]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "O[16]" }
	terminal	{ cell: "LUT__27348" port: "I[1]" }
	terminal	{ cell: "LUT__27343" port: "I[1]" }
	terminal	{ cell: "LUT__27345" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i9" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i10" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriPayloadBitNum[18]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "O[18]" }
	terminal	{ cell: "LUT__27356" port: "I[1]" }
	terminal	{ cell: "LUT__27351" port: "I[1]" }
	terminal	{ cell: "LUT__27353" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i11" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i12" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriPayloadBitNum[20]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "O[20]" }
	terminal	{ cell: "LUT__27364" port: "I[1]" }
	terminal	{ cell: "LUT__27359" port: "I[1]" }
	terminal	{ cell: "LUT__27361" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i13" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i14" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriPayloadBitNum[22]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "O[22]" }
	terminal	{ cell: "LUT__27372" port: "I[1]" }
	terminal	{ cell: "LUT__27367" port: "I[1]" }
	terminal	{ cell: "LUT__27369" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i15" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i16" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriPayloadBitNum[24]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "O[24]" }
	terminal	{ cell: "LUT__27375" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i17" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriPayloadBitNum[7]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "O[7]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i1" port: "I[0]" }
	terminal	{ cell: "LUT__27309" port: "I[0]" }
	terminal	{ cell: "LUT__27312" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriPayloadBitNum[9]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "O[9]" }
	terminal	{ cell: "LUT__27317" port: "I[0]" }
	terminal	{ cell: "LUT__27315" port: "I[1]" }
	terminal	{ cell: "LUT__27320" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i2" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i3" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriPayloadBitNum[11]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "O[11]" }
	terminal	{ cell: "LUT__27323" port: "I[1]" }
	terminal	{ cell: "LUT__27325" port: "I[0]" }
	terminal	{ cell: "LUT__27328" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i4" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i5" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriPayloadBitNum[13]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "O[13]" }
	terminal	{ cell: "LUT__27333" port: "I[0]" }
	terminal	{ cell: "LUT__27331" port: "I[1]" }
	terminal	{ cell: "LUT__27336" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i6" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i7" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriPayloadBitNum[15]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "O[15]" }
	terminal	{ cell: "LUT__27339" port: "I[1]" }
	terminal	{ cell: "LUT__27341" port: "I[0]" }
	terminal	{ cell: "LUT__27344" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i8" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i9" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriPayloadBitNum[17]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "O[17]" }
	terminal	{ cell: "LUT__27349" port: "I[0]" }
	terminal	{ cell: "LUT__27347" port: "I[1]" }
	terminal	{ cell: "LUT__27352" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i10" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i11" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriPayloadBitNum[19]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "O[19]" }
	terminal	{ cell: "LUT__27355" port: "I[1]" }
	terminal	{ cell: "LUT__27357" port: "I[0]" }
	terminal	{ cell: "LUT__27360" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i12" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i13" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriPayloadBitNum[21]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "O[21]" }
	terminal	{ cell: "LUT__27365" port: "I[0]" }
	terminal	{ cell: "LUT__27363" port: "I[1]" }
	terminal	{ cell: "LUT__27368" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i14" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i15" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/HoriPayloadBitNum[23]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_52" port: "O[23]" }
	terminal	{ cell: "LUT__27371" port: "I[1]" }
	terminal	{ cell: "LUT__27373" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i16" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i17" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[22]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[22]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/conn8[2][6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "LUT__22877" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/conn8[2][5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "LUT__22875" port: "I[0]" }
 }
net {
	name: "n1173"
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[1]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[2]~FF" port: "cin" }
 }
net {
	name: "n5799"
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[2]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[3]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[9]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/conn8[1][1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "LUT__27492" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[4]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/conn8[0][4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "LUT__22873" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[3]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/conn8[0][3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "LUT__22871" port: "I[1]" }
 }
net {
	name: "n5748"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i8" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[7]~FF" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHPixelCnt[7]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20450" port: "I[2]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i8" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][12]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21842" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][2]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21210" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][17]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21917" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][28]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22086" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][3]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21198" port: "I[1]" }
 }
net {
	name: "n5756"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i4" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][22]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21992" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][34]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22175" port: "I[0]" }
 }
net {
	name: "n5760"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i2" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[1]~FF" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHPixelCnt[1]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20449" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i2" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][37]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22220" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][58]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22535" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][6]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21179" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVPixelCnt[13]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[13]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[13]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20453" port: "I[0]" }
 }
net {
	name: "CfgTxFrmRate[0]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitChg~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[0]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitChg~FF" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i1" port: "I[1]" }
	terminal	{ cell: "LUT__19886" port: "I[3]" }
 }
net {
	name: "n6655"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i2" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[1]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[1]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19886" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i2" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVPixelCnt[11]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[11]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[11]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20456" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][56]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22505" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVPixelCnt[5]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[5]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[5]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20459" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][61]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22580" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][63]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22610" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVPixelCnt[6]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[6]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[6]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20459" port: "I[2]" }
 }
net {
	name: "MipiRx_VidioRxVertPixeNumber[6]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20459" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21777" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVPixelCnt[3]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[3]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20461" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][9]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21797" port: "I[1]" }
 }
net {
	name: "n6639"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i10" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[9]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[9]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19893" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i10" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][18]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21932" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVPixelCnt[14]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[14]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[14]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20453" port: "I[2]" }
 }
net {
	name: "n5766"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[13]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[14]~FF" port: "cin" }
 }
net {
	name: "n5764"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[14]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[15]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][20]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21962" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][29]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22100" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVPixelCnt[12]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[12]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[12]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20456" port: "I[2]" }
 }
net {
	name: "n5770"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[11]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[12]~FF" port: "cin" }
 }
net {
	name: "n5768"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[12]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[13]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][25]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22041" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][32]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22145" port: "I[1]" }
 }
net {
	name: "n5782"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[5]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[6]~FF" port: "cin" }
 }
net {
	name: "n5780"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[6]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[7]~FF" port: "cin" }
 }
net {
	name: "n6643"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i8" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[7]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[7]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcEnd~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i8" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][39]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22251" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVPixelCnt[7]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[7]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20460" port: "I[2]" }
 }
net {
	name: "n5778"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[7]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[8]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][49]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22401" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][1]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21215" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVPixelCnt[4]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[4]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20461" port: "I[2]" }
 }
net {
	name: "n5786"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[3]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[4]~FF" port: "cin" }
 }
net {
	name: "n5784"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[4]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[5]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][48]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22386" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[384][2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[384][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[5]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__27463" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][3]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21198" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][59]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22550" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioFrmCnt[7]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[7]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[7]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20464" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp4"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp4~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22751" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp1"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp1~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22753" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioFrmCnt[4]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[4]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[4]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20466" port: "I[0]" }
 }
net {
	name: "MipiRx_VidioRxFrameRate[4]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20466" port: "I[1]" }
	terminal	{ cell: "LUT__20435" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][46]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22355" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][7]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21170" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp6"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp6~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22751" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21746" port: "I[0]" }
 }
net {
	name: "n6633"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i13" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[12]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[12]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19893" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i13" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21760" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][11]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21831" port: "I[0]" }
 }
net {
	name: "n6631"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i14" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[13]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[13]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19891" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i14" port: "I[0]" }
 }
net {
	name: "n5797"
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[3]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[4]~FF" port: "cin" }
 }
net {
	name: "n5795"
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[4]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[5]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][33]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22158" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][23]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22011" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/SecondCnt[27]"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[27]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[27]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20420" port: "I[3]" }
 }
net {
	name: "n5544"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[26]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[27]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][25]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22038" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/SecondCnt[25]"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[25]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[25]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20424" port: "I[3]" }
 }
net {
	name: "n5548"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[24]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[25]~FF" port: "cin" }
 }
net {
	name: "n5546"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[25]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[26]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][11]~FF" port: "I[1]" }
 }
net {
	name: "n6625"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i17" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[16]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[16]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19891" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i17" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/SecondCnt[19]"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[19]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[19]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20423" port: "I[2]" }
 }
net {
	name: "n5560"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[18]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[19]~FF" port: "cin" }
 }
net {
	name: "n5558"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[19]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[20]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][43]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22308" port: "I[0]" }
 }
net {
	name: "n6623"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i18" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[17]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[17]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19890" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i18" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/SecondCnt[20]"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[20]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[20]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20423" port: "I[3]" }
 }
net {
	name: "n5556"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[20]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[21]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][53]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22458" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][14]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][14]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21141" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/SecondCnt[17]"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[17]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[17]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20425" port: "I[2]" }
 }
net {
	name: "n5564"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[16]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[17]~FF" port: "cin" }
 }
net {
	name: "n5562"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[17]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[18]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][52]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22443" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][3]~FF" port: "I[1]" }
 }
net {
	name: "n6619"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i20" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[19]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[19]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19890" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i20" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp2[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp1[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27453" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/SecondCnt[13]"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[13]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20418" port: "I[3]" }
 }
net {
	name: "n5570"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[13]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[14]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][9]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21801" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21760" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/SecondCnt[10]"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[10]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20419" port: "I[1]" }
 }
net {
	name: "n5578"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[9]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[10]~FF" port: "cin" }
 }
net {
	name: "n5576"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[10]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[11]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][62]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22593" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][4]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21190" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][2]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21209" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][20]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21966" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][19]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21951" port: "I[1]" }
 }
net {
	name: "n6613"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i23" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[22]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[22]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19888" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i23" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][26]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22053" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][28]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22083" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/SecondCnt[3]"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20421" port: "I[1]" }
 }
net {
	name: "n5592"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[2]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[3]~FF" port: "cin" }
 }
net {
	name: "n5590"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[3]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[4]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][38]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22233" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/RxVSyncErr"
	terminal	{ cell: "U3_MipiRxMonitor/RxVSyncErr~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxSyncErr~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "n6607"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i26" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[25]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[25]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19889" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i26" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxStaChgChk[0]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxStaChgChk[0]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxStateChange[0]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxStaChgChk[1]~FF" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxStaChgChk[1]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxStaChgChk[1]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxStateChange[0]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_StateRxStateChange[0]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxStateChange[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][8]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][61]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22578" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][44]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22323" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][59]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22548" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][10]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][10]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21158" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][43]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22308" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp2[0]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp4[0]~FF" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp3[0]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__21591" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp2[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp2[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22761" port: "I[0]" }
 }
net {
	name: "n10319"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp4[0]~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp5[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp5[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp5[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22760" port: "I[1]" }
 }
net {
	name: "n8314"
	terminal	{ cell: "LUT__20484" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVCAct[0]~FF" port: "CE" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxVCAct[0]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVCAct[0]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxVCActive[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20505" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][15]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][15]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21139" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp2[1]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp4[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp3[0]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__21698" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp2[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp2[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22761" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[4]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22769" port: "I[2]" }
	terminal	{ cell: "LUT__21731" port: "I[0]" }
	terminal	{ cell: "LUT__22771" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[2]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[2]~FF" port: "I[0]" }
 }
net {
	name: "n229"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[1]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[2]~FF" port: "cin" }
 }
net {
	name: "n7346"
	terminal	{ cell: "LUT__19894" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[2]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[4]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSPeriodAva~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[0]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[1]~FF" port: "RE" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[3]~FF" port: "RE" }
 }
net {
	name: "n6706"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[2]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[3]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][8]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21792" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][9]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21800" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][11]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21830" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVBlankCnt[0]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[0]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][1]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21214" port: "I[0]" }
 }
net {
	name: "n13093"
	terminal	{ cell: "LUT__20471" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondEn~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20472" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[4]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[4]~FF" port: "I[0]" }
 }
net {
	name: "n6704"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[3]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[4]~FF" port: "cin" }
 }
net {
	name: "n6702"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[4]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSPeriodAva~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][23]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22010" port: "I[0]" }
 }
net {
	name: "n8285"
	terminal	{ cell: "LUT__20469" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioRestChgChk[0]~FF" port: "RE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][25]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22037" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][31]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22127" port: "I[0]" }
 }
net {
	name: "n13023"
	terminal	{ cell: "LUT__20279" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[9]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[9]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20157" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i10" port: "I[0]" }
 }
net {
	name: "n8278"
	terminal	{ cell: "LUT__20438" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/DataAvailCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/DataAvailCnt[1]~FF" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/DataAvailCnt[0]"
	terminal	{ cell: "U3_MipiRxMonitor/DataAvailCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/DataAvailCnt[2]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/HSyncEnd~FF" port: "I[3]" }
	terminal	{ cell: "LUT__20438" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][41]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22277" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][4]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21190" port: "I[0]" }
 }
net {
	name: "MipiRx_VidioRxFrameRate[0]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20465" port: "I[1]" }
	terminal	{ cell: "LUT__20435" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][52]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22442" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][7]~FF" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxHSyncReg[0]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxHSyncReg[0]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxHSyncNeg~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxHSyncReg[1]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxHSyncPos~FF" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxHSyncReg[1]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxHSyncReg[1]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxHSyncNeg~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxHSyncPos~FF" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxHSyncNeg"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxHSyncNeg~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankAva~FF" port: "CE" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[4]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[4]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[4]~FF" port: "I[1]" }
 }
net {
	name: "n6697"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[3]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[4]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][8]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21792" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxVSyncReg[1]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVSyncReg[1]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVSyncPos~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVSyncNeg~FF" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxVSyncReg[0]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVSyncReg[0]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVSyncPos~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVSyncReg[1]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVSyncNeg~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][9]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][9]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21164" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][32]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22142" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][10]~FF" port: "I[1]" }
 }
net {
	name: "MMipiTx_DATA[49]"
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[55]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[55]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__23148" port: "I[0]" }
	terminal	{ cell: "LUT__23146" port: "I[0]" }
	terminal	{ cell: "LUT__23144" port: "I[0]" }
	terminal	{ cell: "LUT__23056" port: "I[0]" }
	terminal	{ cell: "LUT__23054" port: "I[0]" }
	terminal	{ cell: "MipiTx_DATA[49]" port: "outpad" }
	terminal	{ cell: "MipiTx_DATA[51]" port: "outpad" }
	terminal	{ cell: "MipiTx_DATA[53]" port: "outpad" }
	terminal	{ cell: "MipiTx_DATA[55]" port: "outpad" }
	terminal	{ cell: "MMipiTx_DATA[49]" port: "outpad" }
	terminal	{ cell: "MMipiTx_DATA[51]" port: "outpad" }
	terminal	{ cell: "MMipiTx_DATA[53]" port: "outpad" }
	terminal	{ cell: "MMipiTx_DATA[55]" port: "outpad" }
	terminal	{ cell: "LUT__22937" port: "I[0]" }
	terminal	{ cell: "LUT__23058" port: "I[0]" }
	terminal	{ cell: "LUT__23142" port: "I[0]" }
 }
net {
	name: "n5804"
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[47]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[55]~FF" port: "cin" }
 }
net {
	name: "n5802"
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[55]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[63]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][19]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21950" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][27]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22067" port: "I[1]" }
 }
net {
	name: "MMipiTx_DATA[33]"
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[39]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[39]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__23160" port: "I[0]" }
	terminal	{ cell: "LUT__23158" port: "I[0]" }
	terminal	{ cell: "LUT__23162" port: "I[0]" }
	terminal	{ cell: "LUT__23164" port: "I[0]" }
	terminal	{ cell: "LUT__23072" port: "I[0]" }
	terminal	{ cell: "LUT__23070" port: "I[0]" }
	terminal	{ cell: "LUT__22939" port: "I[0]" }
	terminal	{ cell: "MMipiTx_DATA[33]" port: "outpad" }
	terminal	{ cell: "MMipiTx_DATA[35]" port: "outpad" }
	terminal	{ cell: "MMipiTx_DATA[37]" port: "outpad" }
	terminal	{ cell: "MMipiTx_DATA[39]" port: "outpad" }
	terminal	{ cell: "MipiTx_DATA[33]" port: "outpad" }
	terminal	{ cell: "MipiTx_DATA[35]" port: "outpad" }
	terminal	{ cell: "MipiTx_DATA[37]" port: "outpad" }
	terminal	{ cell: "LUT__23068" port: "I[0]" }
	terminal	{ cell: "MipiTx_DATA[39]" port: "outpad" }
 }
net {
	name: "n5808"
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[31]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[39]~FF" port: "cin" }
 }
net {
	name: "n5806"
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[39]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[47]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][10]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21160" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][30]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22112" port: "I[1]" }
 }
net {
	name: "MipiTxVCCnt[1]"
	terminal	{ cell: "MipiTxVCCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "MipiTx_VC[1]~FF" port: "I[1]" }
	terminal	{ cell: "MipiTxVCCnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19809" port: "I[2]" }
 }
net {
	name: "n7220"
	terminal	{ cell: "LUT__19809" port: "O" }
	terminal	{ cell: "MipiTx_VC[1]~FF" port: "CE" }
	terminal	{ cell: "MipiTx_VC[0]~FF" port: "CE" }
 }
net {
	name: "n7221"
	terminal	{ cell: "LUT__19806" port: "O" }
	terminal	{ cell: "MipiTx_VC[1]~FF" port: "RE" }
	terminal	{ cell: "MipiTx_VC[0]~FF" port: "RE" }
	terminal	{ cell: "LUT__19809" port: "I[3]" }
 }
net {
	name: "MMipiTx_VC[1]"
	terminal	{ cell: "MipiTx_VC[1]~FF" port: "O_seq" }
	terminal	{ cell: "MipiTx_VC[1]" port: "outpad" }
	terminal	{ cell: "MMipiTx_VC[1]" port: "outpad" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][13]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21146" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][37]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22217" port: "I[1]" }
 }
net {
	name: "MipiRx_LANES[1]"
	terminal	{ cell: "MipiRxLanNum[1]~FF" port: "O_seq" }
	terminal	{ cell: "MipiRx_LANES[1]" port: "outpad" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][47]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22367" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][44]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22322" port: "I[1]" }
 }
net {
	name: "n6830"
	terminal	{ cell: "add_34/i16" port: "O" }
	terminal	{ cell: "TxCSIRstCnt[15]~FF" port: "I[2]" }
 }
net {
	name: "TxCSIRstCnt[15]"
	terminal	{ cell: "TxCSIRstCnt[15]~FF" port: "O_seq" }
	terminal	{ cell: "MipiTxCSIRstN~FF" port: "I[1]" }
	terminal	{ cell: "add_34/i1" port: "I[1]" }
	terminal	{ cell: "add_34/i16" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][15]~FF" port: "I[1]" }
 }
net {
	name: "n10348"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp3[0]~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp6[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp6[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp6[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22783" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][54]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22472" port: "I[1]" }
 }
net {
	name: "n6837"
	terminal	{ cell: "add_34/i12" port: "O" }
	terminal	{ cell: "TxCSIRstCnt[11]~FF" port: "I[2]" }
 }
net {
	name: "TxCSIRstCnt[11]"
	terminal	{ cell: "TxCSIRstCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "add_34/i12" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][56]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22502" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][2]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21207" port: "I[1]" }
 }
net {
	name: "n6841"
	terminal	{ cell: "add_34/i10" port: "O" }
	terminal	{ cell: "TxCSIRstCnt[9]~FF" port: "I[2]" }
 }
net {
	name: "TxCSIRstCnt[9]"
	terminal	{ cell: "TxCSIRstCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "add_34/i10" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[13]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[13]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[13]~FF" port: "I[1]" }
 }
net {
	name: "n6677"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[13]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[14]~FF" port: "cin" }
 }
net {
	name: "n6853"
	terminal	{ cell: "add_34/i4" port: "O" }
	terminal	{ cell: "TxCSIRstCnt[3]~FF" port: "I[2]" }
 }
net {
	name: "TxCSIRstCnt[3]"
	terminal	{ cell: "TxCSIRstCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "add_34/i4" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[14]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[14]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[14]~FF" port: "I[1]" }
 }
net {
	name: "n6851"
	terminal	{ cell: "add_34/i5" port: "O" }
	terminal	{ cell: "TxCSIRstCnt[4]~FF" port: "I[2]" }
 }
net {
	name: "TxCSIRstCnt[4]"
	terminal	{ cell: "TxCSIRstCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "add_34/i5" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[25]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[25]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[25]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[20]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[20]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[20]~FF" port: "I[1]" }
 }
net {
	name: "n6857"
	terminal	{ cell: "add_34/i2" port: "O" }
	terminal	{ cell: "TxCSIRstCnt[1]~FF" port: "I[2]" }
 }
net {
	name: "TxCSIRstCnt[1]"
	terminal	{ cell: "TxCSIRstCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "add_34/i2" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[24]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[24]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[24]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][7]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22775" port: "I[1]" }
	terminal	{ cell: "LUT__22770" port: "I[1]" }
	terminal	{ cell: "LUT__22769" port: "I[0]" }
	terminal	{ cell: "LUT__21717" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21717" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22779" port: "I[2]" }
 }
net {
	name: "n6864"
	terminal	{ cell: "add_26/i13" port: "O" }
	terminal	{ cell: "TxDPHYRstCnt[12]~FF" port: "I[2]" }
 }
net {
	name: "TxDPHYRstCnt[12]"
	terminal	{ cell: "TxDPHYRstCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "add_26/i13" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_pattern[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pattern[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/trigger_unit_inst/edb_top_inst/LA_MipiRx/tu_trigger~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22014" port: "I[0]" }
 }
net {
	name: "n14547"
	terminal	{ cell: "LUT__22805" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/trigger_unit_inst/edb_top_inst/LA_MipiRx/tu_trigger~FF" port: "I[1]" }
 }
net {
	name: "n14542"
	terminal	{ cell: "LUT__22800" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/trigger_unit_inst/edb_top_inst/LA_MipiRx/tu_trigger~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_pattern[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pattern[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/trigger_unit_inst/edb_top_inst/LA_MipiRx/tu_trigger~FF" port: "I[3]" }
	terminal	{ cell: "LUT__22029" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/tu_trigger"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/trigger_unit_inst/edb_top_inst/LA_MipiRx/tu_trigger~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22817" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22779" port: "I[3]" }
 }
net {
	name: "n6870"
	terminal	{ cell: "add_26/i10" port: "O" }
	terminal	{ cell: "TxDPHYRstCnt[9]~FF" port: "I[2]" }
 }
net {
	name: "TxDPHYRstCnt[9]"
	terminal	{ cell: "TxDPHYRstCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "add_26/i10" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][5]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27430" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[19]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[19]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[19]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[19]~FF" port: "I[1]" }
 }
net {
	name: "n6667"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[18]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[19]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/exp2~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[17]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__22753" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[17]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[17]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[17]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[19]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[19]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[19]~FF" port: "I[1]" }
 }
net {
	name: "n6887"
	terminal	{ cell: "add_26/i3" port: "O" }
	terminal	{ cell: "TxDPHYRstCnt[2]~FF" port: "I[2]" }
 }
net {
	name: "TxDPHYRstCnt[2]"
	terminal	{ cell: "TxDPHYRstCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "add_26/i3" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/conn8[0][1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[1]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/conn8[2][1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[1]~FF" port: "I[1]" }
 }
net {
	name: "n14763"
	terminal	{ cell: "LUT__27492" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[1]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_from_biu[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27505" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[3]~FF" port: "I[1]" }
 }
net {
	name: "MipiTx_TYPE[3]_2"
	terminal	{ cell: "MipiTx_TYPE[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__23129" port: "I[0]" }
	terminal	{ cell: "LUT__22934" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[13]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[13]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "MipiTx_TYPE[1]_2"
	terminal	{ cell: "MipiTx_TYPE[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__23131" port: "I[0]" }
	terminal	{ cell: "LUT__22935" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "MipiTx_HRES[10]_2"
	terminal	{ cell: "MipiTx_HRES[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__23113" port: "I[0]" }
	terminal	{ cell: "LUT__22929" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][2]~FF" port: "I[1]" }
 }
net {
	name: "MMipiTx_HRES[11]"
	terminal	{ cell: "MipiTx_HRES[11]~FF" port: "O_seq" }
	terminal	{ cell: "MipiTx_HRES[11]" port: "outpad" }
	terminal	{ cell: "MMipiTx_HRES[11]" port: "outpad" }
 }
net {
	name: "n14558"
	terminal	{ cell: "LUT__22818" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/register_conn[0][0]~FF" port: "I[0]" }
 }
net {
	name: "n14578"
	terminal	{ cell: "LUT__22838" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/register_conn[0][0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[0][0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/register_conn[0][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22898" port: "I[0]" }
	terminal	{ cell: "LUT__22884" port: "I[2]" }
	terminal	{ cell: "LUT__22882" port: "I[0]" }
	terminal	{ cell: "LUT__22866" port: "I[0]" }
	terminal	{ cell: "LUT__22862" port: "I[2]" }
	terminal	{ cell: "LUT__22861" port: "I[1]" }
	terminal	{ cell: "LUT__22838" port: "I[2]" }
	terminal	{ cell: "LUT__22832" port: "I[2]" }
	terminal	{ cell: "LUT__22818" port: "I[2]" }
	terminal	{ cell: "LUT__22807" port: "I[2]" }
	terminal	{ cell: "LUT__21577" port: "I[1]" }
	terminal	{ cell: "LUT__22863" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/module_state[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/module_state[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/cap_buf_read_done_p1~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/module_state[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22631" port: "I[2]" }
	terminal	{ cell: "LUT__22618" port: "I[1]" }
	terminal	{ cell: "LUT__22616" port: "I[1]" }
	terminal	{ cell: "LUT__21599" port: "I[3]" }
	terminal	{ cell: "LUT__21568" port: "I[2]" }
	terminal	{ cell: "LUT__21567" port: "I[2]" }
	terminal	{ cell: "LUT__21562" port: "I[1]" }
	terminal	{ cell: "LUT__21555" port: "I[1]" }
	terminal	{ cell: "LUT__21551" port: "I[2]" }
	terminal	{ cell: "LUT__21549" port: "I[0]" }
	terminal	{ cell: "LUT__21543" port: "I[3]" }
	terminal	{ cell: "LUT__21514" port: "I[1]" }
	terminal	{ cell: "LUT__21573" port: "I[0]" }
	terminal	{ cell: "LUT__19746" port: "I[3]" }
	terminal	{ cell: "LUT__19745" port: "I[2]" }
	terminal	{ cell: "LUT__19723" port: "I[0]" }
	terminal	{ cell: "LUT__19718" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/module_state[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/module_state[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/cap_buf_read_done_p1~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/module_state[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27439" port: "I[3]" }
	terminal	{ cell: "LUT__27440" port: "I[1]" }
	terminal	{ cell: "LUT__22618" port: "I[2]" }
	terminal	{ cell: "LUT__22614" port: "I[3]" }
	terminal	{ cell: "LUT__21598" port: "I[3]" }
	terminal	{ cell: "LUT__21574" port: "I[0]" }
	terminal	{ cell: "LUT__21571" port: "I[1]" }
	terminal	{ cell: "LUT__21568" port: "I[1]" }
	terminal	{ cell: "LUT__21566" port: "I[2]" }
	terminal	{ cell: "LUT__21562" port: "I[0]" }
	terminal	{ cell: "LUT__21555" port: "I[0]" }
	terminal	{ cell: "LUT__21551" port: "I[3]" }
	terminal	{ cell: "LUT__21549" port: "I[3]" }
	terminal	{ cell: "LUT__21543" port: "I[2]" }
	terminal	{ cell: "LUT__21514" port: "I[0]" }
	terminal	{ cell: "LUT__19746" port: "I[0]" }
	terminal	{ cell: "LUT__19723" port: "I[2]" }
	terminal	{ cell: "LUT__19718" port: "I[0]" }
 }
net {
	name: "n12726"
	terminal	{ cell: "LUT__19722" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/cap_buf_read_done_p1~FF" port: "I[2]" }
	terminal	{ cell: "LUT__21556" port: "I[0]" }
	terminal	{ cell: "LUT__21569" port: "I[0]" }
	terminal	{ cell: "LUT__19723" port: "I[1]" }
	terminal	{ cell: "LUT__22899" port: "I[3]" }
 }
net {
	name: "MipiTx_HRES[8]_2"
	terminal	{ cell: "MipiTx_HRES[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__23115" port: "I[0]" }
	terminal	{ cell: "LUT__22931" port: "I[0]" }
 }
net {
	name: "n4700"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i13" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[12]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22835" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i13" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/str_sync_wbff2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/str_sync_wbff2~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/axi_fsm_state[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/str_sync_wbff2q~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/str_sync_wbff2q"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/str_sync_wbff2q~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/axi_fsm_state[0]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/str_sync_wbff1"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/str_sync_wbff1~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/str_sync_wbff2~FF" port: "I[1]" }
 }
net {
	name: "MMipiTx_HRES[4]"
	terminal	{ cell: "MipiTx_HRES[4]~FF" port: "O_seq" }
	terminal	{ cell: "MipiTx_HRES[4]" port: "outpad" }
	terminal	{ cell: "MMipiTx_HRES[4]" port: "outpad" }
 }
net {
	name: "n4708"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[8]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[8]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22826" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i9" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][6]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21176" port: "I[0]" }
 }
net {
	name: "MMipiTx_HRES[1]"
	terminal	{ cell: "MipiTx_HRES[1]~FF" port: "O_seq" }
	terminal	{ cell: "MMipiTx_HRES[1]" port: "outpad" }
	terminal	{ cell: "MipiTx_HRES[1]" port: "outpad" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[3]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[3]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[3]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[6]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[6]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[6]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][7]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "n14584"
	terminal	{ cell: "LUT__22867" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/register_conn[0][2]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][9]~FF" port: "I[1]" }
 }
net {
	name: "n5820"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i3" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[2]~FF" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[2]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20179" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i3" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][2]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21208" port: "I[1]" }
 }
net {
	name: "n14587"
	terminal	{ cell: "LUT__22873" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[4]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_from_biu[4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27472" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/conn8[1][6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[6]~FF" port: "I[1]" }
 }
net {
	name: "n14589"
	terminal	{ cell: "LUT__22877" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[6]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_from_biu[6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27476" port: "I[3]" }
 }
net {
	name: "n5856"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i14" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[13]~FF" port: "I[0]" }
 }
net {
	name: "n5827"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i14" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[13]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[13]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20172" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i14" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][14]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21142" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22889" port: "I[1]" }
	terminal	{ cell: "LUT__22811" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i4" port: "I[0]" }
 }
net {
	name: "n4671"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "cin" }
 }
net {
	name: "n4669"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "cin" }
 }
net {
	name: "n5862"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i11" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[10]~FF" port: "I[0]" }
 }
net {
	name: "n5833"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i11" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[10]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[10]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20171" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i11" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22887" port: "I[1]" }
	terminal	{ cell: "LUT__22814" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i2" port: "I[0]" }
 }
net {
	name: "n4540"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "cin" }
 }
net {
	name: "n4690"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "n4678"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[12]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22816" port: "I[1]" }
	terminal	{ cell: "LUT__22883" port: "I[2]" }
 }
net {
	name: "n4674"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[12]~FF" port: "cin" }
 }
net {
	name: "n5876"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i4" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[3]~FF" port: "I[0]" }
 }
net {
	name: "n5847"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i4" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[3]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[3]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20170" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i4" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_pos[10]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22834" port: "I[1]" }
	terminal	{ cell: "LUT__21909" port: "I[1]" }
	terminal	{ cell: "LUT__22819" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][3]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21201" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/internal_register_select[11]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21582" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_pos[3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22832" port: "I[1]" }
	terminal	{ cell: "LUT__22821" port: "I[1]" }
	terminal	{ cell: "LUT__21804" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_pos[4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22834" port: "I[2]" }
	terminal	{ cell: "LUT__22821" port: "I[2]" }
	terminal	{ cell: "LUT__21819" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_pos[6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22820" port: "I[0]" }
	terminal	{ cell: "LUT__21849" port: "I[1]" }
	terminal	{ cell: "LUT__22827" port: "I[2]" }
 }
net {
	name: "n5949"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i4" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20267" port: "I[0]" }
 }
net {
	name: "n5889"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i4" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[3]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[3]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20165" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i4" port: "I[0]" }
 }
net {
	name: "n5895"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_74/add_2/i2" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20263" port: "I[0]" }
 }
net {
	name: "n5893"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i2" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[1]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[1]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20165" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i2" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "n12547"
	terminal	{ cell: "LUT__22903" port: "O" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/module_id_reg[1]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21271" port: "I[3]" }
	terminal	{ cell: "LUT__21015" port: "I[0]" }
	terminal	{ cell: "LUT__21513" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i2" port: "I[0]" }
 }
net {
	name: "n13026"
	terminal	{ cell: "LUT__20285" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[12]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[12]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20157" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i13" port: "I[0]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/module_id_reg[3]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21271" port: "I[2]" }
	terminal	{ cell: "LUT__21015" port: "I[2]" }
	terminal	{ cell: "LUT__21513" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i4" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][8]~FF" port: "I[1]" }
 }
net {
	name: "n13021"
	terminal	{ cell: "LUT__20275" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[7]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[7]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20159" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i8" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][11]~FF" port: "I[1]" }
 }
net {
	name: "n13019"
	terminal	{ cell: "LUT__20271" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[5]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[5]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20159" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i6" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][10]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21157" port: "I[0]" }
 }
net {
	name: "n5983"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i15" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[14]~FF" port: "I[0]" }
 }
net {
	name: "n5954"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i15" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[14]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[14]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20152" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i15" port: "I[0]" }
 }
net {
	name: "CfgTxFrmRate[3]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19881" port: "I[1]" }
	terminal	{ cell: "LUT__19880" port: "I[0]" }
 }
net {
	name: "n5982"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i16" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[15]~FF" port: "I[0]" }
 }
net {
	name: "n5953"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i16" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[15]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[15]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20152" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i16" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[8]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[0]~FF" port: "I[1]" }
 }
net {
	name: "n5987"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i13" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[12]~FF" port: "I[0]" }
 }
net {
	name: "n5958"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i13" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[12]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[12]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20151" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i13" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[20]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[20]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[12]~FF" port: "I[1]" }
 }
net {
	name: "n5995"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i9" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[8]~FF" port: "I[0]" }
 }
net {
	name: "n5966"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i9" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[8]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[8]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20153" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i9" port: "I[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[64]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[64]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[63]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/address_counter[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/address_counter[3]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[19]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21517" port: "I[0]" }
	terminal	{ cell: "LUT__21525" port: "I[1]" }
	terminal	{ cell: "LUT__19775" port: "I[3]" }
	terminal	{ cell: "LUT__19730" port: "I[3]" }
	terminal	{ cell: "LUT__19698" port: "I[1]" }
 }
net {
	name: "n6001"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i6" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[5]~FF" port: "I[0]" }
 }
net {
	name: "n5972"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i6" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[5]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[5]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20153" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i6" port: "I[0]" }
 }
net {
	name: "n6040"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i16" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[15]~FF" port: "I[0]" }
 }
net {
	name: "n6011"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i16" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[15]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[15]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20140" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i16" port: "I[0]" }
 }
net {
	name: "n6043"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i14" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[13]~FF" port: "I[0]" }
 }
net {
	name: "n6014"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i14" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[13]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[13]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20140" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i14" port: "I[0]" }
 }
net {
	name: "n6041"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i15" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[14]~FF" port: "I[0]" }
 }
net {
	name: "n6012"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i15" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[14]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[14]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20140" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i15" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[3]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19881" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i4" port: "I[1]" }
	terminal	{ cell: "LUT__27298" port: "I[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[66]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[66]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[65]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[21]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21516" port: "I[0]" }
	terminal	{ cell: "LUT__19767" port: "I[1]" }
	terminal	{ cell: "LUT__19740" port: "I[1]" }
	terminal	{ cell: "LUT__19711" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[23]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[23]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[15]~FF" port: "I[1]" }
 }
net {
	name: "n6059"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i6" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[5]~FF" port: "I[0]" }
 }
net {
	name: "n6030"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i6" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[5]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[5]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20138" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i6" port: "I[0]" }
 }
net {
	name: "n6061"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i5" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[4]~FF" port: "I[0]" }
 }
net {
	name: "n6032"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i5" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[4]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[4]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20138" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i5" port: "I[0]" }
 }
net {
	name: "n6117"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i14" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[13]~FF" port: "I[0]" }
 }
net {
	name: "n6080"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i14" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[13]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[13]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20206" port: "I[1]" }
	terminal	{ cell: "LUT__20120" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i14" port: "I[0]" }
 }
net {
	name: "n6111"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i17" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[16]~FF" port: "I[0]" }
 }
net {
	name: "n6074"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i17" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[16]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[16]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20205" port: "I[0]" }
	terminal	{ cell: "LUT__20125" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i17" port: "I[0]" }
 }
net {
	name: "n6121"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i12" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[11]~FF" port: "I[0]" }
 }
net {
	name: "n6084"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i12" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[11]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[11]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20207" port: "I[3]" }
	terminal	{ cell: "LUT__20121" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i12" port: "I[0]" }
 }
net {
	name: "n6123"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i11" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[10]~FF" port: "I[0]" }
 }
net {
	name: "n6086"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i11" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[10]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[10]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20207" port: "I[2]" }
	terminal	{ cell: "LUT__20121" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i11" port: "I[0]" }
 }
net {
	name: "n6125"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i10" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[9]~FF" port: "I[0]" }
 }
net {
	name: "n6088"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i10" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[9]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[9]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20207" port: "I[1]" }
	terminal	{ cell: "LUT__20123" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i10" port: "I[0]" }
 }
net {
	name: "n6139"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i3" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[2]~FF" port: "I[0]" }
 }
net {
	name: "n6102"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i3" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[2]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[2]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20210" port: "I[2]" }
	terminal	{ cell: "LUT__20123" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i3" port: "I[0]" }
 }
net {
	name: "n6193"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i21" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[20]~FF" port: "I[0]" }
 }
net {
	name: "n6148"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i21" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[20]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[20]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20199" port: "I[0]" }
	terminal	{ cell: "LUT__20127" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i21" port: "I[0]" }
 }
net {
	name: "n6195"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i20" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[19]~FF" port: "I[0]" }
 }
net {
	name: "n6150"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i20" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[19]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[19]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20200" port: "I[3]" }
	terminal	{ cell: "LUT__20127" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i20" port: "I[0]" }
 }
net {
	name: "n6197"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i19" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[18]~FF" port: "I[0]" }
 }
net {
	name: "n6152"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i19" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[18]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[18]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20200" port: "I[2]" }
	terminal	{ cell: "LUT__20127" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i19" port: "I[0]" }
 }
net {
	name: "n6191"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i22" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[21]~FF" port: "I[0]" }
 }
net {
	name: "n6146"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i22" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[21]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[21]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20199" port: "I[1]" }
	terminal	{ cell: "LUT__20128" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i22" port: "I[0]" }
 }
net {
	name: "n6135"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i5" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[4]~FF" port: "I[0]" }
 }
net {
	name: "n6098"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i5" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[4]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[4]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20209" port: "I[0]" }
	terminal	{ cell: "LUT__20122" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i5" port: "I[0]" }
 }
net {
	name: "n6188"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i24" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[23]~FF" port: "I[0]" }
 }
net {
	name: "n6143"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i24" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[23]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[23]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VSyncLenCnt[23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20199" port: "I[3]" }
	terminal	{ cell: "LUT__20128" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i24" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[19]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[19]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[11]~FF" port: "I[1]" }
 }
net {
	name: "n6129"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i8" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[7]~FF" port: "I[0]" }
 }
net {
	name: "n6092"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i8" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[7]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[7]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20209" port: "I[3]" }
	terminal	{ cell: "LUT__20122" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i8" port: "I[0]" }
 }
net {
	name: "n6131"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i7" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[6]~FF" port: "I[0]" }
 }
net {
	name: "n6094"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i7" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[6]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[6]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20209" port: "I[2]" }
	terminal	{ cell: "LUT__20122" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i7" port: "I[0]" }
 }
net {
	name: "n6107"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i19" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[18]~FF" port: "I[0]" }
 }
net {
	name: "n6070"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i19" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[18]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[18]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20205" port: "I[2]" }
	terminal	{ cell: "LUT__20125" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i19" port: "I[0]" }
 }
net {
	name: "n6127"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i9" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[8]~FF" port: "I[0]" }
 }
net {
	name: "n6090"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i9" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[8]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[8]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/VBlankLenCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20207" port: "I[0]" }
	terminal	{ cell: "LUT__20121" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i9" port: "I[0]" }
 }
net {
	name: "n6057"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i7" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[6]~FF" port: "I[0]" }
 }
net {
	name: "n6028"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i7" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[6]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[6]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20138" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i7" port: "I[0]" }
 }
net {
	name: "n6053"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i9" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[8]~FF" port: "I[0]" }
 }
net {
	name: "n6024"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i9" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[8]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[8]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncNumCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20141" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i9" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[33]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[33]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[9]~FF" port: "I[1]" }
 }
net {
	name: "n10006"
	terminal	{ cell: "LUT__21608" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[192][1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[192][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[192][2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[192][1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[192][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27452" port: "I[1]" }
	terminal	{ cell: "LUT__22708" port: "I[2]" }
	terminal	{ cell: "LUT__22706" port: "I[2]" }
	terminal	{ cell: "LUT__22707" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[21]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[21]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[13]~FF" port: "I[1]" }
 }
net {
	name: "n4694"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i16" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[15]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[15]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22825" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i16" port: "I[0]" }
 }
net {
	name: "n5999"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i7" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[6]~FF" port: "I[0]" }
 }
net {
	name: "n5970"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i7" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[6]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[6]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20153" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i7" port: "I[0]" }
 }
net {
	name: "n5991"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i11" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[10]~FF" port: "I[0]" }
 }
net {
	name: "n5962"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i11" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[10]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[10]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20151" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i11" port: "I[0]" }
 }
net {
	name: "n5989"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i12" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[11]~FF" port: "I[0]" }
 }
net {
	name: "n5960"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i12" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[11]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[11]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HSyncLenCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20151" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i12" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[4]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[4]~FF" port: "I[1]" }
 }
net {
	name: "n13016"
	terminal	{ cell: "LUT__20265" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[2]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[2]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20160" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i3" port: "I[0]" }
 }
net {
	name: "n13015"
	terminal	{ cell: "LUT__20263" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[1]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[1]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20160" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i2" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/str_sync"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/str_sync~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/str_sync_wbff1~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/str_sync~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][11]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21154" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "n13024"
	terminal	{ cell: "LUT__20281" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[10]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[10]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20157" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i11" port: "I[0]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/module_id_reg[2]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21271" port: "I[1]" }
	terminal	{ cell: "LUT__21015" port: "I[1]" }
	terminal	{ cell: "LUT__21513" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i3" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][7]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_pos[14]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22830" port: "I[3]" }
	terminal	{ cell: "LUT__22822" port: "I[1]" }
	terminal	{ cell: "LUT__21969" port: "I[1]" }
 }
net {
	name: "n13028"
	terminal	{ cell: "LUT__20289" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[14]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[14]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/HBlankLenCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20158" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i15" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[15]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[15]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[15]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[15]~FF" port: "I[0]" }
 }
net {
	name: "n5814"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i6" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[5]~FF" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[5]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20180" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i6" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_pos[11]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22828" port: "I[2]" }
	terminal	{ cell: "LUT__21924" port: "I[1]" }
	terminal	{ cell: "LUT__22819" port: "I[1]" }
 }
net {
	name: "n5951"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i3" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20265" port: "I[0]" }
 }
net {
	name: "n5891"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i3" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[2]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[2]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20165" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i3" port: "I[0]" }
 }
net {
	name: "n5945"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i6" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[5]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20271" port: "I[0]" }
 }
net {
	name: "n5885"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i6" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[5]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[5]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/H2DDlyLenCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20166" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i6" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[14]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[14]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[14]~FF" port: "I[0]" }
 }
net {
	name: "n4676"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/internal_register_select[5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21575" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/internal_register_select[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27463" port: "I[2]" }
	terminal	{ cell: "LUT__27461" port: "I[2]" }
	terminal	{ cell: "LUT__27460" port: "I[2]" }
	terminal	{ cell: "LUT__27452" port: "I[2]" }
	terminal	{ cell: "LUT__27451" port: "I[2]" }
	terminal	{ cell: "LUT__27445" port: "I[2]" }
	terminal	{ cell: "LUT__27444" port: "I[2]" }
	terminal	{ cell: "LUT__27443" port: "I[2]" }
	terminal	{ cell: "LUT__27441" port: "I[2]" }
	terminal	{ cell: "LUT__27446" port: "I[2]" }
	terminal	{ cell: "LUT__27453" port: "I[2]" }
	terminal	{ cell: "LUT__27456" port: "I[2]" }
	terminal	{ cell: "LUT__27457" port: "I[2]" }
	terminal	{ cell: "LUT__27462" port: "I[2]" }
	terminal	{ cell: "LUT__27464" port: "I[2]" }
	terminal	{ cell: "LUT__27465" port: "I[2]" }
	terminal	{ cell: "LUT__27481" port: "I[3]" }
	terminal	{ cell: "LUT__22613" port: "I[2]" }
	terminal	{ cell: "LUT__22612" port: "I[2]" }
	terminal	{ cell: "LUT__22610" port: "I[2]" }
	terminal	{ cell: "LUT__22609" port: "I[2]" }
	terminal	{ cell: "LUT__22608" port: "I[2]" }
	terminal	{ cell: "LUT__22602" port: "I[2]" }
	terminal	{ cell: "LUT__22600" port: "I[2]" }
	terminal	{ cell: "LUT__22596" port: "I[2]" }
	terminal	{ cell: "LUT__22593" port: "I[2]" }
	terminal	{ cell: "LUT__22592" port: "I[2]" }
	terminal	{ cell: "LUT__22588" port: "I[2]" }
	terminal	{ cell: "LUT__22585" port: "I[2]" }
	terminal	{ cell: "LUT__22581" port: "I[2]" }
	terminal	{ cell: "LUT__22580" port: "I[2]" }
	terminal	{ cell: "LUT__22578" port: "I[2]" }
	terminal	{ cell: "LUT__22577" port: "I[2]" }
	terminal	{ cell: "LUT__22573" port: "I[2]" }
	terminal	{ cell: "LUT__22572" port: "I[2]" }
	terminal	{ cell: "LUT__22570" port: "I[2]" }
	terminal	{ cell: "LUT__22566" port: "I[2]" }
	terminal	{ cell: "LUT__22565" port: "I[2]" }
	terminal	{ cell: "LUT__22562" port: "I[2]" }
	terminal	{ cell: "LUT__22558" port: "I[2]" }
	terminal	{ cell: "LUT__22557" port: "I[2]" }
	terminal	{ cell: "LUT__22551" port: "I[2]" }
	terminal	{ cell: "LUT__22550" port: "I[2]" }
	terminal	{ cell: "LUT__22548" port: "I[2]" }
	terminal	{ cell: "LUT__22542" port: "I[2]" }
	terminal	{ cell: "LUT__22540" port: "I[2]" }
	terminal	{ cell: "LUT__22536" port: "I[2]" }
	terminal	{ cell: "LUT__22535" port: "I[2]" }
	terminal	{ cell: "LUT__22533" port: "I[2]" }
	terminal	{ cell: "LUT__22532" port: "I[2]" }
	terminal	{ cell: "LUT__22528" port: "I[2]" }
	terminal	{ cell: "LUT__22525" port: "I[2]" }
	terminal	{ cell: "LUT__22521" port: "I[2]" }
	terminal	{ cell: "LUT__22520" port: "I[2]" }
	terminal	{ cell: "LUT__22518" port: "I[2]" }
	terminal	{ cell: "LUT__22517" port: "I[2]" }
	terminal	{ cell: "LUT__22513" port: "I[2]" }
	terminal	{ cell: "LUT__22512" port: "I[2]" }
	terminal	{ cell: "LUT__22510" port: "I[2]" }
	terminal	{ cell: "LUT__22506" port: "I[2]" }
	terminal	{ cell: "LUT__22505" port: "I[2]" }
	terminal	{ cell: "LUT__22503" port: "I[2]" }
	terminal	{ cell: "LUT__22502" port: "I[2]" }
	terminal	{ cell: "LUT__22498" port: "I[2]" }
	terminal	{ cell: "LUT__22497" port: "I[2]" }
	terminal	{ cell: "LUT__22490" port: "I[2]" }
	terminal	{ cell: "LUT__22488" port: "I[2]" }
	terminal	{ cell: "LUT__22487" port: "I[2]" }
	terminal	{ cell: "LUT__22482" port: "I[2]" }
	terminal	{ cell: "LUT__22480" port: "I[2]" }
	terminal	{ cell: "LUT__22476" port: "I[2]" }
	terminal	{ cell: "LUT__22473" port: "I[2]" }
	terminal	{ cell: "LUT__22472" port: "I[2]" }
	terminal	{ cell: "LUT__22468" port: "I[2]" }
	terminal	{ cell: "LUT__22465" port: "I[2]" }
	terminal	{ cell: "LUT__22461" port: "I[2]" }
	terminal	{ cell: "LUT__22460" port: "I[2]" }
	terminal	{ cell: "LUT__22458" port: "I[2]" }
	terminal	{ cell: "LUT__22457" port: "I[2]" }
	terminal	{ cell: "LUT__22453" port: "I[2]" }
	terminal	{ cell: "LUT__22452" port: "I[2]" }
	terminal	{ cell: "LUT__22450" port: "I[2]" }
	terminal	{ cell: "LUT__22446" port: "I[2]" }
	terminal	{ cell: "LUT__22445" port: "I[2]" }
	terminal	{ cell: "LUT__22442" port: "I[2]" }
	terminal	{ cell: "LUT__22438" port: "I[2]" }
	terminal	{ cell: "LUT__22437" port: "I[2]" }
	terminal	{ cell: "LUT__22430" port: "I[2]" }
	terminal	{ cell: "LUT__22428" port: "I[2]" }
	terminal	{ cell: "LUT__22423" port: "I[2]" }
	terminal	{ cell: "LUT__22422" port: "I[2]" }
	terminal	{ cell: "LUT__22420" port: "I[2]" }
	terminal	{ cell: "LUT__22416" port: "I[2]" }
	terminal	{ cell: "LUT__22413" port: "I[2]" }
	terminal	{ cell: "LUT__22412" port: "I[2]" }
	terminal	{ cell: "LUT__22408" port: "I[2]" }
	terminal	{ cell: "LUT__22407" port: "I[2]" }
	terminal	{ cell: "LUT__22405" port: "I[2]" }
	terminal	{ cell: "LUT__22401" port: "I[2]" }
	terminal	{ cell: "LUT__22400" port: "I[2]" }
	terminal	{ cell: "LUT__22398" port: "I[2]" }
	terminal	{ cell: "LUT__22397" port: "I[2]" }
	terminal	{ cell: "LUT__22393" port: "I[2]" }
	terminal	{ cell: "LUT__22392" port: "I[2]" }
	terminal	{ cell: "LUT__22390" port: "I[2]" }
	terminal	{ cell: "LUT__22386" port: "I[2]" }
	terminal	{ cell: "LUT__22385" port: "I[2]" }
	terminal	{ cell: "LUT__22382" port: "I[2]" }
	terminal	{ cell: "LUT__22378" port: "I[2]" }
	terminal	{ cell: "LUT__22377" port: "I[2]" }
	terminal	{ cell: "LUT__22375" port: "I[2]" }
	terminal	{ cell: "LUT__22370" port: "I[2]" }
	terminal	{ cell: "LUT__22368" port: "I[2]" }
	terminal	{ cell: "LUT__22362" port: "I[2]" }
	terminal	{ cell: "LUT__22360" port: "I[2]" }
	terminal	{ cell: "LUT__22356" port: "I[2]" }
	terminal	{ cell: "LUT__22353" port: "I[2]" }
	terminal	{ cell: "LUT__22352" port: "I[2]" }
	terminal	{ cell: "LUT__22348" port: "I[2]" }
	terminal	{ cell: "LUT__22345" port: "I[2]" }
	terminal	{ cell: "LUT__22341" port: "I[2]" }
	terminal	{ cell: "LUT__22340" port: "I[2]" }
	terminal	{ cell: "LUT__22338" port: "I[2]" }
	terminal	{ cell: "LUT__22337" port: "I[2]" }
	terminal	{ cell: "LUT__22333" port: "I[2]" }
	terminal	{ cell: "LUT__22332" port: "I[2]" }
	terminal	{ cell: "LUT__22330" port: "I[2]" }
	terminal	{ cell: "LUT__22326" port: "I[2]" }
	terminal	{ cell: "LUT__22325" port: "I[2]" }
	terminal	{ cell: "LUT__22322" port: "I[2]" }
	terminal	{ cell: "LUT__22318" port: "I[2]" }
	terminal	{ cell: "LUT__22317" port: "I[2]" }
	terminal	{ cell: "LUT__22311" port: "I[2]" }
	terminal	{ cell: "LUT__22310" port: "I[2]" }
	terminal	{ cell: "LUT__22308" port: "I[2]" }
	terminal	{ cell: "LUT__22302" port: "I[2]" }
	terminal	{ cell: "LUT__22300" port: "I[2]" }
	terminal	{ cell: "LUT__22296" port: "I[2]" }
	terminal	{ cell: "LUT__22295" port: "I[2]" }
	terminal	{ cell: "LUT__22293" port: "I[2]" }
	terminal	{ cell: "LUT__22292" port: "I[2]" }
	terminal	{ cell: "LUT__22288" port: "I[2]" }
	terminal	{ cell: "LUT__22285" port: "I[2]" }
	terminal	{ cell: "LUT__22281" port: "I[2]" }
	terminal	{ cell: "LUT__22280" port: "I[2]" }
	terminal	{ cell: "LUT__22278" port: "I[2]" }
	terminal	{ cell: "LUT__22277" port: "I[2]" }
	terminal	{ cell: "LUT__22273" port: "I[2]" }
	terminal	{ cell: "LUT__22272" port: "I[2]" }
	terminal	{ cell: "LUT__22270" port: "I[2]" }
	terminal	{ cell: "LUT__22266" port: "I[2]" }
	terminal	{ cell: "LUT__22265" port: "I[2]" }
	terminal	{ cell: "LUT__22263" port: "I[2]" }
	terminal	{ cell: "LUT__22262" port: "I[2]" }
	terminal	{ cell: "LUT__22258" port: "I[2]" }
	terminal	{ cell: "LUT__22257" port: "I[2]" }
	terminal	{ cell: "LUT__22250" port: "I[2]" }
	terminal	{ cell: "LUT__22248" port: "I[2]" }
	terminal	{ cell: "LUT__22247" port: "I[2]" }
	terminal	{ cell: "LUT__22242" port: "I[2]" }
	terminal	{ cell: "LUT__22240" port: "I[2]" }
	terminal	{ cell: "LUT__22236" port: "I[2]" }
	terminal	{ cell: "LUT__22233" port: "I[2]" }
	terminal	{ cell: "LUT__22232" port: "I[2]" }
	terminal	{ cell: "LUT__22228" port: "I[2]" }
	terminal	{ cell: "LUT__22225" port: "I[2]" }
	terminal	{ cell: "LUT__22221" port: "I[2]" }
	terminal	{ cell: "LUT__22220" port: "I[2]" }
	terminal	{ cell: "LUT__22218" port: "I[2]" }
	terminal	{ cell: "LUT__22217" port: "I[2]" }
	terminal	{ cell: "LUT__22213" port: "I[2]" }
	terminal	{ cell: "LUT__22212" port: "I[2]" }
	terminal	{ cell: "LUT__22210" port: "I[2]" }
	terminal	{ cell: "LUT__22206" port: "I[2]" }
	terminal	{ cell: "LUT__22205" port: "I[2]" }
	terminal	{ cell: "LUT__22202" port: "I[2]" }
	terminal	{ cell: "LUT__22198" port: "I[2]" }
	terminal	{ cell: "LUT__22197" port: "I[2]" }
	terminal	{ cell: "LUT__22190" port: "I[2]" }
	terminal	{ cell: "LUT__22188" port: "I[2]" }
	terminal	{ cell: "LUT__22183" port: "I[2]" }
	terminal	{ cell: "LUT__22182" port: "I[2]" }
	terminal	{ cell: "LUT__22180" port: "I[2]" }
	terminal	{ cell: "LUT__22176" port: "I[2]" }
	terminal	{ cell: "LUT__22173" port: "I[2]" }
	terminal	{ cell: "LUT__22172" port: "I[2]" }
	terminal	{ cell: "LUT__22168" port: "I[2]" }
	terminal	{ cell: "LUT__22167" port: "I[2]" }
	terminal	{ cell: "LUT__22165" port: "I[2]" }
	terminal	{ cell: "LUT__22161" port: "I[2]" }
	terminal	{ cell: "LUT__22160" port: "I[2]" }
	terminal	{ cell: "LUT__22158" port: "I[2]" }
	terminal	{ cell: "LUT__22157" port: "I[2]" }
	terminal	{ cell: "LUT__22153" port: "I[2]" }
	terminal	{ cell: "LUT__22152" port: "I[2]" }
	terminal	{ cell: "LUT__22150" port: "I[2]" }
	terminal	{ cell: "LUT__22146" port: "I[2]" }
	terminal	{ cell: "LUT__22145" port: "I[2]" }
	terminal	{ cell: "LUT__22142" port: "I[2]" }
	terminal	{ cell: "LUT__22138" port: "I[2]" }
	terminal	{ cell: "LUT__22137" port: "I[2]" }
	terminal	{ cell: "LUT__22135" port: "I[2]" }
	terminal	{ cell: "LUT__22130" port: "I[2]" }
	terminal	{ cell: "LUT__22128" port: "I[2]" }
	terminal	{ cell: "LUT__22122" port: "I[2]" }
	terminal	{ cell: "LUT__22120" port: "I[2]" }
	terminal	{ cell: "LUT__22116" port: "I[2]" }
	terminal	{ cell: "LUT__22113" port: "I[2]" }
	terminal	{ cell: "LUT__22112" port: "I[2]" }
	terminal	{ cell: "LUT__22108" port: "I[2]" }
	terminal	{ cell: "LUT__22105" port: "I[2]" }
	terminal	{ cell: "LUT__22101" port: "I[2]" }
	terminal	{ cell: "LUT__22100" port: "I[2]" }
	terminal	{ cell: "LUT__22098" port: "I[2]" }
	terminal	{ cell: "LUT__22097" port: "I[2]" }
	terminal	{ cell: "LUT__22093" port: "I[2]" }
	terminal	{ cell: "LUT__22092" port: "I[2]" }
	terminal	{ cell: "LUT__22090" port: "I[2]" }
	terminal	{ cell: "LUT__22086" port: "I[2]" }
	terminal	{ cell: "LUT__22085" port: "I[2]" }
	terminal	{ cell: "LUT__22082" port: "I[2]" }
	terminal	{ cell: "LUT__22078" port: "I[2]" }
	terminal	{ cell: "LUT__22077" port: "I[2]" }
	terminal	{ cell: "LUT__22071" port: "I[2]" }
	terminal	{ cell: "LUT__22070" port: "I[2]" }
	terminal	{ cell: "LUT__22068" port: "I[2]" }
	terminal	{ cell: "LUT__22062" port: "I[2]" }
	terminal	{ cell: "LUT__22060" port: "I[2]" }
	terminal	{ cell: "LUT__22056" port: "I[2]" }
	terminal	{ cell: "LUT__22055" port: "I[2]" }
	terminal	{ cell: "LUT__22053" port: "I[2]" }
	terminal	{ cell: "LUT__22052" port: "I[2]" }
	terminal	{ cell: "LUT__22048" port: "I[2]" }
	terminal	{ cell: "LUT__22045" port: "I[2]" }
	terminal	{ cell: "LUT__22041" port: "I[2]" }
	terminal	{ cell: "LUT__22040" port: "I[2]" }
	terminal	{ cell: "LUT__22038" port: "I[2]" }
	terminal	{ cell: "LUT__22037" port: "I[2]" }
	terminal	{ cell: "LUT__22033" port: "I[2]" }
	terminal	{ cell: "LUT__22032" port: "I[2]" }
	terminal	{ cell: "LUT__22030" port: "I[2]" }
	terminal	{ cell: "LUT__22026" port: "I[2]" }
	terminal	{ cell: "LUT__22025" port: "I[2]" }
	terminal	{ cell: "LUT__22023" port: "I[2]" }
	terminal	{ cell: "LUT__22022" port: "I[2]" }
	terminal	{ cell: "LUT__22018" port: "I[2]" }
	terminal	{ cell: "LUT__22017" port: "I[2]" }
	terminal	{ cell: "LUT__22010" port: "I[2]" }
	terminal	{ cell: "LUT__22008" port: "I[2]" }
	terminal	{ cell: "LUT__22007" port: "I[2]" }
	terminal	{ cell: "LUT__22002" port: "I[2]" }
	terminal	{ cell: "LUT__22000" port: "I[2]" }
	terminal	{ cell: "LUT__21996" port: "I[2]" }
	terminal	{ cell: "LUT__21993" port: "I[2]" }
	terminal	{ cell: "LUT__21992" port: "I[2]" }
	terminal	{ cell: "LUT__21988" port: "I[2]" }
	terminal	{ cell: "LUT__21985" port: "I[2]" }
	terminal	{ cell: "LUT__21981" port: "I[2]" }
	terminal	{ cell: "LUT__21980" port: "I[2]" }
	terminal	{ cell: "LUT__21978" port: "I[2]" }
	terminal	{ cell: "LUT__21977" port: "I[2]" }
	terminal	{ cell: "LUT__21973" port: "I[2]" }
	terminal	{ cell: "LUT__21972" port: "I[2]" }
	terminal	{ cell: "LUT__21970" port: "I[2]" }
	terminal	{ cell: "LUT__21966" port: "I[2]" }
	terminal	{ cell: "LUT__21965" port: "I[2]" }
	terminal	{ cell: "LUT__21962" port: "I[2]" }
	terminal	{ cell: "LUT__21958" port: "I[2]" }
	terminal	{ cell: "LUT__21957" port: "I[2]" }
	terminal	{ cell: "LUT__21950" port: "I[2]" }
	terminal	{ cell: "LUT__21948" port: "I[2]" }
	terminal	{ cell: "LUT__21943" port: "I[2]" }
	terminal	{ cell: "LUT__21942" port: "I[2]" }
	terminal	{ cell: "LUT__21940" port: "I[2]" }
	terminal	{ cell: "LUT__21936" port: "I[2]" }
	terminal	{ cell: "LUT__21933" port: "I[2]" }
	terminal	{ cell: "LUT__21932" port: "I[2]" }
	terminal	{ cell: "LUT__21928" port: "I[2]" }
	terminal	{ cell: "LUT__21927" port: "I[2]" }
	terminal	{ cell: "LUT__21925" port: "I[2]" }
	terminal	{ cell: "LUT__21921" port: "I[2]" }
	terminal	{ cell: "LUT__21920" port: "I[2]" }
	terminal	{ cell: "LUT__21918" port: "I[2]" }
	terminal	{ cell: "LUT__21917" port: "I[2]" }
	terminal	{ cell: "LUT__21913" port: "I[2]" }
	terminal	{ cell: "LUT__21912" port: "I[2]" }
	terminal	{ cell: "LUT__21910" port: "I[2]" }
	terminal	{ cell: "LUT__21906" port: "I[2]" }
	terminal	{ cell: "LUT__21905" port: "I[2]" }
	terminal	{ cell: "LUT__21902" port: "I[2]" }
	terminal	{ cell: "LUT__21898" port: "I[2]" }
	terminal	{ cell: "LUT__21897" port: "I[2]" }
	terminal	{ cell: "LUT__21895" port: "I[2]" }
	terminal	{ cell: "LUT__21890" port: "I[2]" }
	terminal	{ cell: "LUT__21888" port: "I[2]" }
	terminal	{ cell: "LUT__21882" port: "I[2]" }
	terminal	{ cell: "LUT__21880" port: "I[2]" }
	terminal	{ cell: "LUT__21876" port: "I[2]" }
	terminal	{ cell: "LUT__21873" port: "I[2]" }
	terminal	{ cell: "LUT__21872" port: "I[2]" }
	terminal	{ cell: "LUT__21868" port: "I[2]" }
	terminal	{ cell: "LUT__21865" port: "I[2]" }
	terminal	{ cell: "LUT__21861" port: "I[2]" }
	terminal	{ cell: "LUT__21860" port: "I[2]" }
	terminal	{ cell: "LUT__21858" port: "I[2]" }
	terminal	{ cell: "LUT__21857" port: "I[2]" }
	terminal	{ cell: "LUT__21853" port: "I[2]" }
	terminal	{ cell: "LUT__21852" port: "I[2]" }
	terminal	{ cell: "LUT__21850" port: "I[2]" }
	terminal	{ cell: "LUT__21846" port: "I[2]" }
	terminal	{ cell: "LUT__21845" port: "I[2]" }
	terminal	{ cell: "LUT__21842" port: "I[2]" }
	terminal	{ cell: "LUT__21838" port: "I[2]" }
	terminal	{ cell: "LUT__21837" port: "I[2]" }
	terminal	{ cell: "LUT__21831" port: "I[2]" }
	terminal	{ cell: "LUT__21830" port: "I[2]" }
	terminal	{ cell: "LUT__21828" port: "I[2]" }
	terminal	{ cell: "LUT__21822" port: "I[2]" }
	terminal	{ cell: "LUT__21820" port: "I[2]" }
	terminal	{ cell: "LUT__21816" port: "I[2]" }
	terminal	{ cell: "LUT__21815" port: "I[2]" }
	terminal	{ cell: "LUT__21813" port: "I[2]" }
	terminal	{ cell: "LUT__21812" port: "I[2]" }
	terminal	{ cell: "LUT__21808" port: "I[2]" }
	terminal	{ cell: "LUT__21805" port: "I[2]" }
	terminal	{ cell: "LUT__21801" port: "I[2]" }
	terminal	{ cell: "LUT__21800" port: "I[2]" }
	terminal	{ cell: "LUT__21798" port: "I[2]" }
	terminal	{ cell: "LUT__21797" port: "I[2]" }
	terminal	{ cell: "LUT__21793" port: "I[2]" }
	terminal	{ cell: "LUT__21792" port: "I[2]" }
	terminal	{ cell: "LUT__21790" port: "I[2]" }
	terminal	{ cell: "LUT__21789" port: "I[2]" }
	terminal	{ cell: "LUT__21786" port: "I[2]" }
	terminal	{ cell: "LUT__21785" port: "I[2]" }
	terminal	{ cell: "LUT__21783" port: "I[2]" }
	terminal	{ cell: "LUT__21777" port: "I[2]" }
	terminal	{ cell: "LUT__21776" port: "I[2]" }
	terminal	{ cell: "LUT__21774" port: "I[2]" }
	terminal	{ cell: "LUT__21773" port: "I[2]" }
	terminal	{ cell: "LUT__21770" port: "I[2]" }
	terminal	{ cell: "LUT__21769" port: "I[2]" }
	terminal	{ cell: "LUT__21767" port: "I[2]" }
	terminal	{ cell: "LUT__21762" port: "I[2]" }
	terminal	{ cell: "LUT__21760" port: "I[2]" }
	terminal	{ cell: "LUT__21756" port: "I[2]" }
	terminal	{ cell: "LUT__21753" port: "I[2]" }
	terminal	{ cell: "LUT__21749" port: "I[2]" }
	terminal	{ cell: "LUT__21748" port: "I[2]" }
	terminal	{ cell: "LUT__21746" port: "I[2]" }
	terminal	{ cell: "LUT__21745" port: "I[2]" }
	terminal	{ cell: "LUT__21742" port: "I[2]" }
	terminal	{ cell: "LUT__21741" port: "I[2]" }
	terminal	{ cell: "LUT__21735" port: "I[2]" }
	terminal	{ cell: "LUT__21734" port: "I[2]" }
	terminal	{ cell: "LUT__21732" port: "I[2]" }
	terminal	{ cell: "LUT__21728" port: "I[2]" }
	terminal	{ cell: "LUT__21725" port: "I[2]" }
	terminal	{ cell: "LUT__21721" port: "I[2]" }
	terminal	{ cell: "LUT__21720" port: "I[2]" }
	terminal	{ cell: "LUT__21718" port: "I[2]" }
	terminal	{ cell: "LUT__21717" port: "I[2]" }
	terminal	{ cell: "LUT__21714" port: "I[2]" }
	terminal	{ cell: "LUT__21713" port: "I[2]" }
	terminal	{ cell: "LUT__21702" port: "I[0]" }
	terminal	{ cell: "LUT__21701" port: "I[2]" }
	terminal	{ cell: "LUT__21694" port: "I[3]" }
	terminal	{ cell: "LUT__21580" port: "I[0]" }
	terminal	{ cell: "LUT__21579" port: "I[2]" }
	terminal	{ cell: "LUT__21576" port: "I[0]" }
	terminal	{ cell: "LUT__21585" port: "I[0]" }
	terminal	{ cell: "LUT__21711" port: "I[2]" }
	terminal	{ cell: "LUT__21727" port: "I[2]" }
	terminal	{ cell: "LUT__21731" port: "I[2]" }
	terminal	{ cell: "LUT__21739" port: "I[2]" }
	terminal	{ cell: "LUT__21755" port: "I[2]" }
	terminal	{ cell: "LUT__21759" port: "I[2]" }
	terminal	{ cell: "LUT__21763" port: "I[2]" }
	terminal	{ cell: "LUT__21807" port: "I[2]" }
	terminal	{ cell: "LUT__21823" port: "I[2]" }
	terminal	{ cell: "LUT__21827" port: "I[2]" }
	terminal	{ cell: "LUT__21835" port: "I[2]" }
	terminal	{ cell: "LUT__21843" port: "I[2]" }
	terminal	{ cell: "LUT__21867" port: "I[2]" }
	terminal	{ cell: "LUT__21875" port: "I[2]" }
	terminal	{ cell: "LUT__21883" port: "I[2]" }
	terminal	{ cell: "LUT__21887" port: "I[2]" }
	terminal	{ cell: "LUT__21891" port: "I[2]" }
	terminal	{ cell: "LUT__21903" port: "I[2]" }
	terminal	{ cell: "LUT__21935" port: "I[2]" }
	terminal	{ cell: "LUT__21947" port: "I[2]" }
	terminal	{ cell: "LUT__21951" port: "I[2]" }
	terminal	{ cell: "LUT__21955" port: "I[2]" }
	terminal	{ cell: "LUT__21963" port: "I[2]" }
	terminal	{ cell: "LUT__21987" port: "I[2]" }
	terminal	{ cell: "LUT__21995" port: "I[2]" }
	terminal	{ cell: "LUT__22003" port: "I[2]" }
	terminal	{ cell: "LUT__22011" port: "I[2]" }
	terminal	{ cell: "LUT__22015" port: "I[2]" }
	terminal	{ cell: "LUT__22047" port: "I[2]" }
	terminal	{ cell: "LUT__22063" port: "I[2]" }
	terminal	{ cell: "LUT__22067" port: "I[2]" }
	terminal	{ cell: "LUT__22075" port: "I[2]" }
	terminal	{ cell: "LUT__22083" port: "I[2]" }
	terminal	{ cell: "LUT__22107" port: "I[2]" }
	terminal	{ cell: "LUT__22115" port: "I[2]" }
	terminal	{ cell: "LUT__22123" port: "I[2]" }
	terminal	{ cell: "LUT__22127" port: "I[2]" }
	terminal	{ cell: "LUT__22131" port: "I[2]" }
	terminal	{ cell: "LUT__22143" port: "I[2]" }
	terminal	{ cell: "LUT__22175" port: "I[2]" }
	terminal	{ cell: "LUT__22187" port: "I[2]" }
	terminal	{ cell: "LUT__22191" port: "I[2]" }
	terminal	{ cell: "LUT__22195" port: "I[2]" }
	terminal	{ cell: "LUT__22203" port: "I[2]" }
	terminal	{ cell: "LUT__22227" port: "I[2]" }
	terminal	{ cell: "LUT__22235" port: "I[2]" }
	terminal	{ cell: "LUT__22243" port: "I[2]" }
	terminal	{ cell: "LUT__22251" port: "I[2]" }
	terminal	{ cell: "LUT__22255" port: "I[2]" }
	terminal	{ cell: "LUT__22287" port: "I[2]" }
	terminal	{ cell: "LUT__22303" port: "I[2]" }
	terminal	{ cell: "LUT__22307" port: "I[2]" }
	terminal	{ cell: "LUT__22315" port: "I[2]" }
	terminal	{ cell: "LUT__22323" port: "I[2]" }
	terminal	{ cell: "LUT__22347" port: "I[2]" }
	terminal	{ cell: "LUT__22355" port: "I[2]" }
	terminal	{ cell: "LUT__22363" port: "I[2]" }
	terminal	{ cell: "LUT__22367" port: "I[2]" }
	terminal	{ cell: "LUT__22371" port: "I[2]" }
	terminal	{ cell: "LUT__22383" port: "I[2]" }
	terminal	{ cell: "LUT__22415" port: "I[2]" }
	terminal	{ cell: "LUT__22427" port: "I[2]" }
	terminal	{ cell: "LUT__22431" port: "I[2]" }
	terminal	{ cell: "LUT__22435" port: "I[2]" }
	terminal	{ cell: "LUT__22443" port: "I[2]" }
	terminal	{ cell: "LUT__22467" port: "I[2]" }
	terminal	{ cell: "LUT__22475" port: "I[2]" }
	terminal	{ cell: "LUT__22483" port: "I[2]" }
	terminal	{ cell: "LUT__22491" port: "I[2]" }
	terminal	{ cell: "LUT__22495" port: "I[2]" }
	terminal	{ cell: "LUT__22527" port: "I[2]" }
	terminal	{ cell: "LUT__22543" port: "I[2]" }
	terminal	{ cell: "LUT__22547" port: "I[2]" }
	terminal	{ cell: "LUT__22555" port: "I[2]" }
	terminal	{ cell: "LUT__22563" port: "I[2]" }
	terminal	{ cell: "LUT__22587" port: "I[2]" }
	terminal	{ cell: "LUT__22595" port: "I[2]" }
	terminal	{ cell: "LUT__22603" port: "I[2]" }
	terminal	{ cell: "LUT__22607" port: "I[2]" }
	terminal	{ cell: "LUT__27442" port: "I[2]" }
	terminal	{ cell: "LUT__27454" port: "I[2]" }
 }
net {
	name: "n5872"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i6" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[5]~FF" port: "I[0]" }
 }
net {
	name: "n5843"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i6" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[5]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[5]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20169" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i6" port: "I[0]" }
 }
net {
	name: "n5874"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i5" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[4]~FF" port: "I[0]" }
 }
net {
	name: "n5845"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i5" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[4]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[4]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20173" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i5" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[10]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22896" port: "I[1]" }
	terminal	{ cell: "LUT__22813" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i11" port: "I[0]" }
 }
net {
	name: "n4657"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[12]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[12]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22816" port: "I[0]" }
	terminal	{ cell: "LUT__22883" port: "I[1]" }
 }
net {
	name: "n4484"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "cin" }
 }
net {
	name: "n5822"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i2" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[1]~FF" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[1]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20179" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i2" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22813" port: "I[0]" }
	terminal	{ cell: "LUT__22891" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i6" port: "I[0]" }
 }
net {
	name: "n4667"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "cin" }
 }
net {
	name: "n4665"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22888" port: "I[1]" }
	terminal	{ cell: "LUT__22810" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i3" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[24]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[24]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[25]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[25]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[26]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[26]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[2]~FF" port: "I[1]" }
 }
net {
	name: "n5816"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i5" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[4]~FF" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[4]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20179" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i5" port: "I[0]" }
 }
net {
	name: "n5853"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i16" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[15]~FF" port: "I[0]" }
 }
net {
	name: "n5824"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i16" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[15]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[15]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20172" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i16" port: "I[0]" }
 }
net {
	name: "n5854"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i15" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[14]~FF" port: "I[0]" }
 }
net {
	name: "n5825"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i15" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[14]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[14]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/DValidLenCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20172" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i15" port: "I[0]" }
 }
net {
	name: "n5818"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i4" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[3]~FF" port: "I[2]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[3]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/TxConfCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20179" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i4" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/address_counter[21]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[21]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i7" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i22" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i7" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/address_counter[19]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[19]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i5" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i20" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i5" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[9]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i10" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[36]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[36]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[38]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[38]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[14]~FF" port: "I[1]" }
 }
net {
	name: "CfgTxFrmRate[1]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27296" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[1]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27296" port: "I[2]" }
	terminal	{ cell: "LUT__19886" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i2" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[40]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[40]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[0]~FF" port: "I[1]" }
 }
net {
	name: "CfgTxVBlkTime[0]_2"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "A[0]" }
 }
net {
	name: "CfgTxVBlkTime[2]_2"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "A[2]" }
 }
net {
	name: "CfgTxVBlkTime[4]_2"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "A[4]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[46]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[46]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[6]~FF" port: "I[1]" }
 }
net {
	name: "CfgTxVBlkTime[6]_2"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "A[6]" }
 }
net {
	name: "CfgTxVBlkTime[8]_2"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[8]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "A[8]" }
 }
net {
	name: "CfgTxVBlkTime[10]_2"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVBlkTime[10]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "A[10]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[7]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[7]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[52]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[52]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[0]~FF" port: "I[1]" }
 }
net {
	name: "CfgTxHBlkTime[0]_2"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "A[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[54]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[54]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[2]~FF" port: "I[1]" }
 }
net {
	name: "CfgTxHBlkTime[2]_2"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "A[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[56]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[56]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[4]~FF" port: "I[1]" }
 }
net {
	name: "CfgTxHBlkTime[4]_2"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "A[4]" }
 }
net {
	name: "CfgTxHBlkTime[6]_2"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHBlkTime[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_35" port: "A[6]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[60]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[60]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfLanesNum[0]~FF" port: "I[1]" }
 }
net {
	name: "ConfLanesNum[0]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfLanesNum[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27372" port: "I[2]" }
	terminal	{ cell: "LUT__27365" port: "I[2]" }
	terminal	{ cell: "LUT__27364" port: "I[2]" }
	terminal	{ cell: "LUT__27356" port: "I[2]" }
	terminal	{ cell: "LUT__27349" port: "I[2]" }
	terminal	{ cell: "LUT__27348" port: "I[2]" }
	terminal	{ cell: "LUT__27340" port: "I[2]" }
	terminal	{ cell: "LUT__27333" port: "I[2]" }
	terminal	{ cell: "LUT__27332" port: "I[2]" }
	terminal	{ cell: "LUT__27324" port: "I[2]" }
	terminal	{ cell: "LUT__27317" port: "I[2]" }
	terminal	{ cell: "LUT__27316" port: "I[2]" }
	terminal	{ cell: "LUT__27308" port: "I[2]" }
	terminal	{ cell: "LUT__27309" port: "I[2]" }
	terminal	{ cell: "LUT__27312" port: "I[2]" }
	terminal	{ cell: "LUT__27313" port: "I[2]" }
	terminal	{ cell: "LUT__27318" port: "I[1]" }
	terminal	{ cell: "LUT__27320" port: "I[2]" }
	terminal	{ cell: "LUT__27321" port: "I[2]" }
	terminal	{ cell: "LUT__27325" port: "I[2]" }
	terminal	{ cell: "LUT__27328" port: "I[2]" }
	terminal	{ cell: "LUT__27329" port: "I[2]" }
	terminal	{ cell: "LUT__27334" port: "I[1]" }
	terminal	{ cell: "LUT__27336" port: "I[2]" }
	terminal	{ cell: "LUT__27337" port: "I[2]" }
	terminal	{ cell: "LUT__27341" port: "I[2]" }
	terminal	{ cell: "LUT__27344" port: "I[2]" }
	terminal	{ cell: "LUT__27345" port: "I[2]" }
	terminal	{ cell: "LUT__27350" port: "I[1]" }
	terminal	{ cell: "LUT__27352" port: "I[2]" }
	terminal	{ cell: "LUT__27353" port: "I[2]" }
	terminal	{ cell: "LUT__27357" port: "I[2]" }
	terminal	{ cell: "LUT__27360" port: "I[2]" }
	terminal	{ cell: "LUT__27361" port: "I[2]" }
	terminal	{ cell: "LUT__27366" port: "I[1]" }
	terminal	{ cell: "LUT__27368" port: "I[2]" }
	terminal	{ cell: "LUT__27369" port: "I[2]" }
	terminal	{ cell: "LUT__27373" port: "I[2]" }
	terminal	{ cell: "LUT__19798" port: "I[0]" }
	terminal	{ cell: "LUT__19796" port: "I[0]" }
	terminal	{ cell: "LUT__27310" port: "I[1]" }
	terminal	{ cell: "LUT__27314" port: "I[1]" }
	terminal	{ cell: "LUT__27322" port: "I[1]" }
	terminal	{ cell: "LUT__27326" port: "I[1]" }
	terminal	{ cell: "LUT__27330" port: "I[1]" }
	terminal	{ cell: "LUT__27338" port: "I[1]" }
	terminal	{ cell: "LUT__27342" port: "I[1]" }
	terminal	{ cell: "LUT__27346" port: "I[1]" }
	terminal	{ cell: "LUT__27354" port: "I[1]" }
	terminal	{ cell: "LUT__27358" port: "I[1]" }
	terminal	{ cell: "LUT__27362" port: "I[1]" }
	terminal	{ cell: "LUT__27370" port: "I[1]" }
	terminal	{ cell: "LUT__27374" port: "I[1]" }
 }
net {
	name: "ConfLanesNum[2]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfLanesNum[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27318" port: "I[2]" }
	terminal	{ cell: "LUT__27334" port: "I[2]" }
	terminal	{ cell: "LUT__27350" port: "I[2]" }
	terminal	{ cell: "LUT__27366" port: "I[2]" }
	terminal	{ cell: "LUT__19798" port: "I[2]" }
	terminal	{ cell: "LUT__19796" port: "I[2]" }
	terminal	{ cell: "LUT__27310" port: "I[2]" }
	terminal	{ cell: "LUT__27314" port: "I[2]" }
	terminal	{ cell: "LUT__27322" port: "I[2]" }
	terminal	{ cell: "LUT__27326" port: "I[2]" }
	terminal	{ cell: "LUT__27330" port: "I[2]" }
	terminal	{ cell: "LUT__27338" port: "I[2]" }
	terminal	{ cell: "LUT__27342" port: "I[2]" }
	terminal	{ cell: "LUT__27346" port: "I[2]" }
	terminal	{ cell: "LUT__27354" port: "I[2]" }
	terminal	{ cell: "LUT__27358" port: "I[2]" }
	terminal	{ cell: "LUT__27362" port: "I[2]" }
	terminal	{ cell: "LUT__27370" port: "I[2]" }
	terminal	{ cell: "LUT__27374" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[64]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[64]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[66]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[66]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[68]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[68]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfDataType[5]~FF" port: "I[1]" }
 }
net {
	name: "MipiTxVCEn[1]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/MipiTxVCEn[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19808" port: "I[0]" }
	terminal	{ cell: "LUT__19806" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[72]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[72]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/MipiTxVCEn[3]~FF" port: "I[1]" }
 }
net {
	name: "MipiTxVCEn[3]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/MipiTxVCEn[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19807" port: "I[0]" }
	terminal	{ cell: "LUT__19806" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[76]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[76]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/ConfTxFrmMod~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/opcode[0]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/opcode[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21277" port: "I[0]" }
 }
net {
	name: "n2649"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i1" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21290" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/word_count[0]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19749" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i1" port: "I[0]" }
 }
net {
	name: "n12763"
	terminal	{ cell: "LUT__19759" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/module_state[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__19760" port: "I[2]" }
 }
net {
	name: "n13412"
	terminal	{ cell: "LUT__21287" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/module_state[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21308" port: "I[0]" }
	terminal	{ cell: "LUT__21288" port: "I[0]" }
	terminal	{ cell: "LUT__21413" port: "I[0]" }
 }
net {
	name: "n9524"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/module_state[0]~FF" port: "O" }
	terminal	{ cell: "LUT__21312" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/module_state[0]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/module_state[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22901" port: "I[3]" }
	terminal	{ cell: "LUT__21399" port: "I[1]" }
	terminal	{ cell: "LUT__21300" port: "I[0]" }
	terminal	{ cell: "LUT__21299" port: "I[0]" }
	terminal	{ cell: "LUT__21297" port: "I[1]" }
	terminal	{ cell: "LUT__21295" port: "I[1]" }
	terminal	{ cell: "LUT__21283" port: "I[2]" }
	terminal	{ cell: "LUT__21281" port: "I[2]" }
	terminal	{ cell: "LUT__21274" port: "I[2]" }
	terminal	{ cell: "LUT__21397" port: "I[1]" }
	terminal	{ cell: "LUT__19782" port: "I[3]" }
	terminal	{ cell: "LUT__19761" port: "I[0]" }
	terminal	{ cell: "LUT__19756" port: "I[0]" }
	terminal	{ cell: "LUT__19753" port: "I[0]" }
 }
net {
	name: "n4852"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i16" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[15]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21292" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/word_count[15]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19749" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i16" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][7]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[6][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21173" port: "I[0]" }
 }
net {
	name: "n4857"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i13" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[12]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21289" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/word_count[12]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19748" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i13" port: "I[0]" }
 }
net {
	name: "n4861"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[10]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21289" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/word_count[10]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19748" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i11" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_pos[15]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22825" port: "I[3]" }
	terminal	{ cell: "LUT__22822" port: "I[2]" }
	terminal	{ cell: "LUT__21984" port: "I[1]" }
 }
net {
	name: "n4865"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[8]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21293" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/word_count[8]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19750" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i9" port: "I[0]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/module_id_reg[0]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21271" port: "I[0]" }
	terminal	{ cell: "LUT__21015" port: "I[3]" }
	terminal	{ cell: "LUT__21513" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i1" port: "I[0]" }
 }
net {
	name: "n4869"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21292" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/word_count[6]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19750" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i7" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_pos[13]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22828" port: "I[1]" }
	terminal	{ cell: "LUT__21954" port: "I[1]" }
	terminal	{ cell: "LUT__22819" port: "I[3]" }
 }
net {
	name: "n4873"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21291" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/word_count[4]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19751" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i5" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_pos[12]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21939" port: "I[1]" }
	terminal	{ cell: "LUT__22819" port: "I[2]" }
	terminal	{ cell: "LUT__22835" port: "I[1]" }
 }
net {
	name: "n4877"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21291" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/word_count[2]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/word_count[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19751" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i3" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][13]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21145" port: "I[0]" }
 }
net {
	name: "n4881"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_29/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/bit_count[5]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21278" port: "I[0]" }
	terminal	{ cell: "LUT__19755" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_29/i6" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_pos[5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_pos[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22821" port: "I[3]" }
	terminal	{ cell: "LUT__21834" port: "I[1]" }
	terminal	{ cell: "LUT__22831" port: "I[2]" }
 }
net {
	name: "n4884"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_29/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/bit_count[3]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21279" port: "I[1]" }
	terminal	{ cell: "LUT__19754" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_29/i4" port: "I[0]" }
 }
net {
	name: "n2645"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_29/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/bit_count[1]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/bit_count[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21279" port: "I[3]" }
	terminal	{ cell: "LUT__19754" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_29/i2" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/internal_register_select[12]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21582" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/opcode[2]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/opcode[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21328" port: "I[1]" }
	terminal	{ cell: "LUT__21325" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/internal_register_select[4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21575" port: "I[2]" }
 }
net {
	name: "n4943"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_24/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/address_counter[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/internal_register_select[6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27483" port: "I[3]" }
	terminal	{ cell: "LUT__27460" port: "I[3]" }
	terminal	{ cell: "LUT__27451" port: "I[3]" }
	terminal	{ cell: "LUT__27445" port: "I[3]" }
	terminal	{ cell: "LUT__27443" port: "I[3]" }
	terminal	{ cell: "LUT__27441" port: "I[3]" }
	terminal	{ cell: "LUT__27453" port: "I[3]" }
	terminal	{ cell: "LUT__27456" port: "I[3]" }
	terminal	{ cell: "LUT__27462" port: "I[3]" }
	terminal	{ cell: "LUT__27464" port: "I[3]" }
	terminal	{ cell: "LUT__22604" port: "I[2]" }
	terminal	{ cell: "LUT__22597" port: "I[2]" }
	terminal	{ cell: "LUT__22594" port: "I[2]" }
	terminal	{ cell: "LUT__22589" port: "I[2]" }
	terminal	{ cell: "LUT__22582" port: "I[2]" }
	terminal	{ cell: "LUT__22574" port: "I[2]" }
	terminal	{ cell: "LUT__22569" port: "I[0]" }
	terminal	{ cell: "LUT__22567" port: "I[2]" }
	terminal	{ cell: "LUT__22564" port: "I[2]" }
	terminal	{ cell: "LUT__22552" port: "I[2]" }
	terminal	{ cell: "LUT__22549" port: "I[2]" }
	terminal	{ cell: "LUT__22544" port: "I[2]" }
	terminal	{ cell: "LUT__22537" port: "I[2]" }
	terminal	{ cell: "LUT__22534" port: "I[2]" }
	terminal	{ cell: "LUT__22529" port: "I[2]" }
	terminal	{ cell: "LUT__22522" port: "I[2]" }
	terminal	{ cell: "LUT__22519" port: "I[2]" }
	terminal	{ cell: "LUT__22514" port: "I[2]" }
	terminal	{ cell: "LUT__22504" port: "I[2]" }
	terminal	{ cell: "LUT__22492" port: "I[2]" }
	terminal	{ cell: "LUT__22489" port: "I[2]" }
	terminal	{ cell: "LUT__22484" port: "I[2]" }
	terminal	{ cell: "LUT__22477" port: "I[2]" }
	terminal	{ cell: "LUT__22474" port: "I[2]" }
	terminal	{ cell: "LUT__22469" port: "I[2]" }
	terminal	{ cell: "LUT__22462" port: "I[2]" }
	terminal	{ cell: "LUT__22454" port: "I[2]" }
	terminal	{ cell: "LUT__22444" port: "I[2]" }
	terminal	{ cell: "LUT__22439" port: "I[2]" }
	terminal	{ cell: "LUT__22432" port: "I[2]" }
	terminal	{ cell: "LUT__22429" port: "I[2]" }
	terminal	{ cell: "LUT__22424" port: "I[2]" }
	terminal	{ cell: "LUT__22417" port: "I[2]" }
	terminal	{ cell: "LUT__22414" port: "I[2]" }
	terminal	{ cell: "LUT__22409" port: "I[2]" }
	terminal	{ cell: "LUT__22402" port: "I[2]" }
	terminal	{ cell: "LUT__22394" port: "I[2]" }
	terminal	{ cell: "LUT__22384" port: "I[2]" }
	terminal	{ cell: "LUT__22372" port: "I[2]" }
	terminal	{ cell: "LUT__22369" port: "I[2]" }
	terminal	{ cell: "LUT__22364" port: "I[2]" }
	terminal	{ cell: "LUT__22357" port: "I[2]" }
	terminal	{ cell: "LUT__22354" port: "I[2]" }
	terminal	{ cell: "LUT__22349" port: "I[2]" }
	terminal	{ cell: "LUT__22342" port: "I[2]" }
	terminal	{ cell: "LUT__22334" port: "I[2]" }
	terminal	{ cell: "LUT__22329" port: "I[0]" }
	terminal	{ cell: "LUT__22327" port: "I[2]" }
	terminal	{ cell: "LUT__22324" port: "I[2]" }
	terminal	{ cell: "LUT__22312" port: "I[2]" }
	terminal	{ cell: "LUT__22309" port: "I[2]" }
	terminal	{ cell: "LUT__22304" port: "I[2]" }
	terminal	{ cell: "LUT__22297" port: "I[2]" }
	terminal	{ cell: "LUT__22294" port: "I[2]" }
	terminal	{ cell: "LUT__22289" port: "I[2]" }
	terminal	{ cell: "LUT__22282" port: "I[2]" }
	terminal	{ cell: "LUT__22279" port: "I[2]" }
	terminal	{ cell: "LUT__22274" port: "I[2]" }
	terminal	{ cell: "LUT__22264" port: "I[2]" }
	terminal	{ cell: "LUT__22252" port: "I[2]" }
	terminal	{ cell: "LUT__22249" port: "I[2]" }
	terminal	{ cell: "LUT__22244" port: "I[2]" }
	terminal	{ cell: "LUT__22237" port: "I[2]" }
	terminal	{ cell: "LUT__22234" port: "I[2]" }
	terminal	{ cell: "LUT__22229" port: "I[2]" }
	terminal	{ cell: "LUT__22222" port: "I[2]" }
	terminal	{ cell: "LUT__22214" port: "I[2]" }
	terminal	{ cell: "LUT__22204" port: "I[2]" }
	terminal	{ cell: "LUT__22199" port: "I[2]" }
	terminal	{ cell: "LUT__22192" port: "I[2]" }
	terminal	{ cell: "LUT__22189" port: "I[2]" }
	terminal	{ cell: "LUT__22184" port: "I[2]" }
	terminal	{ cell: "LUT__22177" port: "I[2]" }
	terminal	{ cell: "LUT__22174" port: "I[2]" }
	terminal	{ cell: "LUT__22169" port: "I[2]" }
	terminal	{ cell: "LUT__22162" port: "I[2]" }
	terminal	{ cell: "LUT__22154" port: "I[2]" }
	terminal	{ cell: "LUT__22144" port: "I[2]" }
	terminal	{ cell: "LUT__22132" port: "I[2]" }
	terminal	{ cell: "LUT__22129" port: "I[2]" }
	terminal	{ cell: "LUT__22124" port: "I[2]" }
	terminal	{ cell: "LUT__22117" port: "I[2]" }
	terminal	{ cell: "LUT__22114" port: "I[2]" }
	terminal	{ cell: "LUT__22109" port: "I[2]" }
	terminal	{ cell: "LUT__22102" port: "I[2]" }
	terminal	{ cell: "LUT__22094" port: "I[2]" }
	terminal	{ cell: "LUT__22087" port: "I[2]" }
	terminal	{ cell: "LUT__22084" port: "I[2]" }
	terminal	{ cell: "LUT__22072" port: "I[2]" }
	terminal	{ cell: "LUT__22069" port: "I[2]" }
	terminal	{ cell: "LUT__22064" port: "I[2]" }
	terminal	{ cell: "LUT__22057" port: "I[2]" }
	terminal	{ cell: "LUT__22054" port: "I[2]" }
	terminal	{ cell: "LUT__22049" port: "I[2]" }
	terminal	{ cell: "LUT__22042" port: "I[2]" }
	terminal	{ cell: "LUT__22039" port: "I[2]" }
	terminal	{ cell: "LUT__22034" port: "I[2]" }
	terminal	{ cell: "LUT__22024" port: "I[2]" }
	terminal	{ cell: "LUT__22012" port: "I[2]" }
	terminal	{ cell: "LUT__22009" port: "I[2]" }
	terminal	{ cell: "LUT__22004" port: "I[2]" }
	terminal	{ cell: "LUT__21997" port: "I[2]" }
	terminal	{ cell: "LUT__21994" port: "I[2]" }
	terminal	{ cell: "LUT__21989" port: "I[2]" }
	terminal	{ cell: "LUT__21982" port: "I[2]" }
	terminal	{ cell: "LUT__21974" port: "I[2]" }
	terminal	{ cell: "LUT__21964" port: "I[2]" }
	terminal	{ cell: "LUT__21959" port: "I[2]" }
	terminal	{ cell: "LUT__21952" port: "I[2]" }
	terminal	{ cell: "LUT__21949" port: "I[2]" }
	terminal	{ cell: "LUT__21944" port: "I[2]" }
	terminal	{ cell: "LUT__21937" port: "I[2]" }
	terminal	{ cell: "LUT__21934" port: "I[2]" }
	terminal	{ cell: "LUT__21929" port: "I[2]" }
	terminal	{ cell: "LUT__21922" port: "I[2]" }
	terminal	{ cell: "LUT__21914" port: "I[2]" }
	terminal	{ cell: "LUT__21904" port: "I[2]" }
	terminal	{ cell: "LUT__21892" port: "I[2]" }
	terminal	{ cell: "LUT__21889" port: "I[2]" }
	terminal	{ cell: "LUT__21884" port: "I[2]" }
	terminal	{ cell: "LUT__21877" port: "I[2]" }
	terminal	{ cell: "LUT__21874" port: "I[2]" }
	terminal	{ cell: "LUT__21869" port: "I[2]" }
	terminal	{ cell: "LUT__21862" port: "I[2]" }
	terminal	{ cell: "LUT__21854" port: "I[2]" }
	terminal	{ cell: "LUT__21847" port: "I[2]" }
	terminal	{ cell: "LUT__21844" port: "I[2]" }
	terminal	{ cell: "LUT__21832" port: "I[2]" }
	terminal	{ cell: "LUT__21829" port: "I[2]" }
	terminal	{ cell: "LUT__21824" port: "I[2]" }
	terminal	{ cell: "LUT__21817" port: "I[2]" }
	terminal	{ cell: "LUT__21814" port: "I[2]" }
	terminal	{ cell: "LUT__21809" port: "I[2]" }
	terminal	{ cell: "LUT__21802" port: "I[2]" }
	terminal	{ cell: "LUT__21799" port: "I[2]" }
	terminal	{ cell: "LUT__21794" port: "I[2]" }
	terminal	{ cell: "LUT__21778" port: "I[2]" }
	terminal	{ cell: "LUT__21764" port: "I[2]" }
	terminal	{ cell: "LUT__21761" port: "I[2]" }
	terminal	{ cell: "LUT__21757" port: "I[2]" }
	terminal	{ cell: "LUT__21750" port: "I[2]" }
	terminal	{ cell: "LUT__21736" port: "I[2]" }
	terminal	{ cell: "LUT__21733" port: "I[2]" }
	terminal	{ cell: "LUT__21729" port: "I[2]" }
	terminal	{ cell: "LUT__21722" port: "I[2]" }
	terminal	{ cell: "LUT__21719" port: "I[2]" }
	terminal	{ cell: "LUT__21708" port: "I[2]" }
	terminal	{ cell: "LUT__21706" port: "I[2]" }
	terminal	{ cell: "LUT__21704" port: "I[2]" }
	terminal	{ cell: "LUT__21698" port: "I[2]" }
	terminal	{ cell: "LUT__21696" port: "I[2]" }
	terminal	{ cell: "LUT__21594" port: "I[2]" }
	terminal	{ cell: "LUT__21591" port: "I[2]" }
	terminal	{ cell: "LUT__21586" port: "I[2]" }
	terminal	{ cell: "LUT__21578" port: "I[1]" }
	terminal	{ cell: "LUT__21576" port: "I[1]" }
	terminal	{ cell: "LUT__21699" port: "I[2]" }
	terminal	{ cell: "LUT__21715" port: "I[2]" }
	terminal	{ cell: "LUT__21743" port: "I[2]" }
	terminal	{ cell: "LUT__21747" port: "I[2]" }
	terminal	{ cell: "LUT__21771" port: "I[2]" }
	terminal	{ cell: "LUT__21775" port: "I[2]" }
	terminal	{ cell: "LUT__21787" port: "I[2]" }
	terminal	{ cell: "LUT__21791" port: "I[2]" }
	terminal	{ cell: "LUT__21839" port: "I[2]" }
	terminal	{ cell: "LUT__21859" port: "I[2]" }
	terminal	{ cell: "LUT__21899" port: "I[2]" }
	terminal	{ cell: "LUT__21907" port: "I[2]" }
	terminal	{ cell: "LUT__21919" port: "I[2]" }
	terminal	{ cell: "LUT__21967" port: "I[2]" }
	terminal	{ cell: "LUT__21979" port: "I[2]" }
	terminal	{ cell: "LUT__22019" port: "I[2]" }
	terminal	{ cell: "LUT__22027" port: "I[2]" }
	terminal	{ cell: "LUT__22079" port: "I[2]" }
	terminal	{ cell: "LUT__22099" port: "I[2]" }
	terminal	{ cell: "LUT__22139" port: "I[2]" }
	terminal	{ cell: "LUT__22147" port: "I[2]" }
	terminal	{ cell: "LUT__22159" port: "I[2]" }
	terminal	{ cell: "LUT__22207" port: "I[2]" }
	terminal	{ cell: "LUT__22219" port: "I[2]" }
	terminal	{ cell: "LUT__22259" port: "I[2]" }
	terminal	{ cell: "LUT__22267" port: "I[2]" }
	terminal	{ cell: "LUT__22319" port: "I[2]" }
	terminal	{ cell: "LUT__22339" port: "I[2]" }
	terminal	{ cell: "LUT__22379" port: "I[2]" }
	terminal	{ cell: "LUT__22387" port: "I[2]" }
	terminal	{ cell: "LUT__22399" port: "I[2]" }
	terminal	{ cell: "LUT__22447" port: "I[2]" }
	terminal	{ cell: "LUT__22459" port: "I[2]" }
	terminal	{ cell: "LUT__22499" port: "I[2]" }
	terminal	{ cell: "LUT__22507" port: "I[2]" }
	terminal	{ cell: "LUT__22559" port: "I[2]" }
	terminal	{ cell: "LUT__22579" port: "I[2]" }
	terminal	{ cell: "LUT__22611" port: "I[2]" }
 }
net {
	name: "n4947"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_24/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/address_counter[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/internal_register_select[2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21575" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][15]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21137" port: "I[0]" }
 }
net {
	name: "n13440"
	terminal	{ cell: "LUT__21378" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[1]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[3]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[3]~FF" port: "I[3]" }
 }
net {
	name: "n4692"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[5]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[5]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[7]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[7]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22892" port: "I[1]" }
	terminal	{ cell: "LUT__22809" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i7" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[9]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[9]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[9]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22809" port: "I[2]" }
	terminal	{ cell: "LUT__22895" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i10" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[11]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[11]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[13]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[13]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[13]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22890" port: "I[1]" }
	terminal	{ cell: "LUT__22811" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i5" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[15]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[15]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_out_shift_reg[15]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/address_counter[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/col_addr[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21530" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i2" port: "I[0]" }
 }
net {
	name: "n13421"
	terminal	{ cell: "LUT__21297" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/module_state[2]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__21313" port: "I[2]" }
	terminal	{ cell: "LUT__21304" port: "I[2]" }
	terminal	{ cell: "LUT__21298" port: "I[1]" }
	terminal	{ cell: "LUT__21317" port: "I[1]" }
 }
net {
	name: "n13448"
	terminal	{ cell: "LUT__21402" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/module_state[2]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/module_state[2]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/module_state[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22901" port: "I[1]" }
	terminal	{ cell: "LUT__21407" port: "I[0]" }
	terminal	{ cell: "LUT__21404" port: "I[2]" }
	terminal	{ cell: "LUT__21395" port: "I[2]" }
	terminal	{ cell: "LUT__21320" port: "I[2]" }
	terminal	{ cell: "LUT__21316" port: "I[1]" }
	terminal	{ cell: "LUT__21313" port: "I[0]" }
	terminal	{ cell: "LUT__21312" port: "I[1]" }
	terminal	{ cell: "LUT__21307" port: "I[2]" }
	terminal	{ cell: "LUT__21300" port: "I[3]" }
	terminal	{ cell: "LUT__21298" port: "I[3]" }
	terminal	{ cell: "LUT__21274" port: "I[3]" }
	terminal	{ cell: "LUT__21270" port: "I[0]" }
	terminal	{ cell: "LUT__21285" port: "I[2]" }
	terminal	{ cell: "LUT__21301" port: "I[0]" }
	terminal	{ cell: "LUT__21305" port: "I[3]" }
	terminal	{ cell: "LUT__21309" port: "I[2]" }
	terminal	{ cell: "LUT__21397" port: "I[2]" }
	terminal	{ cell: "LUT__21401" port: "I[3]" }
	terminal	{ cell: "LUT__19783" port: "I[1]" }
	terminal	{ cell: "LUT__19782" port: "I[2]" }
	terminal	{ cell: "LUT__19757" port: "I[1]" }
	terminal	{ cell: "LUT__22899" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/conn8[1][7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[7]~FF" port: "I[1]" }
 }
net {
	name: "n14590"
	terminal	{ cell: "LUT__22879" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[7]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_from_biu[7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27478" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/crc_data_out[0]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/axi_crc_i/edb_top_inst/MipiRx/vio_core_inst/crc_data_out[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27496" port: "I[3]" }
	terminal	{ cell: "LUT__21414" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/conn8[1][3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[3]~FF" port: "I[1]" }
 }
net {
	name: "n14586"
	terminal	{ cell: "LUT__22871" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[3]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_from_biu[3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27470" port: "I[3]" }
 }
net {
	name: "n14585"
	terminal	{ cell: "LUT__22869" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[2]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_from_biu[2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27468" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i6" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/address_counter[23]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[23]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[8]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i9" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i24" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[8]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i9" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i4" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][9]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21162" port: "I[0]" }
 }
net {
	name: "n4710"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[7]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22831" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i8" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][8]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21167" port: "I[0]" }
 }
net {
	name: "n4716"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22834" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i5" port: "I[0]" }
 }
net {
	name: "n4714"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22831" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i6" port: "I[0]" }
 }
net {
	name: "n4706"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[9]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[9]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22835" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i10" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/rdy_sync"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/rdy_sync~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/rdy_sync~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/rdy_sync_tff1~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din[21]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[21]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[21]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22773" port: "I[0]" }
	terminal	{ cell: "LUT__22767" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[21]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[21]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[21]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][4]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21191" port: "I[0]" }
 }
net {
	name: "n13455"
	terminal	{ cell: "LUT__21444" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[1]~FF" port: "I[0]" }
 }
net {
	name: "n13454"
	terminal	{ cell: "LUT__21443" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[1]~FF" port: "I[1]" }
 }
net {
	name: "n14718"
	terminal	{ cell: "LUT__27436" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[1]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[1]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21378" port: "I[0]" }
 }
net {
	name: "n13461"
	terminal	{ cell: "LUT__21452" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[3]~FF" port: "I[0]" }
 }
net {
	name: "n13460"
	terminal	{ cell: "LUT__21451" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[3]~FF" port: "I[1]" }
 }
net {
	name: "n13459"
	terminal	{ cell: "LUT__21450" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[3]~FF" port: "I[2]" }
 }
net {
	name: "n4720"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22830" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i3" port: "I[0]" }
 }
net {
	name: "n13469"
	terminal	{ cell: "LUT__21462" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[5]~FF" port: "I[0]" }
 }
net {
	name: "n13468"
	terminal	{ cell: "LUT__21461" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[5]~FF" port: "I[1]" }
 }
net {
	name: "n13467"
	terminal	{ cell: "LUT__21460" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[5]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/run_trig_p1"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/run_trig_p1~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/run_trig_p2~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/run_trig_p2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/run_trig_p2~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22837" port: "I[0]" }
 }
net {
	name: "n13477"
	terminal	{ cell: "LUT__21472" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[7]~FF" port: "I[0]" }
 }
net {
	name: "n13476"
	terminal	{ cell: "LUT__21471" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[7]~FF" port: "I[1]" }
 }
net {
	name: "n13475"
	terminal	{ cell: "LUT__21470" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[7]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/run_trig_imdt_p1"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/run_trig_imdt_p1~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/run_trig_imdt_p2~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/run_trig_imdt_p2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/run_trig_imdt_p2~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22837" port: "I[1]" }
	terminal	{ cell: "LUT__22817" port: "I[1]" }
 }
net {
	name: "n13484"
	terminal	{ cell: "LUT__21481" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[9]~FF" port: "I[0]" }
 }
net {
	name: "n13483"
	terminal	{ cell: "LUT__21480" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[9]~FF" port: "I[2]" }
 }
net {
	name: "n13482"
	terminal	{ cell: "LUT__21479" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[9]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[24]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[24]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[24]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[24]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[24]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "n13490"
	terminal	{ cell: "LUT__21489" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[11]~FF" port: "I[0]" }
 }
net {
	name: "n13489"
	terminal	{ cell: "LUT__21488" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[11]~FF" port: "I[2]" }
 }
net {
	name: "n13488"
	terminal	{ cell: "LUT__21487" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[11]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[23]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[23]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "n13498"
	terminal	{ cell: "LUT__21499" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[13]~FF" port: "I[0]" }
 }
net {
	name: "n13497"
	terminal	{ cell: "LUT__21498" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[13]~FF" port: "I[1]" }
 }
net {
	name: "n13496"
	terminal	{ cell: "LUT__21497" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[13]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[9]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[9]~FF" port: "I[1]" }
 }
net {
	name: "n13506"
	terminal	{ cell: "LUT__21509" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[15]~FF" port: "I[0]" }
 }
net {
	name: "n13505"
	terminal	{ cell: "LUT__21508" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[15]~FF" port: "I[1]" }
 }
net {
	name: "n13504"
	terminal	{ cell: "LUT__21507" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/data_from_biu[15]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[17]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[17]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[2]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxLanNum[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[4]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/CtrlRxCSIRstN~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[6]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxVCEn[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[8]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/dffrs_331/edb_top_inst/MipiRx/vio_core_inst/probe_out_sync[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxVCEn[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][15]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][14]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][14]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21142" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[2]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][1]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27436" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[20]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[20]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[20]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][12]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21151" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][3]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21452" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[15]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[15]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[15]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][10]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][10]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21159" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][5]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21462" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "n6669"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[17]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[18]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22773" port: "I[1]" }
	terminal	{ cell: "LUT__21698" port: "I[1]" }
	terminal	{ cell: "LUT__22767" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22780" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][7]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21472" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21731" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22778" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[5]~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp3[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp4[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21745" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22778" port: "I[2]" }
 }
net {
	name: "MipiRx_VidioRxVertPixeNumber[0]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20460" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][9]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21481" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][6]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21176" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[0]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27443" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22780" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxVertPixeNumber[2]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20458" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][11]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21489" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22780" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][38]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22232" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxVertPixeNumber[4]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20461" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][13]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21499" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din[13]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[13]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[13]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[4]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__27487" port: "I[3]" }
	terminal	{ cell: "LUT__22713" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din[4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[4]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22685" port: "I[3]" }
	terminal	{ cell: "LUT__22682" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][15]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[0][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21509" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din[6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[6]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22686" port: "I[2]" }
	terminal	{ cell: "LUT__22683" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxVertPixeNumber[8]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20454" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][1]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27436" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][50]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22412" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][58]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22532" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxVertPixeNumber[10]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20455" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][0]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21075" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][3]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21452" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][53]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22457" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][45]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22337" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxVertPixeNumber[12]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20456" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][15]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21135" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][5]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21462" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][43]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22307" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxVertPixeNumber[14]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[14]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20453" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][17]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21920" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][7]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21472" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][36]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22202" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxHoriPixeNumber[0]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20450" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][31]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22127" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][9]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21479" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][23]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22010" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxHoriPixeNumber[2]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20449" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][21]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21980" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][11]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21487" port: "I[1]" }
 }
net {
	name: "n6691"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[6]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[7]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21759" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][14]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21875" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][13]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21499" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][10]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21815" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][15]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[1][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21509" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][7]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21170" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][62]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22592" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][1]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27435" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][16]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21906" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][53]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22457" port: "I[0]" }
 }
net {
	name: "MipiRx_VidioRxHoriPixeNumber[10]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20445" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][49]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22397" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][3]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21451" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxHoriPixeNumber[12]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20444" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][43]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22307" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][5]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21461" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][3]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21199" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][38]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22232" port: "I[0]" }
 }
net {
	name: "MipiRx_VidioRxHoriPixeNumber[14]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[14]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20442" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][24]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22025" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][7]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21471" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][32]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22142" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxVBlankTime_us[0]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][27]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22067" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][9]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21481" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][19]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21950" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][21]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21980" port: "I[0]" }
 }
net {
	name: "MipiRx_VidioRxVBlankTime_us[2]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][17]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21920" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][11]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21489" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][11]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21155" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][10]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21815" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][13]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21498" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxVBlankTime_us[6]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][12]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21149" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][15]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[2][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21508" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[448][1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[448][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22784" port: "I[0]" }
	terminal	{ cell: "LUT__22782" port: "I[3]" }
	terminal	{ cell: "LUT__22783" port: "I[2]" }
	terminal	{ cell: "LUT__27454" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp1[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp1[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22761" port: "I[1]" }
 }
net {
	name: "MipiRx_VidioRxVBlankTime_us[8]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][1]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27435" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][54]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22473" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][62]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22593" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][58]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22533" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][3]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21451" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][57]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22518" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][49]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22398" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][52]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22443" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][5]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21461" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][47]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22368" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][8]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27426" port: "I[0]" }
 }
net {
	name: "MipiRx_VidioRxVBlankTime_us[14]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[14]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][61]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22578" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][7]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21471" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][39]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22248" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][35]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22188" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][6]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21178" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][13]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21498" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][29]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22098" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][15]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[3][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21508" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][24]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22026" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][10]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21816" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][18]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21936" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][1]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21444" port: "I[1]" }
 }
net {
	name: "n6615"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i22" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[21]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[21]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19888" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i22" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][13]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21861" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21746" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][3]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21449" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21774" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21718" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][5]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21459" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][59]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22548" port: "I[0]" }
 }
net {
	name: "MipiRx_VidioRxHBlankTime_us[10]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[10]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][54]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22473" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][7]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21469" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][15]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][48]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22383" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][9]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21480" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][44]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22323" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][13]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21147" port: "I[0]" }
 }
net {
	name: "MipiRx_VidioRxHBlankTime_us[14]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[14]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clka~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][29]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22098" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][11]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[75].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21488" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][37]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22218" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][33]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22158" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][32]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22143" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][13]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21496" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][24]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22026" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][27]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22068" port: "I[0]" }
 }
net {
	name: "MipiRx_StaRxDataType[2]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20502" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][22]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21996" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][15]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[4][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21506" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27456" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][8]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27427" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][1]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21444" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][9]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21801" port: "I[0]" }
 }
net {
	name: "MipiRx_StateRxVCActive[0]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxVCActive[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20505" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][3]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21449" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[384][1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[384][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22762" port: "I[3]" }
	terminal	{ cell: "LUT__22760" port: "I[0]" }
	terminal	{ cell: "LUT__22759" port: "I[2]" }
	terminal	{ cell: "LUT__27454" port: "I[0]" }
 }
net {
	name: "MipiRx_StateRxVCActive[2]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxVCActive[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20506" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][5]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21459" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][57]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22520" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][61]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22580" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][7]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21469" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_ERROR[1]"
	terminal	{ cell: "MipiRx_ERROR[1]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20489" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][9]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21479" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][2]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21210" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][50]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22415" port: "I[1]" }
 }
net {
	name: "MipiRx_ERROR[3]"
	terminal	{ cell: "MipiRx_ERROR[3]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20497" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][24]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22022" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][11]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21487" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][43]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22311" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][0]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21079" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][38]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22236" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][13]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21496" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][30]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22115" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][15]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][15]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21138" port: "I[1]" }
 }
net {
	name: "MipiRx_ERROR[7]"
	terminal	{ cell: "MipiRx_ERROR[7]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20495" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][15]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[5][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21506" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][28]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22086" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "n6649"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i5" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[4]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[4]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27299" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i5" port: "I[0]" }
 }
net {
	name: "MipiRx_ERROR[9]"
	terminal	{ cell: "MipiRx_ERROR[9]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[9]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20490" port: "I[0]" }
 }
net {
	name: "n6647"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i6" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[5]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[5]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27501" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i6" port: "I[0]" }
	terminal	{ cell: "LUT__27502" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][1]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21443" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][17]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21917" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_ERROR[11]"
	terminal	{ cell: "MipiRx_ERROR[11]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[11]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20489" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][11]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][11]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21153" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][3]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21450" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][11]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21827" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_ERROR[13]"
	terminal	{ cell: "MipiRx_ERROR[13]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[13]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20495" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21762" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][5]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21460" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[0]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][7]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21470" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][57]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22520" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][49]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22401" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][9]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21480" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][47]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22370" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][46]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22355" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][32]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22145" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][11]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21488" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][40]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22265" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[108].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[108].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[108].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][36]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22205" port: "I[0]" }
 }
net {
	name: "MiPiRxRight[1]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[108].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19788" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][5]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27430" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][13]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[109].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21497" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[110].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[110].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[110].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][4]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21189" port: "I[1]" }
 }
net {
	name: "MiPiRxRight[3]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[110].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19788" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][15]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[111].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[6][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21507" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][25]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22041" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[112].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[112].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[112].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][18]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21932" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[7][1]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[113].sync_probe_in_U/edb_top_inst/MipiRx/vio_core_inst/probe_in_sync_2d[7][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21443" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[114].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[114].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[114].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][13]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21857" port: "I[0]" }
 }
net {
	name: "MiPiRxRight[7]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/gen_probe_in_sync[114].sync_probe_in_U/d_clka~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19787" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/conn8[0][0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[0]~FF" port: "I[0]" }
 }
net {
	name: "CtrlRxErrClr"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/CtrlRxErrClr~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20573" port: "I[1]" }
 }
net {
	name: "MipiRx_VC_ENA[0]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxVCEn[0]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxVCEn[0]~FF" port: "I[1]" }
	terminal	{ cell: "MipiRx_VC_ENA[0]" port: "outpad" }
	terminal	{ cell: "LUT__20569" port: "I[3]" }
 }
net {
	name: "MipiRx_VC_ENA[1]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxVCEn[1]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxVCEn[1]~FF" port: "I[1]" }
	terminal	{ cell: "MipiRx_VC_ENA[1]" port: "outpad" }
	terminal	{ cell: "LUT__20568" port: "I[1]" }
 }
net {
	name: "MipiRx_VC_ENA[2]"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/ConfRxVCEn[2]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxVCEn[2]~FF" port: "I[1]" }
	terminal	{ cell: "MipiRx_VC_ENA[2]" port: "outpad" }
	terminal	{ cell: "LUT__20568" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_run_trig"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_run_trig~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/run_trig_p1~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21710" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_run_trig_imdt"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_run_trig_imdt~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/run_trig_imdt_p1~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21724" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/conn8[3][0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "LUT__27490" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22804" port: "I[0]" }
	terminal	{ cell: "LUT__21577" port: "I[0]" }
	terminal	{ cell: "LUT__22799" port: "I[1]" }
 }
net {
	name: "n7704"
	terminal	{ cell: "LUT__27311" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "A[0]" }
 }
net {
	name: "n7705"
	terminal	{ cell: "LUT__27315" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "A[1]" }
 }
net {
	name: "n7706"
	terminal	{ cell: "LUT__27319" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "A[2]" }
 }
net {
	name: "n7707"
	terminal	{ cell: "LUT__27323" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "A[3]" }
 }
net {
	name: "n7708"
	terminal	{ cell: "LUT__27327" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "A[4]" }
 }
net {
	name: "n7709"
	terminal	{ cell: "LUT__27331" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "A[5]" }
 }
net {
	name: "n7710"
	terminal	{ cell: "LUT__27335" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "A[6]" }
 }
net {
	name: "n7711"
	terminal	{ cell: "LUT__27339" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "A[7]" }
 }
net {
	name: "n7712"
	terminal	{ cell: "LUT__27343" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "A[8]" }
 }
net {
	name: "n7713"
	terminal	{ cell: "LUT__27347" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "A[9]" }
 }
net {
	name: "n7714"
	terminal	{ cell: "LUT__27351" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "A[10]" }
 }
net {
	name: "n7715"
	terminal	{ cell: "LUT__27355" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "A[11]" }
 }
net {
	name: "n7716"
	terminal	{ cell: "LUT__27359" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "A[12]" }
 }
net {
	name: "n7717"
	terminal	{ cell: "LUT__27363" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "A[13]" }
 }
net {
	name: "n7718"
	terminal	{ cell: "LUT__27367" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "A[14]" }
 }
net {
	name: "n7719"
	terminal	{ cell: "LUT__27371" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "A[15]" }
 }
net {
	name: "n7720"
	terminal	{ cell: "LUT__27375" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "A[16]" }
 }
net {
	name: "n7677"
	terminal	{ cell: "LUT__20016" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/mult_62" port: "CEB" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[7]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/NumPerUnitReg[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19966" port: "I[1]" }
	terminal	{ cell: "LUT__19959" port: "I[3]" }
	terminal	{ cell: "LUT__19923" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i8" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21721" port: "I[0]" }
 }
net {
	name: "n3143"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i1" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21539" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/word_count[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21534" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i1" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21748" port: "I[0]" }
 }
net {
	name: "n13555"
	terminal	{ cell: "LUT__21573" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/module_state[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__21574" port: "I[1]" }
 }
net {
	name: "n13579"
	terminal	{ cell: "LUT__21599" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/module_state[0]~FF" port: "I[1]" }
 }
net {
	name: "n13545"
	terminal	{ cell: "LUT__21560" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/module_state[0]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__21564" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21699" port: "I[1]" }
 }
net {
	name: "MipiRx_VSYNC[0]"
	terminal	{ cell: "MipiRx_VSYNC[0]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[0]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVSyncReg[0]~FF" port: "I[0]" }
 }
net {
	name: "n10012"
	terminal	{ cell: "LUT__21615" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[320][2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[320][0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[320][1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[320][2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[320][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[4]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__27465" port: "I[1]" }
 }
net {
	name: "n5433"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[6]~FF" port: "cout" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[7]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[7]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22717" port: "I[2]" }
	terminal	{ cell: "LUT__22716" port: "I[2]" }
	terminal	{ cell: "LUT__21776" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[7]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21776" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22725" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22685" port: "I[2]" }
	terminal	{ cell: "LUT__22682" port: "I[3]" }
	terminal	{ cell: "LUT__21586" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22721" port: "I[1]" }
	terminal	{ cell: "LUT__22714" port: "I[1]" }
	terminal	{ cell: "LUT__21720" port: "I[0]" }
	terminal	{ cell: "LUT__22715" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[3]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21720" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22727" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[192][0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[192][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22708" port: "I[3]" }
	terminal	{ cell: "LUT__22706" port: "I[3]" }
	terminal	{ cell: "LUT__22707" port: "I[2]" }
	terminal	{ cell: "LUT__27442" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22720" port: "I[1]" }
	terminal	{ cell: "LUT__22712" port: "I[1]" }
	terminal	{ cell: "LUT__21708" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22727" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27441" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22711" port: "I[3]" }
	terminal	{ cell: "LUT__21594" port: "I[0]" }
	terminal	{ cell: "LUT__22719" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22726" port: "I[0]" }
 }
net {
	name: "n14614"
	terminal	{ cell: "LUT__27296" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitChg~FF" port: "I[3]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitChg"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitChg~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19894" port: "I[0]" }
	terminal	{ cell: "LUT__19883" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[320][0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[320][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27446" port: "I[1]" }
	terminal	{ cell: "LUT__22753" port: "I[3]" }
	terminal	{ cell: "LUT__22752" port: "I[2]" }
	terminal	{ cell: "LUT__22751" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][62]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22596" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27445" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[448][0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[448][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27444" port: "I[1]" }
	terminal	{ cell: "LUT__22784" port: "I[3]" }
	terminal	{ cell: "LUT__22782" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][51]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22431" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/internal_register_select[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/internal_register_select[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27455" port: "I[0]" }
	terminal	{ cell: "LUT__27480" port: "I[0]" }
	terminal	{ cell: "LUT__27481" port: "I[2]" }
	terminal	{ cell: "LUT__22613" port: "I[3]" }
	terminal	{ cell: "LUT__22612" port: "I[3]" }
	terminal	{ cell: "LUT__22610" port: "I[3]" }
	terminal	{ cell: "LUT__22609" port: "I[3]" }
	terminal	{ cell: "LUT__22608" port: "I[3]" }
	terminal	{ cell: "LUT__22602" port: "I[3]" }
	terminal	{ cell: "LUT__22600" port: "I[3]" }
	terminal	{ cell: "LUT__22599" port: "I[1]" }
	terminal	{ cell: "LUT__22596" port: "I[3]" }
	terminal	{ cell: "LUT__22593" port: "I[3]" }
	terminal	{ cell: "LUT__22592" port: "I[3]" }
	terminal	{ cell: "LUT__22588" port: "I[3]" }
	terminal	{ cell: "LUT__22585" port: "I[3]" }
	terminal	{ cell: "LUT__22584" port: "I[1]" }
	terminal	{ cell: "LUT__22581" port: "I[3]" }
	terminal	{ cell: "LUT__22580" port: "I[3]" }
	terminal	{ cell: "LUT__22578" port: "I[3]" }
	terminal	{ cell: "LUT__22577" port: "I[3]" }
	terminal	{ cell: "LUT__22573" port: "I[3]" }
	terminal	{ cell: "LUT__22572" port: "I[3]" }
	terminal	{ cell: "LUT__22570" port: "I[3]" }
	terminal	{ cell: "LUT__22566" port: "I[3]" }
	terminal	{ cell: "LUT__22565" port: "I[3]" }
	terminal	{ cell: "LUT__22562" port: "I[3]" }
	terminal	{ cell: "LUT__22558" port: "I[3]" }
	terminal	{ cell: "LUT__22557" port: "I[3]" }
	terminal	{ cell: "LUT__22554" port: "I[1]" }
	terminal	{ cell: "LUT__22551" port: "I[3]" }
	terminal	{ cell: "LUT__22550" port: "I[3]" }
	terminal	{ cell: "LUT__22548" port: "I[3]" }
	terminal	{ cell: "LUT__22542" port: "I[3]" }
	terminal	{ cell: "LUT__22540" port: "I[3]" }
	terminal	{ cell: "LUT__22536" port: "I[3]" }
	terminal	{ cell: "LUT__22535" port: "I[3]" }
	terminal	{ cell: "LUT__22533" port: "I[3]" }
	terminal	{ cell: "LUT__22532" port: "I[3]" }
	terminal	{ cell: "LUT__22528" port: "I[3]" }
	terminal	{ cell: "LUT__22525" port: "I[3]" }
	terminal	{ cell: "LUT__22524" port: "I[1]" }
	terminal	{ cell: "LUT__22521" port: "I[3]" }
	terminal	{ cell: "LUT__22520" port: "I[3]" }
	terminal	{ cell: "LUT__22518" port: "I[3]" }
	terminal	{ cell: "LUT__22517" port: "I[3]" }
	terminal	{ cell: "LUT__22513" port: "I[3]" }
	terminal	{ cell: "LUT__22512" port: "I[3]" }
	terminal	{ cell: "LUT__22510" port: "I[3]" }
	terminal	{ cell: "LUT__22509" port: "I[1]" }
	terminal	{ cell: "LUT__22506" port: "I[3]" }
	terminal	{ cell: "LUT__22505" port: "I[3]" }
	terminal	{ cell: "LUT__22503" port: "I[3]" }
	terminal	{ cell: "LUT__22502" port: "I[3]" }
	terminal	{ cell: "LUT__22498" port: "I[3]" }
	terminal	{ cell: "LUT__22497" port: "I[3]" }
	terminal	{ cell: "LUT__22494" port: "I[1]" }
	terminal	{ cell: "LUT__22490" port: "I[3]" }
	terminal	{ cell: "LUT__22488" port: "I[3]" }
	terminal	{ cell: "LUT__22487" port: "I[3]" }
	terminal	{ cell: "LUT__22482" port: "I[3]" }
	terminal	{ cell: "LUT__22480" port: "I[3]" }
	terminal	{ cell: "LUT__22476" port: "I[3]" }
	terminal	{ cell: "LUT__22473" port: "I[3]" }
	terminal	{ cell: "LUT__22472" port: "I[3]" }
	terminal	{ cell: "LUT__22468" port: "I[3]" }
	terminal	{ cell: "LUT__22465" port: "I[3]" }
	terminal	{ cell: "LUT__22464" port: "I[1]" }
	terminal	{ cell: "LUT__22461" port: "I[3]" }
	terminal	{ cell: "LUT__22460" port: "I[3]" }
	terminal	{ cell: "LUT__22458" port: "I[3]" }
	terminal	{ cell: "LUT__22457" port: "I[3]" }
	terminal	{ cell: "LUT__22453" port: "I[3]" }
	terminal	{ cell: "LUT__22452" port: "I[3]" }
	terminal	{ cell: "LUT__22450" port: "I[3]" }
	terminal	{ cell: "LUT__22449" port: "I[1]" }
	terminal	{ cell: "LUT__22446" port: "I[3]" }
	terminal	{ cell: "LUT__22445" port: "I[3]" }
	terminal	{ cell: "LUT__22442" port: "I[3]" }
	terminal	{ cell: "LUT__22438" port: "I[3]" }
	terminal	{ cell: "LUT__22437" port: "I[3]" }
	terminal	{ cell: "LUT__22434" port: "I[1]" }
	terminal	{ cell: "LUT__22430" port: "I[3]" }
	terminal	{ cell: "LUT__22428" port: "I[3]" }
	terminal	{ cell: "LUT__22423" port: "I[3]" }
	terminal	{ cell: "LUT__22422" port: "I[3]" }
	terminal	{ cell: "LUT__22420" port: "I[3]" }
	terminal	{ cell: "LUT__22416" port: "I[3]" }
	terminal	{ cell: "LUT__22413" port: "I[3]" }
	terminal	{ cell: "LUT__22412" port: "I[3]" }
	terminal	{ cell: "LUT__22408" port: "I[3]" }
	terminal	{ cell: "LUT__22407" port: "I[3]" }
	terminal	{ cell: "LUT__22405" port: "I[3]" }
	terminal	{ cell: "LUT__22404" port: "I[1]" }
	terminal	{ cell: "LUT__22401" port: "I[3]" }
	terminal	{ cell: "LUT__22400" port: "I[3]" }
	terminal	{ cell: "LUT__22398" port: "I[3]" }
	terminal	{ cell: "LUT__22397" port: "I[3]" }
	terminal	{ cell: "LUT__22393" port: "I[3]" }
	terminal	{ cell: "LUT__22392" port: "I[3]" }
	terminal	{ cell: "LUT__22390" port: "I[3]" }
	terminal	{ cell: "LUT__22389" port: "I[1]" }
	terminal	{ cell: "LUT__22386" port: "I[3]" }
	terminal	{ cell: "LUT__22385" port: "I[3]" }
	terminal	{ cell: "LUT__22382" port: "I[3]" }
	terminal	{ cell: "LUT__22378" port: "I[3]" }
	terminal	{ cell: "LUT__22377" port: "I[3]" }
	terminal	{ cell: "LUT__22375" port: "I[3]" }
	terminal	{ cell: "LUT__22374" port: "I[1]" }
	terminal	{ cell: "LUT__22370" port: "I[3]" }
	terminal	{ cell: "LUT__22368" port: "I[3]" }
	terminal	{ cell: "LUT__22362" port: "I[3]" }
	terminal	{ cell: "LUT__22360" port: "I[3]" }
	terminal	{ cell: "LUT__22359" port: "I[1]" }
	terminal	{ cell: "LUT__22356" port: "I[3]" }
	terminal	{ cell: "LUT__22353" port: "I[3]" }
	terminal	{ cell: "LUT__22352" port: "I[3]" }
	terminal	{ cell: "LUT__22348" port: "I[3]" }
	terminal	{ cell: "LUT__22345" port: "I[3]" }
	terminal	{ cell: "LUT__22344" port: "I[1]" }
	terminal	{ cell: "LUT__22341" port: "I[3]" }
	terminal	{ cell: "LUT__22340" port: "I[3]" }
	terminal	{ cell: "LUT__22338" port: "I[3]" }
	terminal	{ cell: "LUT__22337" port: "I[3]" }
	terminal	{ cell: "LUT__22333" port: "I[3]" }
	terminal	{ cell: "LUT__22332" port: "I[3]" }
	terminal	{ cell: "LUT__22330" port: "I[3]" }
	terminal	{ cell: "LUT__22326" port: "I[3]" }
	terminal	{ cell: "LUT__22325" port: "I[3]" }
	terminal	{ cell: "LUT__22322" port: "I[3]" }
	terminal	{ cell: "LUT__22318" port: "I[3]" }
	terminal	{ cell: "LUT__22317" port: "I[3]" }
	terminal	{ cell: "LUT__22314" port: "I[1]" }
	terminal	{ cell: "LUT__22311" port: "I[3]" }
	terminal	{ cell: "LUT__22310" port: "I[3]" }
	terminal	{ cell: "LUT__22308" port: "I[3]" }
	terminal	{ cell: "LUT__22302" port: "I[3]" }
	terminal	{ cell: "LUT__22300" port: "I[3]" }
	terminal	{ cell: "LUT__22296" port: "I[3]" }
	terminal	{ cell: "LUT__22295" port: "I[3]" }
	terminal	{ cell: "LUT__22293" port: "I[3]" }
	terminal	{ cell: "LUT__22292" port: "I[3]" }
	terminal	{ cell: "LUT__22288" port: "I[3]" }
	terminal	{ cell: "LUT__22285" port: "I[3]" }
	terminal	{ cell: "LUT__22284" port: "I[1]" }
	terminal	{ cell: "LUT__22281" port: "I[3]" }
	terminal	{ cell: "LUT__22280" port: "I[3]" }
	terminal	{ cell: "LUT__22278" port: "I[3]" }
	terminal	{ cell: "LUT__22277" port: "I[3]" }
	terminal	{ cell: "LUT__22273" port: "I[3]" }
	terminal	{ cell: "LUT__22272" port: "I[3]" }
	terminal	{ cell: "LUT__22270" port: "I[3]" }
	terminal	{ cell: "LUT__22269" port: "I[1]" }
	terminal	{ cell: "LUT__22266" port: "I[3]" }
	terminal	{ cell: "LUT__22265" port: "I[3]" }
	terminal	{ cell: "LUT__22263" port: "I[3]" }
	terminal	{ cell: "LUT__22262" port: "I[3]" }
	terminal	{ cell: "LUT__22258" port: "I[3]" }
	terminal	{ cell: "LUT__22257" port: "I[3]" }
	terminal	{ cell: "LUT__22254" port: "I[1]" }
	terminal	{ cell: "LUT__22250" port: "I[3]" }
	terminal	{ cell: "LUT__22248" port: "I[3]" }
	terminal	{ cell: "LUT__22247" port: "I[3]" }
	terminal	{ cell: "LUT__22242" port: "I[3]" }
	terminal	{ cell: "LUT__22240" port: "I[3]" }
	terminal	{ cell: "LUT__22236" port: "I[3]" }
	terminal	{ cell: "LUT__22233" port: "I[3]" }
	terminal	{ cell: "LUT__22232" port: "I[3]" }
	terminal	{ cell: "LUT__22228" port: "I[3]" }
	terminal	{ cell: "LUT__22225" port: "I[3]" }
	terminal	{ cell: "LUT__22224" port: "I[1]" }
	terminal	{ cell: "LUT__22221" port: "I[3]" }
	terminal	{ cell: "LUT__22220" port: "I[3]" }
	terminal	{ cell: "LUT__22218" port: "I[3]" }
	terminal	{ cell: "LUT__22217" port: "I[3]" }
	terminal	{ cell: "LUT__22213" port: "I[3]" }
	terminal	{ cell: "LUT__22212" port: "I[3]" }
	terminal	{ cell: "LUT__22210" port: "I[3]" }
	terminal	{ cell: "LUT__22209" port: "I[1]" }
	terminal	{ cell: "LUT__22206" port: "I[3]" }
	terminal	{ cell: "LUT__22205" port: "I[3]" }
	terminal	{ cell: "LUT__22202" port: "I[3]" }
	terminal	{ cell: "LUT__22198" port: "I[3]" }
	terminal	{ cell: "LUT__22197" port: "I[3]" }
	terminal	{ cell: "LUT__22194" port: "I[1]" }
	terminal	{ cell: "LUT__22190" port: "I[3]" }
	terminal	{ cell: "LUT__22188" port: "I[3]" }
	terminal	{ cell: "LUT__22183" port: "I[3]" }
	terminal	{ cell: "LUT__22182" port: "I[3]" }
	terminal	{ cell: "LUT__22180" port: "I[3]" }
	terminal	{ cell: "LUT__22176" port: "I[3]" }
	terminal	{ cell: "LUT__22173" port: "I[3]" }
	terminal	{ cell: "LUT__22172" port: "I[3]" }
	terminal	{ cell: "LUT__22168" port: "I[3]" }
	terminal	{ cell: "LUT__22167" port: "I[3]" }
	terminal	{ cell: "LUT__22165" port: "I[3]" }
	terminal	{ cell: "LUT__22164" port: "I[1]" }
	terminal	{ cell: "LUT__22161" port: "I[3]" }
	terminal	{ cell: "LUT__22160" port: "I[3]" }
	terminal	{ cell: "LUT__22158" port: "I[3]" }
	terminal	{ cell: "LUT__22157" port: "I[3]" }
	terminal	{ cell: "LUT__22153" port: "I[3]" }
	terminal	{ cell: "LUT__22152" port: "I[3]" }
	terminal	{ cell: "LUT__22150" port: "I[3]" }
	terminal	{ cell: "LUT__22149" port: "I[1]" }
	terminal	{ cell: "LUT__22146" port: "I[3]" }
	terminal	{ cell: "LUT__22145" port: "I[3]" }
	terminal	{ cell: "LUT__22142" port: "I[3]" }
	terminal	{ cell: "LUT__22138" port: "I[3]" }
	terminal	{ cell: "LUT__22137" port: "I[3]" }
	terminal	{ cell: "LUT__22135" port: "I[3]" }
	terminal	{ cell: "LUT__22134" port: "I[1]" }
	terminal	{ cell: "LUT__22130" port: "I[3]" }
	terminal	{ cell: "LUT__22128" port: "I[3]" }
	terminal	{ cell: "LUT__22122" port: "I[3]" }
	terminal	{ cell: "LUT__22120" port: "I[3]" }
	terminal	{ cell: "LUT__22119" port: "I[1]" }
	terminal	{ cell: "LUT__22116" port: "I[3]" }
	terminal	{ cell: "LUT__22113" port: "I[3]" }
	terminal	{ cell: "LUT__22112" port: "I[3]" }
	terminal	{ cell: "LUT__22108" port: "I[3]" }
	terminal	{ cell: "LUT__22105" port: "I[3]" }
	terminal	{ cell: "LUT__22104" port: "I[1]" }
	terminal	{ cell: "LUT__22101" port: "I[3]" }
	terminal	{ cell: "LUT__22100" port: "I[3]" }
	terminal	{ cell: "LUT__22098" port: "I[3]" }
	terminal	{ cell: "LUT__22097" port: "I[3]" }
	terminal	{ cell: "LUT__22093" port: "I[3]" }
	terminal	{ cell: "LUT__22092" port: "I[3]" }
	terminal	{ cell: "LUT__22090" port: "I[3]" }
	terminal	{ cell: "LUT__22089" port: "I[1]" }
	terminal	{ cell: "LUT__22086" port: "I[3]" }
	terminal	{ cell: "LUT__22085" port: "I[3]" }
	terminal	{ cell: "LUT__22082" port: "I[3]" }
	terminal	{ cell: "LUT__22078" port: "I[3]" }
	terminal	{ cell: "LUT__22077" port: "I[3]" }
	terminal	{ cell: "LUT__22074" port: "I[1]" }
	terminal	{ cell: "LUT__22071" port: "I[3]" }
	terminal	{ cell: "LUT__22070" port: "I[3]" }
	terminal	{ cell: "LUT__22068" port: "I[3]" }
	terminal	{ cell: "LUT__22062" port: "I[3]" }
	terminal	{ cell: "LUT__22060" port: "I[3]" }
	terminal	{ cell: "LUT__22056" port: "I[3]" }
	terminal	{ cell: "LUT__22055" port: "I[3]" }
	terminal	{ cell: "LUT__22053" port: "I[3]" }
	terminal	{ cell: "LUT__22052" port: "I[3]" }
	terminal	{ cell: "LUT__22048" port: "I[3]" }
	terminal	{ cell: "LUT__22045" port: "I[3]" }
	terminal	{ cell: "LUT__22044" port: "I[1]" }
	terminal	{ cell: "LUT__22041" port: "I[3]" }
	terminal	{ cell: "LUT__22040" port: "I[3]" }
	terminal	{ cell: "LUT__22038" port: "I[3]" }
	terminal	{ cell: "LUT__22037" port: "I[3]" }
	terminal	{ cell: "LUT__22033" port: "I[3]" }
	terminal	{ cell: "LUT__22032" port: "I[3]" }
	terminal	{ cell: "LUT__22030" port: "I[3]" }
	terminal	{ cell: "LUT__22029" port: "I[2]" }
	terminal	{ cell: "LUT__22026" port: "I[3]" }
	terminal	{ cell: "LUT__22025" port: "I[3]" }
	terminal	{ cell: "LUT__22023" port: "I[3]" }
	terminal	{ cell: "LUT__22022" port: "I[3]" }
	terminal	{ cell: "LUT__22018" port: "I[3]" }
	terminal	{ cell: "LUT__22017" port: "I[3]" }
	terminal	{ cell: "LUT__22014" port: "I[2]" }
	terminal	{ cell: "LUT__22010" port: "I[3]" }
	terminal	{ cell: "LUT__22008" port: "I[3]" }
	terminal	{ cell: "LUT__22007" port: "I[3]" }
	terminal	{ cell: "LUT__22002" port: "I[3]" }
	terminal	{ cell: "LUT__22000" port: "I[3]" }
	terminal	{ cell: "LUT__21996" port: "I[3]" }
	terminal	{ cell: "LUT__21993" port: "I[3]" }
	terminal	{ cell: "LUT__21992" port: "I[3]" }
	terminal	{ cell: "LUT__21988" port: "I[3]" }
	terminal	{ cell: "LUT__21985" port: "I[3]" }
	terminal	{ cell: "LUT__21984" port: "I[2]" }
	terminal	{ cell: "LUT__21981" port: "I[3]" }
	terminal	{ cell: "LUT__21980" port: "I[3]" }
	terminal	{ cell: "LUT__21978" port: "I[3]" }
	terminal	{ cell: "LUT__21977" port: "I[3]" }
	terminal	{ cell: "LUT__21973" port: "I[3]" }
	terminal	{ cell: "LUT__21972" port: "I[3]" }
	terminal	{ cell: "LUT__21970" port: "I[3]" }
	terminal	{ cell: "LUT__21969" port: "I[2]" }
	terminal	{ cell: "LUT__21966" port: "I[3]" }
	terminal	{ cell: "LUT__21965" port: "I[3]" }
	terminal	{ cell: "LUT__21962" port: "I[3]" }
	terminal	{ cell: "LUT__21958" port: "I[3]" }
	terminal	{ cell: "LUT__21957" port: "I[3]" }
	terminal	{ cell: "LUT__21954" port: "I[2]" }
	terminal	{ cell: "LUT__21950" port: "I[3]" }
	terminal	{ cell: "LUT__21948" port: "I[3]" }
	terminal	{ cell: "LUT__21943" port: "I[3]" }
	terminal	{ cell: "LUT__21942" port: "I[3]" }
	terminal	{ cell: "LUT__21940" port: "I[3]" }
	terminal	{ cell: "LUT__21936" port: "I[3]" }
	terminal	{ cell: "LUT__21933" port: "I[3]" }
	terminal	{ cell: "LUT__21932" port: "I[3]" }
	terminal	{ cell: "LUT__21928" port: "I[3]" }
	terminal	{ cell: "LUT__21927" port: "I[3]" }
	terminal	{ cell: "LUT__21925" port: "I[3]" }
	terminal	{ cell: "LUT__21924" port: "I[2]" }
	terminal	{ cell: "LUT__21921" port: "I[3]" }
	terminal	{ cell: "LUT__21920" port: "I[3]" }
	terminal	{ cell: "LUT__21918" port: "I[3]" }
	terminal	{ cell: "LUT__21917" port: "I[3]" }
	terminal	{ cell: "LUT__21913" port: "I[3]" }
	terminal	{ cell: "LUT__21912" port: "I[3]" }
	terminal	{ cell: "LUT__21910" port: "I[3]" }
	terminal	{ cell: "LUT__21909" port: "I[2]" }
	terminal	{ cell: "LUT__21906" port: "I[3]" }
	terminal	{ cell: "LUT__21905" port: "I[3]" }
	terminal	{ cell: "LUT__21902" port: "I[3]" }
	terminal	{ cell: "LUT__21898" port: "I[3]" }
	terminal	{ cell: "LUT__21897" port: "I[3]" }
	terminal	{ cell: "LUT__21895" port: "I[3]" }
	terminal	{ cell: "LUT__21894" port: "I[2]" }
	terminal	{ cell: "LUT__21890" port: "I[3]" }
	terminal	{ cell: "LUT__21888" port: "I[3]" }
	terminal	{ cell: "LUT__21882" port: "I[3]" }
	terminal	{ cell: "LUT__21880" port: "I[3]" }
	terminal	{ cell: "LUT__21879" port: "I[2]" }
	terminal	{ cell: "LUT__21876" port: "I[3]" }
	terminal	{ cell: "LUT__21873" port: "I[3]" }
	terminal	{ cell: "LUT__21872" port: "I[3]" }
	terminal	{ cell: "LUT__21868" port: "I[3]" }
	terminal	{ cell: "LUT__21865" port: "I[3]" }
	terminal	{ cell: "LUT__21864" port: "I[2]" }
	terminal	{ cell: "LUT__21861" port: "I[3]" }
	terminal	{ cell: "LUT__21860" port: "I[3]" }
	terminal	{ cell: "LUT__21858" port: "I[3]" }
	terminal	{ cell: "LUT__21857" port: "I[3]" }
	terminal	{ cell: "LUT__21853" port: "I[3]" }
	terminal	{ cell: "LUT__21852" port: "I[3]" }
	terminal	{ cell: "LUT__21850" port: "I[3]" }
	terminal	{ cell: "LUT__21849" port: "I[2]" }
	terminal	{ cell: "LUT__21846" port: "I[3]" }
	terminal	{ cell: "LUT__21845" port: "I[3]" }
	terminal	{ cell: "LUT__21842" port: "I[3]" }
	terminal	{ cell: "LUT__21838" port: "I[3]" }
	terminal	{ cell: "LUT__21837" port: "I[3]" }
	terminal	{ cell: "LUT__21834" port: "I[2]" }
	terminal	{ cell: "LUT__21831" port: "I[3]" }
	terminal	{ cell: "LUT__21830" port: "I[3]" }
	terminal	{ cell: "LUT__21828" port: "I[3]" }
	terminal	{ cell: "LUT__21822" port: "I[3]" }
	terminal	{ cell: "LUT__21820" port: "I[3]" }
	terminal	{ cell: "LUT__21816" port: "I[3]" }
	terminal	{ cell: "LUT__21815" port: "I[3]" }
	terminal	{ cell: "LUT__21813" port: "I[3]" }
	terminal	{ cell: "LUT__21812" port: "I[3]" }
	terminal	{ cell: "LUT__21808" port: "I[3]" }
	terminal	{ cell: "LUT__21805" port: "I[3]" }
	terminal	{ cell: "LUT__21804" port: "I[2]" }
	terminal	{ cell: "LUT__21801" port: "I[3]" }
	terminal	{ cell: "LUT__21800" port: "I[3]" }
	terminal	{ cell: "LUT__21798" port: "I[3]" }
	terminal	{ cell: "LUT__21797" port: "I[3]" }
	terminal	{ cell: "LUT__21793" port: "I[3]" }
	terminal	{ cell: "LUT__21792" port: "I[3]" }
	terminal	{ cell: "LUT__21790" port: "I[3]" }
	terminal	{ cell: "LUT__21789" port: "I[3]" }
	terminal	{ cell: "LUT__21786" port: "I[3]" }
	terminal	{ cell: "LUT__21785" port: "I[3]" }
	terminal	{ cell: "LUT__21783" port: "I[3]" }
	terminal	{ cell: "LUT__21782" port: "I[2]" }
	terminal	{ cell: "LUT__21777" port: "I[3]" }
	terminal	{ cell: "LUT__21776" port: "I[3]" }
	terminal	{ cell: "LUT__21774" port: "I[3]" }
	terminal	{ cell: "LUT__21773" port: "I[3]" }
	terminal	{ cell: "LUT__21770" port: "I[3]" }
	terminal	{ cell: "LUT__21769" port: "I[3]" }
	terminal	{ cell: "LUT__21767" port: "I[3]" }
	terminal	{ cell: "LUT__21766" port: "I[2]" }
	terminal	{ cell: "LUT__21762" port: "I[3]" }
	terminal	{ cell: "LUT__21760" port: "I[3]" }
	terminal	{ cell: "LUT__21756" port: "I[3]" }
	terminal	{ cell: "LUT__21753" port: "I[3]" }
	terminal	{ cell: "LUT__21752" port: "I[2]" }
	terminal	{ cell: "LUT__21749" port: "I[3]" }
	terminal	{ cell: "LUT__21748" port: "I[3]" }
	terminal	{ cell: "LUT__21746" port: "I[3]" }
	terminal	{ cell: "LUT__21745" port: "I[3]" }
	terminal	{ cell: "LUT__21742" port: "I[3]" }
	terminal	{ cell: "LUT__21741" port: "I[3]" }
	terminal	{ cell: "LUT__21738" port: "I[2]" }
	terminal	{ cell: "LUT__21735" port: "I[3]" }
	terminal	{ cell: "LUT__21734" port: "I[3]" }
	terminal	{ cell: "LUT__21732" port: "I[3]" }
	terminal	{ cell: "LUT__21728" port: "I[3]" }
	terminal	{ cell: "LUT__21725" port: "I[3]" }
	terminal	{ cell: "LUT__21724" port: "I[2]" }
	terminal	{ cell: "LUT__21721" port: "I[3]" }
	terminal	{ cell: "LUT__21720" port: "I[3]" }
	terminal	{ cell: "LUT__21718" port: "I[3]" }
	terminal	{ cell: "LUT__21717" port: "I[3]" }
	terminal	{ cell: "LUT__21714" port: "I[3]" }
	terminal	{ cell: "LUT__21713" port: "I[3]" }
	terminal	{ cell: "LUT__21710" port: "I[2]" }
	terminal	{ cell: "LUT__21709" port: "I[0]" }
	terminal	{ cell: "LUT__21705" port: "I[0]" }
	terminal	{ cell: "LUT__21702" port: "I[3]" }
	terminal	{ cell: "LUT__21700" port: "I[2]" }
	terminal	{ cell: "LUT__21697" port: "I[0]" }
	terminal	{ cell: "LUT__21694" port: "I[2]" }
	terminal	{ cell: "LUT__21693" port: "I[2]" }
	terminal	{ cell: "LUT__21595" port: "I[0]" }
	terminal	{ cell: "LUT__21592" port: "I[0]" }
	terminal	{ cell: "LUT__21587" port: "I[0]" }
	terminal	{ cell: "LUT__21580" port: "I[3]" }
	terminal	{ cell: "LUT__21577" port: "I[2]" }
	terminal	{ cell: "LUT__21585" port: "I[1]" }
	terminal	{ cell: "LUT__21707" port: "I[0]" }
	terminal	{ cell: "LUT__21711" port: "I[3]" }
	terminal	{ cell: "LUT__21727" port: "I[3]" }
	terminal	{ cell: "LUT__21731" port: "I[3]" }
	terminal	{ cell: "LUT__21739" port: "I[3]" }
	terminal	{ cell: "LUT__21755" port: "I[3]" }
	terminal	{ cell: "LUT__21759" port: "I[3]" }
	terminal	{ cell: "LUT__21763" port: "I[3]" }
	terminal	{ cell: "LUT__21807" port: "I[3]" }
	terminal	{ cell: "LUT__21819" port: "I[2]" }
	terminal	{ cell: "LUT__21823" port: "I[3]" }
	terminal	{ cell: "LUT__21827" port: "I[3]" }
	terminal	{ cell: "LUT__21835" port: "I[3]" }
	terminal	{ cell: "LUT__21843" port: "I[3]" }
	terminal	{ cell: "LUT__21867" port: "I[3]" }
	terminal	{ cell: "LUT__21875" port: "I[3]" }
	terminal	{ cell: "LUT__21883" port: "I[3]" }
	terminal	{ cell: "LUT__21887" port: "I[3]" }
	terminal	{ cell: "LUT__21891" port: "I[3]" }
	terminal	{ cell: "LUT__21903" port: "I[3]" }
	terminal	{ cell: "LUT__21935" port: "I[3]" }
	terminal	{ cell: "LUT__21939" port: "I[2]" }
	terminal	{ cell: "LUT__21947" port: "I[3]" }
	terminal	{ cell: "LUT__21951" port: "I[3]" }
	terminal	{ cell: "LUT__21955" port: "I[3]" }
	terminal	{ cell: "LUT__21963" port: "I[3]" }
	terminal	{ cell: "LUT__21987" port: "I[3]" }
	terminal	{ cell: "LUT__21995" port: "I[3]" }
	terminal	{ cell: "LUT__21999" port: "I[2]" }
	terminal	{ cell: "LUT__22003" port: "I[3]" }
	terminal	{ cell: "LUT__22011" port: "I[3]" }
	terminal	{ cell: "LUT__22015" port: "I[3]" }
	terminal	{ cell: "LUT__22047" port: "I[3]" }
	terminal	{ cell: "LUT__22059" port: "I[1]" }
	terminal	{ cell: "LUT__22063" port: "I[3]" }
	terminal	{ cell: "LUT__22067" port: "I[3]" }
	terminal	{ cell: "LUT__22075" port: "I[3]" }
	terminal	{ cell: "LUT__22083" port: "I[3]" }
	terminal	{ cell: "LUT__22107" port: "I[3]" }
	terminal	{ cell: "LUT__22115" port: "I[3]" }
	terminal	{ cell: "LUT__22123" port: "I[3]" }
	terminal	{ cell: "LUT__22127" port: "I[3]" }
	terminal	{ cell: "LUT__22131" port: "I[3]" }
	terminal	{ cell: "LUT__22143" port: "I[3]" }
	terminal	{ cell: "LUT__22175" port: "I[3]" }
	terminal	{ cell: "LUT__22179" port: "I[1]" }
	terminal	{ cell: "LUT__22187" port: "I[3]" }
	terminal	{ cell: "LUT__22191" port: "I[3]" }
	terminal	{ cell: "LUT__22195" port: "I[3]" }
	terminal	{ cell: "LUT__22203" port: "I[3]" }
	terminal	{ cell: "LUT__22227" port: "I[3]" }
	terminal	{ cell: "LUT__22235" port: "I[3]" }
	terminal	{ cell: "LUT__22239" port: "I[1]" }
	terminal	{ cell: "LUT__22243" port: "I[3]" }
	terminal	{ cell: "LUT__22251" port: "I[3]" }
	terminal	{ cell: "LUT__22255" port: "I[3]" }
	terminal	{ cell: "LUT__22287" port: "I[3]" }
	terminal	{ cell: "LUT__22299" port: "I[1]" }
	terminal	{ cell: "LUT__22303" port: "I[3]" }
	terminal	{ cell: "LUT__22307" port: "I[3]" }
	terminal	{ cell: "LUT__22315" port: "I[3]" }
	terminal	{ cell: "LUT__22323" port: "I[3]" }
	terminal	{ cell: "LUT__22347" port: "I[3]" }
	terminal	{ cell: "LUT__22355" port: "I[3]" }
	terminal	{ cell: "LUT__22363" port: "I[3]" }
	terminal	{ cell: "LUT__22367" port: "I[3]" }
	terminal	{ cell: "LUT__22371" port: "I[3]" }
	terminal	{ cell: "LUT__22383" port: "I[3]" }
	terminal	{ cell: "LUT__22415" port: "I[3]" }
	terminal	{ cell: "LUT__22419" port: "I[1]" }
	terminal	{ cell: "LUT__22427" port: "I[3]" }
	terminal	{ cell: "LUT__22431" port: "I[3]" }
	terminal	{ cell: "LUT__22435" port: "I[3]" }
	terminal	{ cell: "LUT__22443" port: "I[3]" }
	terminal	{ cell: "LUT__22467" port: "I[3]" }
	terminal	{ cell: "LUT__22475" port: "I[3]" }
	terminal	{ cell: "LUT__22479" port: "I[1]" }
	terminal	{ cell: "LUT__22483" port: "I[3]" }
	terminal	{ cell: "LUT__22491" port: "I[3]" }
	terminal	{ cell: "LUT__22495" port: "I[3]" }
	terminal	{ cell: "LUT__22527" port: "I[3]" }
	terminal	{ cell: "LUT__22539" port: "I[1]" }
	terminal	{ cell: "LUT__22543" port: "I[3]" }
	terminal	{ cell: "LUT__22547" port: "I[3]" }
	terminal	{ cell: "LUT__22555" port: "I[3]" }
	terminal	{ cell: "LUT__22563" port: "I[3]" }
	terminal	{ cell: "LUT__22587" port: "I[3]" }
	terminal	{ cell: "LUT__22595" port: "I[3]" }
	terminal	{ cell: "LUT__22603" port: "I[3]" }
	terminal	{ cell: "LUT__22607" port: "I[3]" }
	terminal	{ cell: "LUT__27458" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][45]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22341" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22798" port: "I[3]" }
	terminal	{ cell: "LUT__21700" port: "I[0]" }
	terminal	{ cell: "LUT__22803" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][41]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22281" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22802" port: "I[0]" }
	terminal	{ cell: "LUT__22796" port: "I[1]" }
	terminal	{ cell: "LUT__21724" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][40]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22266" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22802" port: "I[2]" }
	terminal	{ cell: "LUT__21752" port: "I[0]" }
	terminal	{ cell: "LUT__22799" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][14]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21873" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[8]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21782" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[10]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21819" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][29]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22101" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[12]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21849" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][28]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22085" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[14]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21879" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][20]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21963" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[16]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21909" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][23]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22008" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[18]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21939" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[20]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21969" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][18]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21933" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[22]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21999" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[24]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22029" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[26]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22059" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[28]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22089" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[30]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22119" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][62]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22596" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[32]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22149" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[34]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22179" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][60]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22565" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[36]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22209" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][59]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22551" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[38]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22239" port: "I[2]" }
 }
net {
	name: "n4968"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21022" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/word_count[5]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19686" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i6" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[40]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22269" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][52]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22446" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[42]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22299" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][48]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22385" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[44]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22329" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][47]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22371" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[46]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22359" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][39]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22250" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[48]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22389" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[50]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22419" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][37]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22221" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[52]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22449" port: "I[2]" }
 }
net {
	name: "n5040"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_24/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/address_counter[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[54]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22479" port: "I[2]" }
 }
net {
	name: "n4979"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_29/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/bit_count[4]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21034" port: "I[1]" }
	terminal	{ cell: "LUT__19690" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_29/i5" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[56]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22509" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/opcode[3]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/opcode[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20979" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[58]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22539" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][26]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22056" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[60]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22569" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_trig_mask[62]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_trig_mask[62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22599" port: "I[2]" }
 }
net {
	name: "n4819"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][20]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21963" port: "I[0]" }
 }
net {
	name: "n4815"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/address_counter[3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21530" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i4" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][16]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21903" port: "I[0]" }
 }
net {
	name: "n4811"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/address_counter[5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21529" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i6" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][15]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21888" port: "I[0]" }
 }
net {
	name: "n4807"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[7]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/address_counter[7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21529" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i8" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][63]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22607" port: "I[1]" }
 }
net {
	name: "n4803"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[9]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/address_counter[9]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21527" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i10" port: "I[0]" }
 }
net {
	name: "n4966"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21022" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/word_count[6]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19686" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i7" port: "I[0]" }
 }
net {
	name: "n4799"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[11]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/address_counter[11]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21527" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i12" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[4]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__27487" port: "I[2]" }
	terminal	{ cell: "LUT__22713" port: "I[3]" }
	terminal	{ cell: "LUT__21734" port: "I[0]" }
 }
net {
	name: "n4795"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i14" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[13]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/address_counter[13]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21528" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i14" port: "I[0]" }
 }
net {
	name: "n13582"
	terminal	{ cell: "LUT__21639" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[15]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/address_counter[15]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[15]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21639" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i2" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i16" port: "I[0]" }
 }
net {
	name: "n10287"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp3~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp5~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp5"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp5~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22707" port: "I[0]" }
 }
net {
	name: "n13584"
	terminal	{ cell: "LUT__21643" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[17]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/address_counter[17]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[17]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[2]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i3" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i18" port: "I[0]" }
 }
net {
	name: "n13586"
	terminal	{ cell: "LUT__21647" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[19]~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankMultRslt[2]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[2]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19790" port: "I[2]" }
 }
net {
	name: "n13588"
	terminal	{ cell: "LUT__21651" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[21]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp3"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp3~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22707" port: "I[1]" }
 }
net {
	name: "n13590"
	terminal	{ cell: "LUT__21655" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[23]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[4]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[3]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[3]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[3]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[2]~FF" port: "I[1]" }
 }
net {
	name: "n13592"
	terminal	{ cell: "LUT__21659" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/address_counter[25]~FF" port: "I[0]" }
 }
net {
	name: "n13392"
	terminal	{ cell: "LUT__21210" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[2]~FF" port: "I[0]" }
 }
net {
	name: "n13391"
	terminal	{ cell: "LUT__21209" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[2]~FF" port: "I[1]" }
 }
net {
	name: "n13390"
	terminal	{ cell: "LUT__21208" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[2]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[2]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21203" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/opcode[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/opcode[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21544" port: "I[0]" }
 }
net {
	name: "n13387"
	terminal	{ cell: "LUT__21203" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[2]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/opcode[3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/opcode[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21544" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][56]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22512" port: "I[1]" }
 }
net {
	name: "n4758"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_52/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/bit_count[2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21545" port: "I[3]" }
	terminal	{ cell: "LUT__19719" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_52/i3" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][48]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22392" port: "I[1]" }
 }
net {
	name: "n4754"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_52/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/bit_count[4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/bit_count[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21546" port: "I[2]" }
	terminal	{ cell: "LUT__19720" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_52/i5" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[5]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[4]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[4]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[4]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[4]~FF" port: "I[3]" }
 }
net {
	name: "n4751"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21540" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/word_count[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21534" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i2" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][46]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22362" port: "I[1]" }
 }
net {
	name: "n4747"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21540" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/word_count[3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21534" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i4" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][45]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22347" port: "I[1]" }
 }
net {
	name: "n4743"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21541" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/word_count[5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21533" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i6" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][15]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21897" port: "I[0]" }
 }
net {
	name: "n4739"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21541" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/word_count[7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21533" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i8" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][37]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22227" port: "I[1]" }
 }
net {
	name: "n4735"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[9]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21538" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/word_count[9]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21536" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i10" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][33]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22167" port: "I[1]" }
 }
net {
	name: "n4731"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[11]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21538" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/word_count[11]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21536" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i12" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[12]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[11]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[11]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[11]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[11]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[11]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[10]~FF" port: "I[1]" }
 }
net {
	name: "n4727"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i14" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[13]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21539" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/word_count[13]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21535" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i14" port: "I[0]" }
 }
net {
	name: "n13378"
	terminal	{ cell: "LUT__21179" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[6]~FF" port: "I[0]" }
 }
net {
	name: "n13377"
	terminal	{ cell: "LUT__21178" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[6]~FF" port: "I[1]" }
 }
net {
	name: "n13376"
	terminal	{ cell: "LUT__21177" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[6]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[6]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[6]~FF" port: "I[3]" }
 }
net {
	name: "n4724"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i16" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[15]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21539" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/word_count[15]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/word_count[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21535" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i16" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][27]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22077" port: "I[1]" }
 }
net {
	name: "n14748"
	terminal	{ cell: "LUT__27468" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[2]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[15]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[15]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[15]~FF" port: "I[1]" }
 }
net {
	name: "n14750"
	terminal	{ cell: "LUT__27472" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[4]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][22]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22002" port: "I[1]" }
 }
net {
	name: "n14752"
	terminal	{ cell: "LUT__27476" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[6]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][8]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21785" port: "I[1]" }
 }
net {
	name: "n13701"
	terminal	{ cell: "LUT__21795" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[8]~FF" port: "I[0]" }
 }
net {
	name: "n13694"
	terminal	{ cell: "LUT__21788" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[8]~FF" port: "I[1]" }
 }
net {
	name: "n13686"
	terminal	{ cell: "LUT__21780" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[8]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][16]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21912" port: "I[1]" }
 }
net {
	name: "n13729"
	terminal	{ cell: "LUT__21825" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[10]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/HSyncNum[0]"
	terminal	{ cell: "U2_MipiTxCtrl/HSyncNum[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i1" port: "I[0]" }
 }
net {
	name: "n13757"
	terminal	{ cell: "LUT__21855" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][11]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21837" port: "I[1]" }
 }
net {
	name: "n13785"
	terminal	{ cell: "LUT__21885" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[14]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21713" port: "I[1]" }
 }
net {
	name: "n13813"
	terminal	{ cell: "LUT__21915" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[16]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21741" port: "I[1]" }
 }
net {
	name: "n13841"
	terminal	{ cell: "LUT__21945" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[18]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27451" port: "I[1]" }
 }
net {
	name: "n13869"
	terminal	{ cell: "LUT__21975" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[20]~FF" port: "I[1]" }
 }
net {
	name: "n13897"
	terminal	{ cell: "LUT__22005" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[22]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[12]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[4]~FF" port: "I[1]" }
 }
net {
	name: "n13925"
	terminal	{ cell: "LUT__22035" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[24]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][57]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22527" port: "I[0]" }
 }
net {
	name: "n13953"
	terminal	{ cell: "LUT__22065" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[26]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][52]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22452" port: "I[0]" }
 }
net {
	name: "n13981"
	terminal	{ cell: "LUT__22095" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[28]~FF" port: "I[1]" }
 }
net {
	name: "n13342"
	terminal	{ cell: "LUT__21132" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[1]~FF" port: "I[0]" }
 }
net {
	name: "n13343"
	terminal	{ cell: "LUT__21133" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[1]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/module_state[2]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[1]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__27277" port: "I[2]" }
	terminal	{ cell: "LUT__22902" port: "I[1]" }
	terminal	{ cell: "LUT__21132" port: "I[2]" }
	terminal	{ cell: "LUT__21131" port: "I[2]" }
	terminal	{ cell: "LUT__21128" port: "I[2]" }
	terminal	{ cell: "LUT__21093" port: "I[1]" }
	terminal	{ cell: "LUT__21073" port: "I[3]" }
	terminal	{ cell: "LUT__21067" port: "I[2]" }
	terminal	{ cell: "LUT__21066" port: "I[1]" }
	terminal	{ cell: "LUT__21061" port: "I[3]" }
	terminal	{ cell: "LUT__21057" port: "I[2]" }
	terminal	{ cell: "LUT__21043" port: "I[2]" }
	terminal	{ cell: "LUT__21039" port: "I[3]" }
	terminal	{ cell: "LUT__21038" port: "I[2]" }
	terminal	{ cell: "LUT__21037" port: "I[3]" }
	terminal	{ cell: "LUT__21033" port: "I[1]" }
	terminal	{ cell: "LUT__21014" port: "I[1]" }
	terminal	{ cell: "LUT__21032" port: "I[3]" }
	terminal	{ cell: "LUT__21056" port: "I[3]" }
	terminal	{ cell: "LUT__19694" port: "I[0]" }
	terminal	{ cell: "LUT__19692" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/module_state[1]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27277" port: "I[1]" }
	terminal	{ cell: "LUT__22902" port: "I[0]" }
	terminal	{ cell: "LUT__21133" port: "I[2]" }
	terminal	{ cell: "LUT__21132" port: "I[1]" }
	terminal	{ cell: "LUT__21093" port: "I[2]" }
	terminal	{ cell: "LUT__21089" port: "I[2]" }
	terminal	{ cell: "LUT__21061" port: "I[1]" }
	terminal	{ cell: "LUT__21053" port: "I[2]" }
	terminal	{ cell: "LUT__21045" port: "I[0]" }
	terminal	{ cell: "LUT__21043" port: "I[1]" }
	terminal	{ cell: "LUT__21039" port: "I[0]" }
	terminal	{ cell: "LUT__21037" port: "I[1]" }
	terminal	{ cell: "LUT__21031" port: "I[1]" }
	terminal	{ cell: "LUT__21026" port: "I[1]" }
	terminal	{ cell: "LUT__21025" port: "I[2]" }
	terminal	{ cell: "LUT__21013" port: "I[1]" }
	terminal	{ cell: "LUT__21056" port: "I[2]" }
	terminal	{ cell: "LUT__19695" port: "I[1]" }
	terminal	{ cell: "LUT__19693" port: "I[0]" }
	terminal	{ cell: "LUT__19690" port: "I[2]" }
 }
net {
	name: "n14009"
	terminal	{ cell: "LUT__22125" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[30]~FF" port: "I[1]" }
 }
net {
	name: "n14037"
	terminal	{ cell: "LUT__22155" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[32]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][46]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22362" port: "I[0]" }
 }
net {
	name: "n14065"
	terminal	{ cell: "LUT__22185" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[34]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][42]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22302" port: "I[0]" }
 }
net {
	name: "n14093"
	terminal	{ cell: "LUT__22215" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[36]~FF" port: "I[1]" }
 }
net {
	name: "n14121"
	terminal	{ cell: "LUT__22245" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[38]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][27]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22077" port: "I[0]" }
 }
net {
	name: "n14149"
	terminal	{ cell: "LUT__22275" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[40]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][35]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22197" port: "I[0]" }
 }
net {
	name: "n14177"
	terminal	{ cell: "LUT__22305" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[42]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][31]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22137" port: "I[0]" }
 }
net {
	name: "n14205"
	terminal	{ cell: "LUT__22335" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[44]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][30]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22122" port: "I[0]" }
 }
net {
	name: "n14233"
	terminal	{ cell: "LUT__22365" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[46]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][22]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22002" port: "I[0]" }
 }
net {
	name: "n14261"
	terminal	{ cell: "LUT__22395" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[48]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][25]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22047" port: "I[0]" }
 }
net {
	name: "n14289"
	terminal	{ cell: "LUT__22425" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[50]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][20]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21972" port: "I[0]" }
 }
net {
	name: "n14317"
	terminal	{ cell: "LUT__22455" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[52]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[2]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19703" port: "I[3]" }
 }
net {
	name: "n14345"
	terminal	{ cell: "LUT__22485" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[54]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][49]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22408" port: "I[1]" }
 }
net {
	name: "n14373"
	terminal	{ cell: "LUT__22515" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[56]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][12]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21852" port: "I[0]" }
 }
net {
	name: "n14401"
	terminal	{ cell: "LUT__22545" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[58]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][8]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21785" port: "I[0]" }
 }
net {
	name: "n14429"
	terminal	{ cell: "LUT__22575" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[60]~FF" port: "I[1]" }
 }
net {
	name: "n14457"
	terminal	{ cell: "LUT__22605" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/data_out_shift_reg[62]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[13]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[13]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[12]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19696" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[12]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[11]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19696" port: "I[3]" }
 }
net {
	name: "n14467"
	terminal	{ cell: "LUT__22616" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/module_state[1]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21704" port: "I[1]" }
 }
net {
	name: "n14472"
	terminal	{ cell: "LUT__22623" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/module_state[3]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/module_state[3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/module_state[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22616" port: "I[3]" }
	terminal	{ cell: "LUT__21599" port: "I[2]" }
	terminal	{ cell: "LUT__21597" port: "I[0]" }
	terminal	{ cell: "LUT__21552" port: "I[3]" }
	terminal	{ cell: "LUT__21549" port: "I[2]" }
	terminal	{ cell: "LUT__21547" port: "I[0]" }
	terminal	{ cell: "LUT__21514" port: "I[3]" }
	terminal	{ cell: "LUT__21589" port: "I[3]" }
	terminal	{ cell: "LUT__19746" port: "I[1]" }
	terminal	{ cell: "LUT__19722" port: "I[1]" }
	terminal	{ cell: "LUT__19717" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[14]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[14]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[13]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19698" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22689" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][61]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22588" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22690" port: "I[1]" }
 }
net {
	name: "n12831"
	terminal	{ cell: "LUT__19844" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcHSLenAva~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcHSLenAva"
	terminal	{ cell: "U2_MipiTxCtrl/CalcHSLenAva~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/TxConfigEn~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22690" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][56]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22513" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][58]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22543" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][54]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22483" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[24]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[24]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[23]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__19709" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][28]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22093" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][47]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22378" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][42]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22303" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[30]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[30]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[29]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__19708" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][34]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22183" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][37]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22228" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcVBlankMult[10]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "O[10]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[2]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_VSYNC[2]"
	terminal	{ cell: "MipiRx_VSYNC[2]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27284" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][32]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22153" port: "I[1]" }
 }
net {
	name: "MipiRx_HSYNC[0]"
	terminal	{ cell: "MipiRx_HSYNC[0]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[4]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxHSyncReg[0]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][18]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21943" port: "I[1]" }
 }
net {
	name: "MipiRx_HSYNC[2]"
	terminal	{ cell: "MipiRx_HSYNC[2]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27282" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][26]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22063" port: "I[1]" }
 }
net {
	name: "MipiRx_DATA[7]"
	terminal	{ cell: "MipiRx_DATA[7]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[9]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27399" port: "I[3]" }
	terminal	{ cell: "LUT__27398" port: "I[0]" }
	terminal	{ cell: "LUT__27400" port: "I[0]" }
	terminal	{ cell: "LUT__27401" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][22]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22003" port: "I[1]" }
 }
net {
	name: "MipiRx_DATA[23]"
	terminal	{ cell: "MipiRx_DATA[23]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[11]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27404" port: "I[0]" }
	terminal	{ cell: "LUT__27403" port: "I[3]" }
	terminal	{ cell: "LUT__27405" port: "I[1]" }
	terminal	{ cell: "LUT__27402" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[0]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[0]~FF" port: "I[1]" }
 }
net {
	name: "MipiRx_DATA[39]"
	terminal	{ cell: "MipiRx_DATA[39]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[13]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27413" port: "I[1]" }
	terminal	{ cell: "LUT__27412" port: "I[0]" }
	terminal	{ cell: "LUT__27411" port: "I[3]" }
	terminal	{ cell: "LUT__27410" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][14]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21883" port: "I[1]" }
 }
net {
	name: "MipiRx_DATA[55]"
	terminal	{ cell: "MipiRx_DATA[55]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[15]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__27420" port: "I[0]" }
	terminal	{ cell: "LUT__27419" port: "I[3]" }
	terminal	{ cell: "LUT__27421" port: "I[1]" }
	terminal	{ cell: "LUT__27418" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcVBlankMult[12]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "O[12]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[4]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankMultRslt[4]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[4]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19791" port: "I[1]" }
 }
net {
	name: "n12788"
	terminal	{ cell: "LUT__19784" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[17]~FF" port: "I[0]" }
 }
net {
	name: "n12789"
	terminal	{ cell: "LUT__19785" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[17]~FF" port: "I[1]" }
 }
net {
	name: "LED[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[17]~FF" port: "O" }
	terminal	{ cell: "LED[1]" port: "outpad" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][12]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21853" port: "I[1]" }
 }
net {
	name: "MipiRx_VC[1]"
	terminal	{ cell: "MipiRx_VC[1]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[19]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxHSyncReg[0]~FF" port: "I[2]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVSyncReg[0]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__27284" port: "I[2]" }
	terminal	{ cell: "LUT__20560" port: "I[0]" }
	terminal	{ cell: "LUT__20559" port: "I[1]" }
	terminal	{ cell: "LUT__20558" port: "I[0]" }
	terminal	{ cell: "LUT__20484" port: "I[0]" }
	terminal	{ cell: "LUT__27282" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/bit_count[0]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__21035" port: "I[0]" }
	terminal	{ cell: "LUT__19689" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_29/i2" port: "I[1]" }
 }
net {
	name: "MipiRx_TYPE[1]"
	terminal	{ cell: "MipiRx_TYPE[1]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[21]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20501" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxError[1]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20489" port: "I[2]" }
 }
net {
	name: "MipiRx_TYPE[3]"
	terminal	{ cell: "MipiRx_TYPE[3]" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/dffrs_292/edb_top_inst/LA_MipiRx/cap_fifo_din[23]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StaRxDataType[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20502" port: "I[0]" }
 }
net {
	name: "n8901"
	terminal	{ cell: "LUT__27421" port: "O" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[6]~FF" port: "I[0]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[6]~FF" port: "I[0]" }
 }
net {
	name: "n5435"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[5]~FF" port: "cout" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[6]~FF" port: "cin" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/LastRxData[6]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[6]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[6]~FF" port: "I[1]" }
 }
net {
	name: "n5437"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[4]~FF" port: "cout" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[5]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[64][2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[64][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[0]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__21701" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][62]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22603" port: "I[0]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChk[7]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[7]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[7]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21725" port: "I[0]" }
 }
net {
	name: "n8601"
	terminal	{ cell: "LUT__27397" port: "O" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[1]~FF" port: "I[0]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[1]~FF" port: "I[0]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/LastRxData[1]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/LastRxData[1]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21753" port: "I[0]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChk[6]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[6]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][8]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21783" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][52]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22453" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][10]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21820" port: "I[0]" }
 }
net {
	name: "MipiRxError[6]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[6]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[6]~FF" port: "CE" }
	terminal	{ cell: "LUT__19784" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][12]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21850" port: "I[0]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChk[3]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[3]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][14]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21880" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][42]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22303" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][16]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21910" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][41]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22288" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][18]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21940" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][34]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22183" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][20]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21970" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][22]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22000" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][32]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22153" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][24]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22030" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcVBlankMult[18]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "O[18]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[10]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][26]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22060" port: "I[0]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[13]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[13]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20607" port: "I[0]" }
 }
net {
	name: "n5410"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[12]~FF" port: "cout" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[13]~FF" port: "cin" }
 }
net {
	name: "n5408"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[13]~FF" port: "cout" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[14]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][28]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22090" port: "I[0]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[22]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[22]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[22]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20605" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][30]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22120" port: "I[0]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[20]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[20]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[20]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20606" port: "I[3]" }
 }
net {
	name: "n5396"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[19]~FF" port: "cout" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[20]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][32]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22150" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][20]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21973" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][34]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22180" port: "I[0]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[16]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[16]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[16]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20607" port: "I[3]" }
 }
net {
	name: "n5404"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[15]~FF" port: "cout" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[16]~FF" port: "cin" }
 }
net {
	name: "n5402"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[16]~FF" port: "cout" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[17]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][36]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22210" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][15]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21898" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][38]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22240" port: "I[0]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[15]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[15]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[15]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20607" port: "I[2]" }
 }
net {
	name: "n5406"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[14]~FF" port: "cout" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[15]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][40]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22270" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][10]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21823" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][42]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22300" port: "I[0]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[8]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[8]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20612" port: "I[3]" }
 }
net {
	name: "n5420"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[7]~FF" port: "cout" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[8]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][44]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22330" port: "I[0]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[12]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[12]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20611" port: "I[3]" }
 }
net {
	name: "n5412"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[11]~FF" port: "cout" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[12]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][46]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22360" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[128][2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[128][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[1]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__27461" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][48]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22390" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncPeriod[0]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[0]~FF" port: "I[0]" }
 }
net {
	name: "n14776"
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/sub_16/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[0]~FF" port: "cin" }
 }
net {
	name: "U2_MipiTxCtrl/VSyncLength[0]"
	terminal	{ cell: "U2_MipiTxCtrl/VSyncLength[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i1" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i1" port: "I[0]" }
	terminal	{ cell: "LUT__19933" port: "I[0]" }
	terminal	{ cell: "LUT__19817" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][50]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22420" port: "I[0]" }
 }
net {
	name: "n14482"
	terminal	{ cell: "LUT__22671" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[0]~FF" port: "I[0]" }
 }
net {
	name: "n14484"
	terminal	{ cell: "LUT__22673" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/tu_data[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22804" port: "I[1]" }
	terminal	{ cell: "LUT__22799" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][52]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22450" port: "I[0]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[7]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[7]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20612" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][54]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22480" port: "I[0]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[5]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[5]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20612" port: "I[0]" }
 }
net {
	name: "n5426"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[4]~FF" port: "cout" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[5]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][56]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22510" port: "I[0]" }
 }
net {
	name: "n10264"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp3[0]~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp6[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp6[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp6[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22672" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][58]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22540" port: "I[0]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[4]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[4]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20609" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][60]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22570" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][61]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22585" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[65][62]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[65][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22600" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[1]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21694" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][56]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22510" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21739" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][51]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22435" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21767" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][9]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21805" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][46]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22360" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][11]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21835" port: "I[1]" }
 }
net {
	name: "U3_MipiRxControl/ConfLastRxVCEn[3]"
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxVCEn[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20566" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][13]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21865" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][15]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21895" port: "I[1]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[0]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20610" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][17]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21925" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][36]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22210" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][19]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21955" port: "I[1]" }
 }
net {
	name: "U3_MipiRxControl/ConfLastRxVCEn[1]"
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxVCEn[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20568" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][21]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21985" port: "I[1]" }
 }
net {
	name: "U3_MipiRxControl/ConfLastRxVCEn[2]"
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxVCEn[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20568" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][23]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22015" port: "I[1]" }
 }
net {
	name: "MipiRx_CLEAR"
	terminal	{ cell: "U3_MipiRxControl/MipiRxErrClr~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/MipiRxErrClr~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "MipiRx_CLEAR" port: "outpad" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][25]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22045" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][27]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22075" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][28]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22090" port: "I[1]" }
 }
net {
	name: "n10265"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp4[0]~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp5[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp5[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp5[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22673" port: "I[1]" }
 }
net {
	name: "U3_MipiRxControl/RxErrClrCnt[13]"
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[13]~FF" port: "I[0]" }
 }
net {
	name: "n5448"
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[12]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[13]~FF" port: "cin" }
 }
net {
	name: "U3_MipiRxControl/RxErrClrCnt[12]"
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[12]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][32]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22150" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][37]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22225" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][35]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22195" port: "I[1]" }
 }
net {
	name: "TxVSyncPos"
	terminal	{ cell: "TxVSyncPos~FF" port: "O_seq" }
	terminal	{ cell: "MipiTxVCCnt[0]~FF" port: "CE" }
	terminal	{ cell: "MipiTxVCCnt[1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][34]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22180" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][33]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22165" port: "I[1]" }
 }
net {
	name: "n13123"
	terminal	{ cell: "LUT__20608" port: "O" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkEn~FF" port: "I[0]" }
 }
net {
	name: "n13125"
	terminal	{ cell: "LUT__20610" port: "O" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkEn~FF" port: "I[1]" }
 }
net {
	name: "n13126"
	terminal	{ cell: "LUT__20611" port: "O" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkEn~FF" port: "I[2]" }
 }
net {
	name: "n13127"
	terminal	{ cell: "LUT__20612" port: "O" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkEn~FF" port: "I[3]" }
 }
net {
	name: "U3_MipiRxControl/RxErrClrCnt[9]"
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[9]~FF" port: "I[0]" }
 }
net {
	name: "U3_MipiRxControl/RxErrClrCnt[7]"
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[7]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][42]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22300" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][45]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22345" port: "I[1]" }
 }
net {
	name: "MipiTxVCCnt[0]"
	terminal	{ cell: "MipiTxVCCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "MipiTx_VC[0]~FF" port: "I[1]" }
	terminal	{ cell: "MipiTxVCCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "MipiTxVCCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__19808" port: "I[2]" }
	terminal	{ cell: "LUT__19807" port: "I[2]" }
 }
net {
	name: "MMipiTx_VC[0]"
	terminal	{ cell: "MipiTx_VC[0]~FF" port: "O_seq" }
	terminal	{ cell: "MipiTx_VC[0]" port: "outpad" }
	terminal	{ cell: "MMipiTx_VC[0]" port: "outpad" }
 }
net {
	name: "TxVSyncNeg"
	terminal	{ cell: "TxVSyncNeg~FF" port: "O_seq" }
	terminal	{ cell: "MipiTxCSIRstN~FF" port: "CE" }
	terminal	{ cell: "MipiTxDPHYRstN~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][47]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22375" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][50]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22420" port: "I[1]" }
 }
net {
	name: "MipiRxError[3]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MipiRxError[3]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[3]~FF" port: "CE" }
	terminal	{ cell: "LUT__19785" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][55]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22495" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][49]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22405" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][43]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22315" port: "I[1]" }
 }
net {
	name: "U3_MipiRxControl/RxErrClrCnt[4]"
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[4]~FF" port: "I[0]" }
 }
net {
	name: "n5466"
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[3]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[4]~FF" port: "cin" }
 }
net {
	name: "n5471"
	terminal	{ cell: "U3_MipiRxControl/add_22/i16" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/MipiRxCSIRstN~FF" port: "I[2]" }
 }
net {
	name: "MipiRx_RSTN"
	terminal	{ cell: "U3_MipiRxControl/MipiRxCSIRstN~FF" port: "O_seq" }
	terminal	{ cell: "MipiRx_RSTN" port: "outpad" }
	terminal	{ cell: "LUT__20485" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i16" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i1" port: "I[1]" }
 }
net {
	name: "U3_MipiRxControl/RxErrClrCnt[3]"
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[3]~FF" port: "I[0]" }
 }
net {
	name: "n5468"
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[2]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[3]~FF" port: "cin" }
 }
net {
	name: "U3_MipiRxControl/RxErrClrCnt[2]"
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[2]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][57]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22525" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][62]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22600" port: "I[1]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[1]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20609" port: "I[0]" }
 }
net {
	name: "MMipiTx_DPHY_RSTN"
	terminal	{ cell: "MipiTxDPHYRstN~FF" port: "O_seq" }
	terminal	{ cell: "MipiTxCSIRstN~FF" port: "I[0]" }
	terminal	{ cell: "MMipiTx_DPHY_RSTN" port: "outpad" }
	terminal	{ cell: "MipiTx_DPHY_RSTN" port: "outpad" }
 }
net {
	name: "MMipiTx_RSTN"
	terminal	{ cell: "MipiTxCSIRstN~FF" port: "O_seq" }
	terminal	{ cell: "MMipiTx_RSTN" port: "outpad" }
	terminal	{ cell: "MipiTx_RSTN" port: "outpad" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[66][59]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[66][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22555" port: "I[1]" }
 }
net {
	name: "n14478"
	terminal	{ cell: "LUT__22665" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp4[0]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp4[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp4[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22672" port: "I[1]" }
 }
net {
	name: "n14476"
	terminal	{ cell: "LUT__22662" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp3[0]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp3[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp3[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22671" port: "I[0]" }
 }
net {
	name: "n5474"
	terminal	{ cell: "U3_MipiRxControl/add_22/i14" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[13]~FF" port: "I[2]" }
 }
net {
	name: "U3_MipiRxControl/RxCSIRstCnt[13]"
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i14" port: "I[0]" }
 }
net {
	name: "n5478"
	terminal	{ cell: "U3_MipiRxControl/add_22/i12" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[11]~FF" port: "I[2]" }
 }
net {
	name: "U3_MipiRxControl/RxCSIRstCnt[11]"
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i12" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp2[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22669" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22669" port: "I[3]" }
 }
net {
	name: "TxDPHYRstCnt[15]"
	terminal	{ cell: "TxDPHYRstCnt[15]~FF" port: "O_seq" }
	terminal	{ cell: "MipiTxDPHYRstN~FF" port: "I[1]" }
	terminal	{ cell: "add_26/i1" port: "I[1]" }
	terminal	{ cell: "add_26/i16" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[128][1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[128][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27452" port: "I[0]" }
	terminal	{ cell: "LUT__22694" port: "I[0]" }
	terminal	{ cell: "LUT__22693" port: "I[2]" }
	terminal	{ cell: "LUT__22692" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__22685" port: "I[1]" }
	terminal	{ cell: "LUT__22682" port: "I[2]" }
	terminal	{ cell: "LUT__21696" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[0].compare_unit_inst/exp1[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22668" port: "I[3]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[11]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[11]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20611" port: "I[2]" }
 }
net {
	name: "n5482"
	terminal	{ cell: "U3_MipiRxControl/add_22/i10" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[9]~FF" port: "I[2]" }
 }
net {
	name: "U3_MipiRxControl/RxCSIRstCnt[9]"
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i10" port: "I[0]" }
 }
net {
	name: "n5484"
	terminal	{ cell: "U3_MipiRxControl/add_22/i9" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[8]~FF" port: "I[2]" }
 }
net {
	name: "U3_MipiRxControl/RxCSIRstCnt[8]"
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i9" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][24]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22033" port: "I[0]" }
 }
net {
	name: "n5486"
	terminal	{ cell: "U3_MipiRxControl/add_22/i8" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[7]~FF" port: "I[2]" }
 }
net {
	name: "U3_MipiRxControl/RxCSIRstCnt[7]"
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i8" port: "I[0]" }
 }
net {
	name: "n5488"
	terminal	{ cell: "U3_MipiRxControl/add_22/i7" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[6]~FF" port: "I[2]" }
 }
net {
	name: "U3_MipiRxControl/RxCSIRstCnt[6]"
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i7" port: "I[0]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[14]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[14]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20607" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][14]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21883" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][12]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21853" port: "I[0]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[17]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[17]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[17]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20606" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][17]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21928" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][13]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21868" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21770" port: "I[0]" }
 }
net {
	name: "n5494"
	terminal	{ cell: "U3_MipiRxControl/add_22/i4" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[3]~FF" port: "I[2]" }
 }
net {
	name: "U3_MipiRxControl/RxCSIRstCnt[3]"
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i4" port: "I[0]" }
 }
net {
	name: "n5498"
	terminal	{ cell: "U3_MipiRxControl/add_22/i2" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[1]~FF" port: "I[2]" }
 }
net {
	name: "U3_MipiRxControl/RxCSIRstCnt[1]"
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i2" port: "I[0]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[19]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[19]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChkCnt[19]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20606" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][21]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21988" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][22]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22003" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][61]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22588" port: "I[0]" }
 }
net {
	name: "n5500"
	terminal	{ cell: "U3_MipiRxControl/add_14/i16" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/MipiRxDPHYRstN~FF" port: "I[2]" }
 }
net {
	name: "MipiRx_DPHY_RSTN"
	terminal	{ cell: "U3_MipiRxControl/MipiRxDPHYRstN~FF" port: "O_seq" }
	terminal	{ cell: "MipiRx_DPHY_RSTN" port: "outpad" }
	terminal	{ cell: "LUT__20485" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i16" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i1" port: "I[1]" }
 }
net {
	name: "n5501"
	terminal	{ cell: "U3_MipiRxControl/add_14/i15" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[14]~FF" port: "I[2]" }
 }
net {
	name: "U3_MipiRxControl/RxDPHYRstCnt[14]"
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i15" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][26]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22063" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][31]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22138" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][33]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22168" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][30]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22123" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcVBlankMult[17]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "O[17]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[9]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][29]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22108" port: "I[0]" }
 }
net {
	name: "U4_MipiRxData/U1_PrbsCheck/RightChk[4]"
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/RightChk[4]~FF" port: "O_seq" }
	terminal	{ cell: "U4_MipiRxData/U1_PrbsCheck/MiPiRxRight[4]~FF" port: "I[1]" }
 }
net {
	name: "n5507"
	terminal	{ cell: "U3_MipiRxControl/add_14/i12" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[11]~FF" port: "I[2]" }
 }
net {
	name: "U3_MipiRxControl/RxDPHYRstCnt[11]"
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i12" port: "I[0]" }
 }
net {
	name: "n5511"
	terminal	{ cell: "U3_MipiRxControl/add_14/i10" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[9]~FF" port: "I[2]" }
 }
net {
	name: "U3_MipiRxControl/RxDPHYRstCnt[9]"
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i10" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][38]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22243" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][40]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22273" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][45]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22348" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][46]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22363" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][51]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22438" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][28]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22093" port: "I[0]" }
 }
net {
	name: "n5517"
	terminal	{ cell: "U3_MipiRxControl/add_14/i7" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[6]~FF" port: "I[2]" }
 }
net {
	name: "U3_MipiRxControl/RxDPHYRstCnt[6]"
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i7" port: "I[0]" }
 }
net {
	name: "n5525"
	terminal	{ cell: "U3_MipiRxControl/add_14/i3" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[2]~FF" port: "I[2]" }
 }
net {
	name: "U3_MipiRxControl/RxDPHYRstCnt[2]"
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i3" port: "I[0]" }
 }
net {
	name: "n5519"
	terminal	{ cell: "U3_MipiRxControl/add_14/i6" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[5]~FF" port: "I[2]" }
 }
net {
	name: "U3_MipiRxControl/RxDPHYRstCnt[5]"
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i6" port: "I[0]" }
 }
net {
	name: "n5521"
	terminal	{ cell: "U3_MipiRxControl/add_14/i5" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[4]~FF" port: "I[2]" }
 }
net {
	name: "U3_MipiRxControl/RxDPHYRstCnt[4]"
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i5" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][53]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22468" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][58]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22543" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][56]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22513" port: "I[0]" }
 }
net {
	name: "n12797"
	terminal	{ cell: "LUT__19797" port: "O" }
	terminal	{ cell: "MipiTxAutoRst~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][55]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22498" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22690" port: "I[3]" }
 }
net {
	name: "n5527"
	terminal	{ cell: "U3_MipiRxControl/add_14/i2" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[1]~FF" port: "I[2]" }
 }
net {
	name: "U3_MipiRxControl/RxDPHYRstCnt[1]"
	terminal	{ cell: "U3_MipiRxControl/RxDPHYRstCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i2" port: "I[0]" }
 }
net {
	name: "U3_MipiRxControl/ConfLastRxVCEn[0]"
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxVCEn[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20569" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[129][63]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[129][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22608" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21742" port: "I[1]" }
 }
net {
	name: "MMipiTx_TYPE[0]"
	terminal	{ cell: "MipiTx_TYPE[0]~FF" port: "O_seq" }
	terminal	{ cell: "MipiTx_TYPE[0]" port: "outpad" }
	terminal	{ cell: "MMipiTx_TYPE[0]" port: "outpad" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][15]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21898" port: "I[1]" }
 }
net {
	name: "n5472"
	terminal	{ cell: "U3_MipiRxControl/add_22/i15" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[14]~FF" port: "I[2]" }
 }
net {
	name: "U3_MipiRxControl/RxCSIRstCnt[14]"
	terminal	{ cell: "U3_MipiRxControl/RxCSIRstCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i15" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/opcode[0]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/opcode[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20979" port: "I[0]" }
 }
net {
	name: "U3_MipiRxControl/RxErrClrCnt[0]"
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[0]~FF" port: "I[0]" }
 }
net {
	name: "n14801"
	terminal	{ cell: "AUX_ADD_CI__U3_MipiRxControl/sub_32/add_2/i1" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/RxErrClrCnt[0]~FF" port: "cin" }
 }
net {
	name: "U3_MipiRxControl/ConfLastRxLanNum[1]"
	terminal	{ cell: "U3_MipiRxControl/ConfLastRxLanNum[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20567" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][13]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21868" port: "I[1]" }
 }
net {
	name: "n13322"
	terminal	{ cell: "LUT__21069" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[0]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[0]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27280" port: "I[0]" }
	terminal	{ cell: "LUT__21089" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][16]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21913" port: "I[1]" }
 }
net {
	name: "n13315"
	terminal	{ cell: "LUT__21058" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__21064" port: "I[2]" }
	terminal	{ cell: "LUT__21090" port: "I[0]" }
 }
net {
	name: "n13305"
	terminal	{ cell: "LUT__21045" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21091" port: "I[0]" }
	terminal	{ cell: "LUT__21046" port: "I[0]" }
	terminal	{ cell: "LUT__21048" port: "I[0]" }
 }
net {
	name: "n12697"
	terminal	{ cell: "LUT__19693" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[0]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__27279" port: "I[0]" }
 }
net {
	name: "n9051"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[0]~FF" port: "O" }
	terminal	{ cell: "LUT__21094" port: "I[0]" }
	terminal	{ cell: "LUT__21062" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/module_state[0]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27277" port: "I[3]" }
	terminal	{ cell: "LUT__22902" port: "I[3]" }
	terminal	{ cell: "LUT__21133" port: "I[1]" }
	terminal	{ cell: "LUT__21061" port: "I[0]" }
	terminal	{ cell: "LUT__21060" port: "I[1]" }
	terminal	{ cell: "LUT__21057" port: "I[1]" }
	terminal	{ cell: "LUT__21055" port: "I[2]" }
	terminal	{ cell: "LUT__21043" port: "I[3]" }
	terminal	{ cell: "LUT__21039" port: "I[2]" }
	terminal	{ cell: "LUT__21037" port: "I[2]" }
	terminal	{ cell: "LUT__21030" port: "I[1]" }
	terminal	{ cell: "LUT__21026" port: "I[2]" }
	terminal	{ cell: "LUT__21013" port: "I[0]" }
	terminal	{ cell: "LUT__21040" port: "I[1]" }
	terminal	{ cell: "LUT__21052" port: "I[1]" }
	terminal	{ cell: "LUT__21064" port: "I[0]" }
	terminal	{ cell: "LUT__19695" port: "I[0]" }
	terminal	{ cell: "LUT__19691" port: "I[2]" }
	terminal	{ cell: "LUT__27276" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][20]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21973" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][21]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21988" port: "I[1]" }
 }
net {
	name: "n13331"
	terminal	{ cell: "LUT__21080" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__21267" port: "I[2]" }
	terminal	{ cell: "LUT__21266" port: "I[2]" }
	terminal	{ cell: "LUT__21199" port: "I[3]" }
	terminal	{ cell: "LUT__21190" port: "I[3]" }
	terminal	{ cell: "LUT__21158" port: "I[0]" }
	terminal	{ cell: "LUT__21155" port: "I[3]" }
	terminal	{ cell: "LUT__21149" port: "I[3]" }
	terminal	{ cell: "LUT__21143" port: "I[3]" }
	terminal	{ cell: "LUT__21135" port: "I[0]" }
	terminal	{ cell: "LUT__21146" port: "I[3]" }
 }
net {
	name: "n13332"
	terminal	{ cell: "LUT__21081" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[0]~FF" port: "I[1]" }
 }
net {
	name: "n13328"
	terminal	{ cell: "LUT__21077" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[0]~FF" port: "I[2]" }
 }
net {
	name: "n13330"
	terminal	{ cell: "LUT__21079" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[0]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[0]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21069" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][19]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21958" port: "I[1]" }
 }
net {
	name: "n13117"
	terminal	{ cell: "LUT__20567" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/MipiRxAutoRst~FF" port: "I[0]" }
 }
net {
	name: "n13118"
	terminal	{ cell: "LUT__20568" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/MipiRxAutoRst~FF" port: "I[1]" }
 }
net {
	name: "n13119"
	terminal	{ cell: "LUT__20569" port: "O" }
	terminal	{ cell: "U3_MipiRxControl/MipiRxAutoRst~FF" port: "I[2]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxError[16]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20496" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][33]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22168" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[22]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[22]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxVPixelNum[14]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][30]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22123" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][38]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22243" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/VBlankMultRslt[0]"
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/MipiTx_paramTxVertBlankLength_Cycle[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19790" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[29]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[29]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[28]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19708" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][29]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22108" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][40]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22273" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxError[13]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20495" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxError[9]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20490" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxError[12]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20491" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxError[11]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20489" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][52]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22453" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcVBlankMult[8]"
	terminal	{ cell: "U2_MipiTxCtrl/mult_3" port: "O[8]" }
	terminal	{ cell: "U2_MipiTxCtrl/VBlankMultRslt[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][53]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22468" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxError[2]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20492" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[23]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[23]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[22]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19711" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[22]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[22]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[21]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__19713" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][51]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22438" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][50]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22423" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxError[7]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20495" port: "I[2]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxError[6]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20499" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[21]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[21]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[20]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__19713" port: "I[3]" }
 }
net {
	name: "n14492"
	terminal	{ cell: "LUT__22692" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[1]~FF" port: "I[0]" }
 }
net {
	name: "n14494"
	terminal	{ cell: "LUT__22694" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/tu_data[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22801" port: "I[1]" }
	terminal	{ cell: "LUT__22798" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][63]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22608" port: "I[1]" }
 }
net {
	name: "n14486"
	terminal	{ cell: "LUT__22683" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp3[0]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp3[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp3[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22692" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22690" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp5[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp5[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22694" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxError[3]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxError[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20497" port: "I[2]" }
 }
net {
	name: "n10452"
	terminal	{ cell: "LUT__22860" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/biu_ready~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/biu_ready"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/biu_ready~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22844" port: "I[3]" }
	terminal	{ cell: "LUT__22615" port: "I[1]" }
	terminal	{ cell: "LUT__21598" port: "I[0]" }
	terminal	{ cell: "LUT__21550" port: "I[3]" }
	terminal	{ cell: "LUT__19747" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp1[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22689" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21696" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21769" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[1].compare_unit_inst/exp2[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22689" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxVCAct[2]"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVCAct[2]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_StateRxVCActive[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20506" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][9]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21807" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[6]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[5]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__19701" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][14]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21882" port: "I[0]" }
 }
net {
	name: "n12859"
	terminal	{ cell: "LUT__19875" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/CalcDVLenAva~FF" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/CalcDVLenAva"
	terminal	{ cell: "U2_MipiTxCtrl/CalcDVLenAva~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/TxConfigEn~FF" port: "I[2]" }
 }
net {
	name: "n5598"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i14" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[13]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][19]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21957" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[1]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__19702" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][18]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21942" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][23]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22017" port: "I[0]" }
 }
net {
	name: "n8513"
	terminal	{ cell: "LUT__20560" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVCAct[3]~FF" port: "CE" }
 }
net {
	name: "n8512"
	terminal	{ cell: "LUT__20559" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVCAct[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/crc_data_out[0]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/axi_crc_i/edb_top_inst/MipiTx/vio_core_inst/crc_data_out[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21089" port: "I[3]" }
	terminal	{ cell: "LUT__19702" port: "I[3]" }
	terminal	{ cell: "LUT__27278" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][34]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22182" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][26]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22062" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][29]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22107" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][28]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22092" port: "I[0]" }
 }
net {
	name: "n5596"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i15" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[14]~FF" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHBlankCnt[18]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[18]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[18]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i15" port: "I[0]" }
 }
net {
	name: "n5626"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[18]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[19]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][37]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22227" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][41]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22287" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][16]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21912" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][39]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22257" port: "I[0]" }
 }
net {
	name: "n5602"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i12" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[11]~FF" port: "I[1]" }
 }
net {
	name: "n5604"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i11" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[10]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][53]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22467" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][45]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22347" port: "I[0]" }
 }
net {
	name: "n13340"
	terminal	{ cell: "LUT__21129" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[2]~FF" port: "I[0]" }
 }
net {
	name: "n13339"
	terminal	{ cell: "LUT__21128" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[2]~FF" port: "I[1]" }
 }
net {
	name: "n13293"
	terminal	{ cell: "LUT__21033" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/module_state[2]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__21042" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][48]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22392" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][38]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22242" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][50]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22422" port: "I[0]" }
 }
net {
	name: "n5610"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i8" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[7]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][10]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21822" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][55]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22497" port: "I[0]" }
 }
net {
	name: "n5614"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i6" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[5]~FF" port: "I[1]" }
 }
net {
	name: "n5618"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i4" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][58]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22542" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][62]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22602" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][63]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22607" port: "I[0]" }
 }
net {
	name: "n13355"
	terminal	{ cell: "LUT__21149" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[12]~FF" port: "I[0]" }
 }
net {
	name: "n13356"
	terminal	{ cell: "LUT__21150" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[12]~FF" port: "I[1]" }
 }
net {
	name: "n13357"
	terminal	{ cell: "LUT__21151" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[12]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[12]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[12]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[12]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[1]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxFrmRate[1]~FF" port: "I[1]" }
 }
net {
	name: "n13344"
	terminal	{ cell: "LUT__21135" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[15]~FF" port: "I[0]" }
 }
net {
	name: "n13346"
	terminal	{ cell: "LUT__21137" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[15]~FF" port: "I[1]" }
 }
net {
	name: "n13348"
	terminal	{ cell: "LUT__21139" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[15]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][61]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22587" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[193][60]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[193][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22572" port: "I[0]" }
 }
net {
	name: "n5622"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i2" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHBlankTime_us[1]~FF" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHBlankCnt[19]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[19]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[19]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i16" port: "I[0]" }
 }
net {
	name: "n13349"
	terminal	{ cell: "LUT__21141" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[14]~FF" port: "I[0]" }
 }
net {
	name: "n13350"
	terminal	{ cell: "LUT__21142" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[14]~FF" port: "I[1]" }
 }
net {
	name: "n13351"
	terminal	{ cell: "LUT__21143" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[14]~FF" port: "I[2]" }
 }
net {
	name: "n5677"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i9" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[8]~FF" port: "I[1]" }
 }
net {
	name: "n13360"
	terminal	{ cell: "LUT__21155" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[11]~FF" port: "I[0]" }
 }
net {
	name: "n13359"
	terminal	{ cell: "LUT__21154" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[11]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][15]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21897" port: "I[1]" }
 }
net {
	name: "n13352"
	terminal	{ cell: "LUT__21145" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[13]~FF" port: "I[0]" }
 }
net {
	name: "n13353"
	terminal	{ cell: "LUT__21146" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[13]~FF" port: "I[1]" }
 }
net {
	name: "n13354"
	terminal	{ cell: "LUT__21147" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[13]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[13]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[13]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[13]~FF" port: "I[3]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHBlankCnt[16]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[16]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[16]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i13" port: "I[0]" }
 }
net {
	name: "n5632"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[15]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[16]~FF" port: "cin" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHBlankCnt[15]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[15]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[15]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i12" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][17]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21927" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][28]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22092" port: "I[1]" }
 }
net {
	name: "n13374"
	terminal	{ cell: "LUT__21173" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[7]~FF" port: "I[0]" }
 }
net {
	name: "n13372"
	terminal	{ cell: "LUT__21171" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[7]~FF" port: "I[2]" }
 }
net {
	name: "n13373"
	terminal	{ cell: "LUT__21172" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[7]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[7]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[7]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][23]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22017" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][24]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22032" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[13]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[13]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[12]~FF" port: "I[1]" }
 }
net {
	name: "n7313"
	terminal	{ cell: "LUT__19878" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/TxCtrlOpEn~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][25]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22047" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHBlankCnt[12]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[12]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i9" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][49]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22407" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][19]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21957" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHBlankCnt[10]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[10]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i7" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHBlankCnt[8]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[8]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i5" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][34]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22182" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][36]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22212" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][50]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22422" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][39]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22257" port: "I[1]" }
 }
net {
	name: "n13379"
	terminal	{ cell: "LUT__21189" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[4]~FF" port: "I[0]" }
 }
net {
	name: "n13380"
	terminal	{ cell: "LUT__21190" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[4]~FF" port: "I[1]" }
 }
net {
	name: "n13382"
	terminal	{ cell: "LUT__21192" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[4]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[130][6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[130][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21756" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][43]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22317" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHBlankCnt[6]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[6]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i3" port: "I[0]" }
 }
net {
	name: "n5652"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[5]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[6]~FF" port: "cin" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHBlankCnt[5]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[5]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i2" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[7]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[7]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[6]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[6]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][14]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21873" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[8]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_out_shift_reg[7]~FF" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHBlankCnt[3]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[3]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i1" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHBlankCnt[1]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankCnt[1]~FF" port: "I[0]" }
 }
net {
	name: "n13383"
	terminal	{ cell: "LUT__21198" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[3]~FF" port: "I[0]" }
 }
net {
	name: "n13384"
	terminal	{ cell: "LUT__21199" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[3]~FF" port: "I[1]" }
 }
net {
	name: "n13386"
	terminal	{ cell: "LUT__21201" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[3]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][57]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22527" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][58]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22542" port: "I[1]" }
 }
net {
	name: "n4952"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i14" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[13]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21020" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/word_count[13]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19685" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i14" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][60]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22572" port: "I[1]" }
 }
net {
	name: "n13396"
	terminal	{ cell: "LUT__21215" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[1]~FF" port: "I[0]" }
 }
net {
	name: "n13395"
	terminal	{ cell: "LUT__21214" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[1]~FF" port: "I[1]" }
 }
net {
	name: "n13394"
	terminal	{ cell: "LUT__21213" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[1]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[1]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/data_from_biu[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21205" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][59]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22557" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp1"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/exp1~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22708" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHBStaCnt[2]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBStaCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBStaCnt[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20479" port: "I[2]" }
 }
net {
	name: "n1288"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBStaCnt[1]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBStaCnt[2]~FF" port: "cin" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHBStaCnt[1]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBStaCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBStaCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20479" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHBStaCnt[0]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBStaCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBStaCnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBStaCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20479" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxValidReg[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[2].compare_unit_inst/U3_MipiRxMonitor/MipiRxValidReg[1]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxValidPos~FF" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[8]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__22708" port: "I[1]" }
 }
net {
	name: "n4972"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21021" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/word_count[3]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19687" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i4" port: "I[0]" }
 }
net {
	name: "n5664"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i16" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[15]~FF" port: "I[1]" }
 }
net {
	name: "n5665"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i15" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[14]~FF" port: "I[1]" }
 }
net {
	name: "n4954"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i13" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[12]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21019" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/word_count[12]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19684" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i13" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[256][2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[256][2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[3]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__27465" port: "I[0]" }
 }
net {
	name: "n4960"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[9]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21019" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/word_count[9]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19684" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i10" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[194][41]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[194][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22287" port: "I[1]" }
 }
net {
	name: "n5671"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i12" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[11]~FF" port: "I[1]" }
 }
net {
	name: "n5675"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i10" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[9]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][10]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21813" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][17]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21918" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][19]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][19]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21948" port: "I[0]" }
 }
net {
	name: "n4970"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21021" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/word_count[4]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/word_count[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19687" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i5" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][12]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21843" port: "I[0]" }
 }
net {
	name: "n5681"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i7" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[6]~FF" port: "I[1]" }
 }
net {
	name: "n5683"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i6" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][21]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21978" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][32]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22146" port: "I[0]" }
 }
net {
	name: "n4981"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_29/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/bit_count[3]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21035" port: "I[1]" }
	terminal	{ cell: "LUT__19689" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_29/i4" port: "I[0]" }
 }
net {
	name: "n4983"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_29/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/bit_count[2]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21035" port: "I[2]" }
	terminal	{ cell: "LUT__19689" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_29/i3" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][27]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22071" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/opcode[2]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/opcode[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21083" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][23]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22008" port: "I[0]" }
 }
net {
	name: "n2019"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_29/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/bit_count[1]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/bit_count[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21035" port: "I[3]" }
	terminal	{ cell: "LUT__19689" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_29/i2" port: "I[0]" }
 }
net {
	name: "n5689"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i3" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][11]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21828" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/opcode[1]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/opcode[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20979" port: "I[2]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVBlankCnt[19]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[19]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[19]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i16" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVBlankCnt[17]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[17]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[17]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i14" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][38]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22235" port: "I[0]" }
 }
net {
	name: "n1930"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_24/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/address_counter[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][41]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22281" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][51]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22431" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][43]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22310" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVBlankCnt[15]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[15]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[15]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i12" port: "I[0]" }
 }
net {
	name: "n5703"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[14]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[15]~FF" port: "cin" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVBlankCnt[14]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[14]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i11" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][27]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22071" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][50]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22416" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVBlankCnt[12]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[12]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i9" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVBlankCnt[10]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[10]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i7" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][58]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22536" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][61]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][61]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22581" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][9]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21798" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[5]~FF" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__21749" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVBlankCnt[8]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[8]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i5" port: "I[0]" }
 }
net {
	name: "n5717"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[7]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[8]~FF" port: "cin" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVBlankCnt[7]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[7]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i4" port: "I[0]" }
 }
net {
	name: "n5719"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[6]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[7]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[35]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/dffrs_793/edb_top_inst/MipiTx/vio_core_inst/probe_out_sync[35]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/CfgTxHPixelNum[11]~FF" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVBlankCnt[6]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[6]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i3" port: "I[0]" }
 }
net {
	name: "n5721"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[5]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[6]~FF" port: "cin" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVBlankCnt[5]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[5]~FF" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i2" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][17]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21918" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[257][56]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[257][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22506" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][15]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21888" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][16]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21903" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVBlankCnt[2]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBlankCnt[2]~FF" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVBStaCnt[3]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBStaCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBStaCnt[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20476" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][24]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22023" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][25]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22040" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[14]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[14]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][26]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22056" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVBStaCnt[1]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBStaCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBStaCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20475" port: "I[2]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVBStaCnt[0]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBStaCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBStaCnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVBStaCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20475" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/USecondCnt[6]"
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[6]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20471" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][32]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][32]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22146" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][35]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22191" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][47]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22371" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][42]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22296" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][38]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22235" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][43]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][43]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22310" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/USecondCnt[4]"
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[4]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20470" port: "I[3]" }
 }
net {
	name: "n5537"
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[3]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[4]~FF" port: "cin" }
 }
net {
	name: "U3_MipiRxMonitor/USecondCnt[3]"
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20470" port: "I[2]" }
 }
net {
	name: "n5539"
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[2]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[3]~FF" port: "cin" }
 }
net {
	name: "n14507"
	terminal	{ cell: "LUT__22721" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp4[0]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp4[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp4[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22730" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/USecondCnt[2]"
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20470" port: "I[1]" }
 }
net {
	name: "n5541"
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[1]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[2]~FF" port: "cin" }
 }
net {
	name: "U3_MipiRxMonitor/USecondCnt[1]"
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/USecondCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20470" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][54]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22476" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][52]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22446" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][55]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22490" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][48]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22385" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][59]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22551" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][36]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22206" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][60]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22565" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[258][63]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[258][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22609" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[15]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[15]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22725" port: "I[0]" }
 }
net {
	name: "n14513"
	terminal	{ cell: "LUT__22729" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[3]~FF" port: "I[0]" }
 }
net {
	name: "n14515"
	terminal	{ cell: "LUT__22731" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/tu_data[3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22805" port: "I[1]" }
	terminal	{ cell: "LUT__22797" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22725" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp2[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22724" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22726" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[320][1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[320][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27457" port: "I[1]" }
	terminal	{ cell: "LUT__22753" port: "I[2]" }
	terminal	{ cell: "LUT__22752" port: "I[3]" }
	terminal	{ cell: "LUT__22751" port: "I[2]" }
 }
net {
	name: "n298"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i1" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[0]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[0]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i1" port: "I[0]" }
	terminal	{ cell: "LUT__19886" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21735" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22724" port: "I[3]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHPixelCnt[2]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20449" port: "I[2]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i3" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[25]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[25]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/conn8[3][1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_2(01)__12_1(01)" port: "RDATA[10]" }
	terminal	{ cell: "LUT__27492" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/conn8[2][2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "LUT__22869" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/conn8[2][7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_5(01)__12_4(01)__12_3(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "LUT__22879" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[19]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[19]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/conn8[2][3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "LUT__22871" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[20]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[20]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/conn8[2][4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_17(01)__12_16(01)__12_15(01)__12_14(01)__12_13(01)__12_12(01)__12_11(01)__12_10(01)__12_9(01)__12_8(01)__12_7(01)__12_6(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "LUT__22873" port: "I[0]" }
 }
net {
	name: "n1268"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i1" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[0]~FF" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHPixelCnt[0]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxHoriPixeNumber[0]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20450" port: "I[0]" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i1" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/conn8[0][7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "LUT__22879" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[8]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/conn8[1][0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_20(01)__12_19(01)__12_18(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "LUT__27490" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][10]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21812" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[5]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[5]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/conn8[0][5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_23(01)__12_22(01)__12_21(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "LUT__22875" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[1]_2"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[1]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_1(10)" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/conn8[0][2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__12_25(01)__12_24(01)__12_1(10)" port: "RDATA[10]" }
	terminal	{ cell: "LUT__22869" port: "I[1]" }
 }
net {
	name: "n14771"
	terminal	{ cell: "LUT__27502" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcEnd~FF" port: "I[0]" }
 }
net {
	name: "n14617"
	terminal	{ cell: "LUT__27300" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcEnd~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][14]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21872" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][15]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21887" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][20]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21962" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][1]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21215" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][16]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21902" port: "I[0]" }
 }
net {
	name: "n5750"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i7" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][39]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22251" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22724" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][23]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22007" port: "I[0]" }
 }
net {
	name: "n5754"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i5" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[4]~FF" port: "I[1]" }
 }
net {
	name: "n5758"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i3" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioHPixelCnt[2]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][26]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22055" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[0]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[0]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][29]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22100" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][35]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22190" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][33]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22161" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/DataAvailCnt[1]"
	terminal	{ cell: "U3_MipiRxMonitor/DataAvailCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/DataAvailCnt[2]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/DataAvailCnt[1]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/HSyncEnd~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20438" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/DataAvailCnt[2]"
	terminal	{ cell: "U3_MipiRxMonitor/DataAvailCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/DataAvailCnt[2]~FF" port: "I[2]" }
	terminal	{ cell: "U3_MipiRxMonitor/HSyncEnd~FF" port: "I[2]" }
	terminal	{ cell: "LUT__20438" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][15]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21887" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][38]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][38]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22236" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][21]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21977" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][45]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22340" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][7]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21173" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][48]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22386" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][59]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22550" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][51]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22430" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][53]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22460" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[321][55]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[321][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22491" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVPixelCnt[10]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[10]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[10]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20455" port: "I[2]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVPixelCnt[9]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[9]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[9]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20455" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][16]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21902" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVPixelCnt[8]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[8]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[8]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20454" port: "I[0]" }
 }
net {
	name: "n6653"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i3" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[2]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[2]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19887" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i3" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21748" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "n6651"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i4" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[3]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[3]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27299" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i4" port: "I[0]" }
	terminal	{ cell: "LUT__27298" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21721" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21735" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioVPixelCnt[2]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVertPixeNumber[2]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20458" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][10]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21812" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][13]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21857" port: "I[1]" }
 }
net {
	name: "n6629"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i15" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[14]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[14]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19891" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i15" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][12]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21150" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][14]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21872" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][13]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[0][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21147" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][23]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22007" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][27]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22070" port: "I[1]" }
 }
net {
	name: "n6645"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i7" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[6]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[6]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i7" port: "I[0]" }
	terminal	{ cell: "LUT__27502" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][26]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22055" port: "I[1]" }
 }
net {
	name: "n5772"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[10]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[11]~FF" port: "cin" }
 }
net {
	name: "n5774"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[9]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[10]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][31]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][31]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22131" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][54]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][54]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22475" port: "I[1]" }
 }
net {
	name: "n5776"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[8]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[9]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][37]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22220" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][42]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22295" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][40]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22265" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][36]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22205" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][47]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22370" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][41]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22280" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27464" port: "I[1]" }
 }
net {
	name: "n5788"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[2]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[3]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][51]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22430" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][52]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22445" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][21]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21981" port: "I[0]" }
 }
net {
	name: "n1264"
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[1]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioVPixelCnt[2]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][56]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22505" port: "I[1]" }
 }
net {
	name: "n6637"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i11" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[10]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[10]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19893" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i11" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][60]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22566" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][62]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22595" port: "I[1]" }
 }
net {
	name: "n6635"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i12" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[11]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[11]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19893" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i12" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][58]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22535" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[322][63]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[322][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22610" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioFrmCnt[5]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[5]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[5]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20466" port: "I[2]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioFrmCnt[3]"
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxFrameRate[3]~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20468" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][5]~FF" port: "I[1]" }
 }
net {
	name: "n14516"
	terminal	{ cell: "LUT__22751" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[4]~FF" port: "I[0]" }
 }
net {
	name: "n14517"
	terminal	{ cell: "LUT__22752" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[4]~FF" port: "I[1]" }
 }
net {
	name: "n14518"
	terminal	{ cell: "LUT__22753" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[4]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/tu_data[4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[4].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22802" port: "I[1]" }
	terminal	{ cell: "LUT__22796" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22725" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21706" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21718" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][8]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21793" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][6]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21179" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][5]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27428" port: "I[0]" }
 }
net {
	name: "n5791"
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[6]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[7]~FF" port: "cin" }
 }
net {
	name: "n5793"
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[5]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmCnt[6]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][10]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21816" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][15]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21891" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][13]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21861" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][12]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21846" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][20]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21966" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][9]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21165" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/SecondCnt[26]"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[26]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[26]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20420" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][10]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21160" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][28]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22083" port: "I[0]" }
 }
net {
	name: "n6627"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i16" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[15]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[15]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19891" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i16" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][39]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][39]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22248" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][11]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21153" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][34]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22173" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][30]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22113" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/SecondCnt[24]"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[24]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[24]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20424" port: "I[2]" }
 }
net {
	name: "n5550"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[23]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[24]~FF" port: "cin" }
 }
net {
	name: "U3_MipiRxMonitor/SecondCnt[23]"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[23]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[23]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20424" port: "I[1]" }
 }
net {
	name: "n5552"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[22]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[23]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][36]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22203" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][58]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22533" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/SecondCnt[22]"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[22]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[22]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20424" port: "I[0]" }
 }
net {
	name: "n5554"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[21]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[22]~FF" port: "cin" }
 }
net {
	name: "U3_MipiRxMonitor/SecondCnt[21]"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[21]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[21]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20420" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][42]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22293" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][47]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22368" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][45]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22338" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][41]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22278" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][46]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22353" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][40]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22263" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/SecondCnt[18]"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[18]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[18]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20423" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/SecondCnt[16]"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[16]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[16]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20425" port: "I[1]" }
 }
net {
	name: "n5566"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[15]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[16]~FF" port: "cin" }
 }
net {
	name: "n6621"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i19" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[18]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[18]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[18]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19890" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i19" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][55]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22488" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][15]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[1][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21138" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][34]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22173" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/SecondCnt[15]"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[15]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[15]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20425" port: "I[0]" }
 }
net {
	name: "n5568"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[14]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[15]~FF" port: "cin" }
 }
net {
	name: "U3_MipiRxMonitor/SecondCnt[14]"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[14]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20423" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][60]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22563" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21732" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27462" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][1]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21214" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][11]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21831" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][63]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22612" port: "I[0]" }
 }
net {
	name: "n6617"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i21" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[20]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[20]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[20]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19890" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i21" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/SecondCnt[11]"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[11]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[11]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20419" port: "I[2]" }
 }
net {
	name: "U3_MipiRxMonitor/SecondCnt[9]"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[9]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[9]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20418" port: "I[2]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][12]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21846" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][21]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][21]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21981" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][14]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21876" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][3]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21199" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][17]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21921" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][23]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][23]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22011" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][16]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21906" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][0]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21081" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/SecondCnt[6]"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[6]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20418" port: "I[0]" }
 }
net {
	name: "n5586"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[5]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[6]~FF" port: "cin" }
 }
net {
	name: "U3_MipiRxMonitor/SecondCnt[2]"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20421" port: "I[0]" }
 }
net {
	name: "n5594"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[1]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[2]~FF" port: "cin" }
 }
net {
	name: "U3_MipiRxMonitor/SecondCnt[5]"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[5]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20421" port: "I[3]" }
 }
net {
	name: "n5588"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[4]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[5]~FF" port: "cin" }
 }
net {
	name: "U3_MipiRxMonitor/SecondCnt[4]"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[4]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20421" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][25]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22038" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][30]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22113" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][5]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27431" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][27]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22068" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][37]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][37]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22217" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/SecondCnt[1]"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20420" port: "I[0]" }
 }
net {
	name: "n1298"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[0]~FF" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[1]~FF" port: "cin" }
 }
net {
	name: "MipiRxSyncErr"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxSyncErr~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20567" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][36]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][36]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22203" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][7]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][7]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21171" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][41]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22278" port: "I[1]" }
 }
net {
	name: "n6609"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i25" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[24]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[24]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[24]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19888" port: "I[3]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i25" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][50]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22413" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[385][17]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[385][17]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21921" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][45]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][45]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22338" port: "I[1]" }
 }
net {
	name: "n14602"
	terminal	{ cell: "LUT__27282" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxHSyncReg[0]~FF" port: "I[3]" }
 }
net {
	name: "n8322"
	terminal	{ cell: "LUT__20508" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxStaChgChk[0]~FF" port: "RE" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][48]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][48]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22383" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][51]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22428" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp4[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp4[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22759" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][53]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][53]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22458" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][56]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22503" port: "I[1]" }
 }
net {
	name: "n6604"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i28" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[27]~FF" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[27]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/ULenCalcCnt[27]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19889" port: "I[2]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i28" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][55]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22488" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/VidioHBlankAva"
	terminal	{ cell: "U3_MipiRxMonitor/VidioHBlankAva~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20481" port: "I[2]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxStaActChk"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxStaActChk~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxLanesAct~FF" port: "I[1]" }
	terminal	{ cell: "LUT__20505" port: "I[3]" }
 }
net {
	name: "n8317"
	terminal	{ cell: "LUT__20486" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxLanesAct~FF" port: "RE" }
	terminal	{ cell: "LUT__20573" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[386][63]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[386][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22612" port: "I[1]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[1]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[1]~FF" port: "I[0]" }
 }
net {
	name: "n10318"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp3[0]~FF" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp6[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp6[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp6[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22759" port: "I[0]" }
 }
net {
	name: "n14520"
	terminal	{ cell: "LUT__22760" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[5]~FF" port: "I[0]" }
 }
net {
	name: "n14522"
	terminal	{ cell: "LUT__22762" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[5]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/tu_data[5]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22804" port: "I[3]" }
	terminal	{ cell: "LUT__22796" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp1[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp1[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22761" port: "I[3]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][14]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp3[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[5].compare_unit_inst/exp3[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22762" port: "I[0]" }
 }
net {
	name: "n14603"
	terminal	{ cell: "LUT__27284" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVSyncReg[0]~FF" port: "I[3]" }
 }
net {
	name: "n1284"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i1" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/MipiRx_VidioRxVBlankTime_us[0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][14]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[2][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21143" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][15]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21890" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[3]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/AvaCnt[3]~FF" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][16]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][16]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21905" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][0]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][0]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21081" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][14]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21875" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][13]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21860" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][33]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22157" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][26]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][26]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22052" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][28]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][28]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22082" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][34]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][34]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22172" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][30]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][30]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22112" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[2]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i3" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][40]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22262" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[1]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[1]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][35]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22187" port: "I[0]" }
 }
net {
	name: "n13064"
	terminal	{ cell: "LUT__20436" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmLost~FF" port: "I[1]" }
 }
net {
	name: "n13063"
	terminal	{ cell: "LUT__20435" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/VidioFrmLost~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][44]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][44]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22322" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][47]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][47]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22367" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][50]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][50]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22412" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][5]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27429" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][55]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][55]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22487" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][46]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22352" port: "I[0]" }
 }
net {
	name: "n13062"
	terminal	{ cell: "LUT__20426" port: "O" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondEn~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20427" port: "I[1]" }
 }
net {
	name: "U3_MipiRxMonitor/SecondCnt[0]"
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[0]~FF" port: "O_seq" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondEn~FF" port: "I[1]" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[0]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__20427" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][13]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21860" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[3].compare_unit_inst/exp1[3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22727" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][60]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22562" port: "I[0]" }
 }
net {
	name: "U3_MipiRxMonitor/MipiRxVSyncNeg"
	terminal	{ cell: "U3_MipiRxMonitor/MipiRxVSyncNeg~FF" port: "O_seq" }
	terminal	{ cell: "LUT__20463" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][63]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][63]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22613" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][8]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][8]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][8]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27426" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][9]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21800" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][59]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][59]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22547" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][7]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21773" port: "I[1]" }
 }
net {
	name: "n14799"
	terminal	{ cell: "AUX_ADD_CI__U3_MipiRxMonitor/sub_19/add_2/i1" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/SecondCnt[0]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][11]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21830" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][52]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][52]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22442" port: "I[1]" }
 }
net {
	name: "MMipiTx_DATA[57]"
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[63]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[63]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__23140" port: "I[0]" }
	terminal	{ cell: "LUT__23138" port: "I[0]" }
	terminal	{ cell: "LUT__23136" port: "I[0]" }
	terminal	{ cell: "LUT__23051" port: "I[0]" }
	terminal	{ cell: "LUT__23047" port: "I[0]" }
	terminal	{ cell: "LUT__22936" port: "I[0]" }
	terminal	{ cell: "MipiTx_DATA[57]" port: "outpad" }
	terminal	{ cell: "MipiTx_DATA[59]" port: "outpad" }
	terminal	{ cell: "MipiTx_DATA[61]" port: "outpad" }
	terminal	{ cell: "MipiTx_DATA[63]" port: "outpad" }
	terminal	{ cell: "MMipiTx_DATA[57]" port: "outpad" }
	terminal	{ cell: "MMipiTx_DATA[59]" port: "outpad" }
	terminal	{ cell: "MMipiTx_DATA[61]" port: "outpad" }
	terminal	{ cell: "MMipiTx_DATA[63]" port: "outpad" }
	terminal	{ cell: "LUT__23049" port: "I[0]" }
	terminal	{ cell: "LUT__23134" port: "I[0]" }
 }
net {
	name: "MMipiTx_DATA[41]"
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[47]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[47]~FF" port: "I[0]" }
	terminal	{ cell: "MipiTx_DATA[43]" port: "outpad" }
	terminal	{ cell: "LUT__23156" port: "I[0]" }
	terminal	{ cell: "LUT__23154" port: "I[0]" }
	terminal	{ cell: "LUT__23152" port: "I[0]" }
	terminal	{ cell: "LUT__23065" port: "I[0]" }
	terminal	{ cell: "LUT__23063" port: "I[0]" }
	terminal	{ cell: "LUT__23061" port: "I[0]" }
	terminal	{ cell: "LUT__22938" port: "I[0]" }
	terminal	{ cell: "MipiTx_DATA[45]" port: "outpad" }
	terminal	{ cell: "MipiTx_DATA[47]" port: "outpad" }
	terminal	{ cell: "MMipiTx_DATA[41]" port: "outpad" }
	terminal	{ cell: "MMipiTx_DATA[43]" port: "outpad" }
	terminal	{ cell: "MMipiTx_DATA[45]" port: "outpad" }
	terminal	{ cell: "MMipiTx_DATA[47]" port: "outpad" }
	terminal	{ cell: "LUT__23150" port: "I[0]" }
	terminal	{ cell: "MipiTx_DATA[41]" port: "outpad" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][11]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][22]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][22]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21995" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][33]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][33]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22157" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][25]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][25]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22037" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][12]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][11]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21155" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][29]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][29]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22097" port: "I[1]" }
 }
net {
	name: "MMipiTx_DATA[25]"
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[31]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[31]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__23170" port: "I[0]" }
	terminal	{ cell: "LUT__23168" port: "I[0]" }
	terminal	{ cell: "LUT__23172" port: "I[0]" }
	terminal	{ cell: "LUT__23079" port: "I[0]" }
	terminal	{ cell: "LUT__23077" port: "I[0]" }
	terminal	{ cell: "LUT__23075" port: "I[0]" }
	terminal	{ cell: "LUT__22940" port: "I[0]" }
	terminal	{ cell: "MMipiTx_DATA[25]" port: "outpad" }
	terminal	{ cell: "MMipiTx_DATA[27]" port: "outpad" }
	terminal	{ cell: "MMipiTx_DATA[29]" port: "outpad" }
	terminal	{ cell: "MMipiTx_DATA[31]" port: "outpad" }
	terminal	{ cell: "MipiTx_DATA[25]" port: "outpad" }
	terminal	{ cell: "MipiTx_DATA[27]" port: "outpad" }
	terminal	{ cell: "MipiTx_DATA[29]" port: "outpad" }
	terminal	{ cell: "MipiTx_DATA[31]" port: "outpad" }
	terminal	{ cell: "LUT__23166" port: "I[0]" }
 }
net {
	name: "n5810"
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[23]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[31]~FF" port: "cin" }
 }
net {
	name: "MMipiTx_DATA[17]"
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[23]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[23]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__23176" port: "I[0]" }
	terminal	{ cell: "LUT__23178" port: "I[0]" }
	terminal	{ cell: "LUT__23180" port: "I[0]" }
	terminal	{ cell: "LUT__23084" port: "I[0]" }
	terminal	{ cell: "LUT__23082" port: "I[0]" }
	terminal	{ cell: "LUT__22941" port: "I[0]" }
	terminal	{ cell: "MMipiTx_DATA[17]" port: "outpad" }
	terminal	{ cell: "MMipiTx_DATA[19]" port: "outpad" }
	terminal	{ cell: "MMipiTx_DATA[21]" port: "outpad" }
	terminal	{ cell: "MMipiTx_DATA[23]" port: "outpad" }
	terminal	{ cell: "MipiTx_DATA[17]" port: "outpad" }
	terminal	{ cell: "MipiTx_DATA[19]" port: "outpad" }
	terminal	{ cell: "MipiTx_DATA[21]" port: "outpad" }
	terminal	{ cell: "MipiTx_DATA[23]" port: "outpad" }
	terminal	{ cell: "LUT__23086" port: "I[0]" }
	terminal	{ cell: "LUT__23174" port: "I[0]" }
 }
net {
	name: "n1100"
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[15]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[23]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][12]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][12]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21149" port: "I[0]" }
 }
net {
	name: "MMipiTx_DATA[9]"
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[15]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[15]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__23188" port: "I[0]" }
	terminal	{ cell: "LUT__23186" port: "I[0]" }
	terminal	{ cell: "LUT__23184" port: "I[0]" }
	terminal	{ cell: "LUT__23093" port: "I[0]" }
	terminal	{ cell: "LUT__23091" port: "I[0]" }
	terminal	{ cell: "LUT__23089" port: "I[0]" }
	terminal	{ cell: "LUT__22942" port: "I[0]" }
	terminal	{ cell: "MMipiTx_DATA[9]" port: "outpad" }
	terminal	{ cell: "MMipiTx_DATA[11]" port: "outpad" }
	terminal	{ cell: "MMipiTx_DATA[13]" port: "outpad" }
	terminal	{ cell: "MMipiTx_DATA[15]" port: "outpad" }
	terminal	{ cell: "MipiTx_DATA[9]" port: "outpad" }
	terminal	{ cell: "MipiTx_DATA[11]" port: "outpad" }
	terminal	{ cell: "MipiTx_DATA[13]" port: "outpad" }
	terminal	{ cell: "MipiTx_DATA[15]" port: "outpad" }
	terminal	{ cell: "LUT__23182" port: "I[0]" }
 }
net {
	name: "MMipiTx_DATA[1]"
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[7]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[15]~FF" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxData/U1_PrbsDataGen/MipiTx_DATA[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__23192" port: "I[0]" }
	terminal	{ cell: "LUT__23190" port: "I[0]" }
	terminal	{ cell: "LUT__23194" port: "I[0]" }
	terminal	{ cell: "LUT__23196" port: "I[0]" }
	terminal	{ cell: "LUT__23100" port: "I[0]" }
	terminal	{ cell: "LUT__23098" port: "I[0]" }
	terminal	{ cell: "LUT__22943" port: "I[0]" }
	terminal	{ cell: "MMipiTx_DATA[1]" port: "outpad" }
	terminal	{ cell: "MipiTx_DATA[1]" port: "outpad" }
	terminal	{ cell: "MMipiTx_DATA[3]" port: "outpad" }
	terminal	{ cell: "MMipiTx_DATA[5]" port: "outpad" }
	terminal	{ cell: "MipiTx_DATA[3]" port: "outpad" }
	terminal	{ cell: "MMipiTx_DATA[7]" port: "outpad" }
	terminal	{ cell: "MipiTx_DATA[5]" port: "outpad" }
	terminal	{ cell: "MipiTx_DATA[7]" port: "outpad" }
	terminal	{ cell: "LUT__23096" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][35]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][35]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22187" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][14]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][14]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[3][14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21143" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][42]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][42]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22292" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][58]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][58]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22532" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][41]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][41]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22277" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][40]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][40]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22262" port: "I[1]" }
 }
net {
	name: "n6831"
	terminal	{ cell: "add_34/i15" port: "O" }
	terminal	{ cell: "TxCSIRstCnt[14]~FF" port: "I[2]" }
 }
net {
	name: "TxCSIRstCnt[14]"
	terminal	{ cell: "TxCSIRstCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "add_34/i15" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][46]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][46]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22352" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][49]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][49]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22397" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][51]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][51]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22427" port: "I[1]" }
 }
net {
	name: "n6835"
	terminal	{ cell: "add_34/i13" port: "O" }
	terminal	{ cell: "TxCSIRstCnt[12]~FF" port: "I[2]" }
 }
net {
	name: "TxCSIRstCnt[12]"
	terminal	{ cell: "TxCSIRstCnt[12]~FF" port: "O_seq" }
	terminal	{ cell: "add_34/i13" port: "I[0]" }
 }
net {
	name: "n6839"
	terminal	{ cell: "add_34/i11" port: "O" }
	terminal	{ cell: "TxCSIRstCnt[10]~FF" port: "I[2]" }
 }
net {
	name: "TxCSIRstCnt[10]"
	terminal	{ cell: "TxCSIRstCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "add_34/i11" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][57]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22517" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][1]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21212" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][60]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][60]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22562" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[9]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[9]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[9]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[3]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[3]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[3]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[450][62]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[450][62]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22592" port: "I[1]" }
 }
net {
	name: "n6843"
	terminal	{ cell: "add_34/i9" port: "O" }
	terminal	{ cell: "TxCSIRstCnt[8]~FF" port: "I[2]" }
 }
net {
	name: "TxCSIRstCnt[8]"
	terminal	{ cell: "TxCSIRstCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "add_34/i9" port: "I[0]" }
 }
net {
	name: "n6845"
	terminal	{ cell: "add_34/i8" port: "O" }
	terminal	{ cell: "TxCSIRstCnt[7]~FF" port: "I[2]" }
 }
net {
	name: "TxCSIRstCnt[7]"
	terminal	{ cell: "TxCSIRstCnt[7]~FF" port: "O_seq" }
	terminal	{ cell: "add_34/i8" port: "I[0]" }
 }
net {
	name: "n6847"
	terminal	{ cell: "add_34/i7" port: "O" }
	terminal	{ cell: "TxCSIRstCnt[6]~FF" port: "I[2]" }
 }
net {
	name: "TxCSIRstCnt[6]"
	terminal	{ cell: "TxCSIRstCnt[6]~FF" port: "O_seq" }
	terminal	{ cell: "add_34/i7" port: "I[0]" }
 }
net {
	name: "n6849"
	terminal	{ cell: "add_34/i6" port: "O" }
	terminal	{ cell: "TxCSIRstCnt[5]~FF" port: "I[2]" }
 }
net {
	name: "TxCSIRstCnt[5]"
	terminal	{ cell: "TxCSIRstCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "add_34/i6" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[16]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[16]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[16]~FF" port: "I[1]" }
 }
net {
	name: "n6675"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[14]~FF" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[15]~FF" port: "cin" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[18]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_p1[18]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[18]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][4]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21191" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][57]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][57]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22517" port: "I[0]" }
 }
net {
	name: "n6855"
	terminal	{ cell: "add_34/i3" port: "O" }
	terminal	{ cell: "TxCSIRstCnt[2]~FF" port: "I[2]" }
 }
net {
	name: "TxCSIRstCnt[2]"
	terminal	{ cell: "TxCSIRstCnt[2]~FF" port: "O_seq" }
	terminal	{ cell: "add_34/i3" port: "I[0]" }
 }
net {
	name: "n6859"
	terminal	{ cell: "add_26/i16" port: "O" }
	terminal	{ cell: "TxDPHYRstCnt[15]~FF" port: "I[2]" }
 }
net {
	name: "n14526"
	terminal	{ cell: "LUT__22770" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp3[0]~FF" port: "I[2]" }
 }
net {
	name: "n14527"
	terminal	{ cell: "LUT__22771" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp3[0]~FF" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp4[0]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp3[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp3[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22782" port: "I[0]" }
 }
net {
	name: "n14530"
	terminal	{ cell: "LUT__22775" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp4[0]~FF" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp4[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp4[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22783" port: "I[1]" }
 }
net {
	name: "n6860"
	terminal	{ cell: "add_26/i15" port: "O" }
	terminal	{ cell: "TxDPHYRstCnt[14]~FF" port: "I[2]" }
 }
net {
	name: "TxDPHYRstCnt[14]"
	terminal	{ cell: "TxDPHYRstCnt[14]~FF" port: "O_seq" }
	terminal	{ cell: "add_26/i15" port: "I[0]" }
 }
net {
	name: "n6862"
	terminal	{ cell: "add_26/i14" port: "O" }
	terminal	{ cell: "TxDPHYRstCnt[13]~FF" port: "I[2]" }
 }
net {
	name: "TxDPHYRstCnt[13]"
	terminal	{ cell: "TxDPHYRstCnt[13]~FF" port: "O_seq" }
	terminal	{ cell: "add_26/i14" port: "I[0]" }
 }
net {
	name: "n14535"
	terminal	{ cell: "LUT__22782" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[6]~FF" port: "I[0]" }
 }
net {
	name: "n14537"
	terminal	{ cell: "LUT__22784" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/tu_data[6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/edb_top_inst/LA_MipiRx/tu_data[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22802" port: "I[3]" }
	terminal	{ cell: "LUT__22799" port: "I[2]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp1[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22780" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[4]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[4]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22778" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][7]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21172" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[2]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/GEN_PROBE[6].compare_unit_inst/exp2[2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22779" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[17]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[17]~FF" port: "O_seq" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/LenValueCnt[17]~FF" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/U2_MipiTxCtrl/VSyncPeriod[17]~FF" port: "I[1]" }
 }
net {
	name: "n6868"
	terminal	{ cell: "add_26/i11" port: "O" }
	terminal	{ cell: "TxDPHYRstCnt[10]~FF" port: "I[2]" }
 }
net {
	name: "TxDPHYRstCnt[10]"
	terminal	{ cell: "TxDPHYRstCnt[10]~FF" port: "O_seq" }
	terminal	{ cell: "add_26/i11" port: "I[0]" }
 }
net {
	name: "n6872"
	terminal	{ cell: "add_26/i9" port: "O" }
	terminal	{ cell: "TxDPHYRstCnt[8]~FF" port: "I[2]" }
 }
net {
	name: "TxDPHYRstCnt[8]"
	terminal	{ cell: "TxDPHYRstCnt[8]~FF" port: "O_seq" }
	terminal	{ cell: "add_26/i9" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][9]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][9]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21162" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[8]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[8]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[8]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[14]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[14]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[14]~FF" port: "I[1]" }
 }
net {
	name: "n6878"
	terminal	{ cell: "add_26/i6" port: "O" }
	terminal	{ cell: "TxDPHYRstCnt[5]~FF" port: "I[2]" }
 }
net {
	name: "TxDPHYRstCnt[5]"
	terminal	{ cell: "TxDPHYRstCnt[5]~FF" port: "O_seq" }
	terminal	{ cell: "add_26/i6" port: "I[0]" }
 }
net {
	name: "n6889"
	terminal	{ cell: "add_26/i2" port: "O" }
	terminal	{ cell: "TxDPHYRstCnt[1]~FF" port: "I[2]" }
 }
net {
	name: "TxDPHYRstCnt[1]"
	terminal	{ cell: "TxDPHYRstCnt[1]~FF" port: "O_seq" }
	terminal	{ cell: "add_26/i2" port: "I[0]" }
 }
net {
	name: "n6880"
	terminal	{ cell: "add_26/i5" port: "O" }
	terminal	{ cell: "TxDPHYRstCnt[4]~FF" port: "I[2]" }
 }
net {
	name: "TxDPHYRstCnt[4]"
	terminal	{ cell: "TxDPHYRstCnt[4]~FF" port: "O_seq" }
	terminal	{ cell: "add_26/i5" port: "I[0]" }
 }
net {
	name: "n6882"
	terminal	{ cell: "add_26/i4" port: "O" }
	terminal	{ cell: "TxDPHYRstCnt[3]~FF" port: "I[2]" }
 }
net {
	name: "TxDPHYRstCnt[3]"
	terminal	{ cell: "TxDPHYRstCnt[3]~FF" port: "O_seq" }
	terminal	{ cell: "add_26/i4" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[16]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[16]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[16]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clkb"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clkb~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][13]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][13]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][13]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21145" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[25]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_cu[25]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/cap_fifo_din_tu[25]~FF" port: "I[1]" }
 }
net {
	name: "MMipiTx_TYPE[4]"
	terminal	{ cell: "MipiTx_TYPE[4]~FF" port: "O_seq" }
	terminal	{ cell: "MipiTx_TYPE[4]" port: "outpad" }
	terminal	{ cell: "MMipiTx_TYPE[4]" port: "outpad" }
 }
net {
	name: "MMipiTx_TYPE[2]"
	terminal	{ cell: "MipiTx_TYPE[2]~FF" port: "O_seq" }
	terminal	{ cell: "MipiTx_TYPE[2]" port: "outpad" }
	terminal	{ cell: "MMipiTx_TYPE[2]" port: "outpad" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][15]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[4][15]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21137" port: "I[1]" }
 }
net {
	name: "MMipiTx_HRES[15]"
	terminal	{ cell: "MipiTx_HRES[15]~FF" port: "O_seq" }
	terminal	{ cell: "MMipiTx_HRES[15]" port: "outpad" }
	terminal	{ cell: "MipiTx_HRES[15]" port: "outpad" }
 }
net {
	name: "MMipiTx_HRES[14]"
	terminal	{ cell: "MipiTx_HRES[14]~FF" port: "O_seq" }
	terminal	{ cell: "MMipiTx_HRES[14]" port: "outpad" }
	terminal	{ cell: "MipiTx_HRES[14]" port: "outpad" }
 }
net {
	name: "MMipiTx_HRES[13]"
	terminal	{ cell: "MipiTx_HRES[13]~FF" port: "O_seq" }
	terminal	{ cell: "MMipiTx_HRES[13]" port: "outpad" }
	terminal	{ cell: "MipiTx_HRES[13]" port: "outpad" }
 }
net {
	name: "MMipiTx_HRES[12]"
	terminal	{ cell: "MipiTx_HRES[12]~FF" port: "O_seq" }
	terminal	{ cell: "MMipiTx_HRES[12]" port: "outpad" }
	terminal	{ cell: "MipiTx_HRES[12]" port: "outpad" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][1]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21212" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/cap_buf_read_done_p3"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/cap_buf_read_done_p3~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22867" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][2]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][2]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21207" port: "I[0]" }
 }
net {
	name: "MipiTx_HRES[9]_2"
	terminal	{ cell: "MipiTx_HRES[9]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__23114" port: "I[0]" }
	terminal	{ cell: "LUT__22930" port: "I[0]" }
 }
net {
	name: "MipiTx_HRES[7]_2"
	terminal	{ cell: "MipiTx_HRES[7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__23116" port: "I[0]" }
	terminal	{ cell: "LUT__22932" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][3]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][3]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21200" port: "I[0]" }
 }
net {
	name: "n4722"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[1]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[1]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[1]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22825" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i2" port: "I[0]" }
 }
net {
	name: "MMipiTx_HRES[6]"
	terminal	{ cell: "MipiTx_HRES[6]~FF" port: "O_seq" }
	terminal	{ cell: "MipiTx_HRES[6]" port: "outpad" }
	terminal	{ cell: "MMipiTx_HRES[6]" port: "outpad" }
 }
net {
	name: "MMipiTx_HRES[5]"
	terminal	{ cell: "MipiTx_HRES[5]~FF" port: "O_seq" }
	terminal	{ cell: "MipiTx_HRES[5]" port: "outpad" }
	terminal	{ cell: "MMipiTx_HRES[5]" port: "outpad" }
 }
net {
	name: "n4702"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[11]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[11]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[11]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22828" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i12" port: "I[0]" }
 }
net {
	name: "n4696"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i15" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[14]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[14]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[14]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22830" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i15" port: "I[0]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clka"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clka~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clkb~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][5]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27428" port: "I[1]" }
 }
net {
	name: "n4712"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[6]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[6]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[6]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22827" port: "I[3]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i7" port: "I[0]" }
 }
net {
	name: "n4704"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[10]~FF" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[10]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/pos_counter[10]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22834" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i11" port: "I[0]" }
 }
net {
	name: "MMipiTx_HRES[2]"
	terminal	{ cell: "MipiTx_HRES[2]~FF" port: "O_seq" }
	terminal	{ cell: "MipiTx_HRES[2]" port: "outpad" }
	terminal	{ cell: "MMipiTx_HRES[2]" port: "outpad" }
 }
net {
	name: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[0]"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/LenPerUnitReg[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__19933" port: "I[1]" }
 }
net {
	name: "n14762"
	terminal	{ cell: "LUT__27490" port: "O" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[0]~FF" port: "I[3]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/data_from_biu[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/edb_top_inst/LA_MipiRx/data_from_biu[0]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27449" port: "I[1]" }
 }
net {
	name: "edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][7]"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/edb_top_inst/MipiTx/vio_core_inst/probe_in_sync_2d[5][7]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__21172" port: "I[0]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[0]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/row_addr[0]~FF" port: "O_seq" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i1" port: "I[1]" }
 }
net {
	name: "edb_top_inst/LA_MipiRx/register_conn[449][56]"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/register_conn[449][56]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__22502" port: "I[0]" }
 }
net {
	name: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[5]"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/NumPerUnitReg[5]~FF" port: "O_seq" }
	terminal	{ cell: "LUT__27293" port: "I[2]" }
	terminal	{ cell: "LUT__27501" port: "I[1]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i6" port: "I[1]" }
 }
net {
	name: "n14780"
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/sub_48/add_2/i4" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i4" port: "cin" }
 }
net {
	name: "n559"
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i4" port: "O" }
	terminal	{ cell: "LUT__20001" port: "I[0]" }
 }
net {
	name: "n560"
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i4" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i5" port: "cin" }
 }
net {
	name: "n14778"
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i1" port: "cin" }
 }
net {
	name: "n448"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i2" port: "cin" }
 }
net {
	name: "n220"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i2" port: "cin" }
 }
net {
	name: "n152"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i1" port: "O" }
	terminal	{ cell: "LUT__27308" port: "I[1]" }
 }
net {
	name: "n153"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i2" port: "cin" }
 }
net {
	name: "n149"
	terminal	{ cell: "add_34/i1" port: "cout" }
	terminal	{ cell: "add_34/i2" port: "cin" }
 }
net {
	name: "MipiRx_DATA[62]"
	terminal	{ cell: "MipiRx_DATA[62]" port: "inpad" }
	terminal	{ cell: "LUT__27423" port: "I[0]" }
 }
net {
	name: "MipiTxEscClk"
	terminal	{ cell: "MipiTxEscClk" port: "inpad" }
	terminal	{ cell: "MipiTxEscClk~CLKBUF" port: "IO_in" }
 }
net {
	name: "MipiTxEscClk~CLKBUF"
	type: GLOBAL_CLOCK
	terminal	{ cell: "MipiTxEscClk~CLKBUF" port: "clkout" }
 }
net {
	name: "n13599"
	terminal	{ cell: "LUT__21693" port: "O" }
	terminal	{ cell: "LUT__27503" port: "I[0]" }
 }
net {
	name: "n13601"
	terminal	{ cell: "LUT__21695" port: "O" }
	terminal	{ cell: "LUT__27503" port: "I[1]" }
 }
net {
	name: "n13603"
	terminal	{ cell: "LUT__21697" port: "O" }
	terminal	{ cell: "LUT__27503" port: "I[3]" }
 }
net {
	name: "n14772"
	terminal	{ cell: "LUT__27503" port: "O" }
	terminal	{ cell: "LUT__27504" port: "I[2]" }
 }
net {
	name: "n14601"
	terminal	{ cell: "LUT__27281" port: "O" }
	terminal	{ cell: "LUT__27500" port: "I[0]" }
 }
net {
	name: "n14769"
	terminal	{ cell: "LUT__27499" port: "O" }
	terminal	{ cell: "LUT__27500" port: "I[1]" }
 }
net {
	name: "n4559"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i1" port: "O" }
	terminal	{ cell: "LUT__27500" port: "I[2]" }
	terminal	{ cell: "LUT__27498" port: "I[0]" }
 }
net {
	name: "n14768"
	terminal	{ cell: "LUT__27498" port: "O" }
	terminal	{ cell: "LUT__27500" port: "I[3]" }
 }
net {
	name: "jtag_inst1_TDO"
	terminal	{ cell: "LUT__27500" port: "O" }
	terminal	{ cell: "jtag_inst1_TDO" port: "outpad" }
 }
net {
	name: "n12766"
	terminal	{ cell: "LUT__19762" port: "O" }
	terminal	{ cell: "LUT__27499" port: "I[0]" }
 }
net {
	name: "n14766"
	terminal	{ cell: "LUT__27496" port: "O" }
	terminal	{ cell: "LUT__27499" port: "I[2]" }
 }
net {
	name: "n12764"
	terminal	{ cell: "LUT__19760" port: "O" }
	terminal	{ cell: "LUT__27499" port: "I[3]" }
 }
net {
	name: "n14764"
	terminal	{ cell: "LUT__27494" port: "O" }
	terminal	{ cell: "LUT__27495" port: "I[0]" }
 }
net {
	name: "n12777"
	terminal	{ cell: "LUT__19773" port: "O" }
	terminal	{ cell: "LUT__27495" port: "I[1]" }
 }
net {
	name: "n12782"
	terminal	{ cell: "LUT__19778" port: "O" }
	terminal	{ cell: "LUT__27495" port: "I[2]" }
 }
net {
	name: "n12783"
	terminal	{ cell: "LUT__19779" port: "O" }
	terminal	{ cell: "LUT__27495" port: "I[3]" }
 }
net {
	name: "n14765"
	terminal	{ cell: "LUT__27495" port: "O" }
	terminal	{ cell: "LUT__27496" port: "I[2]" }
 }
net {
	name: "n14760"
	terminal	{ cell: "LUT__27487" port: "O" }
	terminal	{ cell: "LUT__27488" port: "I[1]" }
 }
net {
	name: "n14459"
	terminal	{ cell: "LUT__22608" port: "O" }
	terminal	{ cell: "LUT__27484" port: "I[0]" }
 }
net {
	name: "n14458"
	terminal	{ cell: "LUT__22607" port: "O" }
	terminal	{ cell: "LUT__27484" port: "I[1]" }
 }
net {
	name: "n14757"
	terminal	{ cell: "LUT__27483" port: "O" }
	terminal	{ cell: "LUT__27484" port: "I[3]" }
 }
net {
	name: "n14463"
	terminal	{ cell: "LUT__22612" port: "O" }
	terminal	{ cell: "LUT__27483" port: "I[0]" }
 }
net {
	name: "n14464"
	terminal	{ cell: "LUT__22613" port: "O" }
	terminal	{ cell: "LUT__27483" port: "I[1]" }
 }
net {
	name: "n13664"
	terminal	{ cell: "LUT__21758" port: "O" }
	terminal	{ cell: "LUT__27476" port: "I[0]" }
 }
net {
	name: "n13671"
	terminal	{ cell: "LUT__21765" port: "O" }
	terminal	{ cell: "LUT__27476" port: "I[1]" }
 }
net {
	name: "n13571"
	terminal	{ cell: "LUT__21590" port: "O" }
	terminal	{ cell: "LUT__27476" port: "I[2]" }
	terminal	{ cell: "LUT__27468" port: "I[0]" }
	terminal	{ cell: "LUT__27449" port: "I[0]" }
	terminal	{ cell: "LUT__27472" port: "I[2]" }
	terminal	{ cell: "LUT__27478" port: "I[2]" }
	terminal	{ cell: "LUT__27505" port: "I[2]" }
	terminal	{ cell: "LUT__27470" port: "I[2]" }
	terminal	{ cell: "LUT__27474" port: "I[2]" }
 }
net {
	name: "n14747"
	terminal	{ cell: "LUT__27467" port: "O" }
	terminal	{ cell: "LUT__27468" port: "I[2]" }
 }
net {
	name: "n13609"
	terminal	{ cell: "LUT__21703" port: "O" }
	terminal	{ cell: "LUT__27467" port: "I[0]" }
 }
net {
	name: "n13564"
	terminal	{ cell: "LUT__21583" port: "O" }
	terminal	{ cell: "LUT__27467" port: "I[1]" }
	terminal	{ cell: "LUT__27448" port: "I[1]" }
	terminal	{ cell: "LUT__27505" port: "I[0]" }
	terminal	{ cell: "LUT__21781" port: "I[1]" }
	terminal	{ cell: "LUT__21765" port: "I[3]" }
	terminal	{ cell: "LUT__21751" port: "I[3]" }
	terminal	{ cell: "LUT__21737" port: "I[3]" }
	terminal	{ cell: "LUT__21723" port: "I[3]" }
	terminal	{ cell: "LUT__21779" port: "I[3]" }
 }
net {
	name: "n14746"
	terminal	{ cell: "LUT__27466" port: "O" }
	terminal	{ cell: "LUT__27467" port: "I[3]" }
 }
net {
	name: "n14742"
	terminal	{ cell: "LUT__27462" port: "O" }
	terminal	{ cell: "LUT__27463" port: "I[3]" }
 }
net {
	name: "n14743"
	terminal	{ cell: "LUT__27463" port: "O" }
	terminal	{ cell: "LUT__21707" port: "I[1]" }
 }
net {
	name: "n14740"
	terminal	{ cell: "LUT__27460" port: "O" }
	terminal	{ cell: "LUT__27461" port: "I[3]" }
 }
net {
	name: "n14741"
	terminal	{ cell: "LUT__27461" port: "O" }
	terminal	{ cell: "LUT__21705" port: "I[1]" }
 }
net {
	name: "n14735"
	terminal	{ cell: "LUT__27454" port: "O" }
	terminal	{ cell: "LUT__27455" port: "I[1]" }
 }
net {
	name: "n13604"
	terminal	{ cell: "LUT__21698" port: "O" }
	terminal	{ cell: "LUT__27455" port: "I[2]" }
 }
net {
	name: "n14736"
	terminal	{ cell: "LUT__27455" port: "O" }
	terminal	{ cell: "LUT__27504" port: "I[0]" }
 }
net {
	name: "n14732"
	terminal	{ cell: "LUT__27451" port: "O" }
	terminal	{ cell: "LUT__27452" port: "I[3]" }
 }
net {
	name: "n14733"
	terminal	{ cell: "LUT__27452" port: "O" }
	terminal	{ cell: "LUT__21697" port: "I[1]" }
 }
net {
	name: "n13573"
	terminal	{ cell: "LUT__21592" port: "O" }
	terminal	{ cell: "LUT__27447" port: "I[0]" }
 }
net {
	name: "n13576"
	terminal	{ cell: "LUT__21595" port: "O" }
	terminal	{ cell: "LUT__27447" port: "I[1]" }
 }
net {
	name: "n13568"
	terminal	{ cell: "LUT__21587" port: "O" }
	terminal	{ cell: "LUT__27447" port: "I[2]" }
 }
net {
	name: "n14729"
	terminal	{ cell: "LUT__27447" port: "O" }
	terminal	{ cell: "LUT__27448" port: "I[3]" }
 }
net {
	name: "n14727"
	terminal	{ cell: "LUT__27445" port: "O" }
	terminal	{ cell: "LUT__27446" port: "I[3]" }
 }
net {
	name: "n14725"
	terminal	{ cell: "LUT__27443" port: "O" }
	terminal	{ cell: "LUT__27444" port: "I[3]" }
 }
net {
	name: "n14726"
	terminal	{ cell: "LUT__27444" port: "O" }
	terminal	{ cell: "LUT__21592" port: "I[1]" }
 }
net {
	name: "n13554"
	terminal	{ cell: "LUT__21572" port: "O" }
	terminal	{ cell: "LUT__27439" port: "I[0]" }
	terminal	{ cell: "LUT__22614" port: "I[0]" }
	terminal	{ cell: "LUT__21598" port: "I[2]" }
	terminal	{ cell: "LUT__21588" port: "I[1]" }
 }
net {
	name: "n13525"
	terminal	{ cell: "LUT__21537" port: "O" }
	terminal	{ cell: "LUT__27439" port: "I[2]" }
	terminal	{ cell: "LUT__22620" port: "I[0]" }
	terminal	{ cell: "LUT__22618" port: "I[3]" }
	terminal	{ cell: "LUT__22614" port: "I[2]" }
	terminal	{ cell: "LUT__21571" port: "I[0]" }
	terminal	{ cell: "LUT__21559" port: "I[0]" }
	terminal	{ cell: "LUT__21552" port: "I[1]" }
	terminal	{ cell: "LUT__21543" port: "I[0]" }
	terminal	{ cell: "LUT__22623" port: "I[1]" }
 }
net {
	name: "n14721"
	terminal	{ cell: "LUT__27439" port: "O" }
	terminal	{ cell: "LUT__27440" port: "I[2]" }
 }
net {
	name: "n14717"
	terminal	{ cell: "LUT__27435" port: "O" }
	terminal	{ cell: "LUT__27436" port: "I[3]" }
 }
net {
	name: "n14713"
	terminal	{ cell: "LUT__27430" port: "O" }
	terminal	{ cell: "LUT__27431" port: "I[0]" }
 }
net {
	name: "n14711"
	terminal	{ cell: "LUT__27428" port: "O" }
	terminal	{ cell: "LUT__27429" port: "I[1]" }
 }
net {
	name: "n14709"
	terminal	{ cell: "LUT__27426" port: "O" }
	terminal	{ cell: "LUT__27427" port: "I[3]" }
 }
net {
	name: "MipiRx_DATA[61]"
	terminal	{ cell: "MipiRx_DATA[61]" port: "inpad" }
	terminal	{ cell: "LUT__27423" port: "I[1]" }
 }
net {
	name: "n14706"
	terminal	{ cell: "LUT__27422" port: "O" }
	terminal	{ cell: "LUT__27423" port: "I[2]" }
	terminal	{ cell: "LUT__27424" port: "I[3]" }
 }
net {
	name: "n14707"
	terminal	{ cell: "LUT__27423" port: "O" }
	terminal	{ cell: "LUT__27425" port: "I[0]" }
 }
net {
	name: "MipiRx_DATA[51]"
	terminal	{ cell: "MipiRx_DATA[51]" port: "inpad" }
	terminal	{ cell: "LUT__27420" port: "I[1]" }
 }
net {
	name: "MipiRx_DATA[52]"
	terminal	{ cell: "MipiRx_DATA[52]" port: "inpad" }
	terminal	{ cell: "LUT__27420" port: "I[2]" }
 }
net {
	name: "n14703"
	terminal	{ cell: "LUT__27418" port: "O" }
	terminal	{ cell: "LUT__27420" port: "I[3]" }
	terminal	{ cell: "LUT__27419" port: "I[2]" }
 }
net {
	name: "n14705"
	terminal	{ cell: "LUT__27420" port: "O" }
	terminal	{ cell: "LUT__27421" port: "I[2]" }
 }
net {
	name: "MipiRx_DATA[54]"
	terminal	{ cell: "MipiRx_DATA[54]" port: "inpad" }
	terminal	{ cell: "LUT__27419" port: "I[0]" }
 }
net {
	name: "MipiRx_DATA[53]"
	terminal	{ cell: "MipiRx_DATA[53]" port: "inpad" }
	terminal	{ cell: "LUT__27419" port: "I[1]" }
 }
net {
	name: "n14704"
	terminal	{ cell: "LUT__27419" port: "O" }
	terminal	{ cell: "LUT__27421" port: "I[0]" }
 }
net {
	name: "MipiRx_DATA[46]"
	terminal	{ cell: "MipiRx_DATA[46]" port: "inpad" }
	terminal	{ cell: "LUT__27415" port: "I[0]" }
 }
net {
	name: "MipiRx_DATA[45]"
	terminal	{ cell: "MipiRx_DATA[45]" port: "inpad" }
	terminal	{ cell: "LUT__27415" port: "I[1]" }
 }
net {
	name: "n14700"
	terminal	{ cell: "LUT__27414" port: "O" }
	terminal	{ cell: "LUT__27415" port: "I[2]" }
	terminal	{ cell: "LUT__27416" port: "I[3]" }
 }
net {
	name: "n14701"
	terminal	{ cell: "LUT__27415" port: "O" }
	terminal	{ cell: "LUT__27417" port: "I[0]" }
 }
net {
	name: "n14698"
	terminal	{ cell: "LUT__27411" port: "O" }
	terminal	{ cell: "LUT__27413" port: "I[0]" }
 }
net {
	name: "n14699"
	terminal	{ cell: "LUT__27412" port: "O" }
	terminal	{ cell: "LUT__27413" port: "I[2]" }
 }
net {
	name: "MipiRx_DATA[35]"
	terminal	{ cell: "MipiRx_DATA[35]" port: "inpad" }
	terminal	{ cell: "LUT__27412" port: "I[1]" }
 }
net {
	name: "MipiRx_DATA[36]"
	terminal	{ cell: "MipiRx_DATA[36]" port: "inpad" }
	terminal	{ cell: "LUT__27412" port: "I[2]" }
 }
net {
	name: "n14697"
	terminal	{ cell: "LUT__27410" port: "O" }
	terminal	{ cell: "LUT__27412" port: "I[3]" }
	terminal	{ cell: "LUT__27411" port: "I[2]" }
 }
net {
	name: "MipiRx_DATA[38]"
	terminal	{ cell: "MipiRx_DATA[38]" port: "inpad" }
	terminal	{ cell: "LUT__27411" port: "I[0]" }
 }
net {
	name: "MipiRx_DATA[37]"
	terminal	{ cell: "MipiRx_DATA[37]" port: "inpad" }
	terminal	{ cell: "LUT__27411" port: "I[1]" }
 }
net {
	name: "MipiRx_DATA[30]"
	terminal	{ cell: "MipiRx_DATA[30]" port: "inpad" }
	terminal	{ cell: "LUT__27407" port: "I[0]" }
 }
net {
	name: "MipiRx_DATA[29]"
	terminal	{ cell: "MipiRx_DATA[29]" port: "inpad" }
	terminal	{ cell: "LUT__27407" port: "I[1]" }
 }
net {
	name: "n14694"
	terminal	{ cell: "LUT__27406" port: "O" }
	terminal	{ cell: "LUT__27407" port: "I[2]" }
	terminal	{ cell: "LUT__27408" port: "I[3]" }
 }
net {
	name: "n14695"
	terminal	{ cell: "LUT__27407" port: "O" }
	terminal	{ cell: "LUT__27409" port: "I[0]" }
 }
net {
	name: "MipiRx_DATA[19]"
	terminal	{ cell: "MipiRx_DATA[19]" port: "inpad" }
	terminal	{ cell: "LUT__27404" port: "I[1]" }
 }
net {
	name: "MipiRx_DATA[20]"
	terminal	{ cell: "MipiRx_DATA[20]" port: "inpad" }
	terminal	{ cell: "LUT__27404" port: "I[2]" }
 }
net {
	name: "n14691"
	terminal	{ cell: "LUT__27402" port: "O" }
	terminal	{ cell: "LUT__27404" port: "I[3]" }
	terminal	{ cell: "LUT__27403" port: "I[2]" }
 }
net {
	name: "n14693"
	terminal	{ cell: "LUT__27404" port: "O" }
	terminal	{ cell: "LUT__27405" port: "I[2]" }
 }
net {
	name: "MipiRx_DATA[22]"
	terminal	{ cell: "MipiRx_DATA[22]" port: "inpad" }
	terminal	{ cell: "LUT__27403" port: "I[0]" }
 }
net {
	name: "MipiRx_DATA[21]"
	terminal	{ cell: "MipiRx_DATA[21]" port: "inpad" }
	terminal	{ cell: "LUT__27403" port: "I[1]" }
 }
net {
	name: "n14692"
	terminal	{ cell: "LUT__27403" port: "O" }
	terminal	{ cell: "LUT__27405" port: "I[0]" }
 }
net {
	name: "MipiRx_DATA[6]"
	terminal	{ cell: "MipiRx_DATA[6]" port: "inpad" }
	terminal	{ cell: "LUT__27399" port: "I[0]" }
 }
net {
	name: "MipiRx_DATA[5]"
	terminal	{ cell: "MipiRx_DATA[5]" port: "inpad" }
	terminal	{ cell: "LUT__27399" port: "I[1]" }
 }
net {
	name: "n14688"
	terminal	{ cell: "LUT__27398" port: "O" }
	terminal	{ cell: "LUT__27399" port: "I[2]" }
	terminal	{ cell: "LUT__27400" port: "I[3]" }
 }
net {
	name: "n14689"
	terminal	{ cell: "LUT__27399" port: "O" }
	terminal	{ cell: "LUT__27401" port: "I[0]" }
 }
net {
	name: "n14686"
	terminal	{ cell: "LUT__27395" port: "O" }
	terminal	{ cell: "LUT__27397" port: "I[0]" }
 }
net {
	name: "n14687"
	terminal	{ cell: "LUT__27396" port: "O" }
	terminal	{ cell: "LUT__27397" port: "I[2]" }
 }
net {
	name: "MipiRx_DATA[11]"
	terminal	{ cell: "MipiRx_DATA[11]" port: "inpad" }
	terminal	{ cell: "LUT__27396" port: "I[1]" }
 }
net {
	name: "MipiRx_DATA[12]"
	terminal	{ cell: "MipiRx_DATA[12]" port: "inpad" }
	terminal	{ cell: "LUT__27396" port: "I[2]" }
 }
net {
	name: "n14685"
	terminal	{ cell: "LUT__27394" port: "O" }
	terminal	{ cell: "LUT__27396" port: "I[3]" }
	terminal	{ cell: "LUT__27395" port: "I[2]" }
 }
net {
	name: "MipiRx_DATA[14]"
	terminal	{ cell: "MipiRx_DATA[14]" port: "inpad" }
	terminal	{ cell: "LUT__27395" port: "I[0]" }
 }
net {
	name: "MipiRx_DATA[13]"
	terminal	{ cell: "MipiRx_DATA[13]" port: "inpad" }
	terminal	{ cell: "LUT__27395" port: "I[1]" }
 }
net {
	name: "n14678"
	terminal	{ cell: "LUT__27380" port: "O" }
	terminal	{ cell: "LUT__27381" port: "I[0]" }
 }
net {
	name: "n12928"
	terminal	{ cell: "LUT__20036" port: "O" }
	terminal	{ cell: "LUT__27381" port: "I[1]" }
 }
net {
	name: "n12923"
	terminal	{ cell: "LUT__20031" port: "O" }
	terminal	{ cell: "LUT__27381" port: "I[2]" }
 }
net {
	name: "n12929"
	terminal	{ cell: "LUT__20037" port: "O" }
	terminal	{ cell: "LUT__27381" port: "I[3]" }
 }
net {
	name: "n14676"
	terminal	{ cell: "LUT__27378" port: "O" }
	terminal	{ cell: "LUT__27380" port: "I[0]" }
 }
net {
	name: "n14675"
	terminal	{ cell: "LUT__27377" port: "O" }
	terminal	{ cell: "LUT__27380" port: "I[1]" }
 }
net {
	name: "n12930"
	terminal	{ cell: "LUT__20038" port: "O" }
	terminal	{ cell: "LUT__27380" port: "I[2]" }
 }
net {
	name: "n14677"
	terminal	{ cell: "LUT__27379" port: "O" }
	terminal	{ cell: "LUT__27380" port: "I[3]" }
 }
net {
	name: "n12924"
	terminal	{ cell: "LUT__20032" port: "O" }
	terminal	{ cell: "LUT__27379" port: "I[0]" }
 }
net {
	name: "n12925"
	terminal	{ cell: "LUT__20033" port: "O" }
	terminal	{ cell: "LUT__27379" port: "I[1]" }
	terminal	{ cell: "LUT__20036" port: "I[0]" }
 }
net {
	name: "n14672"
	terminal	{ cell: "LUT__27373" port: "O" }
	terminal	{ cell: "LUT__27375" port: "I[0]" }
 }
net {
	name: "n14673"
	terminal	{ cell: "LUT__27374" port: "O" }
	terminal	{ cell: "LUT__27375" port: "I[2]" }
 }
net {
	name: "n6799"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i17" port: "O" }
	terminal	{ cell: "LUT__27372" port: "I[0]" }
 }
net {
	name: "n14671"
	terminal	{ cell: "LUT__27372" port: "O" }
	terminal	{ cell: "LUT__27373" port: "I[1]" }
 }
net {
	name: "n14669"
	terminal	{ cell: "LUT__27369" port: "O" }
	terminal	{ cell: "LUT__27371" port: "I[0]" }
 }
net {
	name: "n14670"
	terminal	{ cell: "LUT__27370" port: "O" }
	terminal	{ cell: "LUT__27371" port: "I[2]" }
 }
net {
	name: "n14666"
	terminal	{ cell: "LUT__27365" port: "O" }
	terminal	{ cell: "LUT__27367" port: "I[0]" }
 }
net {
	name: "n14667"
	terminal	{ cell: "LUT__27366" port: "O" }
	terminal	{ cell: "LUT__27367" port: "I[2]" }
 }
net {
	name: "n14665"
	terminal	{ cell: "LUT__27364" port: "O" }
	terminal	{ cell: "LUT__27365" port: "I[1]" }
 }
net {
	name: "n6802"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i15" port: "O" }
	terminal	{ cell: "LUT__27364" port: "I[0]" }
 }
net {
	name: "n14663"
	terminal	{ cell: "LUT__27361" port: "O" }
	terminal	{ cell: "LUT__27363" port: "I[0]" }
 }
net {
	name: "n14664"
	terminal	{ cell: "LUT__27362" port: "O" }
	terminal	{ cell: "LUT__27363" port: "I[2]" }
 }
net {
	name: "n14660"
	terminal	{ cell: "LUT__27357" port: "O" }
	terminal	{ cell: "LUT__27359" port: "I[0]" }
 }
net {
	name: "n14661"
	terminal	{ cell: "LUT__27358" port: "O" }
	terminal	{ cell: "LUT__27359" port: "I[2]" }
 }
net {
	name: "n6806"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i13" port: "O" }
	terminal	{ cell: "LUT__27356" port: "I[0]" }
 }
net {
	name: "n14659"
	terminal	{ cell: "LUT__27356" port: "O" }
	terminal	{ cell: "LUT__27357" port: "I[1]" }
 }
net {
	name: "n14657"
	terminal	{ cell: "LUT__27353" port: "O" }
	terminal	{ cell: "LUT__27355" port: "I[0]" }
 }
net {
	name: "n14658"
	terminal	{ cell: "LUT__27354" port: "O" }
	terminal	{ cell: "LUT__27355" port: "I[2]" }
 }
net {
	name: "n14654"
	terminal	{ cell: "LUT__27349" port: "O" }
	terminal	{ cell: "LUT__27351" port: "I[0]" }
 }
net {
	name: "n14655"
	terminal	{ cell: "LUT__27350" port: "O" }
	terminal	{ cell: "LUT__27351" port: "I[2]" }
 }
net {
	name: "n14653"
	terminal	{ cell: "LUT__27348" port: "O" }
	terminal	{ cell: "LUT__27349" port: "I[1]" }
 }
net {
	name: "n6810"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i11" port: "O" }
	terminal	{ cell: "LUT__27348" port: "I[0]" }
 }
net {
	name: "n14651"
	terminal	{ cell: "LUT__27345" port: "O" }
	terminal	{ cell: "LUT__27347" port: "I[0]" }
 }
net {
	name: "n14652"
	terminal	{ cell: "LUT__27346" port: "O" }
	terminal	{ cell: "LUT__27347" port: "I[2]" }
 }
net {
	name: "n14648"
	terminal	{ cell: "LUT__27341" port: "O" }
	terminal	{ cell: "LUT__27343" port: "I[0]" }
 }
net {
	name: "n14649"
	terminal	{ cell: "LUT__27342" port: "O" }
	terminal	{ cell: "LUT__27343" port: "I[2]" }
 }
net {
	name: "n6814"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i9" port: "O" }
	terminal	{ cell: "LUT__27340" port: "I[0]" }
 }
net {
	name: "n14647"
	terminal	{ cell: "LUT__27340" port: "O" }
	terminal	{ cell: "LUT__27341" port: "I[1]" }
 }
net {
	name: "n14645"
	terminal	{ cell: "LUT__27337" port: "O" }
	terminal	{ cell: "LUT__27339" port: "I[0]" }
 }
net {
	name: "n14646"
	terminal	{ cell: "LUT__27338" port: "O" }
	terminal	{ cell: "LUT__27339" port: "I[2]" }
 }
net {
	name: "n14642"
	terminal	{ cell: "LUT__27333" port: "O" }
	terminal	{ cell: "LUT__27335" port: "I[0]" }
 }
net {
	name: "n14643"
	terminal	{ cell: "LUT__27334" port: "O" }
	terminal	{ cell: "LUT__27335" port: "I[2]" }
 }
net {
	name: "n14641"
	terminal	{ cell: "LUT__27332" port: "O" }
	terminal	{ cell: "LUT__27333" port: "I[1]" }
 }
net {
	name: "n6818"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i7" port: "O" }
	terminal	{ cell: "LUT__27332" port: "I[0]" }
 }
net {
	name: "n14639"
	terminal	{ cell: "LUT__27329" port: "O" }
	terminal	{ cell: "LUT__27331" port: "I[0]" }
 }
net {
	name: "n14640"
	terminal	{ cell: "LUT__27330" port: "O" }
	terminal	{ cell: "LUT__27331" port: "I[2]" }
 }
net {
	name: "n14636"
	terminal	{ cell: "LUT__27325" port: "O" }
	terminal	{ cell: "LUT__27327" port: "I[0]" }
 }
net {
	name: "n14637"
	terminal	{ cell: "LUT__27326" port: "O" }
	terminal	{ cell: "LUT__27327" port: "I[2]" }
 }
net {
	name: "n6822"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i5" port: "O" }
	terminal	{ cell: "LUT__27324" port: "I[0]" }
 }
net {
	name: "n14635"
	terminal	{ cell: "LUT__27324" port: "O" }
	terminal	{ cell: "LUT__27325" port: "I[1]" }
 }
net {
	name: "n14633"
	terminal	{ cell: "LUT__27321" port: "O" }
	terminal	{ cell: "LUT__27323" port: "I[0]" }
 }
net {
	name: "n14634"
	terminal	{ cell: "LUT__27322" port: "O" }
	terminal	{ cell: "LUT__27323" port: "I[2]" }
 }
net {
	name: "n14630"
	terminal	{ cell: "LUT__27317" port: "O" }
	terminal	{ cell: "LUT__27319" port: "I[0]" }
 }
net {
	name: "n14631"
	terminal	{ cell: "LUT__27318" port: "O" }
	terminal	{ cell: "LUT__27319" port: "I[2]" }
 }
net {
	name: "n14629"
	terminal	{ cell: "LUT__27316" port: "O" }
	terminal	{ cell: "LUT__27317" port: "I[1]" }
 }
net {
	name: "n6826"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i3" port: "O" }
	terminal	{ cell: "LUT__27316" port: "I[0]" }
 }
net {
	name: "n14627"
	terminal	{ cell: "LUT__27313" port: "O" }
	terminal	{ cell: "LUT__27315" port: "I[0]" }
 }
net {
	name: "n14628"
	terminal	{ cell: "LUT__27314" port: "O" }
	terminal	{ cell: "LUT__27315" port: "I[2]" }
 }
net {
	name: "n14624"
	terminal	{ cell: "LUT__27309" port: "O" }
	terminal	{ cell: "LUT__27311" port: "I[0]" }
 }
net {
	name: "n14625"
	terminal	{ cell: "LUT__27310" port: "O" }
	terminal	{ cell: "LUT__27311" port: "I[2]" }
 }
net {
	name: "n14623"
	terminal	{ cell: "LUT__27308" port: "O" }
	terminal	{ cell: "LUT__27309" port: "I[1]" }
 }
net {
	name: "n12908"
	terminal	{ cell: "LUT__19965" port: "O" }
	terminal	{ cell: "LUT__27303" port: "I[2]" }
 }
net {
	name: "n14619"
	terminal	{ cell: "LUT__27303" port: "O" }
	terminal	{ cell: "LUT__27304" port: "I[0]" }
 }
net {
	name: "n12869"
	terminal	{ cell: "LUT__19892" port: "O" }
	terminal	{ cell: "LUT__27300" port: "I[2]" }
 }
net {
	name: "n12870"
	terminal	{ cell: "LUT__19893" port: "O" }
	terminal	{ cell: "LUT__27300" port: "I[3]" }
 }
net {
	name: "n14615"
	terminal	{ cell: "LUT__27298" port: "O" }
	terminal	{ cell: "LUT__27299" port: "I[2]" }
 }
net {
	name: "n14616"
	terminal	{ cell: "LUT__27299" port: "O" }
	terminal	{ cell: "LUT__27501" port: "I[2]" }
 }
net {
	name: "MipiTx_DATA[44]"
	terminal	{ cell: "LUT__23061" port: "O" }
	terminal	{ cell: "MipiTx_DATA[44]" port: "outpad" }
 }
net {
	name: "n14612"
	terminal	{ cell: "LUT__27294" port: "O" }
	terminal	{ cell: "LUT__27295" port: "I[3]" }
 }
net {
	name: "n14613"
	terminal	{ cell: "LUT__27295" port: "O" }
	terminal	{ cell: "LUT__27296" port: "I[3]" }
 }
net {
	name: "n14609"
	terminal	{ cell: "LUT__27291" port: "O" }
	terminal	{ cell: "LUT__27292" port: "I[1]" }
 }
net {
	name: "n12842"
	terminal	{ cell: "LUT__19857" port: "O" }
	terminal	{ cell: "LUT__27292" port: "I[3]" }
	terminal	{ cell: "LUT__27289" port: "I[0]" }
	terminal	{ cell: "LUT__20070" port: "I[1]" }
 }
net {
	name: "n14610"
	terminal	{ cell: "LUT__27292" port: "O" }
	terminal	{ cell: "LUT__19867" port: "I[2]" }
 }
net {
	name: "n12832"
	terminal	{ cell: "LUT__19847" port: "O" }
	terminal	{ cell: "LUT__27291" port: "I[0]" }
	terminal	{ cell: "LUT__19848" port: "I[3]" }
 }
net {
	name: "n14608"
	terminal	{ cell: "LUT__27290" port: "O" }
	terminal	{ cell: "LUT__27291" port: "I[1]" }
 }
net {
	name: "n12834"
	terminal	{ cell: "LUT__19849" port: "O" }
	terminal	{ cell: "LUT__27291" port: "I[2]" }
	terminal	{ cell: "LUT__19851" port: "I[1]" }
 }
net {
	name: "n12843"
	terminal	{ cell: "LUT__19858" port: "O" }
	terminal	{ cell: "LUT__27291" port: "I[3]" }
	terminal	{ cell: "LUT__27288" port: "I[3]" }
	terminal	{ cell: "LUT__19864" port: "I[2]" }
 }
net {
	name: "n14604"
	terminal	{ cell: "LUT__27286" port: "O" }
	terminal	{ cell: "LUT__27287" port: "I[2]" }
 }
net {
	name: "n14605"
	terminal	{ cell: "LUT__27287" port: "O" }
	terminal	{ cell: "LUT__19848" port: "I[0]" }
	terminal	{ cell: "LUT__27290" port: "I[2]" }
 }
net {
	name: "n12699"
	terminal	{ cell: "LUT__19695" port: "O" }
	terminal	{ cell: "LUT__27279" port: "I[1]" }
	terminal	{ cell: "LUT__21129" port: "I[1]" }
	terminal	{ cell: "LUT__21126" port: "I[0]" }
	terminal	{ cell: "LUT__21062" port: "I[1]" }
	terminal	{ cell: "LUT__21090" port: "I[1]" }
 }
net {
	name: "n14597"
	terminal	{ cell: "LUT__27277" port: "O" }
	terminal	{ cell: "LUT__27279" port: "I[2]" }
	terminal	{ cell: "LUT__27278" port: "I[2]" }
 }
net {
	name: "n12698"
	terminal	{ cell: "LUT__19694" port: "O" }
	terminal	{ cell: "LUT__27279" port: "I[3]" }
	terminal	{ cell: "LUT__27280" port: "I[3]" }
	terminal	{ cell: "LUT__21126" port: "I[3]" }
	terminal	{ cell: "LUT__21060" port: "I[0]" }
	terminal	{ cell: "LUT__21041" port: "I[0]" }
	terminal	{ cell: "LUT__22899" port: "I[2]" }
 }
net {
	name: "n14599"
	terminal	{ cell: "LUT__27279" port: "O" }
	terminal	{ cell: "LUT__27280" port: "I[1]" }
 }
net {
	name: "n14777"
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i1" port: "cin" }
 }
net {
	name: "n14781"
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/sub_49/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i1" port: "cin" }
 }
net {
	name: "n14783"
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i1" port: "cin" }
 }
net {
	name: "n14785"
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i1" port: "cin" }
 }
net {
	name: "n14789"
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i1" port: "cin" }
 }
net {
	name: "n14792"
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i1" port: "cin" }
 }
net {
	name: "n14793"
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i1" port: "cin" }
 }
net {
	name: "n14797"
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i1" port: "cin" }
 }
net {
	name: "n14805"
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/debug_hub_inst/sub_28/add_2/i1" port: "cout" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i1" port: "cin" }
 }
net {
	name: "jtag_inst1_TCK"
	terminal	{ cell: "jtag_inst1_TCK" port: "inpad" }
	terminal	{ cell: "CLKBUF__2" port: "IO_in" }
 }
net {
	name: "MMipiTx_DATA[4]"
	terminal	{ cell: "LUT__23192" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[4]" port: "outpad" }
 }
net {
	name: "MMipiTx_DATA[8]"
	terminal	{ cell: "LUT__23188" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[8]" port: "outpad" }
 }
net {
	name: "MMipiTx_DATA[10]"
	terminal	{ cell: "LUT__23186" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[10]" port: "outpad" }
 }
net {
	name: "MMipiTx_DATA[12]"
	terminal	{ cell: "LUT__23184" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[12]" port: "outpad" }
 }
net {
	name: "MipiRx_CNT[0]"
	terminal	{ cell: "MipiRx_CNT[0]" port: "inpad" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i1" port: "I[1]" }
 }
net {
	name: "MMipiTx_DATA[20]"
	terminal	{ cell: "LUT__23176" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[20]" port: "outpad" }
 }
net {
	name: "MMipiTx_DATA[26]"
	terminal	{ cell: "LUT__23170" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[26]" port: "outpad" }
 }
net {
	name: "MMipiTx_DATA[28]"
	terminal	{ cell: "LUT__23168" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[28]" port: "outpad" }
 }
net {
	name: "MMipiTx_DATA[36]"
	terminal	{ cell: "LUT__23160" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[36]" port: "outpad" }
 }
net {
	name: "MMipiTx_DATA[40]"
	terminal	{ cell: "LUT__23156" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[40]" port: "outpad" }
 }
net {
	name: "MMipiTx_DATA[42]"
	terminal	{ cell: "LUT__23154" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[42]" port: "outpad" }
 }
net {
	name: "MMipiTx_DATA[44]"
	terminal	{ cell: "LUT__23152" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[44]" port: "outpad" }
 }
net {
	name: "MMipiTx_DATA[38]"
	terminal	{ cell: "LUT__23158" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[38]" port: "outpad" }
 }
net {
	name: "MMipiTx_DATA[34]"
	terminal	{ cell: "LUT__23162" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[34]" port: "outpad" }
 }
net {
	name: "MMipiTx_DATA[32]"
	terminal	{ cell: "LUT__23164" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[32]" port: "outpad" }
 }
net {
	name: "MMipiTx_DATA[24]"
	terminal	{ cell: "LUT__23172" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[24]" port: "outpad" }
 }
net {
	name: "MMipiTx_DATA[18]"
	terminal	{ cell: "LUT__23178" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[18]" port: "outpad" }
 }
net {
	name: "MMipiTx_DATA[16]"
	terminal	{ cell: "LUT__23180" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[16]" port: "outpad" }
 }
net {
	name: "MMipiTx_DATA[6]"
	terminal	{ cell: "LUT__23190" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[6]" port: "outpad" }
 }
net {
	name: "MMipiTx_DATA[2]"
	terminal	{ cell: "LUT__23194" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[2]" port: "outpad" }
 }
net {
	name: "MMipiTx_DATA[0]"
	terminal	{ cell: "LUT__23196" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[0]" port: "outpad" }
 }
net {
	name: "MMipiTx_DATA[48]"
	terminal	{ cell: "LUT__23148" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[48]" port: "outpad" }
 }
net {
	name: "MipiRxPixelClk"
	terminal	{ cell: "MipiRxPixelClk" port: "inpad" }
	terminal	{ cell: "CLKBUF__1" port: "IO_in" }
 }
net {
	name: "n14804"
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/LA_MipiRx/sub_59/add_2/i1" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i1" port: "cin" }
 }
net {
	name: "n14803"
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i1" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i1" port: "cin" }
 }
net {
	name: "MMipiTx_DATA[50]"
	terminal	{ cell: "LUT__23146" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[50]" port: "outpad" }
 }
net {
	name: "MMipiTx_DATA[52]"
	terminal	{ cell: "LUT__23144" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[52]" port: "outpad" }
 }
net {
	name: "n14798"
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i1" port: "cin" }
 }
net {
	name: "n14796"
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i1" port: "cin" }
 }
net {
	name: "n14795"
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i1" port: "cin" }
 }
net {
	name: "n14791"
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i1" port: "cin" }
 }
net {
	name: "n14788"
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i1" port: "cin" }
 }
net {
	name: "n14787"
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i1" port: "cin" }
 }
net {
	name: "MMipiTx_DATA[56]"
	terminal	{ cell: "LUT__23140" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[56]" port: "outpad" }
 }
net {
	name: "MMipiTx_DATA[58]"
	terminal	{ cell: "LUT__23138" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[58]" port: "outpad" }
 }
net {
	name: "MMipiTx_DATA[60]"
	terminal	{ cell: "LUT__23136" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[60]" port: "outpad" }
 }
net {
	name: "n14782"
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i1" port: "cin" }
 }
net {
	name: "n14775"
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i1" port: "cin" }
 }
net {
	name: "n14598"
	terminal	{ cell: "LUT__27278" port: "O" }
	terminal	{ cell: "LUT__27280" port: "I[2]" }
 }
net {
	name: "n14600"
	terminal	{ cell: "LUT__27280" port: "O" }
	terminal	{ cell: "LUT__27281" port: "I[2]" }
 }
net {
	name: "n12749"
	terminal	{ cell: "LUT__19745" port: "O" }
	terminal	{ cell: "LUT__27281" port: "I[0]" }
 }
net {
	name: "n12751"
	terminal	{ cell: "LUT__19747" port: "O" }
	terminal	{ cell: "LUT__27281" port: "I[1]" }
 }
net {
	name: "n4585"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i2" port: "O" }
	terminal	{ cell: "LUT__27281" port: "I[3]" }
	terminal	{ cell: "LUT__27497" port: "I[3]" }
 }
net {
	name: "n12837"
	terminal	{ cell: "LUT__19852" port: "O" }
	terminal	{ cell: "LUT__27288" port: "I[1]" }
 }
net {
	name: "n14606"
	terminal	{ cell: "LUT__27288" port: "O" }
	terminal	{ cell: "LUT__27289" port: "I[1]" }
 }
net {
	name: "MMipiTx_TYPE[1]"
	terminal	{ cell: "LUT__23131" port: "O" }
	terminal	{ cell: "MMipiTx_TYPE[1]" port: "outpad" }
 }
net {
	name: "n14611"
	terminal	{ cell: "LUT__27293" port: "O" }
	terminal	{ cell: "LUT__27294" port: "I[0]" }
 }
net {
	name: "MMipiTx_TYPE[3]"
	terminal	{ cell: "LUT__23129" port: "O" }
	terminal	{ cell: "MMipiTx_TYPE[3]" port: "outpad" }
 }
net {
	name: "MMipiTx_TYPE[5]"
	terminal	{ cell: "LUT__23127" port: "O" }
	terminal	{ cell: "MMipiTx_TYPE[5]" port: "outpad" }
 }
net {
	name: "n12904"
	terminal	{ cell: "LUT__19961" port: "O" }
	terminal	{ cell: "LUT__27302" port: "I[1]" }
 }
net {
	name: "n12909"
	terminal	{ cell: "LUT__19966" port: "O" }
	terminal	{ cell: "LUT__27302" port: "I[3]" }
 }
net {
	name: "n14618"
	terminal	{ cell: "LUT__27302" port: "O" }
	terminal	{ cell: "LUT__27304" port: "I[1]" }
 }
net {
	name: "n12907"
	terminal	{ cell: "LUT__19964" port: "O" }
	terminal	{ cell: "LUT__27304" port: "I[2]" }
 }
net {
	name: "n6828"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i2" port: "O" }
	terminal	{ cell: "LUT__27312" port: "I[0]" }
 }
net {
	name: "n14626"
	terminal	{ cell: "LUT__27312" port: "O" }
	terminal	{ cell: "LUT__27313" port: "I[1]" }
 }
net {
	name: "MMipiTx_HRES[7]"
	terminal	{ cell: "LUT__23116" port: "O" }
	terminal	{ cell: "MMipiTx_HRES[7]" port: "outpad" }
 }
net {
	name: "MMipiTx_HRES[8]"
	terminal	{ cell: "LUT__23115" port: "O" }
	terminal	{ cell: "MMipiTx_HRES[8]" port: "outpad" }
 }
net {
	name: "MMipiTx_HRES[9]"
	terminal	{ cell: "LUT__23114" port: "O" }
	terminal	{ cell: "MMipiTx_HRES[9]" port: "outpad" }
 }
net {
	name: "MMipiTx_HRES[10]"
	terminal	{ cell: "LUT__23113" port: "O" }
	terminal	{ cell: "MMipiTx_HRES[10]" port: "outpad" }
 }
net {
	name: "MipiRx_CNT[1]"
	terminal	{ cell: "MipiRx_CNT[1]" port: "inpad" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i2" port: "I[1]" }
 }
net {
	name: "n6824"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i4" port: "O" }
	terminal	{ cell: "LUT__27320" port: "I[0]" }
 }
net {
	name: "n14632"
	terminal	{ cell: "LUT__27320" port: "O" }
	terminal	{ cell: "LUT__27321" port: "I[1]" }
 }
net {
	name: "n6820"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i6" port: "O" }
	terminal	{ cell: "LUT__27328" port: "I[0]" }
 }
net {
	name: "n14638"
	terminal	{ cell: "LUT__27328" port: "O" }
	terminal	{ cell: "LUT__27329" port: "I[1]" }
 }
net {
	name: "n6816"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i8" port: "O" }
	terminal	{ cell: "LUT__27336" port: "I[0]" }
 }
net {
	name: "n14644"
	terminal	{ cell: "LUT__27336" port: "O" }
	terminal	{ cell: "LUT__27337" port: "I[1]" }
 }
net {
	name: "n6812"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i10" port: "O" }
	terminal	{ cell: "LUT__27344" port: "I[0]" }
 }
net {
	name: "n14650"
	terminal	{ cell: "LUT__27344" port: "O" }
	terminal	{ cell: "LUT__27345" port: "I[1]" }
 }
net {
	name: "n6808"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i12" port: "O" }
	terminal	{ cell: "LUT__27352" port: "I[0]" }
 }
net {
	name: "n14656"
	terminal	{ cell: "LUT__27352" port: "O" }
	terminal	{ cell: "LUT__27353" port: "I[1]" }
 }
net {
	name: "MMipiTx_LANES[1]"
	terminal	{ cell: "LUT__23105" port: "O" }
	terminal	{ cell: "MMipiTx_LANES[1]" port: "outpad" }
 }
net {
	name: "n6804"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i14" port: "O" }
	terminal	{ cell: "LUT__27360" port: "I[0]" }
 }
net {
	name: "n14662"
	terminal	{ cell: "LUT__27360" port: "O" }
	terminal	{ cell: "LUT__27361" port: "I[1]" }
 }
net {
	name: "MipiTx_DATA[0]"
	terminal	{ cell: "LUT__23100" port: "O" }
	terminal	{ cell: "MipiTx_DATA[0]" port: "outpad" }
 }
net {
	name: "MipiTx_DATA[2]"
	terminal	{ cell: "LUT__23098" port: "O" }
	terminal	{ cell: "MipiTx_DATA[2]" port: "outpad" }
 }
net {
	name: "n6800"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i16" port: "O" }
	terminal	{ cell: "LUT__27368" port: "I[0]" }
 }
net {
	name: "n14668"
	terminal	{ cell: "LUT__27368" port: "O" }
	terminal	{ cell: "LUT__27369" port: "I[1]" }
 }
net {
	name: "n12918"
	terminal	{ cell: "LUT__20026" port: "O" }
	terminal	{ cell: "LUT__27376" port: "I[2]" }
 }
net {
	name: "n14674"
	terminal	{ cell: "LUT__27376" port: "O" }
	terminal	{ cell: "LUT__27377" port: "I[3]" }
 }
net {
	name: "MipiTx_DATA[8]"
	terminal	{ cell: "LUT__23093" port: "O" }
	terminal	{ cell: "MipiTx_DATA[8]" port: "outpad" }
 }
net {
	name: "MipiTx_DATA[10]"
	terminal	{ cell: "LUT__23091" port: "O" }
	terminal	{ cell: "MipiTx_DATA[10]" port: "outpad" }
 }
net {
	name: "MipiTx_DATA[12]"
	terminal	{ cell: "LUT__23089" port: "O" }
	terminal	{ cell: "MipiTx_DATA[12]" port: "outpad" }
 }
net {
	name: "n12959"
	terminal	{ cell: "LUT__20096" port: "O" }
	terminal	{ cell: "LUT__27392" port: "I[2]" }
 }
net {
	name: "n12960"
	terminal	{ cell: "LUT__20097" port: "O" }
	terminal	{ cell: "LUT__27392" port: "I[3]" }
 }
net {
	name: "MipiRx_DATA[1]"
	terminal	{ cell: "MipiRx_DATA[1]" port: "inpad" }
	terminal	{ cell: "LUT__27398" port: "I[1]" }
 }
net {
	name: "MipiRx_DATA[2]"
	terminal	{ cell: "MipiRx_DATA[2]" port: "inpad" }
	terminal	{ cell: "LUT__27398" port: "I[2]" }
 }
net {
	name: "MipiRx_DATA[0]"
	terminal	{ cell: "MipiRx_DATA[0]" port: "inpad" }
	terminal	{ cell: "LUT__27398" port: "I[3]" }
 }
net {
	name: "MipiRx_DATA[3]"
	terminal	{ cell: "MipiRx_DATA[3]" port: "inpad" }
	terminal	{ cell: "LUT__27400" port: "I[1]" }
 }
net {
	name: "MipiRx_DATA[4]"
	terminal	{ cell: "MipiRx_DATA[4]" port: "inpad" }
	terminal	{ cell: "LUT__27400" port: "I[2]" }
 }
net {
	name: "n14690"
	terminal	{ cell: "LUT__27400" port: "O" }
	terminal	{ cell: "LUT__27401" port: "I[2]" }
 }
net {
	name: "MipiTx_DATA[18]"
	terminal	{ cell: "LUT__23084" port: "O" }
	terminal	{ cell: "MipiTx_DATA[18]" port: "outpad" }
 }
net {
	name: "MipiRx_DATA[27]"
	terminal	{ cell: "MipiRx_DATA[27]" port: "inpad" }
	terminal	{ cell: "LUT__27408" port: "I[1]" }
 }
net {
	name: "MipiRx_DATA[28]"
	terminal	{ cell: "MipiRx_DATA[28]" port: "inpad" }
	terminal	{ cell: "LUT__27408" port: "I[2]" }
 }
net {
	name: "n14696"
	terminal	{ cell: "LUT__27408" port: "O" }
	terminal	{ cell: "LUT__27409" port: "I[2]" }
 }
net {
	name: "MipiTx_DATA[20]"
	terminal	{ cell: "LUT__23082" port: "O" }
	terminal	{ cell: "MipiTx_DATA[20]" port: "outpad" }
 }
net {
	name: "MipiTx_DATA[24]"
	terminal	{ cell: "LUT__23079" port: "O" }
	terminal	{ cell: "MipiTx_DATA[24]" port: "outpad" }
 }
net {
	name: "MipiRx_DATA[41]"
	terminal	{ cell: "MipiRx_DATA[41]" port: "inpad" }
	terminal	{ cell: "LUT__27414" port: "I[1]" }
 }
net {
	name: "MipiRx_DATA[42]"
	terminal	{ cell: "MipiRx_DATA[42]" port: "inpad" }
	terminal	{ cell: "LUT__27414" port: "I[2]" }
 }
net {
	name: "MipiRx_DATA[40]"
	terminal	{ cell: "MipiRx_DATA[40]" port: "inpad" }
	terminal	{ cell: "LUT__27414" port: "I[3]" }
 }
net {
	name: "MipiRx_DATA[43]"
	terminal	{ cell: "MipiRx_DATA[43]" port: "inpad" }
	terminal	{ cell: "LUT__27416" port: "I[1]" }
 }
net {
	name: "MipiRx_DATA[44]"
	terminal	{ cell: "MipiRx_DATA[44]" port: "inpad" }
	terminal	{ cell: "LUT__27416" port: "I[2]" }
 }
net {
	name: "n14702"
	terminal	{ cell: "LUT__27416" port: "O" }
	terminal	{ cell: "LUT__27417" port: "I[2]" }
 }
net {
	name: "MipiRx_DATA[59]"
	terminal	{ cell: "MipiRx_DATA[59]" port: "inpad" }
	terminal	{ cell: "LUT__27424" port: "I[1]" }
 }
net {
	name: "MipiRx_DATA[60]"
	terminal	{ cell: "MipiRx_DATA[60]" port: "inpad" }
	terminal	{ cell: "LUT__27424" port: "I[2]" }
 }
net {
	name: "n14708"
	terminal	{ cell: "LUT__27424" port: "O" }
	terminal	{ cell: "LUT__27425" port: "I[2]" }
 }
net {
	name: "MipiTx_DATA[26]"
	terminal	{ cell: "LUT__23077" port: "O" }
	terminal	{ cell: "MipiTx_DATA[26]" port: "outpad" }
 }
net {
	name: "MipiTx_DATA[28]"
	terminal	{ cell: "LUT__23075" port: "O" }
	terminal	{ cell: "MipiTx_DATA[28]" port: "outpad" }
 }
net {
	name: "MipiTx_DATA[32]"
	terminal	{ cell: "LUT__23072" port: "O" }
	terminal	{ cell: "MipiTx_DATA[32]" port: "outpad" }
 }
net {
	name: "MipiTx_DATA[34]"
	terminal	{ cell: "LUT__23070" port: "O" }
	terminal	{ cell: "MipiTx_DATA[34]" port: "outpad" }
 }
net {
	name: "n14715"
	terminal	{ cell: "LUT__27433" port: "O" }
	terminal	{ cell: "LUT__27434" port: "I[3]" }
 }
net {
	name: "n14719"
	terminal	{ cell: "LUT__27437" port: "O" }
	terminal	{ cell: "LUT__27438" port: "I[3]" }
 }
net {
	name: "n13533"
	terminal	{ cell: "LUT__21546" port: "O" }
	terminal	{ cell: "LUT__27440" port: "I[0]" }
	terminal	{ cell: "LUT__22618" port: "I[0]" }
	terminal	{ cell: "LUT__21571" port: "I[2]" }
	terminal	{ cell: "LUT__21563" port: "I[2]" }
	terminal	{ cell: "LUT__21548" port: "I[1]" }
	terminal	{ cell: "LUT__21589" port: "I[0]" }
	terminal	{ cell: "LUT__22623" port: "I[0]" }
 }
net {
	name: "n14722"
	terminal	{ cell: "LUT__27440" port: "O" }
	terminal	{ cell: "LUT__21573" port: "I[1]" }
 }
net {
	name: "n14723"
	terminal	{ cell: "LUT__27441" port: "O" }
	terminal	{ cell: "LUT__27442" port: "I[3]" }
 }
net {
	name: "n14728"
	terminal	{ cell: "LUT__27446" port: "O" }
	terminal	{ cell: "LUT__21595" port: "I[1]" }
 }
net {
	name: "n13562"
	terminal	{ cell: "LUT__21581" port: "O" }
	terminal	{ cell: "LUT__27448" port: "I[0]" }
 }
net {
	name: "n14730"
	terminal	{ cell: "LUT__27448" port: "O" }
	terminal	{ cell: "LUT__27449" port: "I[2]" }
 }
net {
	name: "n14734"
	terminal	{ cell: "LUT__27453" port: "O" }
	terminal	{ cell: "LUT__27454" port: "I[3]" }
 }
net {
	name: "n14737"
	terminal	{ cell: "LUT__27456" port: "O" }
	terminal	{ cell: "LUT__27457" port: "I[3]" }
 }
net {
	name: "n14738"
	terminal	{ cell: "LUT__27457" port: "O" }
	terminal	{ cell: "LUT__27458" port: "I[1]" }
 }
net {
	name: "MipiTx_DATA[40]"
	terminal	{ cell: "LUT__23065" port: "O" }
	terminal	{ cell: "MipiTx_DATA[40]" port: "outpad" }
 }
net {
	name: "n14744"
	terminal	{ cell: "LUT__27464" port: "O" }
	terminal	{ cell: "LUT__27465" port: "I[3]" }
 }
net {
	name: "n14745"
	terminal	{ cell: "LUT__27465" port: "O" }
	terminal	{ cell: "LUT__21709" port: "I[1]" }
 }
net {
	name: "MipiTx_DATA[42]"
	terminal	{ cell: "LUT__23063" port: "O" }
	terminal	{ cell: "MipiTx_DATA[42]" port: "outpad" }
 }
net {
	name: "n13636"
	terminal	{ cell: "LUT__21730" port: "O" }
	terminal	{ cell: "LUT__27472" port: "I[0]" }
 }
net {
	name: "n13643"
	terminal	{ cell: "LUT__21737" port: "O" }
	terminal	{ cell: "LUT__27472" port: "I[1]" }
 }
net {
	name: "n13678"
	terminal	{ cell: "LUT__21772" port: "O" }
	terminal	{ cell: "LUT__27478" port: "I[0]" }
 }
net {
	name: "n13685"
	terminal	{ cell: "LUT__21779" port: "O" }
	terminal	{ cell: "LUT__27478" port: "I[1]" }
 }
net {
	name: "n13557"
	terminal	{ cell: "LUT__21576" port: "O" }
	terminal	{ cell: "LUT__27480" port: "I[2]" }
	terminal	{ cell: "LUT__22599" port: "I[0]" }
	terminal	{ cell: "LUT__22584" port: "I[0]" }
	terminal	{ cell: "LUT__22554" port: "I[0]" }
	terminal	{ cell: "LUT__22524" port: "I[0]" }
	terminal	{ cell: "LUT__22509" port: "I[0]" }
	terminal	{ cell: "LUT__22494" port: "I[0]" }
	terminal	{ cell: "LUT__22464" port: "I[0]" }
	terminal	{ cell: "LUT__22449" port: "I[0]" }
	terminal	{ cell: "LUT__22434" port: "I[0]" }
	terminal	{ cell: "LUT__22404" port: "I[0]" }
	terminal	{ cell: "LUT__22389" port: "I[0]" }
	terminal	{ cell: "LUT__22374" port: "I[0]" }
	terminal	{ cell: "LUT__22359" port: "I[0]" }
	terminal	{ cell: "LUT__22344" port: "I[0]" }
	terminal	{ cell: "LUT__22314" port: "I[0]" }
	terminal	{ cell: "LUT__22284" port: "I[0]" }
	terminal	{ cell: "LUT__22269" port: "I[0]" }
	terminal	{ cell: "LUT__22254" port: "I[0]" }
	terminal	{ cell: "LUT__22224" port: "I[0]" }
	terminal	{ cell: "LUT__22209" port: "I[0]" }
	terminal	{ cell: "LUT__22194" port: "I[0]" }
	terminal	{ cell: "LUT__22164" port: "I[0]" }
	terminal	{ cell: "LUT__22149" port: "I[0]" }
	terminal	{ cell: "LUT__22134" port: "I[0]" }
	terminal	{ cell: "LUT__22119" port: "I[0]" }
	terminal	{ cell: "LUT__22104" port: "I[0]" }
	terminal	{ cell: "LUT__22089" port: "I[0]" }
	terminal	{ cell: "LUT__22074" port: "I[0]" }
	terminal	{ cell: "LUT__22044" port: "I[0]" }
	terminal	{ cell: "LUT__22029" port: "I[3]" }
	terminal	{ cell: "LUT__22014" port: "I[3]" }
	terminal	{ cell: "LUT__21984" port: "I[3]" }
	terminal	{ cell: "LUT__21969" port: "I[3]" }
	terminal	{ cell: "LUT__21954" port: "I[3]" }
	terminal	{ cell: "LUT__21924" port: "I[3]" }
	terminal	{ cell: "LUT__21909" port: "I[3]" }
	terminal	{ cell: "LUT__21894" port: "I[3]" }
	terminal	{ cell: "LUT__21879" port: "I[3]" }
	terminal	{ cell: "LUT__21864" port: "I[3]" }
	terminal	{ cell: "LUT__21849" port: "I[3]" }
	terminal	{ cell: "LUT__21834" port: "I[3]" }
	terminal	{ cell: "LUT__21804" port: "I[3]" }
	terminal	{ cell: "LUT__21782" port: "I[3]" }
	terminal	{ cell: "LUT__21766" port: "I[3]" }
	terminal	{ cell: "LUT__21752" port: "I[3]" }
	terminal	{ cell: "LUT__21738" port: "I[3]" }
	terminal	{ cell: "LUT__21724" port: "I[3]" }
	terminal	{ cell: "LUT__21710" port: "I[3]" }
	terminal	{ cell: "LUT__21700" port: "I[3]" }
	terminal	{ cell: "LUT__21693" port: "I[3]" }
	terminal	{ cell: "LUT__21577" port: "I[3]" }
	terminal	{ cell: "LUT__21819" port: "I[3]" }
	terminal	{ cell: "LUT__21939" port: "I[3]" }
	terminal	{ cell: "LUT__21999" port: "I[3]" }
	terminal	{ cell: "LUT__22059" port: "I[0]" }
	terminal	{ cell: "LUT__22179" port: "I[0]" }
	terminal	{ cell: "LUT__22239" port: "I[0]" }
	terminal	{ cell: "LUT__22299" port: "I[0]" }
	terminal	{ cell: "LUT__22419" port: "I[0]" }
	terminal	{ cell: "LUT__22479" port: "I[0]" }
	terminal	{ cell: "LUT__22539" port: "I[0]" }
 }
net {
	name: "n14754"
	terminal	{ cell: "LUT__27480" port: "O" }
	terminal	{ cell: "LUT__27482" port: "I[2]" }
 }
net {
	name: "n14755"
	terminal	{ cell: "LUT__27481" port: "O" }
	terminal	{ cell: "LUT__27482" port: "I[0]" }
 }
net {
	name: "MipiTx_DATA[50]"
	terminal	{ cell: "LUT__23056" port: "O" }
	terminal	{ cell: "MipiTx_DATA[50]" port: "outpad" }
 }
net {
	name: "MipiTx_DATA[52]"
	terminal	{ cell: "LUT__23054" port: "O" }
	terminal	{ cell: "MipiTx_DATA[52]" port: "outpad" }
 }
net {
	name: "MipiTx_DATA[56]"
	terminal	{ cell: "LUT__23051" port: "O" }
	terminal	{ cell: "MipiTx_DATA[56]" port: "outpad" }
 }
net {
	name: "n14756"
	terminal	{ cell: "LUT__27482" port: "O" }
	terminal	{ cell: "LUT__27485" port: "I[0]" }
 }
net {
	name: "n14462"
	terminal	{ cell: "LUT__22611" port: "O" }
	terminal	{ cell: "LUT__27485" port: "I[1]" }
 }
net {
	name: "n14502"
	terminal	{ cell: "LUT__22715" port: "O" }
	terminal	{ cell: "LUT__27488" port: "I[0]" }
 }
net {
	name: "n14503"
	terminal	{ cell: "LUT__22716" port: "O" }
	terminal	{ cell: "LUT__27488" port: "I[2]" }
 }
net {
	name: "n12784"
	terminal	{ cell: "LUT__19780" port: "O" }
	terminal	{ cell: "LUT__27494" port: "I[2]" }
 }
net {
	name: "n12785"
	terminal	{ cell: "LUT__19781" port: "O" }
	terminal	{ cell: "LUT__27494" port: "I[3]" }
 }
net {
	name: "n12786"
	terminal	{ cell: "LUT__19782" port: "O" }
	terminal	{ cell: "LUT__27496" port: "I[1]" }
	terminal	{ cell: "LUT__27497" port: "I[1]" }
 }
net {
	name: "n14767"
	terminal	{ cell: "LUT__27497" port: "O" }
	terminal	{ cell: "LUT__27498" port: "I[1]" }
 }
net {
	name: "n14770"
	terminal	{ cell: "LUT__27501" port: "O" }
	terminal	{ cell: "LUT__27502" port: "I[3]" }
 }
net {
	name: "n14739"
	terminal	{ cell: "LUT__27458" port: "O" }
	terminal	{ cell: "LUT__27504" port: "I[1]" }
 }
net {
	name: "n14773"
	terminal	{ cell: "LUT__27504" port: "O" }
	terminal	{ cell: "LUT__27505" port: "I[1]" }
 }
net {
	name: "MipiTx_DATA[60]"
	terminal	{ cell: "LUT__23047" port: "O" }
	terminal	{ cell: "MipiTx_DATA[60]" port: "outpad" }
 }
net {
	name: "MipiTx_DATA[6]"
	terminal	{ cell: "LUT__22943" port: "O" }
	terminal	{ cell: "MipiTx_DATA[6]" port: "outpad" }
 }
net {
	name: "MipiTx_DATA[14]"
	terminal	{ cell: "LUT__22942" port: "O" }
	terminal	{ cell: "MipiTx_DATA[14]" port: "outpad" }
 }
net {
	name: "MipiTx_DATA[22]"
	terminal	{ cell: "LUT__22941" port: "O" }
	terminal	{ cell: "MipiTx_DATA[22]" port: "outpad" }
 }
net {
	name: "MipiTx_DATA[30]"
	terminal	{ cell: "LUT__22940" port: "O" }
	terminal	{ cell: "MipiTx_DATA[30]" port: "outpad" }
 }
net {
	name: "MipiTx_DATA[38]"
	terminal	{ cell: "LUT__22939" port: "O" }
	terminal	{ cell: "MipiTx_DATA[38]" port: "outpad" }
 }
net {
	name: "MipiTx_DATA[46]"
	terminal	{ cell: "LUT__22938" port: "O" }
	terminal	{ cell: "MipiTx_DATA[46]" port: "outpad" }
 }
net {
	name: "MipiRx_CNT[2]"
	terminal	{ cell: "MipiRx_CNT[2]" port: "inpad" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i3" port: "I[1]" }
 }
net {
	name: "MMipiTx_LANES[0]"
	terminal	{ cell: "LUT__23106" port: "O" }
	terminal	{ cell: "MMipiTx_LANES[0]" port: "outpad" }
 }
net {
	name: "MipiTx_DATA[62]"
	terminal	{ cell: "LUT__22936" port: "O" }
	terminal	{ cell: "MipiTx_DATA[62]" port: "outpad" }
 }
net {
	name: "MipiTx_TYPE[1]"
	terminal	{ cell: "LUT__22935" port: "O" }
	terminal	{ cell: "MipiTx_TYPE[1]" port: "outpad" }
 }
net {
	name: "MipiTx_TYPE[3]"
	terminal	{ cell: "LUT__22934" port: "O" }
	terminal	{ cell: "MipiTx_TYPE[3]" port: "outpad" }
 }
net {
	name: "MipiTx_HRES[7]"
	terminal	{ cell: "LUT__22932" port: "O" }
	terminal	{ cell: "MipiTx_HRES[7]" port: "outpad" }
 }
net {
	name: "MipiTx_HRES[8]"
	terminal	{ cell: "LUT__22931" port: "O" }
	terminal	{ cell: "MipiTx_HRES[8]" port: "outpad" }
 }
net {
	name: "MipiTx_HRES[9]"
	terminal	{ cell: "LUT__22930" port: "O" }
	terminal	{ cell: "MipiTx_HRES[9]" port: "outpad" }
 }
net {
	name: "n299"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i2" port: "cin" }
 }
net {
	name: "MipiTx_LANES[0]"
	terminal	{ cell: "LUT__22928" port: "O" }
	terminal	{ cell: "MipiTx_LANES[0]" port: "outpad" }
 }
net {
	name: "MipiTx_LANES[1]"
	terminal	{ cell: "LUT__22927" port: "O" }
	terminal	{ cell: "MipiTx_LANES[1]" port: "outpad" }
 }
net {
	name: "jtag_inst1_SEL"
	terminal	{ cell: "jtag_inst1_SEL" port: "inpad" }
	terminal	{ cell: "LUT__22904" port: "I[0]" }
	terminal	{ cell: "LUT__22900" port: "I[1]" }
 }
net {
	name: "jtag_inst1_SHIFT"
	terminal	{ cell: "jtag_inst1_SHIFT" port: "inpad" }
	terminal	{ cell: "LUT__22904" port: "I[1]" }
	terminal	{ cell: "LUT__21596" port: "I[1]" }
	terminal	{ cell: "LUT__21320" port: "I[1]" }
	terminal	{ cell: "LUT__21073" port: "I[0]" }
 }
net {
	name: "n398"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i2" port: "cin" }
 }
net {
	name: "n13536"
	terminal	{ cell: "LUT__21549" port: "O" }
	terminal	{ cell: "LUT__22903" port: "I[0]" }
	terminal	{ cell: "LUT__22615" port: "I[3]" }
	terminal	{ cell: "LUT__21550" port: "I[2]" }
	terminal	{ cell: "LUT__22619" port: "I[0]" }
 }
net {
	name: "n14594"
	terminal	{ cell: "LUT__22901" port: "O" }
	terminal	{ cell: "LUT__22903" port: "I[1]" }
 }
net {
	name: "n14595"
	terminal	{ cell: "LUT__22902" port: "O" }
	terminal	{ cell: "LUT__22903" port: "I[2]" }
 }
net {
	name: "n14593"
	terminal	{ cell: "LUT__22900" port: "O" }
	terminal	{ cell: "LUT__22903" port: "I[3]" }
 }
net {
	name: "n14592"
	terminal	{ cell: "LUT__22899" port: "O" }
	terminal	{ cell: "LUT__22900" port: "I[0]" }
 }
net {
	name: "n642"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i1" port: "O" }
	terminal	{ cell: "LUT__19846" port: "I[1]" }
 }
net {
	name: "n643"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i2" port: "cin" }
 }
net {
	name: "n14556"
	terminal	{ cell: "LUT__22816" port: "O" }
	terminal	{ cell: "LUT__22898" port: "I[2]" }
	terminal	{ cell: "LUT__22862" port: "I[0]" }
	terminal	{ cell: "LUT__22818" port: "I[0]" }
 }
net {
	name: "n4630"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i12" port: "O" }
	terminal	{ cell: "LUT__22897" port: "I[0]" }
 }
net {
	name: "n14583"
	terminal	{ cell: "LUT__22866" port: "O" }
	terminal	{ cell: "LUT__22897" port: "I[2]" }
	terminal	{ cell: "LUT__22896" port: "I[2]" }
	terminal	{ cell: "LUT__22894" port: "I[2]" }
	terminal	{ cell: "LUT__22893" port: "I[2]" }
	terminal	{ cell: "LUT__22892" port: "I[2]" }
	terminal	{ cell: "LUT__22890" port: "I[2]" }
	terminal	{ cell: "LUT__22889" port: "I[2]" }
	terminal	{ cell: "LUT__22888" port: "I[2]" }
	terminal	{ cell: "LUT__22887" port: "I[2]" }
	terminal	{ cell: "LUT__22886" port: "I[2]" }
	terminal	{ cell: "LUT__22885" port: "I[1]" }
	terminal	{ cell: "LUT__22867" port: "I[2]" }
	terminal	{ cell: "LUT__22891" port: "I[2]" }
	terminal	{ cell: "LUT__22895" port: "I[2]" }
 }
net {
	name: "n4631"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i11" port: "O" }
	terminal	{ cell: "LUT__22896" port: "I[0]" }
 }
net {
	name: "n4635"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i9" port: "O" }
	terminal	{ cell: "LUT__22894" port: "I[0]" }
 }
net {
	name: "n4637"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i8" port: "O" }
	terminal	{ cell: "LUT__22893" port: "I[0]" }
 }
net {
	name: "n4639"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i7" port: "O" }
	terminal	{ cell: "LUT__22892" port: "I[0]" }
 }
net {
	name: "n4643"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i5" port: "O" }
	terminal	{ cell: "LUT__22890" port: "I[0]" }
 }
net {
	name: "n4645"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i4" port: "O" }
	terminal	{ cell: "LUT__22889" port: "I[0]" }
 }
net {
	name: "n4647"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i3" port: "O" }
	terminal	{ cell: "LUT__22888" port: "I[0]" }
 }
net {
	name: "n4649"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i2" port: "O" }
	terminal	{ cell: "LUT__22887" port: "I[0]" }
 }
net {
	name: "n4542"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i1" port: "O" }
	terminal	{ cell: "LUT__22886" port: "I[0]" }
 }
net {
	name: "MipiRx_CNT[3]"
	terminal	{ cell: "MipiRx_CNT[3]" port: "inpad" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i4" port: "I[1]" }
 }
net {
	name: "n14591"
	terminal	{ cell: "LUT__22882" port: "O" }
	terminal	{ cell: "LUT__22883" port: "I[3]" }
 }
net {
	name: "n14564"
	terminal	{ cell: "LUT__22824" port: "O" }
	terminal	{ cell: "LUT__22864" port: "I[0]" }
	terminal	{ cell: "LUT__22838" port: "I[0]" }
 }
net {
	name: "n14581"
	terminal	{ cell: "LUT__22863" port: "O" }
	terminal	{ cell: "LUT__22864" port: "I[1]" }
 }
net {
	name: "n14576"
	terminal	{ cell: "LUT__22836" port: "O" }
	terminal	{ cell: "LUT__22864" port: "I[2]" }
	terminal	{ cell: "LUT__22838" port: "I[3]" }
 }
net {
	name: "n14557"
	terminal	{ cell: "LUT__22817" port: "O" }
	terminal	{ cell: "LUT__22862" port: "I[1]" }
	terminal	{ cell: "LUT__22818" port: "I[1]" }
 }
net {
	name: "n14579"
	terminal	{ cell: "LUT__22861" port: "O" }
	terminal	{ cell: "LUT__22862" port: "I[3]" }
 }
net {
	name: "n13543"
	terminal	{ cell: "LUT__21556" port: "O" }
	terminal	{ cell: "LUT__22844" port: "I[0]" }
	terminal	{ cell: "LUT__21557" port: "I[3]" }
	terminal	{ cell: "LUT__21561" port: "I[0]" }
 }
net {
	name: "n13535"
	terminal	{ cell: "LUT__21548" port: "O" }
	terminal	{ cell: "LUT__22844" port: "I[1]" }
	terminal	{ cell: "LUT__21557" port: "I[0]" }
 }
net {
	name: "n13539"
	terminal	{ cell: "LUT__21552" port: "O" }
	terminal	{ cell: "LUT__22844" port: "I[2]" }
	terminal	{ cell: "LUT__21557" port: "I[1]" }
 }
net {
	name: "n14577"
	terminal	{ cell: "LUT__22837" port: "O" }
	terminal	{ cell: "LUT__22838" port: "I[1]" }
	terminal	{ cell: "LUT__22863" port: "I[0]" }
 }
net {
	name: "n14569"
	terminal	{ cell: "LUT__22829" port: "O" }
	terminal	{ cell: "LUT__22836" port: "I[0]" }
 }
net {
	name: "n14573"
	terminal	{ cell: "LUT__22833" port: "O" }
	terminal	{ cell: "LUT__22836" port: "I[1]" }
 }
net {
	name: "n14574"
	terminal	{ cell: "LUT__22834" port: "O" }
	terminal	{ cell: "LUT__22836" port: "I[2]" }
 }
net {
	name: "n14575"
	terminal	{ cell: "LUT__22835" port: "O" }
	terminal	{ cell: "LUT__22836" port: "I[3]" }
 }
net {
	name: "n14570"
	terminal	{ cell: "LUT__22830" port: "O" }
	terminal	{ cell: "LUT__22833" port: "I[0]" }
 }
net {
	name: "n14571"
	terminal	{ cell: "LUT__22831" port: "O" }
	terminal	{ cell: "LUT__22833" port: "I[1]" }
 }
net {
	name: "n14572"
	terminal	{ cell: "LUT__22832" port: "O" }
	terminal	{ cell: "LUT__22833" port: "I[2]" }
 }
net {
	name: "n14565"
	terminal	{ cell: "LUT__22825" port: "O" }
	terminal	{ cell: "LUT__22829" port: "I[0]" }
 }
net {
	name: "n14566"
	terminal	{ cell: "LUT__22826" port: "O" }
	terminal	{ cell: "LUT__22829" port: "I[1]" }
 }
net {
	name: "n14567"
	terminal	{ cell: "LUT__22827" port: "O" }
	terminal	{ cell: "LUT__22829" port: "I[2]" }
 }
net {
	name: "n14568"
	terminal	{ cell: "LUT__22828" port: "O" }
	terminal	{ cell: "LUT__22829" port: "I[3]" }
 }
net {
	name: "n14560"
	terminal	{ cell: "LUT__22820" port: "O" }
	terminal	{ cell: "LUT__22824" port: "I[0]" }
 }
net {
	name: "n14563"
	terminal	{ cell: "LUT__22823" port: "O" }
	terminal	{ cell: "LUT__22824" port: "I[1]" }
 }
net {
	name: "n14561"
	terminal	{ cell: "LUT__22821" port: "O" }
	terminal	{ cell: "LUT__22823" port: "I[2]" }
 }
net {
	name: "n14562"
	terminal	{ cell: "LUT__22822" port: "O" }
	terminal	{ cell: "LUT__22823" port: "I[3]" }
 }
net {
	name: "n14559"
	terminal	{ cell: "LUT__22819" port: "O" }
	terminal	{ cell: "LUT__22820" port: "I[3]" }
 }
net {
	name: "n14555"
	terminal	{ cell: "LUT__22815" port: "O" }
	terminal	{ cell: "LUT__22816" port: "I[2]" }
	terminal	{ cell: "LUT__22883" port: "I[0]" }
 }
net {
	name: "n14554"
	terminal	{ cell: "LUT__22814" port: "O" }
	terminal	{ cell: "LUT__22815" port: "I[2]" }
 }
net {
	name: "n14553"
	terminal	{ cell: "LUT__22813" port: "O" }
	terminal	{ cell: "LUT__22815" port: "I[1]" }
 }
net {
	name: "n14548"
	terminal	{ cell: "LUT__22808" port: "O" }
	terminal	{ cell: "LUT__22812" port: "I[0]" }
 }
net {
	name: "n14549"
	terminal	{ cell: "LUT__22809" port: "O" }
	terminal	{ cell: "LUT__22812" port: "I[1]" }
 }
net {
	name: "n14550"
	terminal	{ cell: "LUT__22810" port: "O" }
	terminal	{ cell: "LUT__22812" port: "I[2]" }
 }
net {
	name: "n14551"
	terminal	{ cell: "LUT__22811" port: "O" }
	terminal	{ cell: "LUT__22812" port: "I[3]" }
 }
net {
	name: "n14552"
	terminal	{ cell: "LUT__22812" port: "O" }
	terminal	{ cell: "LUT__22815" port: "I[0]" }
 }
net {
	name: "n14545"
	terminal	{ cell: "LUT__22803" port: "O" }
	terminal	{ cell: "LUT__22805" port: "I[2]" }
 }
net {
	name: "n14546"
	terminal	{ cell: "LUT__22804" port: "O" }
	terminal	{ cell: "LUT__22805" port: "I[3]" }
 }
net {
	name: "n14544"
	terminal	{ cell: "LUT__22802" port: "O" }
	terminal	{ cell: "LUT__22803" port: "I[3]" }
 }
net {
	name: "n14543"
	terminal	{ cell: "LUT__22801" port: "O" }
	terminal	{ cell: "LUT__22803" port: "I[2]" }
 }
net {
	name: "n14539"
	terminal	{ cell: "LUT__22797" port: "O" }
	terminal	{ cell: "LUT__22800" port: "I[0]" }
 }
net {
	name: "n14540"
	terminal	{ cell: "LUT__22798" port: "O" }
	terminal	{ cell: "LUT__22800" port: "I[1]" }
 }
net {
	name: "n14541"
	terminal	{ cell: "LUT__22799" port: "O" }
	terminal	{ cell: "LUT__22800" port: "I[2]" }
 }
net {
	name: "n14538"
	terminal	{ cell: "LUT__22796" port: "O" }
	terminal	{ cell: "LUT__22797" port: "I[2]" }
 }
net {
	name: "n14536"
	terminal	{ cell: "LUT__22783" port: "O" }
	terminal	{ cell: "LUT__22784" port: "I[2]" }
 }
net {
	name: "n14534"
	terminal	{ cell: "LUT__22781" port: "O" }
	terminal	{ cell: "LUT__22782" port: "I[1]" }
 }
net {
	name: "n14531"
	terminal	{ cell: "LUT__22778" port: "O" }
	terminal	{ cell: "LUT__22781" port: "I[0]" }
 }
net {
	name: "n14532"
	terminal	{ cell: "LUT__22779" port: "O" }
	terminal	{ cell: "LUT__22781" port: "I[1]" }
 }
net {
	name: "n14533"
	terminal	{ cell: "LUT__22780" port: "O" }
	terminal	{ cell: "LUT__22781" port: "I[2]" }
 }
net {
	name: "n14529"
	terminal	{ cell: "LUT__22774" port: "O" }
	terminal	{ cell: "LUT__22775" port: "I[2]" }
 }
net {
	name: "n14525"
	terminal	{ cell: "LUT__22769" port: "O" }
	terminal	{ cell: "LUT__22775" port: "I[3]" }
	terminal	{ cell: "LUT__22770" port: "I[3]" }
 }
net {
	name: "n14528"
	terminal	{ cell: "LUT__22773" port: "O" }
	terminal	{ cell: "LUT__22774" port: "I[0]" }
 }
net {
	name: "n14524"
	terminal	{ cell: "LUT__22768" port: "O" }
	terminal	{ cell: "LUT__22770" port: "I[2]" }
 }
net {
	name: "n14523"
	terminal	{ cell: "LUT__22767" port: "O" }
	terminal	{ cell: "LUT__22768" port: "I[0]" }
 }
net {
	name: "n14521"
	terminal	{ cell: "LUT__22761" port: "O" }
	terminal	{ cell: "LUT__22762" port: "I[1]" }
 }
net {
	name: "n14519"
	terminal	{ cell: "LUT__22759" port: "O" }
	terminal	{ cell: "LUT__22760" port: "I[2]" }
 }
net {
	name: "n14514"
	terminal	{ cell: "LUT__22730" port: "O" }
	terminal	{ cell: "LUT__22731" port: "I[2]" }
 }
net {
	name: "n14512"
	terminal	{ cell: "LUT__22728" port: "O" }
	terminal	{ cell: "LUT__22729" port: "I[1]" }
 }
net {
	name: "n14508"
	terminal	{ cell: "LUT__22724" port: "O" }
	terminal	{ cell: "LUT__22728" port: "I[0]" }
 }
net {
	name: "n14509"
	terminal	{ cell: "LUT__22725" port: "O" }
	terminal	{ cell: "LUT__22728" port: "I[1]" }
 }
net {
	name: "n14510"
	terminal	{ cell: "LUT__22726" port: "O" }
	terminal	{ cell: "LUT__22728" port: "I[2]" }
 }
net {
	name: "n14511"
	terminal	{ cell: "LUT__22727" port: "O" }
	terminal	{ cell: "LUT__22728" port: "I[3]" }
 }
net {
	name: "n14506"
	terminal	{ cell: "LUT__22720" port: "O" }
	terminal	{ cell: "LUT__22721" port: "I[2]" }
 }
net {
	name: "n14500"
	terminal	{ cell: "LUT__22713" port: "O" }
	terminal	{ cell: "LUT__22721" port: "I[3]" }
	terminal	{ cell: "LUT__22714" port: "I[3]" }
	terminal	{ cell: "LUT__22715" port: "I[2]" }
 }
net {
	name: "n14505"
	terminal	{ cell: "LUT__22719" port: "O" }
	terminal	{ cell: "LUT__22720" port: "I[2]" }
 }
net {
	name: "n14498"
	terminal	{ cell: "LUT__22711" port: "O" }
	terminal	{ cell: "LUT__22720" port: "I[3]" }
	terminal	{ cell: "LUT__22712" port: "I[0]" }
 }
net {
	name: "n14499"
	terminal	{ cell: "LUT__22712" port: "O" }
	terminal	{ cell: "LUT__22714" port: "I[2]" }
 }
net {
	name: "n14493"
	terminal	{ cell: "LUT__22693" port: "O" }
	terminal	{ cell: "LUT__22694" port: "I[2]" }
 }
net {
	name: "n14491"
	terminal	{ cell: "LUT__22691" port: "O" }
	terminal	{ cell: "LUT__22692" port: "I[1]" }
 }
net {
	name: "n14490"
	terminal	{ cell: "LUT__22690" port: "O" }
	terminal	{ cell: "LUT__22691" port: "I[1]" }
 }
net {
	name: "n14489"
	terminal	{ cell: "LUT__22689" port: "O" }
	terminal	{ cell: "LUT__22691" port: "I[0]" }
 }
net {
	name: "n14487"
	terminal	{ cell: "LUT__22685" port: "O" }
	terminal	{ cell: "LUT__22686" port: "I[0]" }
 }
net {
	name: "n14485"
	terminal	{ cell: "LUT__22682" port: "O" }
	terminal	{ cell: "LUT__22683" port: "I[0]" }
 }
net {
	name: "n14483"
	terminal	{ cell: "LUT__22672" port: "O" }
	terminal	{ cell: "LUT__22673" port: "I[2]" }
 }
net {
	name: "n14479"
	terminal	{ cell: "LUT__22668" port: "O" }
	terminal	{ cell: "LUT__22670" port: "I[0]" }
 }
net {
	name: "n14480"
	terminal	{ cell: "LUT__22669" port: "O" }
	terminal	{ cell: "LUT__22670" port: "I[1]" }
 }
net {
	name: "n14481"
	terminal	{ cell: "LUT__22670" port: "O" }
	terminal	{ cell: "LUT__22671" port: "I[1]" }
 }
net {
	name: "n14477"
	terminal	{ cell: "LUT__22664" port: "O" }
	terminal	{ cell: "LUT__22665" port: "I[0]" }
 }
net {
	name: "n14475"
	terminal	{ cell: "LUT__22661" port: "O" }
	terminal	{ cell: "LUT__22662" port: "I[0]" }
 }
net {
	name: "n14473"
	terminal	{ cell: "LUT__22631" port: "O" }
	terminal	{ cell: "LUT__22632" port: "I[0]" }
 }
net {
	name: "n13552"
	terminal	{ cell: "LUT__21568" port: "O" }
	terminal	{ cell: "LUT__22632" port: "I[1]" }
	terminal	{ cell: "LUT__22626" port: "I[1]" }
	terminal	{ cell: "LUT__21569" port: "I[2]" }
 }
net {
	name: "n13547"
	terminal	{ cell: "LUT__21562" port: "O" }
	terminal	{ cell: "LUT__22622" port: "I[1]" }
	terminal	{ cell: "LUT__21563" port: "I[1]" }
 }
net {
	name: "n13534"
	terminal	{ cell: "LUT__21547" port: "O" }
	terminal	{ cell: "LUT__22622" port: "I[2]" }
	terminal	{ cell: "LUT__21568" port: "I[3]" }
	terminal	{ cell: "LUT__21563" port: "I[0]" }
	terminal	{ cell: "LUT__21548" port: "I[2]" }
	terminal	{ cell: "LUT__21573" port: "I[3]" }
	terminal	{ cell: "LUT__22619" port: "I[3]" }
 }
net {
	name: "n14471"
	terminal	{ cell: "LUT__22622" port: "O" }
	terminal	{ cell: "LUT__22623" port: "I[2]" }
 }
net {
	name: "n13542"
	terminal	{ cell: "LUT__21555" port: "O" }
	terminal	{ cell: "LUT__22620" port: "I[1]" }
	terminal	{ cell: "LUT__21597" port: "I[2]" }
	terminal	{ cell: "LUT__21588" port: "I[2]" }
	terminal	{ cell: "LUT__21564" port: "I[1]" }
	terminal	{ cell: "LUT__21559" port: "I[1]" }
	terminal	{ cell: "LUT__21556" port: "I[1]" }
 }
net {
	name: "n14468"
	terminal	{ cell: "LUT__22618" port: "O" }
	terminal	{ cell: "LUT__22619" port: "I[2]" }
 }
net {
	name: "n14465"
	terminal	{ cell: "LUT__22614" port: "O" }
	terminal	{ cell: "LUT__22616" port: "I[0]" }
 }
net {
	name: "n14466"
	terminal	{ cell: "LUT__22615" port: "O" }
	terminal	{ cell: "LUT__22616" port: "I[2]" }
 }
net {
	name: "n14461"
	terminal	{ cell: "LUT__22610" port: "O" }
	terminal	{ cell: "LUT__22611" port: "I[1]" }
 }
net {
	name: "n14460"
	terminal	{ cell: "LUT__22609" port: "O" }
	terminal	{ cell: "LUT__22611" port: "I[0]" }
 }
net {
	name: "n14456"
	terminal	{ cell: "LUT__22604" port: "O" }
	terminal	{ cell: "LUT__22605" port: "I[0]" }
 }
net {
	name: "n14453"
	terminal	{ cell: "LUT__22601" port: "O" }
	terminal	{ cell: "LUT__22605" port: "I[2]" }
 }
net {
	name: "n14450"
	terminal	{ cell: "LUT__22598" port: "O" }
	terminal	{ cell: "LUT__22605" port: "I[3]" }
 }
net {
	name: "n14454"
	terminal	{ cell: "LUT__22602" port: "O" }
	terminal	{ cell: "LUT__22604" port: "I[0]" }
 }
net {
	name: "n14455"
	terminal	{ cell: "LUT__22603" port: "O" }
	terminal	{ cell: "LUT__22604" port: "I[1]" }
 }
net {
	name: "n14452"
	terminal	{ cell: "LUT__22600" port: "O" }
	terminal	{ cell: "LUT__22601" port: "I[0]" }
 }
net {
	name: "n13559"
	terminal	{ cell: "LUT__21578" port: "O" }
	terminal	{ cell: "LUT__22601" port: "I[1]" }
	terminal	{ cell: "LUT__22586" port: "I[1]" }
	terminal	{ cell: "LUT__22556" port: "I[1]" }
	terminal	{ cell: "LUT__22541" port: "I[1]" }
	terminal	{ cell: "LUT__22526" port: "I[1]" }
	terminal	{ cell: "LUT__22496" port: "I[1]" }
	terminal	{ cell: "LUT__22481" port: "I[1]" }
	terminal	{ cell: "LUT__22466" port: "I[1]" }
	terminal	{ cell: "LUT__22436" port: "I[1]" }
	terminal	{ cell: "LUT__22421" port: "I[1]" }
	terminal	{ cell: "LUT__22406" port: "I[1]" }
	terminal	{ cell: "LUT__22391" port: "I[1]" }
	terminal	{ cell: "LUT__22376" port: "I[1]" }
	terminal	{ cell: "LUT__22361" port: "I[1]" }
	terminal	{ cell: "LUT__22346" port: "I[1]" }
	terminal	{ cell: "LUT__22316" port: "I[1]" }
	terminal	{ cell: "LUT__22301" port: "I[1]" }
	terminal	{ cell: "LUT__22286" port: "I[1]" }
	terminal	{ cell: "LUT__22256" port: "I[1]" }
	terminal	{ cell: "LUT__22241" port: "I[1]" }
	terminal	{ cell: "LUT__22226" port: "I[1]" }
	terminal	{ cell: "LUT__22196" port: "I[1]" }
	terminal	{ cell: "LUT__22181" port: "I[1]" }
	terminal	{ cell: "LUT__22166" port: "I[1]" }
	terminal	{ cell: "LUT__22151" port: "I[1]" }
	terminal	{ cell: "LUT__22136" port: "I[1]" }
	terminal	{ cell: "LUT__22121" port: "I[1]" }
	terminal	{ cell: "LUT__22106" port: "I[1]" }
	terminal	{ cell: "LUT__22076" port: "I[1]" }
	terminal	{ cell: "LUT__22061" port: "I[1]" }
	terminal	{ cell: "LUT__22046" port: "I[1]" }
	terminal	{ cell: "LUT__22016" port: "I[1]" }
	terminal	{ cell: "LUT__22001" port: "I[1]" }
	terminal	{ cell: "LUT__21986" port: "I[1]" }
	terminal	{ cell: "LUT__21956" port: "I[1]" }
	terminal	{ cell: "LUT__21941" port: "I[1]" }
	terminal	{ cell: "LUT__21926" port: "I[1]" }
	terminal	{ cell: "LUT__21911" port: "I[1]" }
	terminal	{ cell: "LUT__21896" port: "I[1]" }
	terminal	{ cell: "LUT__21881" port: "I[1]" }
	terminal	{ cell: "LUT__21866" port: "I[1]" }
	terminal	{ cell: "LUT__21836" port: "I[1]" }
	terminal	{ cell: "LUT__21821" port: "I[1]" }
	terminal	{ cell: "LUT__21806" port: "I[1]" }
	terminal	{ cell: "LUT__21784" port: "I[1]" }
	terminal	{ cell: "LUT__21768" port: "I[1]" }
	terminal	{ cell: "LUT__21754" port: "I[1]" }
	terminal	{ cell: "LUT__21740" port: "I[1]" }
	terminal	{ cell: "LUT__21726" port: "I[1]" }
	terminal	{ cell: "LUT__21712" port: "I[1]" }
	terminal	{ cell: "LUT__21703" port: "I[1]" }
	terminal	{ cell: "LUT__21581" port: "I[1]" }
	terminal	{ cell: "LUT__21695" port: "I[3]" }
	terminal	{ cell: "LUT__21851" port: "I[1]" }
	terminal	{ cell: "LUT__21971" port: "I[1]" }
	terminal	{ cell: "LUT__22031" port: "I[1]" }
	terminal	{ cell: "LUT__22091" port: "I[1]" }
	terminal	{ cell: "LUT__22211" port: "I[1]" }
	terminal	{ cell: "LUT__22271" port: "I[1]" }
	terminal	{ cell: "LUT__22331" port: "I[1]" }
	terminal	{ cell: "LUT__22451" port: "I[1]" }
	terminal	{ cell: "LUT__22511" port: "I[1]" }
	terminal	{ cell: "LUT__22571" port: "I[1]" }
	terminal	{ cell: "LUT__27482" port: "I[1]" }
 }
net {
	name: "n14451"
	terminal	{ cell: "LUT__22599" port: "O" }
	terminal	{ cell: "LUT__22601" port: "I[2]" }
 }
net {
	name: "n14446"
	terminal	{ cell: "LUT__22594" port: "O" }
	terminal	{ cell: "LUT__22598" port: "I[0]" }
 }
net {
	name: "n14449"
	terminal	{ cell: "LUT__22597" port: "O" }
	terminal	{ cell: "LUT__22598" port: "I[1]" }
 }
net {
	name: "n14447"
	terminal	{ cell: "LUT__22595" port: "O" }
	terminal	{ cell: "LUT__22597" port: "I[0]" }
 }
net {
	name: "n14448"
	terminal	{ cell: "LUT__22596" port: "O" }
	terminal	{ cell: "LUT__22597" port: "I[1]" }
 }
net {
	name: "n13574"
	terminal	{ cell: "LUT__21593" port: "O" }
	terminal	{ cell: "LUT__22597" port: "I[3]" }
	terminal	{ cell: "LUT__22582" port: "I[3]" }
	terminal	{ cell: "LUT__22567" port: "I[3]" }
	terminal	{ cell: "LUT__22552" port: "I[3]" }
	terminal	{ cell: "LUT__22537" port: "I[3]" }
	terminal	{ cell: "LUT__22522" port: "I[3]" }
	terminal	{ cell: "LUT__22492" port: "I[3]" }
	terminal	{ cell: "LUT__22477" port: "I[3]" }
	terminal	{ cell: "LUT__22462" port: "I[3]" }
	terminal	{ cell: "LUT__22432" port: "I[3]" }
	terminal	{ cell: "LUT__22417" port: "I[3]" }
	terminal	{ cell: "LUT__22402" port: "I[3]" }
	terminal	{ cell: "LUT__22372" port: "I[3]" }
	terminal	{ cell: "LUT__22357" port: "I[3]" }
	terminal	{ cell: "LUT__22342" port: "I[3]" }
	terminal	{ cell: "LUT__22327" port: "I[3]" }
	terminal	{ cell: "LUT__22312" port: "I[3]" }
	terminal	{ cell: "LUT__22297" port: "I[3]" }
	terminal	{ cell: "LUT__22282" port: "I[3]" }
	terminal	{ cell: "LUT__22252" port: "I[3]" }
	terminal	{ cell: "LUT__22237" port: "I[3]" }
	terminal	{ cell: "LUT__22222" port: "I[3]" }
	terminal	{ cell: "LUT__22192" port: "I[3]" }
	terminal	{ cell: "LUT__22177" port: "I[3]" }
	terminal	{ cell: "LUT__22162" port: "I[3]" }
	terminal	{ cell: "LUT__22132" port: "I[3]" }
	terminal	{ cell: "LUT__22117" port: "I[3]" }
	terminal	{ cell: "LUT__22102" port: "I[3]" }
	terminal	{ cell: "LUT__22087" port: "I[3]" }
	terminal	{ cell: "LUT__22072" port: "I[3]" }
	terminal	{ cell: "LUT__22057" port: "I[3]" }
	terminal	{ cell: "LUT__22042" port: "I[3]" }
	terminal	{ cell: "LUT__22024" port: "I[3]" }
	terminal	{ cell: "LUT__22009" port: "I[3]" }
	terminal	{ cell: "LUT__21994" port: "I[3]" }
	terminal	{ cell: "LUT__21964" port: "I[3]" }
	terminal	{ cell: "LUT__21949" port: "I[3]" }
	terminal	{ cell: "LUT__21934" port: "I[3]" }
	terminal	{ cell: "LUT__21904" port: "I[3]" }
	terminal	{ cell: "LUT__21889" port: "I[3]" }
	terminal	{ cell: "LUT__21874" port: "I[3]" }
	terminal	{ cell: "LUT__21844" port: "I[3]" }
	terminal	{ cell: "LUT__21829" port: "I[3]" }
	terminal	{ cell: "LUT__21814" port: "I[3]" }
	terminal	{ cell: "LUT__21799" port: "I[3]" }
	terminal	{ cell: "LUT__21778" port: "I[3]" }
	terminal	{ cell: "LUT__21764" port: "I[3]" }
	terminal	{ cell: "LUT__21750" port: "I[3]" }
	terminal	{ cell: "LUT__21736" port: "I[3]" }
	terminal	{ cell: "LUT__21722" port: "I[3]" }
	terminal	{ cell: "LUT__21709" port: "I[3]" }
	terminal	{ cell: "LUT__21595" port: "I[3]" }
	terminal	{ cell: "LUT__21791" port: "I[3]" }
	terminal	{ cell: "LUT__21859" port: "I[3]" }
	terminal	{ cell: "LUT__21919" port: "I[3]" }
	terminal	{ cell: "LUT__21979" port: "I[3]" }
	terminal	{ cell: "LUT__22147" port: "I[3]" }
	terminal	{ cell: "LUT__22207" port: "I[3]" }
	terminal	{ cell: "LUT__22267" port: "I[3]" }
	terminal	{ cell: "LUT__22387" port: "I[3]" }
	terminal	{ cell: "LUT__22447" port: "I[3]" }
	terminal	{ cell: "LUT__22507" port: "I[3]" }
	terminal	{ cell: "LUT__22611" port: "I[3]" }
	terminal	{ cell: "LUT__27458" port: "I[3]" }
 }
net {
	name: "n14444"
	terminal	{ cell: "LUT__22592" port: "O" }
	terminal	{ cell: "LUT__22594" port: "I[0]" }
 }
net {
	name: "n14445"
	terminal	{ cell: "LUT__22593" port: "O" }
	terminal	{ cell: "LUT__22594" port: "I[1]" }
 }
net {
	name: "n14442"
	terminal	{ cell: "LUT__22589" port: "O" }
	terminal	{ cell: "LUT__22590" port: "I[0]" }
 }
net {
	name: "n14439"
	terminal	{ cell: "LUT__22586" port: "O" }
	terminal	{ cell: "LUT__22590" port: "I[2]" }
 }
net {
	name: "n14436"
	terminal	{ cell: "LUT__22583" port: "O" }
	terminal	{ cell: "LUT__22590" port: "I[3]" }
 }
net {
	name: "n14440"
	terminal	{ cell: "LUT__22587" port: "O" }
	terminal	{ cell: "LUT__22589" port: "I[0]" }
 }
net {
	name: "n14441"
	terminal	{ cell: "LUT__22588" port: "O" }
	terminal	{ cell: "LUT__22589" port: "I[1]" }
 }
net {
	name: "n14438"
	terminal	{ cell: "LUT__22585" port: "O" }
	terminal	{ cell: "LUT__22586" port: "I[0]" }
 }
net {
	name: "n14437"
	terminal	{ cell: "LUT__22584" port: "O" }
	terminal	{ cell: "LUT__22586" port: "I[2]" }
 }
net {
	name: "n14432"
	terminal	{ cell: "LUT__22579" port: "O" }
	terminal	{ cell: "LUT__22583" port: "I[0]" }
 }
net {
	name: "n14435"
	terminal	{ cell: "LUT__22582" port: "O" }
	terminal	{ cell: "LUT__22583" port: "I[1]" }
 }
net {
	name: "n14433"
	terminal	{ cell: "LUT__22580" port: "O" }
	terminal	{ cell: "LUT__22582" port: "I[0]" }
 }
net {
	name: "n14434"
	terminal	{ cell: "LUT__22581" port: "O" }
	terminal	{ cell: "LUT__22582" port: "I[1]" }
 }
net {
	name: "n14431"
	terminal	{ cell: "LUT__22578" port: "O" }
	terminal	{ cell: "LUT__22579" port: "I[1]" }
 }
net {
	name: "n14430"
	terminal	{ cell: "LUT__22577" port: "O" }
	terminal	{ cell: "LUT__22579" port: "I[0]" }
 }
net {
	name: "n14426"
	terminal	{ cell: "LUT__22572" port: "O" }
	terminal	{ cell: "LUT__22574" port: "I[0]" }
 }
net {
	name: "n14427"
	terminal	{ cell: "LUT__22573" port: "O" }
	terminal	{ cell: "LUT__22574" port: "I[1]" }
 }
net {
	name: "n14428"
	terminal	{ cell: "LUT__22574" port: "O" }
	terminal	{ cell: "LUT__22575" port: "I[0]" }
 }
net {
	name: "n14424"
	terminal	{ cell: "LUT__22570" port: "O" }
	terminal	{ cell: "LUT__22571" port: "I[0]" }
 }
net {
	name: "n13566"
	terminal	{ cell: "LUT__21585" port: "O" }
	terminal	{ cell: "LUT__22569" port: "I[1]" }
	terminal	{ cell: "LUT__22329" port: "I[1]" }
	terminal	{ cell: "LUT__21708" port: "I[3]" }
	terminal	{ cell: "LUT__21706" port: "I[3]" }
	terminal	{ cell: "LUT__21704" port: "I[3]" }
	terminal	{ cell: "LUT__21698" port: "I[3]" }
	terminal	{ cell: "LUT__21696" port: "I[3]" }
	terminal	{ cell: "LUT__21594" port: "I[3]" }
	terminal	{ cell: "LUT__21591" port: "I[3]" }
	terminal	{ cell: "LUT__21586" port: "I[3]" }
	terminal	{ cell: "LUT__21695" port: "I[1]" }
	terminal	{ cell: "LUT__21699" port: "I[3]" }
 }
net {
	name: "n13556"
	terminal	{ cell: "LUT__21575" port: "O" }
	terminal	{ cell: "LUT__22569" port: "I[3]" }
	terminal	{ cell: "LUT__22329" port: "I[3]" }
	terminal	{ cell: "LUT__21584" port: "I[0]" }
	terminal	{ cell: "LUT__21578" port: "I[0]" }
	terminal	{ cell: "LUT__21576" port: "I[2]" }
	terminal	{ cell: "LUT__21593" port: "I[1]" }
 }
net {
	name: "n14423"
	terminal	{ cell: "LUT__22569" port: "O" }
	terminal	{ cell: "LUT__22571" port: "I[2]" }
 }
net {
	name: "n14418"
	terminal	{ cell: "LUT__22564" port: "O" }
	terminal	{ cell: "LUT__22568" port: "I[0]" }
 }
net {
	name: "n14421"
	terminal	{ cell: "LUT__22567" port: "O" }
	terminal	{ cell: "LUT__22568" port: "I[1]" }
 }
net {
	name: "n14422"
	terminal	{ cell: "LUT__22568" port: "O" }
	terminal	{ cell: "LUT__22575" port: "I[2]" }
 }
net {
	name: "n14419"
	terminal	{ cell: "LUT__22565" port: "O" }
	terminal	{ cell: "LUT__22567" port: "I[0]" }
 }
net {
	name: "n14420"
	terminal	{ cell: "LUT__22566" port: "O" }
	terminal	{ cell: "LUT__22567" port: "I[1]" }
 }
net {
	name: "n14416"
	terminal	{ cell: "LUT__22562" port: "O" }
	terminal	{ cell: "LUT__22564" port: "I[0]" }
 }
net {
	name: "n14417"
	terminal	{ cell: "LUT__22563" port: "O" }
	terminal	{ cell: "LUT__22564" port: "I[1]" }
 }
net {
	name: "n14414"
	terminal	{ cell: "LUT__22559" port: "O" }
	terminal	{ cell: "LUT__22560" port: "I[0]" }
 }
net {
	name: "n14411"
	terminal	{ cell: "LUT__22556" port: "O" }
	terminal	{ cell: "LUT__22560" port: "I[2]" }
 }
net {
	name: "n14408"
	terminal	{ cell: "LUT__22553" port: "O" }
	terminal	{ cell: "LUT__22560" port: "I[3]" }
 }
net {
	name: "n14413"
	terminal	{ cell: "LUT__22558" port: "O" }
	terminal	{ cell: "LUT__22559" port: "I[1]" }
 }
net {
	name: "n14412"
	terminal	{ cell: "LUT__22557" port: "O" }
	terminal	{ cell: "LUT__22559" port: "I[0]" }
 }
net {
	name: "n14410"
	terminal	{ cell: "LUT__22555" port: "O" }
	terminal	{ cell: "LUT__22556" port: "I[0]" }
 }
net {
	name: "n14409"
	terminal	{ cell: "LUT__22554" port: "O" }
	terminal	{ cell: "LUT__22556" port: "I[2]" }
 }
net {
	name: "n14404"
	terminal	{ cell: "LUT__22549" port: "O" }
	terminal	{ cell: "LUT__22553" port: "I[0]" }
 }
net {
	name: "n14407"
	terminal	{ cell: "LUT__22552" port: "O" }
	terminal	{ cell: "LUT__22553" port: "I[1]" }
 }
net {
	name: "n14405"
	terminal	{ cell: "LUT__22550" port: "O" }
	terminal	{ cell: "LUT__22552" port: "I[0]" }
 }
net {
	name: "n14406"
	terminal	{ cell: "LUT__22551" port: "O" }
	terminal	{ cell: "LUT__22552" port: "I[1]" }
 }
net {
	name: "n14402"
	terminal	{ cell: "LUT__22547" port: "O" }
	terminal	{ cell: "LUT__22549" port: "I[0]" }
 }
net {
	name: "n14403"
	terminal	{ cell: "LUT__22548" port: "O" }
	terminal	{ cell: "LUT__22549" port: "I[1]" }
 }
net {
	name: "n14400"
	terminal	{ cell: "LUT__22544" port: "O" }
	terminal	{ cell: "LUT__22545" port: "I[0]" }
 }
net {
	name: "n14397"
	terminal	{ cell: "LUT__22541" port: "O" }
	terminal	{ cell: "LUT__22545" port: "I[2]" }
 }
net {
	name: "n14394"
	terminal	{ cell: "LUT__22538" port: "O" }
	terminal	{ cell: "LUT__22545" port: "I[3]" }
 }
net {
	name: "n14398"
	terminal	{ cell: "LUT__22542" port: "O" }
	terminal	{ cell: "LUT__22544" port: "I[0]" }
 }
net {
	name: "n14399"
	terminal	{ cell: "LUT__22543" port: "O" }
	terminal	{ cell: "LUT__22544" port: "I[1]" }
 }
net {
	name: "n14396"
	terminal	{ cell: "LUT__22540" port: "O" }
	terminal	{ cell: "LUT__22541" port: "I[0]" }
 }
net {
	name: "n14395"
	terminal	{ cell: "LUT__22539" port: "O" }
	terminal	{ cell: "LUT__22541" port: "I[2]" }
 }
net {
	name: "n14390"
	terminal	{ cell: "LUT__22534" port: "O" }
	terminal	{ cell: "LUT__22538" port: "I[0]" }
 }
net {
	name: "n14393"
	terminal	{ cell: "LUT__22537" port: "O" }
	terminal	{ cell: "LUT__22538" port: "I[1]" }
 }
net {
	name: "n14391"
	terminal	{ cell: "LUT__22535" port: "O" }
	terminal	{ cell: "LUT__22537" port: "I[0]" }
 }
net {
	name: "n14392"
	terminal	{ cell: "LUT__22536" port: "O" }
	terminal	{ cell: "LUT__22537" port: "I[1]" }
 }
net {
	name: "n14388"
	terminal	{ cell: "LUT__22532" port: "O" }
	terminal	{ cell: "LUT__22534" port: "I[0]" }
 }
net {
	name: "n14389"
	terminal	{ cell: "LUT__22533" port: "O" }
	terminal	{ cell: "LUT__22534" port: "I[1]" }
 }
net {
	name: "MipiTx_DATA[48]"
	terminal	{ cell: "LUT__23058" port: "O" }
	terminal	{ cell: "MipiTx_DATA[48]" port: "outpad" }
 }
net {
	name: "n14386"
	terminal	{ cell: "LUT__22529" port: "O" }
	terminal	{ cell: "LUT__22530" port: "I[0]" }
 }
net {
	name: "n14383"
	terminal	{ cell: "LUT__22526" port: "O" }
	terminal	{ cell: "LUT__22530" port: "I[2]" }
 }
net {
	name: "n14380"
	terminal	{ cell: "LUT__22523" port: "O" }
	terminal	{ cell: "LUT__22530" port: "I[3]" }
 }
net {
	name: "n14384"
	terminal	{ cell: "LUT__22527" port: "O" }
	terminal	{ cell: "LUT__22529" port: "I[0]" }
 }
net {
	name: "n14385"
	terminal	{ cell: "LUT__22528" port: "O" }
	terminal	{ cell: "LUT__22529" port: "I[1]" }
 }
net {
	name: "n14382"
	terminal	{ cell: "LUT__22525" port: "O" }
	terminal	{ cell: "LUT__22526" port: "I[0]" }
 }
net {
	name: "n14381"
	terminal	{ cell: "LUT__22524" port: "O" }
	terminal	{ cell: "LUT__22526" port: "I[2]" }
 }
net {
	name: "n14377"
	terminal	{ cell: "LUT__22520" port: "O" }
	terminal	{ cell: "LUT__22522" port: "I[0]" }
 }
net {
	name: "n14378"
	terminal	{ cell: "LUT__22521" port: "O" }
	terminal	{ cell: "LUT__22522" port: "I[1]" }
 }
net {
	name: "n14379"
	terminal	{ cell: "LUT__22522" port: "O" }
	terminal	{ cell: "LUT__22523" port: "I[1]" }
 }
net {
	name: "n14374"
	terminal	{ cell: "LUT__22517" port: "O" }
	terminal	{ cell: "LUT__22519" port: "I[0]" }
 }
net {
	name: "n14375"
	terminal	{ cell: "LUT__22518" port: "O" }
	terminal	{ cell: "LUT__22519" port: "I[1]" }
 }
net {
	name: "n14376"
	terminal	{ cell: "LUT__22519" port: "O" }
	terminal	{ cell: "LUT__22523" port: "I[0]" }
 }
net {
	name: "n14370"
	terminal	{ cell: "LUT__22512" port: "O" }
	terminal	{ cell: "LUT__22514" port: "I[0]" }
 }
net {
	name: "n14371"
	terminal	{ cell: "LUT__22513" port: "O" }
	terminal	{ cell: "LUT__22514" port: "I[1]" }
 }
net {
	name: "n14372"
	terminal	{ cell: "LUT__22514" port: "O" }
	terminal	{ cell: "LUT__22515" port: "I[0]" }
 }
net {
	name: "n14368"
	terminal	{ cell: "LUT__22510" port: "O" }
	terminal	{ cell: "LUT__22511" port: "I[0]" }
 }
net {
	name: "n14367"
	terminal	{ cell: "LUT__22509" port: "O" }
	terminal	{ cell: "LUT__22511" port: "I[2]" }
 }
net {
	name: "n14362"
	terminal	{ cell: "LUT__22504" port: "O" }
	terminal	{ cell: "LUT__22508" port: "I[0]" }
 }
net {
	name: "n14365"
	terminal	{ cell: "LUT__22507" port: "O" }
	terminal	{ cell: "LUT__22508" port: "I[1]" }
 }
net {
	name: "n14366"
	terminal	{ cell: "LUT__22508" port: "O" }
	terminal	{ cell: "LUT__22515" port: "I[3]" }
 }
net {
	name: "n14364"
	terminal	{ cell: "LUT__22506" port: "O" }
	terminal	{ cell: "LUT__22507" port: "I[1]" }
 }
net {
	name: "n14363"
	terminal	{ cell: "LUT__22505" port: "O" }
	terminal	{ cell: "LUT__22507" port: "I[0]" }
 }
net {
	name: "n14360"
	terminal	{ cell: "LUT__22502" port: "O" }
	terminal	{ cell: "LUT__22504" port: "I[0]" }
 }
net {
	name: "n14361"
	terminal	{ cell: "LUT__22503" port: "O" }
	terminal	{ cell: "LUT__22504" port: "I[1]" }
 }
net {
	name: "n14358"
	terminal	{ cell: "LUT__22499" port: "O" }
	terminal	{ cell: "LUT__22500" port: "I[0]" }
 }
net {
	name: "n14355"
	terminal	{ cell: "LUT__22496" port: "O" }
	terminal	{ cell: "LUT__22500" port: "I[2]" }
 }
net {
	name: "n14352"
	terminal	{ cell: "LUT__22493" port: "O" }
	terminal	{ cell: "LUT__22500" port: "I[3]" }
 }
net {
	name: "n14357"
	terminal	{ cell: "LUT__22498" port: "O" }
	terminal	{ cell: "LUT__22499" port: "I[1]" }
 }
net {
	name: "n14356"
	terminal	{ cell: "LUT__22497" port: "O" }
	terminal	{ cell: "LUT__22499" port: "I[0]" }
 }
net {
	name: "n14354"
	terminal	{ cell: "LUT__22495" port: "O" }
	terminal	{ cell: "LUT__22496" port: "I[0]" }
 }
net {
	name: "n14353"
	terminal	{ cell: "LUT__22494" port: "O" }
	terminal	{ cell: "LUT__22496" port: "I[2]" }
 }
net {
	name: "n14348"
	terminal	{ cell: "LUT__22489" port: "O" }
	terminal	{ cell: "LUT__22493" port: "I[0]" }
 }
net {
	name: "n14351"
	terminal	{ cell: "LUT__22492" port: "O" }
	terminal	{ cell: "LUT__22493" port: "I[1]" }
 }
net {
	name: "n14349"
	terminal	{ cell: "LUT__22490" port: "O" }
	terminal	{ cell: "LUT__22492" port: "I[0]" }
 }
net {
	name: "n14350"
	terminal	{ cell: "LUT__22491" port: "O" }
	terminal	{ cell: "LUT__22492" port: "I[1]" }
 }
net {
	name: "n14346"
	terminal	{ cell: "LUT__22487" port: "O" }
	terminal	{ cell: "LUT__22489" port: "I[0]" }
 }
net {
	name: "n14347"
	terminal	{ cell: "LUT__22488" port: "O" }
	terminal	{ cell: "LUT__22489" port: "I[1]" }
 }
net {
	name: "n14344"
	terminal	{ cell: "LUT__22484" port: "O" }
	terminal	{ cell: "LUT__22485" port: "I[0]" }
 }
net {
	name: "n14341"
	terminal	{ cell: "LUT__22481" port: "O" }
	terminal	{ cell: "LUT__22485" port: "I[2]" }
 }
net {
	name: "n14338"
	terminal	{ cell: "LUT__22478" port: "O" }
	terminal	{ cell: "LUT__22485" port: "I[3]" }
 }
net {
	name: "n14342"
	terminal	{ cell: "LUT__22482" port: "O" }
	terminal	{ cell: "LUT__22484" port: "I[0]" }
 }
net {
	name: "n14343"
	terminal	{ cell: "LUT__22483" port: "O" }
	terminal	{ cell: "LUT__22484" port: "I[1]" }
 }
net {
	name: "n14340"
	terminal	{ cell: "LUT__22480" port: "O" }
	terminal	{ cell: "LUT__22481" port: "I[0]" }
 }
net {
	name: "n14339"
	terminal	{ cell: "LUT__22479" port: "O" }
	terminal	{ cell: "LUT__22481" port: "I[2]" }
 }
net {
	name: "n14334"
	terminal	{ cell: "LUT__22474" port: "O" }
	terminal	{ cell: "LUT__22478" port: "I[0]" }
 }
net {
	name: "n14337"
	terminal	{ cell: "LUT__22477" port: "O" }
	terminal	{ cell: "LUT__22478" port: "I[1]" }
 }
net {
	name: "n14335"
	terminal	{ cell: "LUT__22475" port: "O" }
	terminal	{ cell: "LUT__22477" port: "I[0]" }
 }
net {
	name: "n14336"
	terminal	{ cell: "LUT__22476" port: "O" }
	terminal	{ cell: "LUT__22477" port: "I[1]" }
 }
net {
	name: "n14332"
	terminal	{ cell: "LUT__22472" port: "O" }
	terminal	{ cell: "LUT__22474" port: "I[0]" }
 }
net {
	name: "n14333"
	terminal	{ cell: "LUT__22473" port: "O" }
	terminal	{ cell: "LUT__22474" port: "I[1]" }
 }
net {
	name: "n14330"
	terminal	{ cell: "LUT__22469" port: "O" }
	terminal	{ cell: "LUT__22470" port: "I[0]" }
 }
net {
	name: "n14327"
	terminal	{ cell: "LUT__22466" port: "O" }
	terminal	{ cell: "LUT__22470" port: "I[2]" }
 }
net {
	name: "n14324"
	terminal	{ cell: "LUT__22463" port: "O" }
	terminal	{ cell: "LUT__22470" port: "I[3]" }
 }
net {
	name: "n14328"
	terminal	{ cell: "LUT__22467" port: "O" }
	terminal	{ cell: "LUT__22469" port: "I[0]" }
 }
net {
	name: "n14329"
	terminal	{ cell: "LUT__22468" port: "O" }
	terminal	{ cell: "LUT__22469" port: "I[1]" }
 }
net {
	name: "n14326"
	terminal	{ cell: "LUT__22465" port: "O" }
	terminal	{ cell: "LUT__22466" port: "I[0]" }
 }
net {
	name: "n14325"
	terminal	{ cell: "LUT__22464" port: "O" }
	terminal	{ cell: "LUT__22466" port: "I[2]" }
 }
net {
	name: "n14321"
	terminal	{ cell: "LUT__22460" port: "O" }
	terminal	{ cell: "LUT__22462" port: "I[0]" }
 }
net {
	name: "n14322"
	terminal	{ cell: "LUT__22461" port: "O" }
	terminal	{ cell: "LUT__22462" port: "I[1]" }
 }
net {
	name: "n14323"
	terminal	{ cell: "LUT__22462" port: "O" }
	terminal	{ cell: "LUT__22463" port: "I[1]" }
 }
net {
	name: "n14319"
	terminal	{ cell: "LUT__22458" port: "O" }
	terminal	{ cell: "LUT__22459" port: "I[1]" }
 }
net {
	name: "n14318"
	terminal	{ cell: "LUT__22457" port: "O" }
	terminal	{ cell: "LUT__22459" port: "I[0]" }
 }
net {
	name: "n14316"
	terminal	{ cell: "LUT__22454" port: "O" }
	terminal	{ cell: "LUT__22455" port: "I[0]" }
 }
net {
	name: "n14313"
	terminal	{ cell: "LUT__22451" port: "O" }
	terminal	{ cell: "LUT__22455" port: "I[2]" }
 }
net {
	name: "n14310"
	terminal	{ cell: "LUT__22448" port: "O" }
	terminal	{ cell: "LUT__22455" port: "I[3]" }
 }
net {
	name: "n14314"
	terminal	{ cell: "LUT__22452" port: "O" }
	terminal	{ cell: "LUT__22454" port: "I[0]" }
 }
net {
	name: "n14315"
	terminal	{ cell: "LUT__22453" port: "O" }
	terminal	{ cell: "LUT__22454" port: "I[1]" }
 }
net {
	name: "n14312"
	terminal	{ cell: "LUT__22450" port: "O" }
	terminal	{ cell: "LUT__22451" port: "I[0]" }
 }
net {
	name: "n14311"
	terminal	{ cell: "LUT__22449" port: "O" }
	terminal	{ cell: "LUT__22451" port: "I[2]" }
 }
net {
	name: "n14306"
	terminal	{ cell: "LUT__22444" port: "O" }
	terminal	{ cell: "LUT__22448" port: "I[0]" }
 }
net {
	name: "n14309"
	terminal	{ cell: "LUT__22447" port: "O" }
	terminal	{ cell: "LUT__22448" port: "I[1]" }
 }
net {
	name: "n14308"
	terminal	{ cell: "LUT__22446" port: "O" }
	terminal	{ cell: "LUT__22447" port: "I[1]" }
 }
net {
	name: "n14307"
	terminal	{ cell: "LUT__22445" port: "O" }
	terminal	{ cell: "LUT__22447" port: "I[0]" }
 }
net {
	name: "n14304"
	terminal	{ cell: "LUT__22442" port: "O" }
	terminal	{ cell: "LUT__22444" port: "I[0]" }
 }
net {
	name: "n14305"
	terminal	{ cell: "LUT__22443" port: "O" }
	terminal	{ cell: "LUT__22444" port: "I[1]" }
 }
net {
	name: "n14302"
	terminal	{ cell: "LUT__22439" port: "O" }
	terminal	{ cell: "LUT__22440" port: "I[0]" }
 }
net {
	name: "n14299"
	terminal	{ cell: "LUT__22436" port: "O" }
	terminal	{ cell: "LUT__22440" port: "I[2]" }
 }
net {
	name: "n14296"
	terminal	{ cell: "LUT__22433" port: "O" }
	terminal	{ cell: "LUT__22440" port: "I[3]" }
 }
net {
	name: "n14300"
	terminal	{ cell: "LUT__22437" port: "O" }
	terminal	{ cell: "LUT__22439" port: "I[0]" }
 }
net {
	name: "n14301"
	terminal	{ cell: "LUT__22438" port: "O" }
	terminal	{ cell: "LUT__22439" port: "I[1]" }
 }
net {
	name: "n14298"
	terminal	{ cell: "LUT__22435" port: "O" }
	terminal	{ cell: "LUT__22436" port: "I[0]" }
 }
net {
	name: "n14297"
	terminal	{ cell: "LUT__22434" port: "O" }
	terminal	{ cell: "LUT__22436" port: "I[2]" }
 }
net {
	name: "n14292"
	terminal	{ cell: "LUT__22429" port: "O" }
	terminal	{ cell: "LUT__22433" port: "I[0]" }
 }
net {
	name: "n14295"
	terminal	{ cell: "LUT__22432" port: "O" }
	terminal	{ cell: "LUT__22433" port: "I[1]" }
 }
net {
	name: "n14293"
	terminal	{ cell: "LUT__22430" port: "O" }
	terminal	{ cell: "LUT__22432" port: "I[0]" }
 }
net {
	name: "n14294"
	terminal	{ cell: "LUT__22431" port: "O" }
	terminal	{ cell: "LUT__22432" port: "I[1]" }
 }
net {
	name: "n14290"
	terminal	{ cell: "LUT__22427" port: "O" }
	terminal	{ cell: "LUT__22429" port: "I[0]" }
 }
net {
	name: "n14291"
	terminal	{ cell: "LUT__22428" port: "O" }
	terminal	{ cell: "LUT__22429" port: "I[1]" }
 }
net {
	name: "n14288"
	terminal	{ cell: "LUT__22424" port: "O" }
	terminal	{ cell: "LUT__22425" port: "I[0]" }
 }
net {
	name: "n14285"
	terminal	{ cell: "LUT__22421" port: "O" }
	terminal	{ cell: "LUT__22425" port: "I[2]" }
 }
net {
	name: "n14282"
	terminal	{ cell: "LUT__22418" port: "O" }
	terminal	{ cell: "LUT__22425" port: "I[3]" }
 }
net {
	name: "n14286"
	terminal	{ cell: "LUT__22422" port: "O" }
	terminal	{ cell: "LUT__22424" port: "I[0]" }
 }
net {
	name: "n14287"
	terminal	{ cell: "LUT__22423" port: "O" }
	terminal	{ cell: "LUT__22424" port: "I[1]" }
 }
net {
	name: "n14284"
	terminal	{ cell: "LUT__22420" port: "O" }
	terminal	{ cell: "LUT__22421" port: "I[0]" }
 }
net {
	name: "n14283"
	terminal	{ cell: "LUT__22419" port: "O" }
	terminal	{ cell: "LUT__22421" port: "I[2]" }
 }
net {
	name: "n14278"
	terminal	{ cell: "LUT__22414" port: "O" }
	terminal	{ cell: "LUT__22418" port: "I[0]" }
 }
net {
	name: "n14281"
	terminal	{ cell: "LUT__22417" port: "O" }
	terminal	{ cell: "LUT__22418" port: "I[1]" }
 }
net {
	name: "n14279"
	terminal	{ cell: "LUT__22415" port: "O" }
	terminal	{ cell: "LUT__22417" port: "I[0]" }
 }
net {
	name: "n14280"
	terminal	{ cell: "LUT__22416" port: "O" }
	terminal	{ cell: "LUT__22417" port: "I[1]" }
 }
net {
	name: "n14276"
	terminal	{ cell: "LUT__22412" port: "O" }
	terminal	{ cell: "LUT__22414" port: "I[0]" }
 }
net {
	name: "n14277"
	terminal	{ cell: "LUT__22413" port: "O" }
	terminal	{ cell: "LUT__22414" port: "I[1]" }
 }
net {
	name: "n14274"
	terminal	{ cell: "LUT__22409" port: "O" }
	terminal	{ cell: "LUT__22410" port: "I[0]" }
 }
net {
	name: "n14271"
	terminal	{ cell: "LUT__22406" port: "O" }
	terminal	{ cell: "LUT__22410" port: "I[2]" }
 }
net {
	name: "n14268"
	terminal	{ cell: "LUT__22403" port: "O" }
	terminal	{ cell: "LUT__22410" port: "I[3]" }
 }
net {
	name: "n14272"
	terminal	{ cell: "LUT__22407" port: "O" }
	terminal	{ cell: "LUT__22409" port: "I[0]" }
 }
net {
	name: "n14273"
	terminal	{ cell: "LUT__22408" port: "O" }
	terminal	{ cell: "LUT__22409" port: "I[1]" }
 }
net {
	name: "n14270"
	terminal	{ cell: "LUT__22405" port: "O" }
	terminal	{ cell: "LUT__22406" port: "I[0]" }
 }
net {
	name: "n14269"
	terminal	{ cell: "LUT__22404" port: "O" }
	terminal	{ cell: "LUT__22406" port: "I[2]" }
 }
net {
	name: "n14265"
	terminal	{ cell: "LUT__22400" port: "O" }
	terminal	{ cell: "LUT__22402" port: "I[0]" }
 }
net {
	name: "n14266"
	terminal	{ cell: "LUT__22401" port: "O" }
	terminal	{ cell: "LUT__22402" port: "I[1]" }
 }
net {
	name: "n14267"
	terminal	{ cell: "LUT__22402" port: "O" }
	terminal	{ cell: "LUT__22403" port: "I[1]" }
 }
net {
	name: "n14263"
	terminal	{ cell: "LUT__22398" port: "O" }
	terminal	{ cell: "LUT__22399" port: "I[1]" }
 }
net {
	name: "n14262"
	terminal	{ cell: "LUT__22397" port: "O" }
	terminal	{ cell: "LUT__22399" port: "I[0]" }
 }
net {
	name: "n14258"
	terminal	{ cell: "LUT__22392" port: "O" }
	terminal	{ cell: "LUT__22394" port: "I[0]" }
 }
net {
	name: "n14259"
	terminal	{ cell: "LUT__22393" port: "O" }
	terminal	{ cell: "LUT__22394" port: "I[1]" }
 }
net {
	name: "n14260"
	terminal	{ cell: "LUT__22394" port: "O" }
	terminal	{ cell: "LUT__22395" port: "I[0]" }
 }
net {
	name: "n14256"
	terminal	{ cell: "LUT__22390" port: "O" }
	terminal	{ cell: "LUT__22391" port: "I[0]" }
 }
net {
	name: "n14255"
	terminal	{ cell: "LUT__22389" port: "O" }
	terminal	{ cell: "LUT__22391" port: "I[2]" }
 }
net {
	name: "n14257"
	terminal	{ cell: "LUT__22391" port: "O" }
	terminal	{ cell: "LUT__22395" port: "I[2]" }
 }
net {
	name: "n14250"
	terminal	{ cell: "LUT__22384" port: "O" }
	terminal	{ cell: "LUT__22388" port: "I[0]" }
 }
net {
	name: "n14253"
	terminal	{ cell: "LUT__22387" port: "O" }
	terminal	{ cell: "LUT__22388" port: "I[1]" }
 }
net {
	name: "n14254"
	terminal	{ cell: "LUT__22388" port: "O" }
	terminal	{ cell: "LUT__22395" port: "I[3]" }
 }
net {
	name: "n14252"
	terminal	{ cell: "LUT__22386" port: "O" }
	terminal	{ cell: "LUT__22387" port: "I[1]" }
 }
net {
	name: "n14251"
	terminal	{ cell: "LUT__22385" port: "O" }
	terminal	{ cell: "LUT__22387" port: "I[0]" }
 }
net {
	name: "n14248"
	terminal	{ cell: "LUT__22382" port: "O" }
	terminal	{ cell: "LUT__22384" port: "I[0]" }
 }
net {
	name: "n14249"
	terminal	{ cell: "LUT__22383" port: "O" }
	terminal	{ cell: "LUT__22384" port: "I[1]" }
 }
net {
	name: "n14246"
	terminal	{ cell: "LUT__22379" port: "O" }
	terminal	{ cell: "LUT__22380" port: "I[0]" }
 }
net {
	name: "n14243"
	terminal	{ cell: "LUT__22376" port: "O" }
	terminal	{ cell: "LUT__22380" port: "I[2]" }
 }
net {
	name: "n14240"
	terminal	{ cell: "LUT__22373" port: "O" }
	terminal	{ cell: "LUT__22380" port: "I[3]" }
 }
net {
	name: "n14245"
	terminal	{ cell: "LUT__22378" port: "O" }
	terminal	{ cell: "LUT__22379" port: "I[1]" }
 }
net {
	name: "n14244"
	terminal	{ cell: "LUT__22377" port: "O" }
	terminal	{ cell: "LUT__22379" port: "I[0]" }
 }
net {
	name: "n14242"
	terminal	{ cell: "LUT__22375" port: "O" }
	terminal	{ cell: "LUT__22376" port: "I[0]" }
 }
net {
	name: "n14241"
	terminal	{ cell: "LUT__22374" port: "O" }
	terminal	{ cell: "LUT__22376" port: "I[2]" }
 }
net {
	name: "n14236"
	terminal	{ cell: "LUT__22369" port: "O" }
	terminal	{ cell: "LUT__22373" port: "I[0]" }
 }
net {
	name: "n14239"
	terminal	{ cell: "LUT__22372" port: "O" }
	terminal	{ cell: "LUT__22373" port: "I[1]" }
 }
net {
	name: "n14237"
	terminal	{ cell: "LUT__22370" port: "O" }
	terminal	{ cell: "LUT__22372" port: "I[0]" }
 }
net {
	name: "n14238"
	terminal	{ cell: "LUT__22371" port: "O" }
	terminal	{ cell: "LUT__22372" port: "I[1]" }
 }
net {
	name: "n14234"
	terminal	{ cell: "LUT__22367" port: "O" }
	terminal	{ cell: "LUT__22369" port: "I[0]" }
 }
net {
	name: "n14235"
	terminal	{ cell: "LUT__22368" port: "O" }
	terminal	{ cell: "LUT__22369" port: "I[1]" }
 }
net {
	name: "n14232"
	terminal	{ cell: "LUT__22364" port: "O" }
	terminal	{ cell: "LUT__22365" port: "I[0]" }
 }
net {
	name: "n14229"
	terminal	{ cell: "LUT__22361" port: "O" }
	terminal	{ cell: "LUT__22365" port: "I[2]" }
 }
net {
	name: "n14226"
	terminal	{ cell: "LUT__22358" port: "O" }
	terminal	{ cell: "LUT__22365" port: "I[3]" }
 }
net {
	name: "n14230"
	terminal	{ cell: "LUT__22362" port: "O" }
	terminal	{ cell: "LUT__22364" port: "I[0]" }
 }
net {
	name: "n14231"
	terminal	{ cell: "LUT__22363" port: "O" }
	terminal	{ cell: "LUT__22364" port: "I[1]" }
 }
net {
	name: "n14228"
	terminal	{ cell: "LUT__22360" port: "O" }
	terminal	{ cell: "LUT__22361" port: "I[0]" }
 }
net {
	name: "n14227"
	terminal	{ cell: "LUT__22359" port: "O" }
	terminal	{ cell: "LUT__22361" port: "I[2]" }
 }
net {
	name: "n14222"
	terminal	{ cell: "LUT__22354" port: "O" }
	terminal	{ cell: "LUT__22358" port: "I[0]" }
 }
net {
	name: "n14225"
	terminal	{ cell: "LUT__22357" port: "O" }
	terminal	{ cell: "LUT__22358" port: "I[1]" }
 }
net {
	name: "n14223"
	terminal	{ cell: "LUT__22355" port: "O" }
	terminal	{ cell: "LUT__22357" port: "I[0]" }
 }
net {
	name: "n14224"
	terminal	{ cell: "LUT__22356" port: "O" }
	terminal	{ cell: "LUT__22357" port: "I[1]" }
 }
net {
	name: "n14220"
	terminal	{ cell: "LUT__22352" port: "O" }
	terminal	{ cell: "LUT__22354" port: "I[0]" }
 }
net {
	name: "n14221"
	terminal	{ cell: "LUT__22353" port: "O" }
	terminal	{ cell: "LUT__22354" port: "I[1]" }
 }
net {
	name: "n14218"
	terminal	{ cell: "LUT__22349" port: "O" }
	terminal	{ cell: "LUT__22350" port: "I[0]" }
 }
net {
	name: "n14215"
	terminal	{ cell: "LUT__22346" port: "O" }
	terminal	{ cell: "LUT__22350" port: "I[2]" }
 }
net {
	name: "n14212"
	terminal	{ cell: "LUT__22343" port: "O" }
	terminal	{ cell: "LUT__22350" port: "I[3]" }
 }
net {
	name: "n14216"
	terminal	{ cell: "LUT__22347" port: "O" }
	terminal	{ cell: "LUT__22349" port: "I[0]" }
 }
net {
	name: "n14217"
	terminal	{ cell: "LUT__22348" port: "O" }
	terminal	{ cell: "LUT__22349" port: "I[1]" }
 }
net {
	name: "n14214"
	terminal	{ cell: "LUT__22345" port: "O" }
	terminal	{ cell: "LUT__22346" port: "I[0]" }
 }
net {
	name: "n14213"
	terminal	{ cell: "LUT__22344" port: "O" }
	terminal	{ cell: "LUT__22346" port: "I[2]" }
 }
net {
	name: "n14208"
	terminal	{ cell: "LUT__22339" port: "O" }
	terminal	{ cell: "LUT__22343" port: "I[0]" }
 }
net {
	name: "n14211"
	terminal	{ cell: "LUT__22342" port: "O" }
	terminal	{ cell: "LUT__22343" port: "I[1]" }
 }
net {
	name: "n14209"
	terminal	{ cell: "LUT__22340" port: "O" }
	terminal	{ cell: "LUT__22342" port: "I[0]" }
 }
net {
	name: "n14210"
	terminal	{ cell: "LUT__22341" port: "O" }
	terminal	{ cell: "LUT__22342" port: "I[1]" }
 }
net {
	name: "n14207"
	terminal	{ cell: "LUT__22338" port: "O" }
	terminal	{ cell: "LUT__22339" port: "I[1]" }
 }
net {
	name: "n14206"
	terminal	{ cell: "LUT__22337" port: "O" }
	terminal	{ cell: "LUT__22339" port: "I[0]" }
 }
net {
	name: "n14202"
	terminal	{ cell: "LUT__22332" port: "O" }
	terminal	{ cell: "LUT__22334" port: "I[0]" }
 }
net {
	name: "n14203"
	terminal	{ cell: "LUT__22333" port: "O" }
	terminal	{ cell: "LUT__22334" port: "I[1]" }
 }
net {
	name: "n14204"
	terminal	{ cell: "LUT__22334" port: "O" }
	terminal	{ cell: "LUT__22335" port: "I[0]" }
 }
net {
	name: "n14200"
	terminal	{ cell: "LUT__22330" port: "O" }
	terminal	{ cell: "LUT__22331" port: "I[0]" }
 }
net {
	name: "n14199"
	terminal	{ cell: "LUT__22329" port: "O" }
	terminal	{ cell: "LUT__22331" port: "I[2]" }
 }
net {
	name: "n14194"
	terminal	{ cell: "LUT__22324" port: "O" }
	terminal	{ cell: "LUT__22328" port: "I[0]" }
 }
net {
	name: "n14197"
	terminal	{ cell: "LUT__22327" port: "O" }
	terminal	{ cell: "LUT__22328" port: "I[1]" }
 }
net {
	name: "n14198"
	terminal	{ cell: "LUT__22328" port: "O" }
	terminal	{ cell: "LUT__22335" port: "I[2]" }
 }
net {
	name: "n14195"
	terminal	{ cell: "LUT__22325" port: "O" }
	terminal	{ cell: "LUT__22327" port: "I[0]" }
 }
net {
	name: "n14196"
	terminal	{ cell: "LUT__22326" port: "O" }
	terminal	{ cell: "LUT__22327" port: "I[1]" }
 }
net {
	name: "n14192"
	terminal	{ cell: "LUT__22322" port: "O" }
	terminal	{ cell: "LUT__22324" port: "I[0]" }
 }
net {
	name: "n14193"
	terminal	{ cell: "LUT__22323" port: "O" }
	terminal	{ cell: "LUT__22324" port: "I[1]" }
 }
net {
	name: "n14190"
	terminal	{ cell: "LUT__22319" port: "O" }
	terminal	{ cell: "LUT__22320" port: "I[0]" }
 }
net {
	name: "n14187"
	terminal	{ cell: "LUT__22316" port: "O" }
	terminal	{ cell: "LUT__22320" port: "I[2]" }
 }
net {
	name: "n14184"
	terminal	{ cell: "LUT__22313" port: "O" }
	terminal	{ cell: "LUT__22320" port: "I[3]" }
 }
net {
	name: "n14189"
	terminal	{ cell: "LUT__22318" port: "O" }
	terminal	{ cell: "LUT__22319" port: "I[1]" }
 }
net {
	name: "n14188"
	terminal	{ cell: "LUT__22317" port: "O" }
	terminal	{ cell: "LUT__22319" port: "I[0]" }
 }
net {
	name: "n14186"
	terminal	{ cell: "LUT__22315" port: "O" }
	terminal	{ cell: "LUT__22316" port: "I[0]" }
 }
net {
	name: "n14185"
	terminal	{ cell: "LUT__22314" port: "O" }
	terminal	{ cell: "LUT__22316" port: "I[2]" }
 }
net {
	name: "n14180"
	terminal	{ cell: "LUT__22309" port: "O" }
	terminal	{ cell: "LUT__22313" port: "I[0]" }
 }
net {
	name: "n14183"
	terminal	{ cell: "LUT__22312" port: "O" }
	terminal	{ cell: "LUT__22313" port: "I[1]" }
 }
net {
	name: "n14181"
	terminal	{ cell: "LUT__22310" port: "O" }
	terminal	{ cell: "LUT__22312" port: "I[0]" }
 }
net {
	name: "n14182"
	terminal	{ cell: "LUT__22311" port: "O" }
	terminal	{ cell: "LUT__22312" port: "I[1]" }
 }
net {
	name: "n14178"
	terminal	{ cell: "LUT__22307" port: "O" }
	terminal	{ cell: "LUT__22309" port: "I[0]" }
 }
net {
	name: "n14179"
	terminal	{ cell: "LUT__22308" port: "O" }
	terminal	{ cell: "LUT__22309" port: "I[1]" }
 }
net {
	name: "MipiRxCalClk"
	terminal	{ cell: "MipiRxCalClk" port: "inpad" }
	terminal	{ cell: "MipiRxCalClk~CLKBUF" port: "IO_in" }
 }
net {
	name: "n14176"
	terminal	{ cell: "LUT__22304" port: "O" }
	terminal	{ cell: "LUT__22305" port: "I[0]" }
 }
net {
	name: "n14173"
	terminal	{ cell: "LUT__22301" port: "O" }
	terminal	{ cell: "LUT__22305" port: "I[2]" }
 }
net {
	name: "n14170"
	terminal	{ cell: "LUT__22298" port: "O" }
	terminal	{ cell: "LUT__22305" port: "I[3]" }
 }
net {
	name: "n14174"
	terminal	{ cell: "LUT__22302" port: "O" }
	terminal	{ cell: "LUT__22304" port: "I[0]" }
 }
net {
	name: "n14175"
	terminal	{ cell: "LUT__22303" port: "O" }
	terminal	{ cell: "LUT__22304" port: "I[1]" }
 }
net {
	name: "n14172"
	terminal	{ cell: "LUT__22300" port: "O" }
	terminal	{ cell: "LUT__22301" port: "I[0]" }
 }
net {
	name: "n14171"
	terminal	{ cell: "LUT__22299" port: "O" }
	terminal	{ cell: "LUT__22301" port: "I[2]" }
 }
net {
	name: "n14166"
	terminal	{ cell: "LUT__22294" port: "O" }
	terminal	{ cell: "LUT__22298" port: "I[0]" }
 }
net {
	name: "n14169"
	terminal	{ cell: "LUT__22297" port: "O" }
	terminal	{ cell: "LUT__22298" port: "I[1]" }
 }
net {
	name: "n14167"
	terminal	{ cell: "LUT__22295" port: "O" }
	terminal	{ cell: "LUT__22297" port: "I[0]" }
 }
net {
	name: "n14168"
	terminal	{ cell: "LUT__22296" port: "O" }
	terminal	{ cell: "LUT__22297" port: "I[1]" }
 }
net {
	name: "n14164"
	terminal	{ cell: "LUT__22292" port: "O" }
	terminal	{ cell: "LUT__22294" port: "I[0]" }
 }
net {
	name: "n14165"
	terminal	{ cell: "LUT__22293" port: "O" }
	terminal	{ cell: "LUT__22294" port: "I[1]" }
 }
net {
	name: "n14162"
	terminal	{ cell: "LUT__22289" port: "O" }
	terminal	{ cell: "LUT__22290" port: "I[0]" }
 }
net {
	name: "n14159"
	terminal	{ cell: "LUT__22286" port: "O" }
	terminal	{ cell: "LUT__22290" port: "I[2]" }
 }
net {
	name: "n14156"
	terminal	{ cell: "LUT__22283" port: "O" }
	terminal	{ cell: "LUT__22290" port: "I[3]" }
 }
net {
	name: "n14160"
	terminal	{ cell: "LUT__22287" port: "O" }
	terminal	{ cell: "LUT__22289" port: "I[0]" }
 }
net {
	name: "n14161"
	terminal	{ cell: "LUT__22288" port: "O" }
	terminal	{ cell: "LUT__22289" port: "I[1]" }
 }
net {
	name: "n14158"
	terminal	{ cell: "LUT__22285" port: "O" }
	terminal	{ cell: "LUT__22286" port: "I[0]" }
 }
net {
	name: "n14157"
	terminal	{ cell: "LUT__22284" port: "O" }
	terminal	{ cell: "LUT__22286" port: "I[2]" }
 }
net {
	name: "n14153"
	terminal	{ cell: "LUT__22280" port: "O" }
	terminal	{ cell: "LUT__22282" port: "I[0]" }
 }
net {
	name: "n14154"
	terminal	{ cell: "LUT__22281" port: "O" }
	terminal	{ cell: "LUT__22282" port: "I[1]" }
 }
net {
	name: "n14155"
	terminal	{ cell: "LUT__22282" port: "O" }
	terminal	{ cell: "LUT__22283" port: "I[1]" }
 }
net {
	name: "n14150"
	terminal	{ cell: "LUT__22277" port: "O" }
	terminal	{ cell: "LUT__22279" port: "I[0]" }
 }
net {
	name: "n14151"
	terminal	{ cell: "LUT__22278" port: "O" }
	terminal	{ cell: "LUT__22279" port: "I[1]" }
 }
net {
	name: "n14152"
	terminal	{ cell: "LUT__22279" port: "O" }
	terminal	{ cell: "LUT__22283" port: "I[0]" }
 }
net {
	name: "n14146"
	terminal	{ cell: "LUT__22272" port: "O" }
	terminal	{ cell: "LUT__22274" port: "I[0]" }
 }
net {
	name: "n14147"
	terminal	{ cell: "LUT__22273" port: "O" }
	terminal	{ cell: "LUT__22274" port: "I[1]" }
 }
net {
	name: "n14148"
	terminal	{ cell: "LUT__22274" port: "O" }
	terminal	{ cell: "LUT__22275" port: "I[0]" }
 }
net {
	name: "n14144"
	terminal	{ cell: "LUT__22270" port: "O" }
	terminal	{ cell: "LUT__22271" port: "I[0]" }
 }
net {
	name: "n14143"
	terminal	{ cell: "LUT__22269" port: "O" }
	terminal	{ cell: "LUT__22271" port: "I[2]" }
 }
net {
	name: "n14138"
	terminal	{ cell: "LUT__22264" port: "O" }
	terminal	{ cell: "LUT__22268" port: "I[0]" }
 }
net {
	name: "n14141"
	terminal	{ cell: "LUT__22267" port: "O" }
	terminal	{ cell: "LUT__22268" port: "I[1]" }
 }
net {
	name: "n14142"
	terminal	{ cell: "LUT__22268" port: "O" }
	terminal	{ cell: "LUT__22275" port: "I[3]" }
 }
net {
	name: "n14140"
	terminal	{ cell: "LUT__22266" port: "O" }
	terminal	{ cell: "LUT__22267" port: "I[1]" }
 }
net {
	name: "n14139"
	terminal	{ cell: "LUT__22265" port: "O" }
	terminal	{ cell: "LUT__22267" port: "I[0]" }
 }
net {
	name: "n14136"
	terminal	{ cell: "LUT__22262" port: "O" }
	terminal	{ cell: "LUT__22264" port: "I[0]" }
 }
net {
	name: "n14137"
	terminal	{ cell: "LUT__22263" port: "O" }
	terminal	{ cell: "LUT__22264" port: "I[1]" }
 }
net {
	name: "n14134"
	terminal	{ cell: "LUT__22259" port: "O" }
	terminal	{ cell: "LUT__22260" port: "I[0]" }
 }
net {
	name: "n14131"
	terminal	{ cell: "LUT__22256" port: "O" }
	terminal	{ cell: "LUT__22260" port: "I[2]" }
 }
net {
	name: "n14128"
	terminal	{ cell: "LUT__22253" port: "O" }
	terminal	{ cell: "LUT__22260" port: "I[3]" }
 }
net {
	name: "n14133"
	terminal	{ cell: "LUT__22258" port: "O" }
	terminal	{ cell: "LUT__22259" port: "I[1]" }
 }
net {
	name: "n14132"
	terminal	{ cell: "LUT__22257" port: "O" }
	terminal	{ cell: "LUT__22259" port: "I[0]" }
 }
net {
	name: "n14130"
	terminal	{ cell: "LUT__22255" port: "O" }
	terminal	{ cell: "LUT__22256" port: "I[0]" }
 }
net {
	name: "n14129"
	terminal	{ cell: "LUT__22254" port: "O" }
	terminal	{ cell: "LUT__22256" port: "I[2]" }
 }
net {
	name: "n14124"
	terminal	{ cell: "LUT__22249" port: "O" }
	terminal	{ cell: "LUT__22253" port: "I[0]" }
 }
net {
	name: "n14127"
	terminal	{ cell: "LUT__22252" port: "O" }
	terminal	{ cell: "LUT__22253" port: "I[1]" }
 }
net {
	name: "n14125"
	terminal	{ cell: "LUT__22250" port: "O" }
	terminal	{ cell: "LUT__22252" port: "I[0]" }
 }
net {
	name: "n14126"
	terminal	{ cell: "LUT__22251" port: "O" }
	terminal	{ cell: "LUT__22252" port: "I[1]" }
 }
net {
	name: "n14122"
	terminal	{ cell: "LUT__22247" port: "O" }
	terminal	{ cell: "LUT__22249" port: "I[0]" }
 }
net {
	name: "n14123"
	terminal	{ cell: "LUT__22248" port: "O" }
	terminal	{ cell: "LUT__22249" port: "I[1]" }
 }
net {
	name: "n14120"
	terminal	{ cell: "LUT__22244" port: "O" }
	terminal	{ cell: "LUT__22245" port: "I[0]" }
 }
net {
	name: "n14117"
	terminal	{ cell: "LUT__22241" port: "O" }
	terminal	{ cell: "LUT__22245" port: "I[2]" }
 }
net {
	name: "n14114"
	terminal	{ cell: "LUT__22238" port: "O" }
	terminal	{ cell: "LUT__22245" port: "I[3]" }
 }
net {
	name: "n14118"
	terminal	{ cell: "LUT__22242" port: "O" }
	terminal	{ cell: "LUT__22244" port: "I[0]" }
 }
net {
	name: "n14119"
	terminal	{ cell: "LUT__22243" port: "O" }
	terminal	{ cell: "LUT__22244" port: "I[1]" }
 }
net {
	name: "n14116"
	terminal	{ cell: "LUT__22240" port: "O" }
	terminal	{ cell: "LUT__22241" port: "I[0]" }
 }
net {
	name: "n14115"
	terminal	{ cell: "LUT__22239" port: "O" }
	terminal	{ cell: "LUT__22241" port: "I[2]" }
 }
net {
	name: "n14110"
	terminal	{ cell: "LUT__22234" port: "O" }
	terminal	{ cell: "LUT__22238" port: "I[0]" }
 }
net {
	name: "n14113"
	terminal	{ cell: "LUT__22237" port: "O" }
	terminal	{ cell: "LUT__22238" port: "I[1]" }
 }
net {
	name: "n14111"
	terminal	{ cell: "LUT__22235" port: "O" }
	terminal	{ cell: "LUT__22237" port: "I[0]" }
 }
net {
	name: "n14112"
	terminal	{ cell: "LUT__22236" port: "O" }
	terminal	{ cell: "LUT__22237" port: "I[1]" }
 }
net {
	name: "n14108"
	terminal	{ cell: "LUT__22232" port: "O" }
	terminal	{ cell: "LUT__22234" port: "I[0]" }
 }
net {
	name: "n14109"
	terminal	{ cell: "LUT__22233" port: "O" }
	terminal	{ cell: "LUT__22234" port: "I[1]" }
 }
net {
	name: "n14106"
	terminal	{ cell: "LUT__22229" port: "O" }
	terminal	{ cell: "LUT__22230" port: "I[0]" }
 }
net {
	name: "n14103"
	terminal	{ cell: "LUT__22226" port: "O" }
	terminal	{ cell: "LUT__22230" port: "I[2]" }
 }
net {
	name: "n14100"
	terminal	{ cell: "LUT__22223" port: "O" }
	terminal	{ cell: "LUT__22230" port: "I[3]" }
 }
net {
	name: "n14104"
	terminal	{ cell: "LUT__22227" port: "O" }
	terminal	{ cell: "LUT__22229" port: "I[0]" }
 }
net {
	name: "n14105"
	terminal	{ cell: "LUT__22228" port: "O" }
	terminal	{ cell: "LUT__22229" port: "I[1]" }
 }
net {
	name: "n14102"
	terminal	{ cell: "LUT__22225" port: "O" }
	terminal	{ cell: "LUT__22226" port: "I[0]" }
 }
net {
	name: "n14101"
	terminal	{ cell: "LUT__22224" port: "O" }
	terminal	{ cell: "LUT__22226" port: "I[2]" }
 }
net {
	name: "n14097"
	terminal	{ cell: "LUT__22220" port: "O" }
	terminal	{ cell: "LUT__22222" port: "I[0]" }
 }
net {
	name: "n14098"
	terminal	{ cell: "LUT__22221" port: "O" }
	terminal	{ cell: "LUT__22222" port: "I[1]" }
 }
net {
	name: "n14099"
	terminal	{ cell: "LUT__22222" port: "O" }
	terminal	{ cell: "LUT__22223" port: "I[1]" }
 }
net {
	name: "n14095"
	terminal	{ cell: "LUT__22218" port: "O" }
	terminal	{ cell: "LUT__22219" port: "I[1]" }
 }
net {
	name: "n14094"
	terminal	{ cell: "LUT__22217" port: "O" }
	terminal	{ cell: "LUT__22219" port: "I[0]" }
 }
net {
	name: "n14092"
	terminal	{ cell: "LUT__22214" port: "O" }
	terminal	{ cell: "LUT__22215" port: "I[0]" }
 }
net {
	name: "n14089"
	terminal	{ cell: "LUT__22211" port: "O" }
	terminal	{ cell: "LUT__22215" port: "I[2]" }
 }
net {
	name: "n14086"
	terminal	{ cell: "LUT__22208" port: "O" }
	terminal	{ cell: "LUT__22215" port: "I[3]" }
 }
net {
	name: "n14090"
	terminal	{ cell: "LUT__22212" port: "O" }
	terminal	{ cell: "LUT__22214" port: "I[0]" }
 }
net {
	name: "n14091"
	terminal	{ cell: "LUT__22213" port: "O" }
	terminal	{ cell: "LUT__22214" port: "I[1]" }
 }
net {
	name: "n14088"
	terminal	{ cell: "LUT__22210" port: "O" }
	terminal	{ cell: "LUT__22211" port: "I[0]" }
 }
net {
	name: "n14087"
	terminal	{ cell: "LUT__22209" port: "O" }
	terminal	{ cell: "LUT__22211" port: "I[2]" }
 }
net {
	name: "n14082"
	terminal	{ cell: "LUT__22204" port: "O" }
	terminal	{ cell: "LUT__22208" port: "I[0]" }
 }
net {
	name: "n14085"
	terminal	{ cell: "LUT__22207" port: "O" }
	terminal	{ cell: "LUT__22208" port: "I[1]" }
 }
net {
	name: "n14084"
	terminal	{ cell: "LUT__22206" port: "O" }
	terminal	{ cell: "LUT__22207" port: "I[1]" }
 }
net {
	name: "n14083"
	terminal	{ cell: "LUT__22205" port: "O" }
	terminal	{ cell: "LUT__22207" port: "I[0]" }
 }
net {
	name: "n14080"
	terminal	{ cell: "LUT__22202" port: "O" }
	terminal	{ cell: "LUT__22204" port: "I[0]" }
 }
net {
	name: "n14081"
	terminal	{ cell: "LUT__22203" port: "O" }
	terminal	{ cell: "LUT__22204" port: "I[1]" }
 }
net {
	name: "n14078"
	terminal	{ cell: "LUT__22199" port: "O" }
	terminal	{ cell: "LUT__22200" port: "I[0]" }
 }
net {
	name: "n14075"
	terminal	{ cell: "LUT__22196" port: "O" }
	terminal	{ cell: "LUT__22200" port: "I[2]" }
 }
net {
	name: "n14072"
	terminal	{ cell: "LUT__22193" port: "O" }
	terminal	{ cell: "LUT__22200" port: "I[3]" }
 }
net {
	name: "n14076"
	terminal	{ cell: "LUT__22197" port: "O" }
	terminal	{ cell: "LUT__22199" port: "I[0]" }
 }
net {
	name: "n14077"
	terminal	{ cell: "LUT__22198" port: "O" }
	terminal	{ cell: "LUT__22199" port: "I[1]" }
 }
net {
	name: "n14074"
	terminal	{ cell: "LUT__22195" port: "O" }
	terminal	{ cell: "LUT__22196" port: "I[0]" }
 }
net {
	name: "n14073"
	terminal	{ cell: "LUT__22194" port: "O" }
	terminal	{ cell: "LUT__22196" port: "I[2]" }
 }
net {
	name: "n14068"
	terminal	{ cell: "LUT__22189" port: "O" }
	terminal	{ cell: "LUT__22193" port: "I[0]" }
 }
net {
	name: "n14071"
	terminal	{ cell: "LUT__22192" port: "O" }
	terminal	{ cell: "LUT__22193" port: "I[1]" }
 }
net {
	name: "n14069"
	terminal	{ cell: "LUT__22190" port: "O" }
	terminal	{ cell: "LUT__22192" port: "I[0]" }
 }
net {
	name: "n14070"
	terminal	{ cell: "LUT__22191" port: "O" }
	terminal	{ cell: "LUT__22192" port: "I[1]" }
 }
net {
	name: "n14066"
	terminal	{ cell: "LUT__22187" port: "O" }
	terminal	{ cell: "LUT__22189" port: "I[0]" }
 }
net {
	name: "n14067"
	terminal	{ cell: "LUT__22188" port: "O" }
	terminal	{ cell: "LUT__22189" port: "I[1]" }
 }
net {
	name: "n14064"
	terminal	{ cell: "LUT__22184" port: "O" }
	terminal	{ cell: "LUT__22185" port: "I[0]" }
 }
net {
	name: "n14061"
	terminal	{ cell: "LUT__22181" port: "O" }
	terminal	{ cell: "LUT__22185" port: "I[2]" }
 }
net {
	name: "n14058"
	terminal	{ cell: "LUT__22178" port: "O" }
	terminal	{ cell: "LUT__22185" port: "I[3]" }
 }
net {
	name: "n14062"
	terminal	{ cell: "LUT__22182" port: "O" }
	terminal	{ cell: "LUT__22184" port: "I[0]" }
 }
net {
	name: "n14063"
	terminal	{ cell: "LUT__22183" port: "O" }
	terminal	{ cell: "LUT__22184" port: "I[1]" }
 }
net {
	name: "n14060"
	terminal	{ cell: "LUT__22180" port: "O" }
	terminal	{ cell: "LUT__22181" port: "I[0]" }
 }
net {
	name: "n14059"
	terminal	{ cell: "LUT__22179" port: "O" }
	terminal	{ cell: "LUT__22181" port: "I[2]" }
 }
net {
	name: "n14054"
	terminal	{ cell: "LUT__22174" port: "O" }
	terminal	{ cell: "LUT__22178" port: "I[0]" }
 }
net {
	name: "n14057"
	terminal	{ cell: "LUT__22177" port: "O" }
	terminal	{ cell: "LUT__22178" port: "I[1]" }
 }
net {
	name: "n14055"
	terminal	{ cell: "LUT__22175" port: "O" }
	terminal	{ cell: "LUT__22177" port: "I[0]" }
 }
net {
	name: "n14056"
	terminal	{ cell: "LUT__22176" port: "O" }
	terminal	{ cell: "LUT__22177" port: "I[1]" }
 }
net {
	name: "n14052"
	terminal	{ cell: "LUT__22172" port: "O" }
	terminal	{ cell: "LUT__22174" port: "I[0]" }
 }
net {
	name: "n14053"
	terminal	{ cell: "LUT__22173" port: "O" }
	terminal	{ cell: "LUT__22174" port: "I[1]" }
 }
net {
	name: "n14050"
	terminal	{ cell: "LUT__22169" port: "O" }
	terminal	{ cell: "LUT__22170" port: "I[0]" }
 }
net {
	name: "n14047"
	terminal	{ cell: "LUT__22166" port: "O" }
	terminal	{ cell: "LUT__22170" port: "I[2]" }
 }
net {
	name: "n14044"
	terminal	{ cell: "LUT__22163" port: "O" }
	terminal	{ cell: "LUT__22170" port: "I[3]" }
 }
net {
	name: "n14048"
	terminal	{ cell: "LUT__22167" port: "O" }
	terminal	{ cell: "LUT__22169" port: "I[0]" }
 }
net {
	name: "n14049"
	terminal	{ cell: "LUT__22168" port: "O" }
	terminal	{ cell: "LUT__22169" port: "I[1]" }
 }
net {
	name: "n14046"
	terminal	{ cell: "LUT__22165" port: "O" }
	terminal	{ cell: "LUT__22166" port: "I[0]" }
 }
net {
	name: "n14045"
	terminal	{ cell: "LUT__22164" port: "O" }
	terminal	{ cell: "LUT__22166" port: "I[2]" }
 }
net {
	name: "n14041"
	terminal	{ cell: "LUT__22160" port: "O" }
	terminal	{ cell: "LUT__22162" port: "I[0]" }
 }
net {
	name: "n14042"
	terminal	{ cell: "LUT__22161" port: "O" }
	terminal	{ cell: "LUT__22162" port: "I[1]" }
 }
net {
	name: "n14043"
	terminal	{ cell: "LUT__22162" port: "O" }
	terminal	{ cell: "LUT__22163" port: "I[1]" }
 }
net {
	name: "n14039"
	terminal	{ cell: "LUT__22158" port: "O" }
	terminal	{ cell: "LUT__22159" port: "I[1]" }
 }
net {
	name: "n14038"
	terminal	{ cell: "LUT__22157" port: "O" }
	terminal	{ cell: "LUT__22159" port: "I[0]" }
 }
net {
	name: "n14034"
	terminal	{ cell: "LUT__22152" port: "O" }
	terminal	{ cell: "LUT__22154" port: "I[0]" }
 }
net {
	name: "n14035"
	terminal	{ cell: "LUT__22153" port: "O" }
	terminal	{ cell: "LUT__22154" port: "I[1]" }
 }
net {
	name: "n14036"
	terminal	{ cell: "LUT__22154" port: "O" }
	terminal	{ cell: "LUT__22155" port: "I[0]" }
 }
net {
	name: "n14032"
	terminal	{ cell: "LUT__22150" port: "O" }
	terminal	{ cell: "LUT__22151" port: "I[0]" }
 }
net {
	name: "n14031"
	terminal	{ cell: "LUT__22149" port: "O" }
	terminal	{ cell: "LUT__22151" port: "I[2]" }
 }
net {
	name: "n14033"
	terminal	{ cell: "LUT__22151" port: "O" }
	terminal	{ cell: "LUT__22155" port: "I[2]" }
 }
net {
	name: "n14026"
	terminal	{ cell: "LUT__22144" port: "O" }
	terminal	{ cell: "LUT__22148" port: "I[0]" }
 }
net {
	name: "n14029"
	terminal	{ cell: "LUT__22147" port: "O" }
	terminal	{ cell: "LUT__22148" port: "I[1]" }
 }
net {
	name: "n14030"
	terminal	{ cell: "LUT__22148" port: "O" }
	terminal	{ cell: "LUT__22155" port: "I[3]" }
 }
net {
	name: "n14028"
	terminal	{ cell: "LUT__22146" port: "O" }
	terminal	{ cell: "LUT__22147" port: "I[1]" }
 }
net {
	name: "n14027"
	terminal	{ cell: "LUT__22145" port: "O" }
	terminal	{ cell: "LUT__22147" port: "I[0]" }
 }
net {
	name: "n14024"
	terminal	{ cell: "LUT__22142" port: "O" }
	terminal	{ cell: "LUT__22144" port: "I[0]" }
 }
net {
	name: "n14025"
	terminal	{ cell: "LUT__22143" port: "O" }
	terminal	{ cell: "LUT__22144" port: "I[1]" }
 }
net {
	name: "n14022"
	terminal	{ cell: "LUT__22139" port: "O" }
	terminal	{ cell: "LUT__22140" port: "I[0]" }
 }
net {
	name: "n14019"
	terminal	{ cell: "LUT__22136" port: "O" }
	terminal	{ cell: "LUT__22140" port: "I[2]" }
 }
net {
	name: "n14016"
	terminal	{ cell: "LUT__22133" port: "O" }
	terminal	{ cell: "LUT__22140" port: "I[3]" }
 }
net {
	name: "n14021"
	terminal	{ cell: "LUT__22138" port: "O" }
	terminal	{ cell: "LUT__22139" port: "I[1]" }
 }
net {
	name: "n14020"
	terminal	{ cell: "LUT__22137" port: "O" }
	terminal	{ cell: "LUT__22139" port: "I[0]" }
 }
net {
	name: "n14018"
	terminal	{ cell: "LUT__22135" port: "O" }
	terminal	{ cell: "LUT__22136" port: "I[0]" }
 }
net {
	name: "n14017"
	terminal	{ cell: "LUT__22134" port: "O" }
	terminal	{ cell: "LUT__22136" port: "I[2]" }
 }
net {
	name: "n14012"
	terminal	{ cell: "LUT__22129" port: "O" }
	terminal	{ cell: "LUT__22133" port: "I[0]" }
 }
net {
	name: "n14015"
	terminal	{ cell: "LUT__22132" port: "O" }
	terminal	{ cell: "LUT__22133" port: "I[1]" }
 }
net {
	name: "n14013"
	terminal	{ cell: "LUT__22130" port: "O" }
	terminal	{ cell: "LUT__22132" port: "I[0]" }
 }
net {
	name: "n14014"
	terminal	{ cell: "LUT__22131" port: "O" }
	terminal	{ cell: "LUT__22132" port: "I[1]" }
 }
net {
	name: "n14010"
	terminal	{ cell: "LUT__22127" port: "O" }
	terminal	{ cell: "LUT__22129" port: "I[0]" }
 }
net {
	name: "n14011"
	terminal	{ cell: "LUT__22128" port: "O" }
	terminal	{ cell: "LUT__22129" port: "I[1]" }
 }
net {
	name: "n14008"
	terminal	{ cell: "LUT__22124" port: "O" }
	terminal	{ cell: "LUT__22125" port: "I[0]" }
 }
net {
	name: "n14005"
	terminal	{ cell: "LUT__22121" port: "O" }
	terminal	{ cell: "LUT__22125" port: "I[2]" }
 }
net {
	name: "n14002"
	terminal	{ cell: "LUT__22118" port: "O" }
	terminal	{ cell: "LUT__22125" port: "I[3]" }
 }
net {
	name: "n14006"
	terminal	{ cell: "LUT__22122" port: "O" }
	terminal	{ cell: "LUT__22124" port: "I[0]" }
 }
net {
	name: "n14007"
	terminal	{ cell: "LUT__22123" port: "O" }
	terminal	{ cell: "LUT__22124" port: "I[1]" }
 }
net {
	name: "n14004"
	terminal	{ cell: "LUT__22120" port: "O" }
	terminal	{ cell: "LUT__22121" port: "I[0]" }
 }
net {
	name: "n14003"
	terminal	{ cell: "LUT__22119" port: "O" }
	terminal	{ cell: "LUT__22121" port: "I[2]" }
 }
net {
	name: "n13998"
	terminal	{ cell: "LUT__22114" port: "O" }
	terminal	{ cell: "LUT__22118" port: "I[0]" }
 }
net {
	name: "n14001"
	terminal	{ cell: "LUT__22117" port: "O" }
	terminal	{ cell: "LUT__22118" port: "I[1]" }
 }
net {
	name: "n13999"
	terminal	{ cell: "LUT__22115" port: "O" }
	terminal	{ cell: "LUT__22117" port: "I[0]" }
 }
net {
	name: "n14000"
	terminal	{ cell: "LUT__22116" port: "O" }
	terminal	{ cell: "LUT__22117" port: "I[1]" }
 }
net {
	name: "n13996"
	terminal	{ cell: "LUT__22112" port: "O" }
	terminal	{ cell: "LUT__22114" port: "I[0]" }
 }
net {
	name: "n13997"
	terminal	{ cell: "LUT__22113" port: "O" }
	terminal	{ cell: "LUT__22114" port: "I[1]" }
 }
net {
	name: "n13994"
	terminal	{ cell: "LUT__22109" port: "O" }
	terminal	{ cell: "LUT__22110" port: "I[0]" }
 }
net {
	name: "n13991"
	terminal	{ cell: "LUT__22106" port: "O" }
	terminal	{ cell: "LUT__22110" port: "I[2]" }
 }
net {
	name: "n13988"
	terminal	{ cell: "LUT__22103" port: "O" }
	terminal	{ cell: "LUT__22110" port: "I[3]" }
 }
net {
	name: "n13992"
	terminal	{ cell: "LUT__22107" port: "O" }
	terminal	{ cell: "LUT__22109" port: "I[0]" }
 }
net {
	name: "n13993"
	terminal	{ cell: "LUT__22108" port: "O" }
	terminal	{ cell: "LUT__22109" port: "I[1]" }
 }
net {
	name: "n13990"
	terminal	{ cell: "LUT__22105" port: "O" }
	terminal	{ cell: "LUT__22106" port: "I[0]" }
 }
net {
	name: "n13989"
	terminal	{ cell: "LUT__22104" port: "O" }
	terminal	{ cell: "LUT__22106" port: "I[2]" }
 }
net {
	name: "n13984"
	terminal	{ cell: "LUT__22099" port: "O" }
	terminal	{ cell: "LUT__22103" port: "I[0]" }
 }
net {
	name: "n13987"
	terminal	{ cell: "LUT__22102" port: "O" }
	terminal	{ cell: "LUT__22103" port: "I[1]" }
 }
net {
	name: "n13985"
	terminal	{ cell: "LUT__22100" port: "O" }
	terminal	{ cell: "LUT__22102" port: "I[0]" }
 }
net {
	name: "n13986"
	terminal	{ cell: "LUT__22101" port: "O" }
	terminal	{ cell: "LUT__22102" port: "I[1]" }
 }
net {
	name: "n13983"
	terminal	{ cell: "LUT__22098" port: "O" }
	terminal	{ cell: "LUT__22099" port: "I[1]" }
 }
net {
	name: "n13982"
	terminal	{ cell: "LUT__22097" port: "O" }
	terminal	{ cell: "LUT__22099" port: "I[0]" }
 }
net {
	name: "n13978"
	terminal	{ cell: "LUT__22092" port: "O" }
	terminal	{ cell: "LUT__22094" port: "I[0]" }
 }
net {
	name: "n13979"
	terminal	{ cell: "LUT__22093" port: "O" }
	terminal	{ cell: "LUT__22094" port: "I[1]" }
 }
net {
	name: "n13980"
	terminal	{ cell: "LUT__22094" port: "O" }
	terminal	{ cell: "LUT__22095" port: "I[0]" }
 }
net {
	name: "n13976"
	terminal	{ cell: "LUT__22090" port: "O" }
	terminal	{ cell: "LUT__22091" port: "I[0]" }
 }
net {
	name: "n13975"
	terminal	{ cell: "LUT__22089" port: "O" }
	terminal	{ cell: "LUT__22091" port: "I[2]" }
 }
net {
	name: "n13970"
	terminal	{ cell: "LUT__22084" port: "O" }
	terminal	{ cell: "LUT__22088" port: "I[0]" }
 }
net {
	name: "n13973"
	terminal	{ cell: "LUT__22087" port: "O" }
	terminal	{ cell: "LUT__22088" port: "I[1]" }
 }
net {
	name: "n13974"
	terminal	{ cell: "LUT__22088" port: "O" }
	terminal	{ cell: "LUT__22095" port: "I[3]" }
 }
net {
	name: "n13971"
	terminal	{ cell: "LUT__22085" port: "O" }
	terminal	{ cell: "LUT__22087" port: "I[0]" }
 }
net {
	name: "n13972"
	terminal	{ cell: "LUT__22086" port: "O" }
	terminal	{ cell: "LUT__22087" port: "I[1]" }
 }
net {
	name: "n13968"
	terminal	{ cell: "LUT__22082" port: "O" }
	terminal	{ cell: "LUT__22084" port: "I[0]" }
 }
net {
	name: "n13969"
	terminal	{ cell: "LUT__22083" port: "O" }
	terminal	{ cell: "LUT__22084" port: "I[1]" }
 }
net {
	name: "n13966"
	terminal	{ cell: "LUT__22079" port: "O" }
	terminal	{ cell: "LUT__22080" port: "I[0]" }
 }
net {
	name: "n13963"
	terminal	{ cell: "LUT__22076" port: "O" }
	terminal	{ cell: "LUT__22080" port: "I[2]" }
 }
net {
	name: "n13960"
	terminal	{ cell: "LUT__22073" port: "O" }
	terminal	{ cell: "LUT__22080" port: "I[3]" }
 }
net {
	name: "n13965"
	terminal	{ cell: "LUT__22078" port: "O" }
	terminal	{ cell: "LUT__22079" port: "I[1]" }
 }
net {
	name: "n13964"
	terminal	{ cell: "LUT__22077" port: "O" }
	terminal	{ cell: "LUT__22079" port: "I[0]" }
 }
net {
	name: "n13962"
	terminal	{ cell: "LUT__22075" port: "O" }
	terminal	{ cell: "LUT__22076" port: "I[0]" }
 }
net {
	name: "n13961"
	terminal	{ cell: "LUT__22074" port: "O" }
	terminal	{ cell: "LUT__22076" port: "I[2]" }
 }
net {
	name: "n13956"
	terminal	{ cell: "LUT__22069" port: "O" }
	terminal	{ cell: "LUT__22073" port: "I[0]" }
 }
net {
	name: "n13959"
	terminal	{ cell: "LUT__22072" port: "O" }
	terminal	{ cell: "LUT__22073" port: "I[1]" }
 }
net {
	name: "n13957"
	terminal	{ cell: "LUT__22070" port: "O" }
	terminal	{ cell: "LUT__22072" port: "I[0]" }
 }
net {
	name: "n13958"
	terminal	{ cell: "LUT__22071" port: "O" }
	terminal	{ cell: "LUT__22072" port: "I[1]" }
 }
net {
	name: "n13954"
	terminal	{ cell: "LUT__22067" port: "O" }
	terminal	{ cell: "LUT__22069" port: "I[0]" }
 }
net {
	name: "n13955"
	terminal	{ cell: "LUT__22068" port: "O" }
	terminal	{ cell: "LUT__22069" port: "I[1]" }
 }
net {
	name: "n13952"
	terminal	{ cell: "LUT__22064" port: "O" }
	terminal	{ cell: "LUT__22065" port: "I[0]" }
 }
net {
	name: "n13949"
	terminal	{ cell: "LUT__22061" port: "O" }
	terminal	{ cell: "LUT__22065" port: "I[2]" }
 }
net {
	name: "n13946"
	terminal	{ cell: "LUT__22058" port: "O" }
	terminal	{ cell: "LUT__22065" port: "I[3]" }
 }
net {
	name: "n13950"
	terminal	{ cell: "LUT__22062" port: "O" }
	terminal	{ cell: "LUT__22064" port: "I[0]" }
 }
net {
	name: "n13951"
	terminal	{ cell: "LUT__22063" port: "O" }
	terminal	{ cell: "LUT__22064" port: "I[1]" }
 }
net {
	name: "n13948"
	terminal	{ cell: "LUT__22060" port: "O" }
	terminal	{ cell: "LUT__22061" port: "I[0]" }
 }
net {
	name: "n13947"
	terminal	{ cell: "LUT__22059" port: "O" }
	terminal	{ cell: "LUT__22061" port: "I[2]" }
 }
net {
	name: "n13942"
	terminal	{ cell: "LUT__22054" port: "O" }
	terminal	{ cell: "LUT__22058" port: "I[0]" }
 }
net {
	name: "n13945"
	terminal	{ cell: "LUT__22057" port: "O" }
	terminal	{ cell: "LUT__22058" port: "I[1]" }
 }
net {
	name: "n13943"
	terminal	{ cell: "LUT__22055" port: "O" }
	terminal	{ cell: "LUT__22057" port: "I[0]" }
 }
net {
	name: "n13944"
	terminal	{ cell: "LUT__22056" port: "O" }
	terminal	{ cell: "LUT__22057" port: "I[1]" }
 }
net {
	name: "n13940"
	terminal	{ cell: "LUT__22052" port: "O" }
	terminal	{ cell: "LUT__22054" port: "I[0]" }
 }
net {
	name: "n13941"
	terminal	{ cell: "LUT__22053" port: "O" }
	terminal	{ cell: "LUT__22054" port: "I[1]" }
 }
net {
	name: "n13938"
	terminal	{ cell: "LUT__22049" port: "O" }
	terminal	{ cell: "LUT__22050" port: "I[0]" }
 }
net {
	name: "n13935"
	terminal	{ cell: "LUT__22046" port: "O" }
	terminal	{ cell: "LUT__22050" port: "I[2]" }
 }
net {
	name: "n13932"
	terminal	{ cell: "LUT__22043" port: "O" }
	terminal	{ cell: "LUT__22050" port: "I[3]" }
 }
net {
	name: "n13936"
	terminal	{ cell: "LUT__22047" port: "O" }
	terminal	{ cell: "LUT__22049" port: "I[0]" }
 }
net {
	name: "n13937"
	terminal	{ cell: "LUT__22048" port: "O" }
	terminal	{ cell: "LUT__22049" port: "I[1]" }
 }
net {
	name: "n13934"
	terminal	{ cell: "LUT__22045" port: "O" }
	terminal	{ cell: "LUT__22046" port: "I[0]" }
 }
net {
	name: "n13933"
	terminal	{ cell: "LUT__22044" port: "O" }
	terminal	{ cell: "LUT__22046" port: "I[2]" }
 }
net {
	name: "n13929"
	terminal	{ cell: "LUT__22040" port: "O" }
	terminal	{ cell: "LUT__22042" port: "I[0]" }
 }
net {
	name: "n13930"
	terminal	{ cell: "LUT__22041" port: "O" }
	terminal	{ cell: "LUT__22042" port: "I[1]" }
 }
net {
	name: "n13931"
	terminal	{ cell: "LUT__22042" port: "O" }
	terminal	{ cell: "LUT__22043" port: "I[1]" }
 }
net {
	name: "n13926"
	terminal	{ cell: "LUT__22037" port: "O" }
	terminal	{ cell: "LUT__22039" port: "I[0]" }
 }
net {
	name: "n13927"
	terminal	{ cell: "LUT__22038" port: "O" }
	terminal	{ cell: "LUT__22039" port: "I[1]" }
 }
net {
	name: "n13928"
	terminal	{ cell: "LUT__22039" port: "O" }
	terminal	{ cell: "LUT__22043" port: "I[0]" }
 }
net {
	name: "n13922"
	terminal	{ cell: "LUT__22032" port: "O" }
	terminal	{ cell: "LUT__22034" port: "I[0]" }
 }
net {
	name: "n13923"
	terminal	{ cell: "LUT__22033" port: "O" }
	terminal	{ cell: "LUT__22034" port: "I[1]" }
 }
net {
	name: "n13924"
	terminal	{ cell: "LUT__22034" port: "O" }
	terminal	{ cell: "LUT__22035" port: "I[0]" }
 }
net {
	name: "n13920"
	terminal	{ cell: "LUT__22030" port: "O" }
	terminal	{ cell: "LUT__22031" port: "I[0]" }
 }
net {
	name: "n13919"
	terminal	{ cell: "LUT__22029" port: "O" }
	terminal	{ cell: "LUT__22031" port: "I[2]" }
 }
net {
	name: "n13914"
	terminal	{ cell: "LUT__22024" port: "O" }
	terminal	{ cell: "LUT__22028" port: "I[0]" }
 }
net {
	name: "n13917"
	terminal	{ cell: "LUT__22027" port: "O" }
	terminal	{ cell: "LUT__22028" port: "I[1]" }
 }
net {
	name: "n13918"
	terminal	{ cell: "LUT__22028" port: "O" }
	terminal	{ cell: "LUT__22035" port: "I[2]" }
 }
net {
	name: "n13916"
	terminal	{ cell: "LUT__22026" port: "O" }
	terminal	{ cell: "LUT__22027" port: "I[1]" }
 }
net {
	name: "n13915"
	terminal	{ cell: "LUT__22025" port: "O" }
	terminal	{ cell: "LUT__22027" port: "I[0]" }
 }
net {
	name: "n13912"
	terminal	{ cell: "LUT__22022" port: "O" }
	terminal	{ cell: "LUT__22024" port: "I[0]" }
 }
net {
	name: "n13913"
	terminal	{ cell: "LUT__22023" port: "O" }
	terminal	{ cell: "LUT__22024" port: "I[1]" }
 }
net {
	name: "n13910"
	terminal	{ cell: "LUT__22019" port: "O" }
	terminal	{ cell: "LUT__22020" port: "I[0]" }
 }
net {
	name: "n13907"
	terminal	{ cell: "LUT__22016" port: "O" }
	terminal	{ cell: "LUT__22020" port: "I[1]" }
 }
net {
	name: "n13904"
	terminal	{ cell: "LUT__22013" port: "O" }
	terminal	{ cell: "LUT__22020" port: "I[2]" }
 }
net {
	name: "n13909"
	terminal	{ cell: "LUT__22018" port: "O" }
	terminal	{ cell: "LUT__22019" port: "I[1]" }
 }
net {
	name: "n13908"
	terminal	{ cell: "LUT__22017" port: "O" }
	terminal	{ cell: "LUT__22019" port: "I[0]" }
 }
net {
	name: "n13906"
	terminal	{ cell: "LUT__22015" port: "O" }
	terminal	{ cell: "LUT__22016" port: "I[0]" }
 }
net {
	name: "n13905"
	terminal	{ cell: "LUT__22014" port: "O" }
	terminal	{ cell: "LUT__22016" port: "I[2]" }
 }
net {
	name: "n13900"
	terminal	{ cell: "LUT__22009" port: "O" }
	terminal	{ cell: "LUT__22013" port: "I[0]" }
 }
net {
	name: "n13903"
	terminal	{ cell: "LUT__22012" port: "O" }
	terminal	{ cell: "LUT__22013" port: "I[1]" }
 }
net {
	name: "n13901"
	terminal	{ cell: "LUT__22010" port: "O" }
	terminal	{ cell: "LUT__22012" port: "I[0]" }
 }
net {
	name: "n13902"
	terminal	{ cell: "LUT__22011" port: "O" }
	terminal	{ cell: "LUT__22012" port: "I[1]" }
 }
net {
	name: "n13898"
	terminal	{ cell: "LUT__22007" port: "O" }
	terminal	{ cell: "LUT__22009" port: "I[0]" }
 }
net {
	name: "n13899"
	terminal	{ cell: "LUT__22008" port: "O" }
	terminal	{ cell: "LUT__22009" port: "I[1]" }
 }
net {
	name: "n13896"
	terminal	{ cell: "LUT__22004" port: "O" }
	terminal	{ cell: "LUT__22005" port: "I[0]" }
 }
net {
	name: "n13893"
	terminal	{ cell: "LUT__22001" port: "O" }
	terminal	{ cell: "LUT__22005" port: "I[1]" }
 }
net {
	name: "n13890"
	terminal	{ cell: "LUT__21998" port: "O" }
	terminal	{ cell: "LUT__22005" port: "I[2]" }
 }
net {
	name: "n13894"
	terminal	{ cell: "LUT__22002" port: "O" }
	terminal	{ cell: "LUT__22004" port: "I[0]" }
 }
net {
	name: "n13895"
	terminal	{ cell: "LUT__22003" port: "O" }
	terminal	{ cell: "LUT__22004" port: "I[1]" }
 }
net {
	name: "n13892"
	terminal	{ cell: "LUT__22000" port: "O" }
	terminal	{ cell: "LUT__22001" port: "I[0]" }
 }
net {
	name: "n13891"
	terminal	{ cell: "LUT__21999" port: "O" }
	terminal	{ cell: "LUT__22001" port: "I[2]" }
 }
net {
	name: "n13886"
	terminal	{ cell: "LUT__21994" port: "O" }
	terminal	{ cell: "LUT__21998" port: "I[0]" }
 }
net {
	name: "n13889"
	terminal	{ cell: "LUT__21997" port: "O" }
	terminal	{ cell: "LUT__21998" port: "I[1]" }
 }
net {
	name: "n13887"
	terminal	{ cell: "LUT__21995" port: "O" }
	terminal	{ cell: "LUT__21997" port: "I[0]" }
 }
net {
	name: "n13888"
	terminal	{ cell: "LUT__21996" port: "O" }
	terminal	{ cell: "LUT__21997" port: "I[1]" }
 }
net {
	name: "n13884"
	terminal	{ cell: "LUT__21992" port: "O" }
	terminal	{ cell: "LUT__21994" port: "I[0]" }
 }
net {
	name: "n13885"
	terminal	{ cell: "LUT__21993" port: "O" }
	terminal	{ cell: "LUT__21994" port: "I[1]" }
 }
net {
	name: "n13882"
	terminal	{ cell: "LUT__21989" port: "O" }
	terminal	{ cell: "LUT__21990" port: "I[0]" }
 }
net {
	name: "n13879"
	terminal	{ cell: "LUT__21986" port: "O" }
	terminal	{ cell: "LUT__21990" port: "I[1]" }
 }
net {
	name: "n13876"
	terminal	{ cell: "LUT__21983" port: "O" }
	terminal	{ cell: "LUT__21990" port: "I[2]" }
 }
net {
	name: "n13880"
	terminal	{ cell: "LUT__21987" port: "O" }
	terminal	{ cell: "LUT__21989" port: "I[0]" }
 }
net {
	name: "n13881"
	terminal	{ cell: "LUT__21988" port: "O" }
	terminal	{ cell: "LUT__21989" port: "I[1]" }
 }
net {
	name: "n13878"
	terminal	{ cell: "LUT__21985" port: "O" }
	terminal	{ cell: "LUT__21986" port: "I[0]" }
 }
net {
	name: "n13877"
	terminal	{ cell: "LUT__21984" port: "O" }
	terminal	{ cell: "LUT__21986" port: "I[2]" }
 }
net {
	name: "n13873"
	terminal	{ cell: "LUT__21980" port: "O" }
	terminal	{ cell: "LUT__21982" port: "I[0]" }
 }
net {
	name: "n13874"
	terminal	{ cell: "LUT__21981" port: "O" }
	terminal	{ cell: "LUT__21982" port: "I[1]" }
 }
net {
	name: "n13875"
	terminal	{ cell: "LUT__21982" port: "O" }
	terminal	{ cell: "LUT__21983" port: "I[1]" }
 }
net {
	name: "n13871"
	terminal	{ cell: "LUT__21978" port: "O" }
	terminal	{ cell: "LUT__21979" port: "I[1]" }
 }
net {
	name: "n13870"
	terminal	{ cell: "LUT__21977" port: "O" }
	terminal	{ cell: "LUT__21979" port: "I[0]" }
 }
net {
	name: "n13868"
	terminal	{ cell: "LUT__21974" port: "O" }
	terminal	{ cell: "LUT__21975" port: "I[0]" }
 }
net {
	name: "n13865"
	terminal	{ cell: "LUT__21971" port: "O" }
	terminal	{ cell: "LUT__21975" port: "I[1]" }
 }
net {
	name: "n13862"
	terminal	{ cell: "LUT__21968" port: "O" }
	terminal	{ cell: "LUT__21975" port: "I[2]" }
 }
net {
	name: "n13866"
	terminal	{ cell: "LUT__21972" port: "O" }
	terminal	{ cell: "LUT__21974" port: "I[0]" }
 }
net {
	name: "n13867"
	terminal	{ cell: "LUT__21973" port: "O" }
	terminal	{ cell: "LUT__21974" port: "I[1]" }
 }
net {
	name: "n13864"
	terminal	{ cell: "LUT__21970" port: "O" }
	terminal	{ cell: "LUT__21971" port: "I[0]" }
 }
net {
	name: "n13863"
	terminal	{ cell: "LUT__21969" port: "O" }
	terminal	{ cell: "LUT__21971" port: "I[2]" }
 }
net {
	name: "n13858"
	terminal	{ cell: "LUT__21964" port: "O" }
	terminal	{ cell: "LUT__21968" port: "I[0]" }
 }
net {
	name: "n13861"
	terminal	{ cell: "LUT__21967" port: "O" }
	terminal	{ cell: "LUT__21968" port: "I[1]" }
 }
net {
	name: "n13860"
	terminal	{ cell: "LUT__21966" port: "O" }
	terminal	{ cell: "LUT__21967" port: "I[1]" }
 }
net {
	name: "n13859"
	terminal	{ cell: "LUT__21965" port: "O" }
	terminal	{ cell: "LUT__21967" port: "I[0]" }
 }
net {
	name: "n13856"
	terminal	{ cell: "LUT__21962" port: "O" }
	terminal	{ cell: "LUT__21964" port: "I[0]" }
 }
net {
	name: "n13857"
	terminal	{ cell: "LUT__21963" port: "O" }
	terminal	{ cell: "LUT__21964" port: "I[1]" }
 }
net {
	name: "n13854"
	terminal	{ cell: "LUT__21959" port: "O" }
	terminal	{ cell: "LUT__21960" port: "I[0]" }
 }
net {
	name: "n13851"
	terminal	{ cell: "LUT__21956" port: "O" }
	terminal	{ cell: "LUT__21960" port: "I[1]" }
 }
net {
	name: "n13848"
	terminal	{ cell: "LUT__21953" port: "O" }
	terminal	{ cell: "LUT__21960" port: "I[2]" }
 }
net {
	name: "n13852"
	terminal	{ cell: "LUT__21957" port: "O" }
	terminal	{ cell: "LUT__21959" port: "I[0]" }
 }
net {
	name: "n13853"
	terminal	{ cell: "LUT__21958" port: "O" }
	terminal	{ cell: "LUT__21959" port: "I[1]" }
 }
net {
	name: "n13850"
	terminal	{ cell: "LUT__21955" port: "O" }
	terminal	{ cell: "LUT__21956" port: "I[0]" }
 }
net {
	name: "n13849"
	terminal	{ cell: "LUT__21954" port: "O" }
	terminal	{ cell: "LUT__21956" port: "I[2]" }
 }
net {
	name: "n13844"
	terminal	{ cell: "LUT__21949" port: "O" }
	terminal	{ cell: "LUT__21953" port: "I[0]" }
 }
net {
	name: "n13847"
	terminal	{ cell: "LUT__21952" port: "O" }
	terminal	{ cell: "LUT__21953" port: "I[1]" }
 }
net {
	name: "n13845"
	terminal	{ cell: "LUT__21950" port: "O" }
	terminal	{ cell: "LUT__21952" port: "I[0]" }
 }
net {
	name: "n13846"
	terminal	{ cell: "LUT__21951" port: "O" }
	terminal	{ cell: "LUT__21952" port: "I[1]" }
 }
net {
	name: "n13842"
	terminal	{ cell: "LUT__21947" port: "O" }
	terminal	{ cell: "LUT__21949" port: "I[0]" }
 }
net {
	name: "n13843"
	terminal	{ cell: "LUT__21948" port: "O" }
	terminal	{ cell: "LUT__21949" port: "I[1]" }
 }
net {
	name: "n13840"
	terminal	{ cell: "LUT__21944" port: "O" }
	terminal	{ cell: "LUT__21945" port: "I[0]" }
 }
net {
	name: "n13837"
	terminal	{ cell: "LUT__21941" port: "O" }
	terminal	{ cell: "LUT__21945" port: "I[1]" }
 }
net {
	name: "n13834"
	terminal	{ cell: "LUT__21938" port: "O" }
	terminal	{ cell: "LUT__21945" port: "I[2]" }
 }
net {
	name: "n13838"
	terminal	{ cell: "LUT__21942" port: "O" }
	terminal	{ cell: "LUT__21944" port: "I[0]" }
 }
net {
	name: "n13839"
	terminal	{ cell: "LUT__21943" port: "O" }
	terminal	{ cell: "LUT__21944" port: "I[1]" }
 }
net {
	name: "n13836"
	terminal	{ cell: "LUT__21940" port: "O" }
	terminal	{ cell: "LUT__21941" port: "I[0]" }
 }
net {
	name: "n13835"
	terminal	{ cell: "LUT__21939" port: "O" }
	terminal	{ cell: "LUT__21941" port: "I[2]" }
 }
net {
	name: "n13830"
	terminal	{ cell: "LUT__21934" port: "O" }
	terminal	{ cell: "LUT__21938" port: "I[0]" }
 }
net {
	name: "n13833"
	terminal	{ cell: "LUT__21937" port: "O" }
	terminal	{ cell: "LUT__21938" port: "I[1]" }
 }
net {
	name: "n13831"
	terminal	{ cell: "LUT__21935" port: "O" }
	terminal	{ cell: "LUT__21937" port: "I[0]" }
 }
net {
	name: "n13832"
	terminal	{ cell: "LUT__21936" port: "O" }
	terminal	{ cell: "LUT__21937" port: "I[1]" }
 }
net {
	name: "n13828"
	terminal	{ cell: "LUT__21932" port: "O" }
	terminal	{ cell: "LUT__21934" port: "I[0]" }
 }
net {
	name: "n13829"
	terminal	{ cell: "LUT__21933" port: "O" }
	terminal	{ cell: "LUT__21934" port: "I[1]" }
 }
net {
	name: "n13826"
	terminal	{ cell: "LUT__21929" port: "O" }
	terminal	{ cell: "LUT__21930" port: "I[0]" }
 }
net {
	name: "n13823"
	terminal	{ cell: "LUT__21926" port: "O" }
	terminal	{ cell: "LUT__21930" port: "I[1]" }
 }
net {
	name: "n13820"
	terminal	{ cell: "LUT__21923" port: "O" }
	terminal	{ cell: "LUT__21930" port: "I[2]" }
 }
net {
	name: "n13824"
	terminal	{ cell: "LUT__21927" port: "O" }
	terminal	{ cell: "LUT__21929" port: "I[0]" }
 }
net {
	name: "n13825"
	terminal	{ cell: "LUT__21928" port: "O" }
	terminal	{ cell: "LUT__21929" port: "I[1]" }
 }
net {
	name: "n13822"
	terminal	{ cell: "LUT__21925" port: "O" }
	terminal	{ cell: "LUT__21926" port: "I[0]" }
 }
net {
	name: "n13821"
	terminal	{ cell: "LUT__21924" port: "O" }
	terminal	{ cell: "LUT__21926" port: "I[2]" }
 }
net {
	name: "n13817"
	terminal	{ cell: "LUT__21920" port: "O" }
	terminal	{ cell: "LUT__21922" port: "I[0]" }
 }
net {
	name: "n13818"
	terminal	{ cell: "LUT__21921" port: "O" }
	terminal	{ cell: "LUT__21922" port: "I[1]" }
 }
net {
	name: "n13819"
	terminal	{ cell: "LUT__21922" port: "O" }
	terminal	{ cell: "LUT__21923" port: "I[1]" }
 }
net {
	name: "n13815"
	terminal	{ cell: "LUT__21918" port: "O" }
	terminal	{ cell: "LUT__21919" port: "I[1]" }
 }
net {
	name: "n13814"
	terminal	{ cell: "LUT__21917" port: "O" }
	terminal	{ cell: "LUT__21919" port: "I[0]" }
 }
net {
	name: "n13810"
	terminal	{ cell: "LUT__21912" port: "O" }
	terminal	{ cell: "LUT__21914" port: "I[0]" }
 }
net {
	name: "n13811"
	terminal	{ cell: "LUT__21913" port: "O" }
	terminal	{ cell: "LUT__21914" port: "I[1]" }
 }
net {
	name: "n13812"
	terminal	{ cell: "LUT__21914" port: "O" }
	terminal	{ cell: "LUT__21915" port: "I[0]" }
 }
net {
	name: "n13808"
	terminal	{ cell: "LUT__21910" port: "O" }
	terminal	{ cell: "LUT__21911" port: "I[0]" }
 }
net {
	name: "n13807"
	terminal	{ cell: "LUT__21909" port: "O" }
	terminal	{ cell: "LUT__21911" port: "I[2]" }
 }
net {
	name: "n13809"
	terminal	{ cell: "LUT__21911" port: "O" }
	terminal	{ cell: "LUT__21915" port: "I[1]" }
 }
net {
	name: "n13802"
	terminal	{ cell: "LUT__21904" port: "O" }
	terminal	{ cell: "LUT__21908" port: "I[0]" }
 }
net {
	name: "n13805"
	terminal	{ cell: "LUT__21907" port: "O" }
	terminal	{ cell: "LUT__21908" port: "I[1]" }
 }
net {
	name: "n13806"
	terminal	{ cell: "LUT__21908" port: "O" }
	terminal	{ cell: "LUT__21915" port: "I[2]" }
 }
net {
	name: "n13804"
	terminal	{ cell: "LUT__21906" port: "O" }
	terminal	{ cell: "LUT__21907" port: "I[1]" }
 }
net {
	name: "n13803"
	terminal	{ cell: "LUT__21905" port: "O" }
	terminal	{ cell: "LUT__21907" port: "I[0]" }
 }
net {
	name: "n13800"
	terminal	{ cell: "LUT__21902" port: "O" }
	terminal	{ cell: "LUT__21904" port: "I[0]" }
 }
net {
	name: "n13801"
	terminal	{ cell: "LUT__21903" port: "O" }
	terminal	{ cell: "LUT__21904" port: "I[1]" }
 }
net {
	name: "n13798"
	terminal	{ cell: "LUT__21899" port: "O" }
	terminal	{ cell: "LUT__21900" port: "I[0]" }
 }
net {
	name: "n13795"
	terminal	{ cell: "LUT__21896" port: "O" }
	terminal	{ cell: "LUT__21900" port: "I[1]" }
 }
net {
	name: "n13792"
	terminal	{ cell: "LUT__21893" port: "O" }
	terminal	{ cell: "LUT__21900" port: "I[2]" }
 }
net {
	name: "n13797"
	terminal	{ cell: "LUT__21898" port: "O" }
	terminal	{ cell: "LUT__21899" port: "I[1]" }
 }
net {
	name: "n13796"
	terminal	{ cell: "LUT__21897" port: "O" }
	terminal	{ cell: "LUT__21899" port: "I[0]" }
 }
net {
	name: "n13794"
	terminal	{ cell: "LUT__21895" port: "O" }
	terminal	{ cell: "LUT__21896" port: "I[0]" }
 }
net {
	name: "n13793"
	terminal	{ cell: "LUT__21894" port: "O" }
	terminal	{ cell: "LUT__21896" port: "I[2]" }
 }
net {
	name: "n13788"
	terminal	{ cell: "LUT__21889" port: "O" }
	terminal	{ cell: "LUT__21893" port: "I[0]" }
 }
net {
	name: "n13791"
	terminal	{ cell: "LUT__21892" port: "O" }
	terminal	{ cell: "LUT__21893" port: "I[1]" }
 }
net {
	name: "n13789"
	terminal	{ cell: "LUT__21890" port: "O" }
	terminal	{ cell: "LUT__21892" port: "I[0]" }
 }
net {
	name: "n13790"
	terminal	{ cell: "LUT__21891" port: "O" }
	terminal	{ cell: "LUT__21892" port: "I[1]" }
 }
net {
	name: "n13786"
	terminal	{ cell: "LUT__21887" port: "O" }
	terminal	{ cell: "LUT__21889" port: "I[0]" }
 }
net {
	name: "n13787"
	terminal	{ cell: "LUT__21888" port: "O" }
	terminal	{ cell: "LUT__21889" port: "I[1]" }
 }
net {
	name: "n13784"
	terminal	{ cell: "LUT__21884" port: "O" }
	terminal	{ cell: "LUT__21885" port: "I[0]" }
 }
net {
	name: "n13781"
	terminal	{ cell: "LUT__21881" port: "O" }
	terminal	{ cell: "LUT__21885" port: "I[1]" }
 }
net {
	name: "n13778"
	terminal	{ cell: "LUT__21878" port: "O" }
	terminal	{ cell: "LUT__21885" port: "I[2]" }
 }
net {
	name: "n13782"
	terminal	{ cell: "LUT__21882" port: "O" }
	terminal	{ cell: "LUT__21884" port: "I[0]" }
 }
net {
	name: "n13783"
	terminal	{ cell: "LUT__21883" port: "O" }
	terminal	{ cell: "LUT__21884" port: "I[1]" }
 }
net {
	name: "n13780"
	terminal	{ cell: "LUT__21880" port: "O" }
	terminal	{ cell: "LUT__21881" port: "I[0]" }
 }
net {
	name: "n13779"
	terminal	{ cell: "LUT__21879" port: "O" }
	terminal	{ cell: "LUT__21881" port: "I[2]" }
 }
net {
	name: "n13774"
	terminal	{ cell: "LUT__21874" port: "O" }
	terminal	{ cell: "LUT__21878" port: "I[0]" }
 }
net {
	name: "n13777"
	terminal	{ cell: "LUT__21877" port: "O" }
	terminal	{ cell: "LUT__21878" port: "I[1]" }
 }
net {
	name: "n13775"
	terminal	{ cell: "LUT__21875" port: "O" }
	terminal	{ cell: "LUT__21877" port: "I[0]" }
 }
net {
	name: "n13776"
	terminal	{ cell: "LUT__21876" port: "O" }
	terminal	{ cell: "LUT__21877" port: "I[1]" }
 }
net {
	name: "n13772"
	terminal	{ cell: "LUT__21872" port: "O" }
	terminal	{ cell: "LUT__21874" port: "I[0]" }
 }
net {
	name: "n13773"
	terminal	{ cell: "LUT__21873" port: "O" }
	terminal	{ cell: "LUT__21874" port: "I[1]" }
 }
net {
	name: "n13770"
	terminal	{ cell: "LUT__21869" port: "O" }
	terminal	{ cell: "LUT__21870" port: "I[0]" }
 }
net {
	name: "n13767"
	terminal	{ cell: "LUT__21866" port: "O" }
	terminal	{ cell: "LUT__21870" port: "I[1]" }
 }
net {
	name: "n13764"
	terminal	{ cell: "LUT__21863" port: "O" }
	terminal	{ cell: "LUT__21870" port: "I[2]" }
 }
net {
	name: "n13768"
	terminal	{ cell: "LUT__21867" port: "O" }
	terminal	{ cell: "LUT__21869" port: "I[0]" }
 }
net {
	name: "n13769"
	terminal	{ cell: "LUT__21868" port: "O" }
	terminal	{ cell: "LUT__21869" port: "I[1]" }
 }
net {
	name: "n13766"
	terminal	{ cell: "LUT__21865" port: "O" }
	terminal	{ cell: "LUT__21866" port: "I[0]" }
 }
net {
	name: "n13765"
	terminal	{ cell: "LUT__21864" port: "O" }
	terminal	{ cell: "LUT__21866" port: "I[2]" }
 }
net {
	name: "n13760"
	terminal	{ cell: "LUT__21859" port: "O" }
	terminal	{ cell: "LUT__21863" port: "I[0]" }
 }
net {
	name: "n13763"
	terminal	{ cell: "LUT__21862" port: "O" }
	terminal	{ cell: "LUT__21863" port: "I[1]" }
 }
net {
	name: "n13761"
	terminal	{ cell: "LUT__21860" port: "O" }
	terminal	{ cell: "LUT__21862" port: "I[0]" }
 }
net {
	name: "n13762"
	terminal	{ cell: "LUT__21861" port: "O" }
	terminal	{ cell: "LUT__21862" port: "I[1]" }
 }
net {
	name: "n13759"
	terminal	{ cell: "LUT__21858" port: "O" }
	terminal	{ cell: "LUT__21859" port: "I[1]" }
 }
net {
	name: "n13758"
	terminal	{ cell: "LUT__21857" port: "O" }
	terminal	{ cell: "LUT__21859" port: "I[0]" }
 }
net {
	name: "n13754"
	terminal	{ cell: "LUT__21852" port: "O" }
	terminal	{ cell: "LUT__21854" port: "I[0]" }
 }
net {
	name: "n13755"
	terminal	{ cell: "LUT__21853" port: "O" }
	terminal	{ cell: "LUT__21854" port: "I[1]" }
 }
net {
	name: "n13756"
	terminal	{ cell: "LUT__21854" port: "O" }
	terminal	{ cell: "LUT__21855" port: "I[0]" }
 }
net {
	name: "n13752"
	terminal	{ cell: "LUT__21850" port: "O" }
	terminal	{ cell: "LUT__21851" port: "I[0]" }
 }
net {
	name: "n13751"
	terminal	{ cell: "LUT__21849" port: "O" }
	terminal	{ cell: "LUT__21851" port: "I[2]" }
 }
net {
	name: "n13746"
	terminal	{ cell: "LUT__21844" port: "O" }
	terminal	{ cell: "LUT__21848" port: "I[0]" }
 }
net {
	name: "n13749"
	terminal	{ cell: "LUT__21847" port: "O" }
	terminal	{ cell: "LUT__21848" port: "I[1]" }
 }
net {
	name: "n13750"
	terminal	{ cell: "LUT__21848" port: "O" }
	terminal	{ cell: "LUT__21855" port: "I[2]" }
 }
net {
	name: "n13747"
	terminal	{ cell: "LUT__21845" port: "O" }
	terminal	{ cell: "LUT__21847" port: "I[0]" }
 }
net {
	name: "n13748"
	terminal	{ cell: "LUT__21846" port: "O" }
	terminal	{ cell: "LUT__21847" port: "I[1]" }
 }
net {
	name: "n13744"
	terminal	{ cell: "LUT__21842" port: "O" }
	terminal	{ cell: "LUT__21844" port: "I[0]" }
 }
net {
	name: "n13745"
	terminal	{ cell: "LUT__21843" port: "O" }
	terminal	{ cell: "LUT__21844" port: "I[1]" }
 }
net {
	name: "n13742"
	terminal	{ cell: "LUT__21839" port: "O" }
	terminal	{ cell: "LUT__21840" port: "I[0]" }
 }
net {
	name: "n13739"
	terminal	{ cell: "LUT__21836" port: "O" }
	terminal	{ cell: "LUT__21840" port: "I[1]" }
 }
net {
	name: "n13736"
	terminal	{ cell: "LUT__21833" port: "O" }
	terminal	{ cell: "LUT__21840" port: "I[2]" }
 }
net {
	name: "n13741"
	terminal	{ cell: "LUT__21838" port: "O" }
	terminal	{ cell: "LUT__21839" port: "I[1]" }
 }
net {
	name: "n13740"
	terminal	{ cell: "LUT__21837" port: "O" }
	terminal	{ cell: "LUT__21839" port: "I[0]" }
 }
net {
	name: "n13738"
	terminal	{ cell: "LUT__21835" port: "O" }
	terminal	{ cell: "LUT__21836" port: "I[0]" }
 }
net {
	name: "n13737"
	terminal	{ cell: "LUT__21834" port: "O" }
	terminal	{ cell: "LUT__21836" port: "I[2]" }
 }
net {
	name: "n13732"
	terminal	{ cell: "LUT__21829" port: "O" }
	terminal	{ cell: "LUT__21833" port: "I[0]" }
 }
net {
	name: "n13735"
	terminal	{ cell: "LUT__21832" port: "O" }
	terminal	{ cell: "LUT__21833" port: "I[1]" }
 }
net {
	name: "n13733"
	terminal	{ cell: "LUT__21830" port: "O" }
	terminal	{ cell: "LUT__21832" port: "I[0]" }
 }
net {
	name: "n13734"
	terminal	{ cell: "LUT__21831" port: "O" }
	terminal	{ cell: "LUT__21832" port: "I[1]" }
 }
net {
	name: "n13730"
	terminal	{ cell: "LUT__21827" port: "O" }
	terminal	{ cell: "LUT__21829" port: "I[0]" }
 }
net {
	name: "n13731"
	terminal	{ cell: "LUT__21828" port: "O" }
	terminal	{ cell: "LUT__21829" port: "I[1]" }
 }
net {
	name: "n13728"
	terminal	{ cell: "LUT__21824" port: "O" }
	terminal	{ cell: "LUT__21825" port: "I[0]" }
 }
net {
	name: "n13725"
	terminal	{ cell: "LUT__21821" port: "O" }
	terminal	{ cell: "LUT__21825" port: "I[1]" }
 }
net {
	name: "n13722"
	terminal	{ cell: "LUT__21818" port: "O" }
	terminal	{ cell: "LUT__21825" port: "I[2]" }
 }
net {
	name: "n13726"
	terminal	{ cell: "LUT__21822" port: "O" }
	terminal	{ cell: "LUT__21824" port: "I[0]" }
 }
net {
	name: "n13727"
	terminal	{ cell: "LUT__21823" port: "O" }
	terminal	{ cell: "LUT__21824" port: "I[1]" }
 }
net {
	name: "n13724"
	terminal	{ cell: "LUT__21820" port: "O" }
	terminal	{ cell: "LUT__21821" port: "I[0]" }
 }
net {
	name: "n13723"
	terminal	{ cell: "LUT__21819" port: "O" }
	terminal	{ cell: "LUT__21821" port: "I[2]" }
 }
net {
	name: "n13718"
	terminal	{ cell: "LUT__21814" port: "O" }
	terminal	{ cell: "LUT__21818" port: "I[0]" }
 }
net {
	name: "n13721"
	terminal	{ cell: "LUT__21817" port: "O" }
	terminal	{ cell: "LUT__21818" port: "I[1]" }
 }
net {
	name: "n13719"
	terminal	{ cell: "LUT__21815" port: "O" }
	terminal	{ cell: "LUT__21817" port: "I[0]" }
 }
net {
	name: "n13720"
	terminal	{ cell: "LUT__21816" port: "O" }
	terminal	{ cell: "LUT__21817" port: "I[1]" }
 }
net {
	name: "n13716"
	terminal	{ cell: "LUT__21812" port: "O" }
	terminal	{ cell: "LUT__21814" port: "I[0]" }
 }
net {
	name: "n13717"
	terminal	{ cell: "LUT__21813" port: "O" }
	terminal	{ cell: "LUT__21814" port: "I[1]" }
 }
net {
	name: "n13714"
	terminal	{ cell: "LUT__21809" port: "O" }
	terminal	{ cell: "LUT__21810" port: "I[0]" }
 }
net {
	name: "n13711"
	terminal	{ cell: "LUT__21806" port: "O" }
	terminal	{ cell: "LUT__21810" port: "I[1]" }
 }
net {
	name: "n13708"
	terminal	{ cell: "LUT__21803" port: "O" }
	terminal	{ cell: "LUT__21810" port: "I[2]" }
 }
net {
	name: "n13712"
	terminal	{ cell: "LUT__21807" port: "O" }
	terminal	{ cell: "LUT__21809" port: "I[0]" }
 }
net {
	name: "n13713"
	terminal	{ cell: "LUT__21808" port: "O" }
	terminal	{ cell: "LUT__21809" port: "I[1]" }
 }
net {
	name: "n13710"
	terminal	{ cell: "LUT__21805" port: "O" }
	terminal	{ cell: "LUT__21806" port: "I[0]" }
 }
net {
	name: "n13709"
	terminal	{ cell: "LUT__21804" port: "O" }
	terminal	{ cell: "LUT__21806" port: "I[2]" }
 }
net {
	name: "n13705"
	terminal	{ cell: "LUT__21800" port: "O" }
	terminal	{ cell: "LUT__21802" port: "I[0]" }
 }
net {
	name: "n13706"
	terminal	{ cell: "LUT__21801" port: "O" }
	terminal	{ cell: "LUT__21802" port: "I[1]" }
 }
net {
	name: "n13707"
	terminal	{ cell: "LUT__21802" port: "O" }
	terminal	{ cell: "LUT__21803" port: "I[1]" }
 }
net {
	name: "n13702"
	terminal	{ cell: "LUT__21797" port: "O" }
	terminal	{ cell: "LUT__21799" port: "I[0]" }
 }
net {
	name: "n13703"
	terminal	{ cell: "LUT__21798" port: "O" }
	terminal	{ cell: "LUT__21799" port: "I[1]" }
 }
net {
	name: "n13704"
	terminal	{ cell: "LUT__21799" port: "O" }
	terminal	{ cell: "LUT__21803" port: "I[0]" }
 }
net {
	name: "n13698"
	terminal	{ cell: "LUT__21792" port: "O" }
	terminal	{ cell: "LUT__21794" port: "I[0]" }
 }
net {
	name: "n13699"
	terminal	{ cell: "LUT__21793" port: "O" }
	terminal	{ cell: "LUT__21794" port: "I[1]" }
 }
net {
	name: "n13700"
	terminal	{ cell: "LUT__21794" port: "O" }
	terminal	{ cell: "LUT__21795" port: "I[1]" }
 }
net {
	name: "n13696"
	terminal	{ cell: "LUT__21790" port: "O" }
	terminal	{ cell: "LUT__21791" port: "I[1]" }
 }
net {
	name: "n13695"
	terminal	{ cell: "LUT__21789" port: "O" }
	terminal	{ cell: "LUT__21791" port: "I[0]" }
 }
net {
	name: "n13693"
	terminal	{ cell: "LUT__21787" port: "O" }
	terminal	{ cell: "LUT__21788" port: "I[1]" }
 }
net {
	name: "n13690"
	terminal	{ cell: "LUT__21784" port: "O" }
	terminal	{ cell: "LUT__21788" port: "I[2]" }
 }
net {
	name: "n13692"
	terminal	{ cell: "LUT__21786" port: "O" }
	terminal	{ cell: "LUT__21787" port: "I[1]" }
 }
net {
	name: "n13691"
	terminal	{ cell: "LUT__21785" port: "O" }
	terminal	{ cell: "LUT__21787" port: "I[0]" }
 }
net {
	name: "n13689"
	terminal	{ cell: "LUT__21783" port: "O" }
	terminal	{ cell: "LUT__21784" port: "I[0]" }
 }
net {
	name: "n13688"
	terminal	{ cell: "LUT__21782" port: "O" }
	terminal	{ cell: "LUT__21784" port: "I[2]" }
 }
net {
	name: "n13682"
	terminal	{ cell: "LUT__21776" port: "O" }
	terminal	{ cell: "LUT__21778" port: "I[0]" }
 }
net {
	name: "n13683"
	terminal	{ cell: "LUT__21777" port: "O" }
	terminal	{ cell: "LUT__21778" port: "I[1]" }
 }
net {
	name: "n13684"
	terminal	{ cell: "LUT__21778" port: "O" }
	terminal	{ cell: "LUT__21779" port: "I[0]" }
 }
net {
	name: "n13680"
	terminal	{ cell: "LUT__21774" port: "O" }
	terminal	{ cell: "LUT__21775" port: "I[1]" }
 }
net {
	name: "n13679"
	terminal	{ cell: "LUT__21773" port: "O" }
	terminal	{ cell: "LUT__21775" port: "I[0]" }
 }
net {
	name: "n13677"
	terminal	{ cell: "LUT__21771" port: "O" }
	terminal	{ cell: "LUT__21772" port: "I[1]" }
 }
net {
	name: "n13674"
	terminal	{ cell: "LUT__21768" port: "O" }
	terminal	{ cell: "LUT__21772" port: "I[2]" }
 }
net {
	name: "n13676"
	terminal	{ cell: "LUT__21770" port: "O" }
	terminal	{ cell: "LUT__21771" port: "I[1]" }
 }
net {
	name: "n13675"
	terminal	{ cell: "LUT__21769" port: "O" }
	terminal	{ cell: "LUT__21771" port: "I[0]" }
 }
net {
	name: "n13673"
	terminal	{ cell: "LUT__21767" port: "O" }
	terminal	{ cell: "LUT__21768" port: "I[0]" }
 }
net {
	name: "n13672"
	terminal	{ cell: "LUT__21766" port: "O" }
	terminal	{ cell: "LUT__21768" port: "I[2]" }
 }
net {
	name: "n13670"
	terminal	{ cell: "LUT__21764" port: "O" }
	terminal	{ cell: "LUT__21765" port: "I[0]" }
 }
net {
	name: "n13667"
	terminal	{ cell: "LUT__21761" port: "O" }
	terminal	{ cell: "LUT__21765" port: "I[1]" }
 }
net {
	name: "n13668"
	terminal	{ cell: "LUT__21762" port: "O" }
	terminal	{ cell: "LUT__21764" port: "I[0]" }
 }
net {
	name: "n13669"
	terminal	{ cell: "LUT__21763" port: "O" }
	terminal	{ cell: "LUT__21764" port: "I[1]" }
 }
net {
	name: "MipiTx_DATA[54]"
	terminal	{ cell: "LUT__22937" port: "O" }
	terminal	{ cell: "MipiTx_DATA[54]" port: "outpad" }
 }
net {
	name: "n13665"
	terminal	{ cell: "LUT__21759" port: "O" }
	terminal	{ cell: "LUT__21761" port: "I[0]" }
 }
net {
	name: "n13666"
	terminal	{ cell: "LUT__21760" port: "O" }
	terminal	{ cell: "LUT__21761" port: "I[1]" }
 }
net {
	name: "n13663"
	terminal	{ cell: "LUT__21757" port: "O" }
	terminal	{ cell: "LUT__21758" port: "I[1]" }
 }
net {
	name: "n13660"
	terminal	{ cell: "LUT__21754" port: "O" }
	terminal	{ cell: "LUT__21758" port: "I[2]" }
 }
net {
	name: "n13661"
	terminal	{ cell: "LUT__21755" port: "O" }
	terminal	{ cell: "LUT__21757" port: "I[0]" }
 }
net {
	name: "n13662"
	terminal	{ cell: "LUT__21756" port: "O" }
	terminal	{ cell: "LUT__21757" port: "I[1]" }
 }
net {
	name: "n13659"
	terminal	{ cell: "LUT__21753" port: "O" }
	terminal	{ cell: "LUT__21754" port: "I[0]" }
 }
net {
	name: "n13658"
	terminal	{ cell: "LUT__21752" port: "O" }
	terminal	{ cell: "LUT__21754" port: "I[2]" }
 }
net {
	name: "n13656"
	terminal	{ cell: "LUT__21750" port: "O" }
	terminal	{ cell: "LUT__21751" port: "I[0]" }
 }
net {
	name: "n13653"
	terminal	{ cell: "LUT__21747" port: "O" }
	terminal	{ cell: "LUT__21751" port: "I[1]" }
 }
net {
	name: "n13657"
	terminal	{ cell: "LUT__21751" port: "O" }
	terminal	{ cell: "LUT__27474" port: "I[1]" }
 }
net {
	name: "n13654"
	terminal	{ cell: "LUT__21748" port: "O" }
	terminal	{ cell: "LUT__21750" port: "I[0]" }
 }
net {
	name: "n13655"
	terminal	{ cell: "LUT__21749" port: "O" }
	terminal	{ cell: "LUT__21750" port: "I[1]" }
 }
net {
	name: "n13652"
	terminal	{ cell: "LUT__21746" port: "O" }
	terminal	{ cell: "LUT__21747" port: "I[1]" }
 }
net {
	name: "n13651"
	terminal	{ cell: "LUT__21745" port: "O" }
	terminal	{ cell: "LUT__21747" port: "I[0]" }
 }
net {
	name: "n13649"
	terminal	{ cell: "LUT__21743" port: "O" }
	terminal	{ cell: "LUT__21744" port: "I[1]" }
 }
net {
	name: "n13646"
	terminal	{ cell: "LUT__21740" port: "O" }
	terminal	{ cell: "LUT__21744" port: "I[2]" }
 }
net {
	name: "n13650"
	terminal	{ cell: "LUT__21744" port: "O" }
	terminal	{ cell: "LUT__27474" port: "I[0]" }
 }
net {
	name: "n13648"
	terminal	{ cell: "LUT__21742" port: "O" }
	terminal	{ cell: "LUT__21743" port: "I[1]" }
 }
net {
	name: "n13647"
	terminal	{ cell: "LUT__21741" port: "O" }
	terminal	{ cell: "LUT__21743" port: "I[0]" }
 }
net {
	name: "n13645"
	terminal	{ cell: "LUT__21739" port: "O" }
	terminal	{ cell: "LUT__21740" port: "I[0]" }
 }
net {
	name: "n13644"
	terminal	{ cell: "LUT__21738" port: "O" }
	terminal	{ cell: "LUT__21740" port: "I[2]" }
 }
net {
	name: "n13642"
	terminal	{ cell: "LUT__21736" port: "O" }
	terminal	{ cell: "LUT__21737" port: "I[0]" }
 }
net {
	name: "n13639"
	terminal	{ cell: "LUT__21733" port: "O" }
	terminal	{ cell: "LUT__21737" port: "I[1]" }
 }
net {
	name: "n13640"
	terminal	{ cell: "LUT__21734" port: "O" }
	terminal	{ cell: "LUT__21736" port: "I[0]" }
 }
net {
	name: "n13641"
	terminal	{ cell: "LUT__21735" port: "O" }
	terminal	{ cell: "LUT__21736" port: "I[1]" }
 }
net {
	name: "n13637"
	terminal	{ cell: "LUT__21731" port: "O" }
	terminal	{ cell: "LUT__21733" port: "I[0]" }
 }
net {
	name: "n13638"
	terminal	{ cell: "LUT__21732" port: "O" }
	terminal	{ cell: "LUT__21733" port: "I[1]" }
 }
net {
	name: "n13635"
	terminal	{ cell: "LUT__21729" port: "O" }
	terminal	{ cell: "LUT__21730" port: "I[1]" }
 }
net {
	name: "n13632"
	terminal	{ cell: "LUT__21726" port: "O" }
	terminal	{ cell: "LUT__21730" port: "I[2]" }
 }
net {
	name: "n13633"
	terminal	{ cell: "LUT__21727" port: "O" }
	terminal	{ cell: "LUT__21729" port: "I[0]" }
 }
net {
	name: "n13634"
	terminal	{ cell: "LUT__21728" port: "O" }
	terminal	{ cell: "LUT__21729" port: "I[1]" }
 }
net {
	name: "n13631"
	terminal	{ cell: "LUT__21725" port: "O" }
	terminal	{ cell: "LUT__21726" port: "I[0]" }
 }
net {
	name: "n13630"
	terminal	{ cell: "LUT__21724" port: "O" }
	terminal	{ cell: "LUT__21726" port: "I[2]" }
 }
net {
	name: "n13626"
	terminal	{ cell: "LUT__21720" port: "O" }
	terminal	{ cell: "LUT__21722" port: "I[0]" }
 }
net {
	name: "n13627"
	terminal	{ cell: "LUT__21721" port: "O" }
	terminal	{ cell: "LUT__21722" port: "I[1]" }
 }
net {
	name: "n13628"
	terminal	{ cell: "LUT__21722" port: "O" }
	terminal	{ cell: "LUT__21723" port: "I[0]" }
 }
net {
	name: "n13623"
	terminal	{ cell: "LUT__21717" port: "O" }
	terminal	{ cell: "LUT__21719" port: "I[0]" }
 }
net {
	name: "n13624"
	terminal	{ cell: "LUT__21718" port: "O" }
	terminal	{ cell: "LUT__21719" port: "I[1]" }
 }
net {
	name: "n13625"
	terminal	{ cell: "LUT__21719" port: "O" }
	terminal	{ cell: "LUT__21723" port: "I[1]" }
 }
net {
	name: "n13621"
	terminal	{ cell: "LUT__21715" port: "O" }
	terminal	{ cell: "LUT__21716" port: "I[1]" }
 }
net {
	name: "n13618"
	terminal	{ cell: "LUT__21712" port: "O" }
	terminal	{ cell: "LUT__21716" port: "I[2]" }
 }
net {
	name: "n13622"
	terminal	{ cell: "LUT__21716" port: "O" }
	terminal	{ cell: "LUT__27470" port: "I[0]" }
 }
net {
	name: "n13620"
	terminal	{ cell: "LUT__21714" port: "O" }
	terminal	{ cell: "LUT__21715" port: "I[1]" }
 }
net {
	name: "n13619"
	terminal	{ cell: "LUT__21713" port: "O" }
	terminal	{ cell: "LUT__21715" port: "I[0]" }
 }
net {
	name: "n13617"
	terminal	{ cell: "LUT__21711" port: "O" }
	terminal	{ cell: "LUT__21712" port: "I[0]" }
 }
net {
	name: "n13616"
	terminal	{ cell: "LUT__21710" port: "O" }
	terminal	{ cell: "LUT__21712" port: "I[2]" }
 }
net {
	name: "n13614"
	terminal	{ cell: "LUT__21708" port: "O" }
	terminal	{ cell: "LUT__21709" port: "I[2]" }
 }
net {
	name: "n13615"
	terminal	{ cell: "LUT__21709" port: "O" }
	terminal	{ cell: "LUT__27466" port: "I[1]" }
 }
net {
	name: "n13612"
	terminal	{ cell: "LUT__21706" port: "O" }
	terminal	{ cell: "LUT__21707" port: "I[2]" }
 }
net {
	name: "n13610"
	terminal	{ cell: "LUT__21704" port: "O" }
	terminal	{ cell: "LUT__21705" port: "I[2]" }
 }
net {
	name: "n13611"
	terminal	{ cell: "LUT__21705" port: "O" }
	terminal	{ cell: "LUT__27466" port: "I[2]" }
 }
net {
	name: "n13608"
	terminal	{ cell: "LUT__21702" port: "O" }
	terminal	{ cell: "LUT__21703" port: "I[0]" }
 }
net {
	name: "n13606"
	terminal	{ cell: "LUT__21700" port: "O" }
	terminal	{ cell: "LUT__21703" port: "I[2]" }
 }
net {
	name: "n13607"
	terminal	{ cell: "LUT__21701" port: "O" }
	terminal	{ cell: "LUT__21702" port: "I[2]" }
 }
net {
	name: "n13602"
	terminal	{ cell: "LUT__21696" port: "O" }
	terminal	{ cell: "LUT__21697" port: "I[2]" }
 }
net {
	name: "n13600"
	terminal	{ cell: "LUT__21694" port: "O" }
	terminal	{ cell: "LUT__21695" port: "I[2]" }
 }
net {
	name: "n4830"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i12" port: "O" }
	terminal	{ cell: "LUT__21661" port: "I[0]" }
 }
net {
	name: "n4769"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i27" port: "O" }
	terminal	{ cell: "LUT__21661" port: "I[1]" }
 }
net {
	name: "n4832"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i11" port: "O" }
	terminal	{ cell: "LUT__21659" port: "I[0]" }
 }
net {
	name: "n4771"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i26" port: "O" }
	terminal	{ cell: "LUT__21659" port: "I[1]" }
 }
net {
	name: "n4836"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i9" port: "O" }
	terminal	{ cell: "LUT__21655" port: "I[0]" }
 }
net {
	name: "n4775"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i24" port: "O" }
	terminal	{ cell: "LUT__21655" port: "I[1]" }
 }
net {
	name: "n4840"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i7" port: "O" }
	terminal	{ cell: "LUT__21651" port: "I[0]" }
 }
net {
	name: "n4779"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i22" port: "O" }
	terminal	{ cell: "LUT__21651" port: "I[1]" }
 }
net {
	name: "n4844"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i5" port: "O" }
	terminal	{ cell: "LUT__21647" port: "I[0]" }
 }
net {
	name: "n4783"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i20" port: "O" }
	terminal	{ cell: "LUT__21647" port: "I[1]" }
 }
net {
	name: "n4846"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i4" port: "O" }
	terminal	{ cell: "LUT__21645" port: "I[0]" }
 }
net {
	name: "n4785"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i19" port: "O" }
	terminal	{ cell: "LUT__21645" port: "I[1]" }
 }
net {
	name: "n4848"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i3" port: "O" }
	terminal	{ cell: "LUT__21643" port: "I[0]" }
 }
net {
	name: "n4787"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i18" port: "O" }
	terminal	{ cell: "LUT__21643" port: "I[1]" }
 }
net {
	name: "n4791"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i16" port: "O" }
	terminal	{ cell: "LUT__21639" port: "I[1]" }
 }
net {
	name: "MipiTx_DATA[4]"
	terminal	{ cell: "LUT__23096" port: "O" }
	terminal	{ cell: "MipiTx_DATA[4]" port: "outpad" }
 }
net {
	name: "n13509"
	terminal	{ cell: "LUT__21515" port: "O" }
	terminal	{ cell: "LUT__21624" port: "I[0]" }
	terminal	{ cell: "LUT__21560" port: "I[1]" }
	terminal	{ cell: "LUT__21558" port: "I[2]" }
	terminal	{ cell: "LUT__21554" port: "I[2]" }
	terminal	{ cell: "LUT__21524" port: "I[1]" }
	terminal	{ cell: "LUT__21517" port: "I[1]" }
 }
net {
	name: "n13273"
	terminal	{ cell: "LUT__21011" port: "O" }
	terminal	{ cell: "LUT__21624" port: "I[1]" }
	terminal	{ cell: "LUT__21012" port: "I[1]" }
 }
net {
	name: "n13580"
	terminal	{ cell: "LUT__21603" port: "O" }
	terminal	{ cell: "LUT__21623" port: "I[0]" }
	terminal	{ cell: "LUT__21620" port: "I[2]" }
	terminal	{ cell: "LUT__21614" port: "I[2]" }
	terminal	{ cell: "LUT__21610" port: "I[0]" }
	terminal	{ cell: "LUT__21607" port: "I[2]" }
	terminal	{ cell: "LUT__21604" port: "I[3]" }
	terminal	{ cell: "LUT__21617" port: "I[3]" }
 }
net {
	name: "n13581"
	terminal	{ cell: "LUT__21611" port: "O" }
	terminal	{ cell: "LUT__21623" port: "I[1]" }
	terminal	{ cell: "LUT__21622" port: "I[1]" }
	terminal	{ cell: "LUT__21620" port: "I[1]" }
	terminal	{ cell: "LUT__21619" port: "I[1]" }
	terminal	{ cell: "LUT__21618" port: "I[1]" }
	terminal	{ cell: "LUT__21616" port: "I[1]" }
	terminal	{ cell: "LUT__21615" port: "I[1]" }
	terminal	{ cell: "LUT__21614" port: "I[3]" }
	terminal	{ cell: "LUT__21613" port: "I[3]" }
	terminal	{ cell: "LUT__21612" port: "I[3]" }
	terminal	{ cell: "LUT__21617" port: "I[1]" }
	terminal	{ cell: "LUT__21621" port: "I[1]" }
 }
net {
	name: "n13515"
	terminal	{ cell: "LUT__21525" port: "O" }
	terminal	{ cell: "LUT__21622" port: "I[0]" }
	terminal	{ cell: "LUT__21619" port: "I[2]" }
	terminal	{ cell: "LUT__21616" port: "I[3]" }
	terminal	{ cell: "LUT__21613" port: "I[2]" }
	terminal	{ cell: "LUT__21606" port: "I[2]" }
	terminal	{ cell: "LUT__21602" port: "I[3]" }
	terminal	{ cell: "LUT__21526" port: "I[2]" }
	terminal	{ cell: "LUT__21609" port: "I[0]" }
 }
net {
	name: "n13512"
	terminal	{ cell: "LUT__21518" port: "O" }
	terminal	{ cell: "LUT__21618" port: "I[2]" }
	terminal	{ cell: "LUT__21615" port: "I[3]" }
	terminal	{ cell: "LUT__21612" port: "I[2]" }
	terminal	{ cell: "LUT__21608" port: "I[0]" }
	terminal	{ cell: "LUT__21520" port: "I[2]" }
	terminal	{ cell: "LUT__21601" port: "I[3]" }
	terminal	{ cell: "LUT__21605" port: "I[2]" }
	terminal	{ cell: "LUT__21621" port: "I[0]" }
 }
net {
	name: "n13278"
	terminal	{ cell: "LUT__21016" port: "O" }
	terminal	{ cell: "LUT__21611" port: "I[2]" }
	terminal	{ cell: "LUT__21519" port: "I[3]" }
	terminal	{ cell: "LUT__21017" port: "I[3]" }
	terminal	{ cell: "LUT__21272" port: "I[3]" }
 }
net {
	name: "n13513"
	terminal	{ cell: "LUT__21519" port: "O" }
	terminal	{ cell: "LUT__21610" port: "I[1]" }
	terminal	{ cell: "LUT__21608" port: "I[1]" }
	terminal	{ cell: "LUT__21607" port: "I[1]" }
	terminal	{ cell: "LUT__21606" port: "I[1]" }
	terminal	{ cell: "LUT__21604" port: "I[1]" }
	terminal	{ cell: "LUT__21602" port: "I[1]" }
	terminal	{ cell: "LUT__21526" port: "I[3]" }
	terminal	{ cell: "LUT__21520" port: "I[3]" }
	terminal	{ cell: "LUT__21601" port: "I[1]" }
	terminal	{ cell: "LUT__21605" port: "I[1]" }
	terminal	{ cell: "LUT__21609" port: "I[1]" }
 }
net {
	name: "n13511"
	terminal	{ cell: "LUT__21517" port: "O" }
	terminal	{ cell: "LUT__21603" port: "I[0]" }
	terminal	{ cell: "LUT__21518" port: "I[1]" }
 }
net {
	name: "n13578"
	terminal	{ cell: "LUT__21598" port: "O" }
	terminal	{ cell: "LUT__21599" port: "I[0]" }
 }
net {
	name: "n13577"
	terminal	{ cell: "LUT__21596" port: "O" }
	terminal	{ cell: "LUT__21597" port: "I[1]" }
 }
net {
	name: "n13507"
	terminal	{ cell: "LUT__21513" port: "O" }
	terminal	{ cell: "LUT__21596" port: "I[0]" }
	terminal	{ cell: "LUT__21572" port: "I[0]" }
	terminal	{ cell: "LUT__21566" port: "I[0]" }
	terminal	{ cell: "LUT__21515" port: "I[0]" }
 }
net {
	name: "n13575"
	terminal	{ cell: "LUT__21594" port: "O" }
	terminal	{ cell: "LUT__21595" port: "I[2]" }
 }
net {
	name: "n13572"
	terminal	{ cell: "LUT__21591" port: "O" }
	terminal	{ cell: "LUT__21592" port: "I[2]" }
 }
net {
	name: "n13569"
	terminal	{ cell: "LUT__21588" port: "O" }
	terminal	{ cell: "LUT__21589" port: "I[2]" }
 }
net {
	name: "n14724"
	terminal	{ cell: "LUT__27442" port: "O" }
	terminal	{ cell: "LUT__21587" port: "I[1]" }
 }
net {
	name: "n13567"
	terminal	{ cell: "LUT__21586" port: "O" }
	terminal	{ cell: "LUT__21587" port: "I[2]" }
 }
net {
	name: "n13563"
	terminal	{ cell: "LUT__21582" port: "O" }
	terminal	{ cell: "LUT__21583" port: "I[2]" }
 }
net {
	name: "n13561"
	terminal	{ cell: "LUT__21580" port: "O" }
	terminal	{ cell: "LUT__21581" port: "I[0]" }
 }
net {
	name: "n13558"
	terminal	{ cell: "LUT__21577" port: "O" }
	terminal	{ cell: "LUT__21581" port: "I[2]" }
 }
net {
	name: "n13560"
	terminal	{ cell: "LUT__21579" port: "O" }
	terminal	{ cell: "LUT__21580" port: "I[2]" }
 }
net {
	name: "jtag_inst1_CAPTURE"
	terminal	{ cell: "jtag_inst1_CAPTURE" port: "inpad" }
	terminal	{ cell: "LUT__21572" port: "I[1]" }
	terminal	{ cell: "LUT__21395" port: "I[0]" }
	terminal	{ cell: "LUT__21314" port: "I[1]" }
	terminal	{ cell: "LUT__21281" port: "I[1]" }
	terminal	{ cell: "LUT__21274" port: "I[0]" }
	terminal	{ cell: "LUT__21131" port: "I[0]" }
	terminal	{ cell: "LUT__21073" port: "I[1]" }
	terminal	{ cell: "LUT__21070" port: "I[2]" }
	terminal	{ cell: "LUT__21055" port: "I[1]" }
	terminal	{ cell: "LUT__21043" port: "I[0]" }
 }
net {
	name: "n13551"
	terminal	{ cell: "LUT__21567" port: "O" }
	terminal	{ cell: "LUT__21571" port: "I[3]" }
	terminal	{ cell: "LUT__21568" port: "I[0]" }
 }
net {
	name: "n13553"
	terminal	{ cell: "LUT__21571" port: "O" }
	terminal	{ cell: "LUT__21573" port: "I[2]" }
 }
net {
	name: "n13550"
	terminal	{ cell: "LUT__21566" port: "O" }
	terminal	{ cell: "LUT__21567" port: "I[0]" }
 }
net {
	name: "n13548"
	terminal	{ cell: "LUT__21563" port: "O" }
	terminal	{ cell: "LUT__21564" port: "I[2]" }
 }
net {
	name: "n13546"
	terminal	{ cell: "LUT__21561" port: "O" }
	terminal	{ cell: "LUT__21563" port: "I[3]" }
 }
net {
	name: "n13540"
	terminal	{ cell: "LUT__21553" port: "O" }
	terminal	{ cell: "LUT__21560" port: "I[0]" }
	terminal	{ cell: "LUT__21558" port: "I[0]" }
	terminal	{ cell: "LUT__21554" port: "I[0]" }
 }
net {
	name: "n13287"
	terminal	{ cell: "LUT__21027" port: "O" }
	terminal	{ cell: "LUT__21560" port: "I[2]" }
	terminal	{ cell: "LUT__21558" port: "I[1]" }
	terminal	{ cell: "LUT__21554" port: "I[1]" }
	terminal	{ cell: "LUT__21028" port: "I[3]" }
 }
net {
	name: "n13544"
	terminal	{ cell: "LUT__21559" port: "O" }
	terminal	{ cell: "LUT__21560" port: "I[3]" }
 }
net {
	name: "n12725"
	terminal	{ cell: "LUT__19721" port: "O" }
	terminal	{ cell: "LUT__21559" port: "I[2]" }
	terminal	{ cell: "LUT__19723" port: "I[3]" }
 }
net {
	name: "n13538"
	terminal	{ cell: "LUT__21551" port: "O" }
	terminal	{ cell: "LUT__21552" port: "I[0]" }
 }
net {
	name: "n13530"
	terminal	{ cell: "LUT__21542" port: "O" }
	terminal	{ cell: "LUT__21551" port: "I[0]" }
	terminal	{ cell: "LUT__21543" port: "I[1]" }
 }
net {
	name: "n13531"
	terminal	{ cell: "LUT__21543" port: "O" }
	terminal	{ cell: "LUT__21548" port: "I[0]" }
 }
net {
	name: "n13532"
	terminal	{ cell: "LUT__21545" port: "O" }
	terminal	{ cell: "LUT__21546" port: "I[0]" }
 }
net {
	name: "n9986"
	terminal	{ cell: "LUT__21544" port: "O" }
	terminal	{ cell: "LUT__21545" port: "I[0]" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i1" port: "I[1]" }
 }
net {
	name: "n13526"
	terminal	{ cell: "LUT__21538" port: "O" }
	terminal	{ cell: "LUT__21542" port: "I[0]" }
 }
net {
	name: "n13527"
	terminal	{ cell: "LUT__21539" port: "O" }
	terminal	{ cell: "LUT__21542" port: "I[1]" }
 }
net {
	name: "n13528"
	terminal	{ cell: "LUT__21540" port: "O" }
	terminal	{ cell: "LUT__21542" port: "I[2]" }
 }
net {
	name: "n13529"
	terminal	{ cell: "LUT__21541" port: "O" }
	terminal	{ cell: "LUT__21542" port: "I[3]" }
 }
net {
	name: "n13524"
	terminal	{ cell: "LUT__21536" port: "O" }
	terminal	{ cell: "LUT__21537" port: "I[3]" }
 }
net {
	name: "n13523"
	terminal	{ cell: "LUT__21535" port: "O" }
	terminal	{ cell: "LUT__21537" port: "I[2]" }
 }
net {
	name: "n13522"
	terminal	{ cell: "LUT__21534" port: "O" }
	terminal	{ cell: "LUT__21537" port: "I[1]" }
 }
net {
	name: "n13521"
	terminal	{ cell: "LUT__21533" port: "O" }
	terminal	{ cell: "LUT__21537" port: "I[0]" }
 }
net {
	name: "n13517"
	terminal	{ cell: "LUT__21528" port: "O" }
	terminal	{ cell: "LUT__21531" port: "I[0]" }
 }
net {
	name: "n13518"
	terminal	{ cell: "LUT__21529" port: "O" }
	terminal	{ cell: "LUT__21531" port: "I[1]" }
 }
net {
	name: "n13519"
	terminal	{ cell: "LUT__21530" port: "O" }
	terminal	{ cell: "LUT__21531" port: "I[2]" }
 }
net {
	name: "n13516"
	terminal	{ cell: "LUT__21527" port: "O" }
	terminal	{ cell: "LUT__21528" port: "I[3]" }
 }
net {
	name: "n13274"
	terminal	{ cell: "LUT__21012" port: "O" }
	terminal	{ cell: "LUT__21524" port: "I[0]" }
	terminal	{ cell: "LUT__21517" port: "I[3]" }
	terminal	{ cell: "LUT__21017" port: "I[0]" }
	terminal	{ cell: "LUT__21272" port: "I[1]" }
 }
net {
	name: "n13510"
	terminal	{ cell: "LUT__21516" port: "O" }
	terminal	{ cell: "LUT__21524" port: "I[2]" }
	terminal	{ cell: "LUT__21517" port: "I[2]" }
 }
net {
	name: "n13514"
	terminal	{ cell: "LUT__21524" port: "O" }
	terminal	{ cell: "LUT__21525" port: "I[2]" }
 }
net {
	name: "n13503"
	terminal	{ cell: "LUT__21506" port: "O" }
	terminal	{ cell: "LUT__21507" port: "I[2]" }
 }
net {
	name: "n13499"
	terminal	{ cell: "LUT__21501" port: "O" }
	terminal	{ cell: "LUT__21502" port: "I[2]" }
 }
net {
	name: "n13495"
	terminal	{ cell: "LUT__21496" port: "O" }
	terminal	{ cell: "LUT__21497" port: "I[2]" }
 }
net {
	name: "n13491"
	terminal	{ cell: "LUT__21491" port: "O" }
	terminal	{ cell: "LUT__21492" port: "I[2]" }
 }
net {
	name: "n13478"
	terminal	{ cell: "LUT__21474" port: "O" }
	terminal	{ cell: "LUT__21487" port: "I[3]" }
	terminal	{ cell: "LUT__21483" port: "I[3]" }
	terminal	{ cell: "LUT__21479" port: "I[3]" }
	terminal	{ cell: "LUT__21475" port: "I[3]" }
 }
net {
	name: "n13474"
	terminal	{ cell: "LUT__21469" port: "O" }
	terminal	{ cell: "LUT__21470" port: "I[2]" }
 }
net {
	name: "n13470"
	terminal	{ cell: "LUT__21464" port: "O" }
	terminal	{ cell: "LUT__21465" port: "I[2]" }
 }
net {
	name: "n13466"
	terminal	{ cell: "LUT__21459" port: "O" }
	terminal	{ cell: "LUT__21460" port: "I[2]" }
 }
net {
	name: "n13462"
	terminal	{ cell: "LUT__21454" port: "O" }
	terminal	{ cell: "LUT__21455" port: "I[2]" }
 }
net {
	name: "n13458"
	terminal	{ cell: "LUT__21449" port: "O" }
	terminal	{ cell: "LUT__21450" port: "I[2]" }
 }
net {
	name: "MMipiTx_DATA[14]"
	terminal	{ cell: "LUT__23182" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[14]" port: "outpad" }
 }
net {
	name: "n13452"
	terminal	{ cell: "LUT__21414" port: "O" }
	terminal	{ cell: "LUT__21415" port: "I[0]" }
 }
net {
	name: "n13429"
	terminal	{ cell: "LUT__21307" port: "O" }
	terminal	{ cell: "LUT__21415" port: "I[1]" }
	terminal	{ cell: "LUT__21308" port: "I[2]" }
 }
net {
	name: "n13430"
	terminal	{ cell: "LUT__21308" port: "O" }
	terminal	{ cell: "LUT__21408" port: "I[1]" }
	terminal	{ cell: "LUT__21309" port: "I[3]" }
 }
net {
	name: "n13450"
	terminal	{ cell: "LUT__21407" port: "O" }
	terminal	{ cell: "LUT__21408" port: "I[2]" }
 }
net {
	name: "n13419"
	terminal	{ cell: "LUT__21295" port: "O" }
	terminal	{ cell: "LUT__21407" port: "I[1]" }
	terminal	{ cell: "LUT__21396" port: "I[0]" }
	terminal	{ cell: "LUT__21307" port: "I[0]" }
	terminal	{ cell: "LUT__21296" port: "I[1]" }
	terminal	{ cell: "LUT__21401" port: "I[0]" }
 }
net {
	name: "n13423"
	terminal	{ cell: "LUT__21299" port: "O" }
	terminal	{ cell: "LUT__21404" port: "I[0]" }
	terminal	{ cell: "LUT__21300" port: "I[2]" }
	terminal	{ cell: "LUT__21305" port: "I[1]" }
 }
net {
	name: "n12756"
	terminal	{ cell: "LUT__19752" port: "O" }
	terminal	{ cell: "LUT__21404" port: "I[3]" }
	terminal	{ cell: "LUT__21402" port: "I[3]" }
	terminal	{ cell: "LUT__21296" port: "I[0]" }
	terminal	{ cell: "LUT__21294" port: "I[2]" }
	terminal	{ cell: "LUT__21286" port: "I[0]" }
	terminal	{ cell: "LUT__21283" port: "I[0]" }
	terminal	{ cell: "LUT__21282" port: "I[3]" }
	terminal	{ cell: "LUT__19758" port: "I[0]" }
 }
net {
	name: "n13445"
	terminal	{ cell: "LUT__21399" port: "O" }
	terminal	{ cell: "LUT__21402" port: "I[0]" }
 }
net {
	name: "n13446"
	terminal	{ cell: "LUT__21400" port: "O" }
	terminal	{ cell: "LUT__21402" port: "I[1]" }
 }
net {
	name: "n13447"
	terminal	{ cell: "LUT__21401" port: "O" }
	terminal	{ cell: "LUT__21402" port: "I[2]" }
 }
net {
	name: "n13425"
	terminal	{ cell: "LUT__21301" port: "O" }
	terminal	{ cell: "LUT__21400" port: "I[0]" }
	terminal	{ cell: "LUT__21302" port: "I[2]" }
 }
net {
	name: "n12761"
	terminal	{ cell: "LUT__19757" port: "O" }
	terminal	{ cell: "LUT__21400" port: "I[1]" }
	terminal	{ cell: "LUT__21396" port: "I[1]" }
	terminal	{ cell: "LUT__21297" port: "I[3]" }
	terminal	{ cell: "LUT__19758" port: "I[3]" }
 }
net {
	name: "n13405"
	terminal	{ cell: "LUT__21280" port: "O" }
	terminal	{ cell: "LUT__21399" port: "I[0]" }
	terminal	{ cell: "LUT__21315" port: "I[0]" }
	terminal	{ cell: "LUT__21299" port: "I[2]" }
	terminal	{ cell: "LUT__21283" port: "I[1]" }
	terminal	{ cell: "LUT__21282" port: "I[0]" }
 }
net {
	name: "n13399"
	terminal	{ cell: "LUT__21271" port: "O" }
	terminal	{ cell: "LUT__21395" port: "I[1]" }
	terminal	{ cell: "LUT__21320" port: "I[0]" }
	terminal	{ cell: "LUT__21314" port: "I[0]" }
	terminal	{ cell: "LUT__21284" port: "I[0]" }
	terminal	{ cell: "LUT__21281" port: "I[0]" }
	terminal	{ cell: "LUT__21275" port: "I[0]" }
	terminal	{ cell: "LUT__21272" port: "I[2]" }
 }
net {
	name: "n13420"
	terminal	{ cell: "LUT__21296" port: "O" }
	terminal	{ cell: "LUT__21395" port: "I[3]" }
	terminal	{ cell: "LUT__21298" port: "I[2]" }
 }
net {
	name: "n10855"
	terminal	{ cell: "LUT__21277" port: "O" }
	terminal	{ cell: "LUT__21328" port: "I[0]" }
	terminal	{ cell: "LUT__21280" port: "I[2]" }
	terminal	{ cell: "LUT__21325" port: "I[1]" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_24/i2" port: "I[1]" }
 }
net {
	name: "n13426"
	terminal	{ cell: "LUT__21302" port: "O" }
	terminal	{ cell: "LUT__21328" port: "I[3]" }
	terminal	{ cell: "LUT__21303" port: "I[1]" }
	terminal	{ cell: "LUT__21325" port: "I[0]" }
 }
net {
	name: "n13437"
	terminal	{ cell: "LUT__21320" port: "O" }
	terminal	{ cell: "LUT__21321" port: "I[1]" }
 }
net {
	name: "n13433"
	terminal	{ cell: "LUT__21315" port: "O" }
	terminal	{ cell: "LUT__21316" port: "I[0]" }
	terminal	{ cell: "LUT__21317" port: "I[0]" }
 }
net {
	name: "n13432"
	terminal	{ cell: "LUT__21314" port: "O" }
	terminal	{ cell: "LUT__21316" port: "I[2]" }
 }
net {
	name: "n12760"
	terminal	{ cell: "LUT__19756" port: "O" }
	terminal	{ cell: "LUT__21315" port: "I[1]" }
	terminal	{ cell: "LUT__21304" port: "I[1]" }
	terminal	{ cell: "LUT__21269" port: "I[1]" }
	terminal	{ cell: "LUT__21301" port: "I[1]" }
	terminal	{ cell: "LUT__19783" port: "I[0]" }
	terminal	{ cell: "LUT__19758" port: "I[1]" }
 }
net {
	name: "n13397"
	terminal	{ cell: "LUT__21269" port: "O" }
	terminal	{ cell: "LUT__21314" port: "I[2]" }
	terminal	{ cell: "LUT__21270" port: "I[1]" }
	terminal	{ cell: "LUT__21321" port: "I[0]" }
 }
net {
	name: "n13431"
	terminal	{ cell: "LUT__21313" port: "O" }
	terminal	{ cell: "LUT__21314" port: "I[3]" }
	terminal	{ cell: "LUT__21317" port: "I[2]" }
 }
net {
	name: "n12757"
	terminal	{ cell: "LUT__19753" port: "O" }
	terminal	{ cell: "LUT__21312" port: "I[2]" }
	terminal	{ cell: "LUT__21308" port: "I[1]" }
	terminal	{ cell: "LUT__21284" port: "I[2]" }
	terminal	{ cell: "LUT__21413" port: "I[1]" }
	terminal	{ cell: "LUT__19760" port: "I[1]" }
	terminal	{ cell: "LUT__19755" port: "I[3]" }
 }
net {
	name: "n13402"
	terminal	{ cell: "LUT__21276" port: "O" }
	terminal	{ cell: "LUT__21304" port: "I[0]" }
	terminal	{ cell: "LUT__21287" port: "I[3]" }
 }
net {
	name: "n13427"
	terminal	{ cell: "LUT__21304" port: "O" }
	terminal	{ cell: "LUT__21305" port: "I[2]" }
	terminal	{ cell: "LUT__21309" port: "I[1]" }
 }
net {
	name: "n13422"
	terminal	{ cell: "LUT__21298" port: "O" }
	terminal	{ cell: "LUT__21302" port: "I[1]" }
 }
net {
	name: "n13424"
	terminal	{ cell: "LUT__21300" port: "O" }
	terminal	{ cell: "LUT__21302" port: "I[3]" }
 }
net {
	name: "n13418"
	terminal	{ cell: "LUT__21294" port: "O" }
	terminal	{ cell: "LUT__21300" port: "I[1]" }
	terminal	{ cell: "LUT__21298" port: "I[0]" }
 }
net {
	name: "n13414"
	terminal	{ cell: "LUT__21290" port: "O" }
	terminal	{ cell: "LUT__21294" port: "I[0]" }
 }
net {
	name: "n13417"
	terminal	{ cell: "LUT__21293" port: "O" }
	terminal	{ cell: "LUT__21294" port: "I[1]" }
 }
net {
	name: "n13416"
	terminal	{ cell: "LUT__21292" port: "O" }
	terminal	{ cell: "LUT__21293" port: "I[3]" }
 }
net {
	name: "n13415"
	terminal	{ cell: "LUT__21291" port: "O" }
	terminal	{ cell: "LUT__21293" port: "I[2]" }
 }
net {
	name: "n13413"
	terminal	{ cell: "LUT__21289" port: "O" }
	terminal	{ cell: "LUT__21290" port: "I[2]" }
 }
net {
	name: "n13408"
	terminal	{ cell: "LUT__21283" port: "O" }
	terminal	{ cell: "LUT__21287" port: "I[0]" }
 }
net {
	name: "n13407"
	terminal	{ cell: "LUT__21282" port: "O" }
	terminal	{ cell: "LUT__21287" port: "I[1]" }
 }
net {
	name: "n13411"
	terminal	{ cell: "LUT__21286" port: "O" }
	terminal	{ cell: "LUT__21287" port: "I[2]" }
 }
net {
	name: "n13409"
	terminal	{ cell: "LUT__21284" port: "O" }
	terminal	{ cell: "LUT__21286" port: "I[2]" }
 }
net {
	name: "n13410"
	terminal	{ cell: "LUT__21285" port: "O" }
	terminal	{ cell: "LUT__21286" port: "I[3]" }
 }
net {
	name: "n13406"
	terminal	{ cell: "LUT__21281" port: "O" }
	terminal	{ cell: "LUT__21282" port: "I[1]" }
 }
net {
	name: "n12758"
	terminal	{ cell: "LUT__19754" port: "O" }
	terminal	{ cell: "LUT__21280" port: "I[0]" }
	terminal	{ cell: "LUT__19755" port: "I[1]" }
 }
net {
	name: "n13404"
	terminal	{ cell: "LUT__21279" port: "O" }
	terminal	{ cell: "LUT__21280" port: "I[1]" }
 }
net {
	name: "n13403"
	terminal	{ cell: "LUT__21278" port: "O" }
	terminal	{ cell: "LUT__21280" port: "I[3]" }
 }
net {
	name: "n13288"
	terminal	{ cell: "LUT__21028" port: "O" }
	terminal	{ cell: "LUT__21276" port: "I[1]" }
	terminal	{ cell: "LUT__21047" port: "I[0]" }
	terminal	{ cell: "LUT__21045" port: "I[1]" }
	terminal	{ cell: "LUT__21032" port: "I[0]" }
 }
net {
	name: "n13401"
	terminal	{ cell: "LUT__21275" port: "O" }
	terminal	{ cell: "LUT__21276" port: "I[2]" }
 }
net {
	name: "n13400"
	terminal	{ cell: "LUT__21274" port: "O" }
	terminal	{ cell: "LUT__21275" port: "I[1]" }
 }
net {
	name: "n13333"
	terminal	{ cell: "LUT__21083" port: "O" }
	terminal	{ cell: "LUT__21267" port: "I[0]" }
	terminal	{ cell: "LUT__21266" port: "I[0]" }
	terminal	{ cell: "LUT__21086" port: "I[0]" }
	terminal	{ cell: "LUT__21085" port: "I[0]" }
	terminal	{ cell: "LUT__21084" port: "I[1]" }
	terminal	{ cell: "LUT__21268" port: "I[0]" }
 }
net {
	name: "n13302"
	terminal	{ cell: "LUT__21042" port: "O" }
	terminal	{ cell: "LUT__21267" port: "I[1]" }
	terminal	{ cell: "LUT__21266" port: "I[3]" }
	terminal	{ cell: "LUT__21086" port: "I[1]" }
	terminal	{ cell: "LUT__21085" port: "I[3]" }
	terminal	{ cell: "LUT__21046" port: "I[3]" }
	terminal	{ cell: "LUT__21084" port: "I[0]" }
	terminal	{ cell: "LUT__21268" port: "I[3]" }
 }
net {
	name: "n13393"
	terminal	{ cell: "LUT__21212" port: "O" }
	terminal	{ cell: "LUT__21213" port: "I[2]" }
 }
net {
	name: "n13389"
	terminal	{ cell: "LUT__21207" port: "O" }
	terminal	{ cell: "LUT__21208" port: "I[2]" }
 }
net {
	name: "n13327"
	terminal	{ cell: "LUT__21076" port: "O" }
	terminal	{ cell: "LUT__21201" port: "I[1]" }
	terminal	{ cell: "LUT__21192" port: "I[1]" }
	terminal	{ cell: "LUT__21171" port: "I[1]" }
	terminal	{ cell: "LUT__21139" port: "I[1]" }
	terminal	{ cell: "LUT__21077" port: "I[0]" }
	terminal	{ cell: "LUT__21154" port: "I[2]" }
 }
net {
	name: "n13385"
	terminal	{ cell: "LUT__21200" port: "O" }
	terminal	{ cell: "LUT__21201" port: "I[2]" }
 }
net {
	name: "n13381"
	terminal	{ cell: "LUT__21191" port: "O" }
	terminal	{ cell: "LUT__21192" port: "I[2]" }
 }
net {
	name: "n13329"
	terminal	{ cell: "LUT__21078" port: "O" }
	terminal	{ cell: "LUT__21189" port: "I[3]" }
	terminal	{ cell: "LUT__21153" port: "I[3]" }
	terminal	{ cell: "LUT__21147" port: "I[3]" }
	terminal	{ cell: "LUT__21141" port: "I[3]" }
	terminal	{ cell: "LUT__21086" port: "I[2]" }
	terminal	{ cell: "LUT__21085" port: "I[2]" }
	terminal	{ cell: "LUT__21079" port: "I[3]" }
	terminal	{ cell: "LUT__21150" port: "I[3]" }
	terminal	{ cell: "LUT__21198" port: "I[3]" }
 }
net {
	name: "MipiTx_DATA[58]"
	terminal	{ cell: "LUT__23049" port: "O" }
	terminal	{ cell: "MipiTx_DATA[58]" port: "outpad" }
 }
net {
	name: "MipiTxPixelClk"
	terminal	{ cell: "MipiTxPixelClk" port: "inpad" }
	terminal	{ cell: "CLKBUF__0" port: "IO_in" }
 }
net {
	name: "n13375"
	terminal	{ cell: "LUT__21176" port: "O" }
	terminal	{ cell: "LUT__21177" port: "I[2]" }
 }
net {
	name: "n13345"
	terminal	{ cell: "LUT__21136" port: "O" }
	terminal	{ cell: "LUT__21172" port: "I[3]" }
	terminal	{ cell: "LUT__21159" port: "I[3]" }
	terminal	{ cell: "LUT__21151" port: "I[3]" }
	terminal	{ cell: "LUT__21145" port: "I[3]" }
	terminal	{ cell: "LUT__21142" port: "I[3]" }
	terminal	{ cell: "LUT__21137" port: "I[3]" }
	terminal	{ cell: "LUT__21268" port: "I[2]" }
 }
net {
	name: "n13371"
	terminal	{ cell: "LUT__21170" port: "O" }
	terminal	{ cell: "LUT__21171" port: "I[2]" }
 }
net {
	name: "n13369"
	terminal	{ cell: "LUT__21167" port: "O" }
	terminal	{ cell: "LUT__21168" port: "I[2]" }
 }
net {
	name: "n13365"
	terminal	{ cell: "LUT__21162" port: "O" }
	terminal	{ cell: "LUT__21163" port: "I[2]" }
 }
net {
	name: "n13361"
	terminal	{ cell: "LUT__21157" port: "O" }
	terminal	{ cell: "LUT__21158" port: "I[2]" }
 }
net {
	name: "n13358"
	terminal	{ cell: "LUT__21153" port: "O" }
	terminal	{ cell: "LUT__21154" port: "I[3]" }
 }
net {
	name: "n13347"
	terminal	{ cell: "LUT__21138" port: "O" }
	terminal	{ cell: "LUT__21139" port: "I[2]" }
 }
net {
	name: "n13341"
	terminal	{ cell: "LUT__21131" port: "O" }
	terminal	{ cell: "LUT__21132" port: "I[3]" }
 }
net {
	name: "n13277"
	terminal	{ cell: "LUT__21015" port: "O" }
	terminal	{ cell: "LUT__21131" port: "I[1]" }
	terminal	{ cell: "LUT__21073" port: "I[2]" }
	terminal	{ cell: "LUT__21070" port: "I[1]" }
	terminal	{ cell: "LUT__21055" port: "I[0]" }
	terminal	{ cell: "LUT__21053" port: "I[0]" }
	terminal	{ cell: "LUT__21044" port: "I[0]" }
	terminal	{ cell: "LUT__21029" port: "I[1]" }
	terminal	{ cell: "LUT__21017" port: "I[2]" }
 }
net {
	name: "n13286"
	terminal	{ cell: "LUT__21026" port: "O" }
	terminal	{ cell: "LUT__21131" port: "I[3]" }
	terminal	{ cell: "LUT__21033" port: "I[0]" }
 }
net {
	name: "n13296"
	terminal	{ cell: "LUT__21036" port: "O" }
	terminal	{ cell: "LUT__21129" port: "I[0]" }
	terminal	{ cell: "LUT__21067" port: "I[0]" }
	terminal	{ cell: "LUT__21054" port: "I[1]" }
	terminal	{ cell: "LUT__21051" port: "I[1]" }
	terminal	{ cell: "LUT__21038" port: "I[1]" }
 }
net {
	name: "n13317"
	terminal	{ cell: "LUT__21061" port: "O" }
	terminal	{ cell: "LUT__21129" port: "I[2]" }
	terminal	{ cell: "LUT__21126" port: "I[1]" }
	terminal	{ cell: "LUT__21062" port: "I[2]" }
	terminal	{ cell: "LUT__21064" port: "I[1]" }
	terminal	{ cell: "LUT__21090" port: "I[3]" }
 }
net {
	name: "n13308"
	terminal	{ cell: "LUT__21051" port: "O" }
	terminal	{ cell: "LUT__21126" port: "I[2]" }
	terminal	{ cell: "LUT__21058" port: "I[1]" }
 }
net {
	name: "MMipiTx_DATA[22]"
	terminal	{ cell: "LUT__23174" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[22]" port: "outpad" }
 }
net {
	name: "n13337"
	terminal	{ cell: "LUT__21093" port: "O" }
	terminal	{ cell: "LUT__21094" port: "I[1]" }
 }
net {
	name: "n13297"
	terminal	{ cell: "LUT__21037" port: "O" }
	terminal	{ cell: "LUT__21094" port: "I[2]" }
	terminal	{ cell: "LUT__21038" port: "I[0]" }
 }
net {
	name: "n13334"
	terminal	{ cell: "LUT__21089" port: "O" }
	terminal	{ cell: "LUT__21090" port: "I[2]" }
 }
net {
	name: "n8948"
	terminal	{ cell: "LUT__20979" port: "O" }
	terminal	{ cell: "LUT__21083" port: "I[0]" }
	terminal	{ cell: "LUT__21036" port: "I[2]" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_24/i2" port: "I[1]" }
 }
net {
	name: "n13326"
	terminal	{ cell: "LUT__21075" port: "O" }
	terminal	{ cell: "LUT__21077" port: "I[2]" }
 }
net {
	name: "n13325"
	terminal	{ cell: "LUT__21073" port: "O" }
	terminal	{ cell: "LUT__21074" port: "I[0]" }
 }
net {
	name: "n13319"
	terminal	{ cell: "LUT__21066" port: "O" }
	terminal	{ cell: "LUT__21074" port: "I[2]" }
	terminal	{ cell: "LUT__21071" port: "I[3]" }
	terminal	{ cell: "LUT__21068" port: "I[2]" }
 }
net {
	name: "n13323"
	terminal	{ cell: "LUT__21070" port: "O" }
	terminal	{ cell: "LUT__21071" port: "I[0]" }
 }
net {
	name: "n13320"
	terminal	{ cell: "LUT__21067" port: "O" }
	terminal	{ cell: "LUT__21071" port: "I[1]" }
	terminal	{ cell: "LUT__21068" port: "I[0]" }
 }
net {
	name: "n13298"
	terminal	{ cell: "LUT__21038" port: "O" }
	terminal	{ cell: "LUT__21071" port: "I[2]" }
	terminal	{ cell: "LUT__21046" port: "I[2]" }
	terminal	{ cell: "LUT__21040" port: "I[3]" }
	terminal	{ cell: "LUT__21048" port: "I[3]" }
 }
net {
	name: "n13291"
	terminal	{ cell: "LUT__21031" port: "O" }
	terminal	{ cell: "LUT__21066" port: "I[2]" }
	terminal	{ cell: "LUT__21032" port: "I[2]" }
 }
net {
	name: "n13318"
	terminal	{ cell: "LUT__21064" port: "O" }
	terminal	{ cell: "LUT__21065" port: "I[0]" }
 }
net {
	name: "n13316"
	terminal	{ cell: "LUT__21060" port: "O" }
	terminal	{ cell: "LUT__21062" port: "I[3]" }
 }
net {
	name: "n13306"
	terminal	{ cell: "LUT__21048" port: "O" }
	terminal	{ cell: "LUT__21060" port: "I[2]" }
	terminal	{ cell: "LUT__21049" port: "I[0]" }
 }
net {
	name: "n13314"
	terminal	{ cell: "LUT__21057" port: "O" }
	terminal	{ cell: "LUT__21058" port: "I[0]" }
 }
net {
	name: "n13313"
	terminal	{ cell: "LUT__21056" port: "O" }
	terminal	{ cell: "LUT__21058" port: "I[2]" }
 }
net {
	name: "n13311"
	terminal	{ cell: "LUT__21054" port: "O" }
	terminal	{ cell: "LUT__21058" port: "I[3]" }
 }
net {
	name: "n13312"
	terminal	{ cell: "LUT__21055" port: "O" }
	terminal	{ cell: "LUT__21056" port: "I[1]" }
 }
net {
	name: "n13290"
	terminal	{ cell: "LUT__21030" port: "O" }
	terminal	{ cell: "LUT__21054" port: "I[2]" }
	terminal	{ cell: "LUT__21031" port: "I[0]" }
 }
net {
	name: "n13310"
	terminal	{ cell: "LUT__21053" port: "O" }
	terminal	{ cell: "LUT__21054" port: "I[3]" }
 }
net {
	name: "n13309"
	terminal	{ cell: "LUT__21052" port: "O" }
	terminal	{ cell: "LUT__21053" port: "I[1]" }
 }
net {
	name: "n13301"
	terminal	{ cell: "LUT__21041" port: "O" }
	terminal	{ cell: "LUT__21049" port: "I[1]" }
	terminal	{ cell: "LUT__21042" port: "I[0]" }
 }
net {
	name: "n13304"
	terminal	{ cell: "LUT__21044" port: "O" }
	terminal	{ cell: "LUT__21047" port: "I[2]" }
	terminal	{ cell: "LUT__21045" port: "I[2]" }
 }
net {
	name: "n13303"
	terminal	{ cell: "LUT__21043" port: "O" }
	terminal	{ cell: "LUT__21044" port: "I[1]" }
 }
net {
	name: "n13300"
	terminal	{ cell: "LUT__21040" port: "O" }
	terminal	{ cell: "LUT__21042" port: "I[1]" }
 }
net {
	name: "n13285"
	terminal	{ cell: "LUT__21025" port: "O" }
	terminal	{ cell: "LUT__21042" port: "I[3]" }
 }
net {
	name: "n13299"
	terminal	{ cell: "LUT__21039" port: "O" }
	terminal	{ cell: "LUT__21040" port: "I[2]" }
 }
net {
	name: "n13295"
	terminal	{ cell: "LUT__21035" port: "O" }
	terminal	{ cell: "LUT__21036" port: "I[1]" }
 }
net {
	name: "n13294"
	terminal	{ cell: "LUT__21034" port: "O" }
	terminal	{ cell: "LUT__21036" port: "I[3]" }
 }
net {
	name: "n13292"
	terminal	{ cell: "LUT__21032" port: "O" }
	terminal	{ cell: "LUT__21033" port: "I[3]" }
	terminal	{ cell: "LUT__21048" port: "I[2]" }
 }
net {
	name: "n13289"
	terminal	{ cell: "LUT__21029" port: "O" }
	terminal	{ cell: "LUT__21032" port: "I[1]" }
 }
net {
	name: "n13284"
	terminal	{ cell: "LUT__21024" port: "O" }
	terminal	{ cell: "LUT__21025" port: "I[0]" }
	terminal	{ cell: "LUT__21040" port: "I[0]" }
 }
net {
	name: "n12696"
	terminal	{ cell: "LUT__19692" port: "O" }
	terminal	{ cell: "LUT__21025" port: "I[1]" }
	terminal	{ cell: "LUT__19693" port: "I[3]" }
 }
net {
	name: "n13279"
	terminal	{ cell: "LUT__21019" port: "O" }
	terminal	{ cell: "LUT__21023" port: "I[0]" }
 }
net {
	name: "n13280"
	terminal	{ cell: "LUT__21020" port: "O" }
	terminal	{ cell: "LUT__21023" port: "I[1]" }
 }
net {
	name: "n13281"
	terminal	{ cell: "LUT__21021" port: "O" }
	terminal	{ cell: "LUT__21023" port: "I[2]" }
 }
net {
	name: "n13282"
	terminal	{ cell: "LUT__21022" port: "O" }
	terminal	{ cell: "LUT__21023" port: "I[3]" }
 }
net {
	name: "n13283"
	terminal	{ cell: "LUT__21023" port: "O" }
	terminal	{ cell: "LUT__21024" port: "I[1]" }
 }
net {
	name: "n13124"
	terminal	{ cell: "LUT__20609" port: "O" }
	terminal	{ cell: "LUT__20610" port: "I[0]" }
 }
net {
	name: "n13120"
	terminal	{ cell: "LUT__20605" port: "O" }
	terminal	{ cell: "LUT__20608" port: "I[0]" }
 }
net {
	name: "n13121"
	terminal	{ cell: "LUT__20606" port: "O" }
	terminal	{ cell: "LUT__20608" port: "I[1]" }
 }
net {
	name: "n13122"
	terminal	{ cell: "LUT__20607" port: "O" }
	terminal	{ cell: "LUT__20608" port: "I[2]" }
 }
net {
	name: "n13116"
	terminal	{ cell: "LUT__20566" port: "O" }
	terminal	{ cell: "LUT__20567" port: "I[3]" }
 }
net {
	name: "MipiTx_HRES[10]"
	terminal	{ cell: "LUT__22929" port: "O" }
	terminal	{ cell: "MipiTx_HRES[10]" port: "outpad" }
 }
net {
	name: "n13115"
	terminal	{ cell: "LUT__20507" port: "O" }
	terminal	{ cell: "LUT__20508" port: "I[0]" }
 }
net {
	name: "n13112"
	terminal	{ cell: "LUT__20504" port: "O" }
	terminal	{ cell: "LUT__20508" port: "I[2]" }
 }
net {
	name: "n13108"
	terminal	{ cell: "LUT__20500" port: "O" }
	terminal	{ cell: "LUT__20508" port: "I[3]" }
 }
net {
	name: "n13113"
	terminal	{ cell: "LUT__20505" port: "O" }
	terminal	{ cell: "LUT__20507" port: "I[2]" }
 }
net {
	name: "n13114"
	terminal	{ cell: "LUT__20506" port: "O" }
	terminal	{ cell: "LUT__20507" port: "I[3]" }
 }
net {
	name: "n13111"
	terminal	{ cell: "LUT__20503" port: "O" }
	terminal	{ cell: "LUT__20504" port: "I[0]" }
 }
net {
	name: "n13109"
	terminal	{ cell: "LUT__20501" port: "O" }
	terminal	{ cell: "LUT__20504" port: "I[1]" }
 }
net {
	name: "n13110"
	terminal	{ cell: "LUT__20502" port: "O" }
	terminal	{ cell: "LUT__20504" port: "I[2]" }
 }
net {
	name: "n13101"
	terminal	{ cell: "LUT__20493" port: "O" }
	terminal	{ cell: "LUT__20500" port: "I[0]" }
 }
net {
	name: "n13106"
	terminal	{ cell: "LUT__20498" port: "O" }
	terminal	{ cell: "LUT__20500" port: "I[1]" }
 }
net {
	name: "n13107"
	terminal	{ cell: "LUT__20499" port: "O" }
	terminal	{ cell: "LUT__20500" port: "I[2]" }
 }
net {
	name: "n13105"
	terminal	{ cell: "LUT__20497" port: "O" }
	terminal	{ cell: "LUT__20498" port: "I[3]" }
 }
net {
	name: "n13104"
	terminal	{ cell: "LUT__20496" port: "O" }
	terminal	{ cell: "LUT__20498" port: "I[2]" }
 }
net {
	name: "n13103"
	terminal	{ cell: "LUT__20495" port: "O" }
	terminal	{ cell: "LUT__20498" port: "I[1]" }
 }
net {
	name: "n13102"
	terminal	{ cell: "LUT__20494" port: "O" }
	terminal	{ cell: "LUT__20498" port: "I[0]" }
 }
net {
	name: "n13097"
	terminal	{ cell: "LUT__20489" port: "O" }
	terminal	{ cell: "LUT__20493" port: "I[0]" }
 }
net {
	name: "n13098"
	terminal	{ cell: "LUT__20490" port: "O" }
	terminal	{ cell: "LUT__20493" port: "I[1]" }
 }
net {
	name: "n13099"
	terminal	{ cell: "LUT__20491" port: "O" }
	terminal	{ cell: "LUT__20493" port: "I[2]" }
 }
net {
	name: "n13100"
	terminal	{ cell: "LUT__20492" port: "O" }
	terminal	{ cell: "LUT__20493" port: "I[3]" }
 }
net {
	name: "n13095"
	terminal	{ cell: "LUT__20479" port: "O" }
	terminal	{ cell: "LUT__20481" port: "I[0]" }
	terminal	{ cell: "LUT__20480" port: "I[1]" }
 }
net {
	name: "n13094"
	terminal	{ cell: "LUT__20475" port: "O" }
	terminal	{ cell: "LUT__20476" port: "I[0]" }
 }
net {
	name: "MMipiTx_DATA[30]"
	terminal	{ cell: "LUT__23166" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[30]" port: "outpad" }
 }
net {
	name: "n13092"
	terminal	{ cell: "LUT__20470" port: "O" }
	terminal	{ cell: "LUT__20471" port: "I[3]" }
 }
net {
	name: "n13091"
	terminal	{ cell: "LUT__20468" port: "O" }
	terminal	{ cell: "LUT__20469" port: "I[0]" }
 }
net {
	name: "n13090"
	terminal	{ cell: "LUT__20467" port: "O" }
	terminal	{ cell: "LUT__20469" port: "I[1]" }
 }
net {
	name: "n13086"
	terminal	{ cell: "LUT__20463" port: "O" }
	terminal	{ cell: "LUT__20469" port: "I[3]" }
 }
net {
	name: "n13087"
	terminal	{ cell: "LUT__20464" port: "O" }
	terminal	{ cell: "LUT__20467" port: "I[0]" }
 }
net {
	name: "n13088"
	terminal	{ cell: "LUT__20465" port: "O" }
	terminal	{ cell: "LUT__20467" port: "I[1]" }
 }
net {
	name: "n13089"
	terminal	{ cell: "LUT__20466" port: "O" }
	terminal	{ cell: "LUT__20467" port: "I[2]" }
 }
net {
	name: "n13085"
	terminal	{ cell: "LUT__20462" port: "O" }
	terminal	{ cell: "LUT__20463" port: "I[0]" }
 }
net {
	name: "n13080"
	terminal	{ cell: "LUT__20457" port: "O" }
	terminal	{ cell: "LUT__20463" port: "I[1]" }
 }
net {
	name: "n13075"
	terminal	{ cell: "LUT__20452" port: "O" }
	terminal	{ cell: "LUT__20463" port: "I[3]" }
 }
net {
	name: "n13081"
	terminal	{ cell: "LUT__20458" port: "O" }
	terminal	{ cell: "LUT__20462" port: "I[0]" }
 }
net {
	name: "n13082"
	terminal	{ cell: "LUT__20459" port: "O" }
	terminal	{ cell: "LUT__20462" port: "I[1]" }
 }
net {
	name: "n13083"
	terminal	{ cell: "LUT__20460" port: "O" }
	terminal	{ cell: "LUT__20462" port: "I[2]" }
 }
net {
	name: "n13084"
	terminal	{ cell: "LUT__20461" port: "O" }
	terminal	{ cell: "LUT__20462" port: "I[3]" }
 }
net {
	name: "n13076"
	terminal	{ cell: "LUT__20453" port: "O" }
	terminal	{ cell: "LUT__20457" port: "I[0]" }
 }
net {
	name: "n13077"
	terminal	{ cell: "LUT__20454" port: "O" }
	terminal	{ cell: "LUT__20457" port: "I[1]" }
 }
net {
	name: "n13078"
	terminal	{ cell: "LUT__20455" port: "O" }
	terminal	{ cell: "LUT__20457" port: "I[2]" }
 }
net {
	name: "n13079"
	terminal	{ cell: "LUT__20456" port: "O" }
	terminal	{ cell: "LUT__20457" port: "I[3]" }
 }
net {
	name: "n13069"
	terminal	{ cell: "LUT__20446" port: "O" }
	terminal	{ cell: "LUT__20452" port: "I[0]" }
 }
net {
	name: "n13074"
	terminal	{ cell: "LUT__20451" port: "O" }
	terminal	{ cell: "LUT__20452" port: "I[1]" }
 }
net {
	name: "n13070"
	terminal	{ cell: "LUT__20447" port: "O" }
	terminal	{ cell: "LUT__20451" port: "I[0]" }
 }
net {
	name: "n13071"
	terminal	{ cell: "LUT__20448" port: "O" }
	terminal	{ cell: "LUT__20451" port: "I[1]" }
 }
net {
	name: "n13072"
	terminal	{ cell: "LUT__20449" port: "O" }
	terminal	{ cell: "LUT__20451" port: "I[2]" }
 }
net {
	name: "n13073"
	terminal	{ cell: "LUT__20450" port: "O" }
	terminal	{ cell: "LUT__20451" port: "I[3]" }
 }
net {
	name: "n13065"
	terminal	{ cell: "LUT__20442" port: "O" }
	terminal	{ cell: "LUT__20446" port: "I[0]" }
 }
net {
	name: "n13066"
	terminal	{ cell: "LUT__20443" port: "O" }
	terminal	{ cell: "LUT__20446" port: "I[1]" }
 }
net {
	name: "n13067"
	terminal	{ cell: "LUT__20444" port: "O" }
	terminal	{ cell: "LUT__20446" port: "I[2]" }
 }
net {
	name: "n13068"
	terminal	{ cell: "LUT__20445" port: "O" }
	terminal	{ cell: "LUT__20446" port: "I[3]" }
 }
net {
	name: "n13058"
	terminal	{ cell: "LUT__20422" port: "O" }
	terminal	{ cell: "LUT__20426" port: "I[0]" }
 }
net {
	name: "n13059"
	terminal	{ cell: "LUT__20423" port: "O" }
	terminal	{ cell: "LUT__20426" port: "I[1]" }
 }
net {
	name: "n13060"
	terminal	{ cell: "LUT__20424" port: "O" }
	terminal	{ cell: "LUT__20426" port: "I[2]" }
 }
net {
	name: "n13061"
	terminal	{ cell: "LUT__20425" port: "O" }
	terminal	{ cell: "LUT__20426" port: "I[3]" }
 }
net {
	name: "n13054"
	terminal	{ cell: "LUT__20418" port: "O" }
	terminal	{ cell: "LUT__20422" port: "I[0]" }
 }
net {
	name: "n13055"
	terminal	{ cell: "LUT__20419" port: "O" }
	terminal	{ cell: "LUT__20422" port: "I[1]" }
 }
net {
	name: "n13056"
	terminal	{ cell: "LUT__20420" port: "O" }
	terminal	{ cell: "LUT__20422" port: "I[2]" }
 }
net {
	name: "n13057"
	terminal	{ cell: "LUT__20421" port: "O" }
	terminal	{ cell: "LUT__20422" port: "I[3]" }
 }
net {
	name: "MipiTx_DATA[16]"
	terminal	{ cell: "LUT__23086" port: "O" }
	terminal	{ cell: "MipiTx_DATA[16]" port: "outpad" }
 }
net {
	name: "n8114"
	terminal	{ cell: "LUT__20317" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i1" port: "I[1]" }
 }
net {
	name: "n8112"
	terminal	{ cell: "LUT__20316" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i1" port: "I[1]" }
 }
net {
	name: "n8094"
	terminal	{ cell: "LUT__20300" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i1" port: "I[1]" }
 }
net {
	name: "n5926"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i16" port: "O" }
	terminal	{ cell: "LUT__20291" port: "I[0]" }
 }
net {
	name: "n5897"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i16" port: "O" }
	terminal	{ cell: "LUT__20291" port: "I[1]" }
 }
net {
	name: "n5927"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i15" port: "O" }
	terminal	{ cell: "LUT__20289" port: "I[0]" }
 }
net {
	name: "n5898"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i15" port: "O" }
	terminal	{ cell: "LUT__20289" port: "I[1]" }
 }
net {
	name: "n5929"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i14" port: "O" }
	terminal	{ cell: "LUT__20287" port: "I[0]" }
 }
net {
	name: "n5900"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i14" port: "O" }
	terminal	{ cell: "LUT__20287" port: "I[1]" }
 }
net {
	name: "n12688"
	terminal	{ cell: "LUT__19684" port: "O" }
	terminal	{ cell: "LUT__19688" port: "I[0]" }
 }
net {
	name: "n5931"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i13" port: "O" }
	terminal	{ cell: "LUT__20285" port: "I[0]" }
 }
net {
	name: "n5902"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i13" port: "O" }
	terminal	{ cell: "LUT__20285" port: "I[1]" }
 }
net {
	name: "n5933"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i12" port: "O" }
	terminal	{ cell: "LUT__20283" port: "I[0]" }
 }
net {
	name: "n5904"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i12" port: "O" }
	terminal	{ cell: "LUT__20283" port: "I[1]" }
 }
net {
	name: "n5935"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i11" port: "O" }
	terminal	{ cell: "LUT__20281" port: "I[0]" }
 }
net {
	name: "n5906"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i11" port: "O" }
	terminal	{ cell: "LUT__20281" port: "I[1]" }
 }
net {
	name: "n5937"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i10" port: "O" }
	terminal	{ cell: "LUT__20279" port: "I[0]" }
 }
net {
	name: "n5908"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i10" port: "O" }
	terminal	{ cell: "LUT__20279" port: "I[1]" }
 }
net {
	name: "n12693"
	terminal	{ cell: "LUT__19689" port: "O" }
	terminal	{ cell: "LUT__21036" port: "I[0]" }
	terminal	{ cell: "LUT__19691" port: "I[0]" }
 }
net {
	name: "n5939"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i9" port: "O" }
	terminal	{ cell: "LUT__20277" port: "I[0]" }
 }
net {
	name: "n5910"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i9" port: "O" }
	terminal	{ cell: "LUT__20277" port: "I[1]" }
 }
net {
	name: "n5912"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i8" port: "O" }
	terminal	{ cell: "LUT__20275" port: "I[1]" }
 }
net {
	name: "n5914"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i7" port: "O" }
	terminal	{ cell: "LUT__20273" port: "I[1]" }
 }
net {
	name: "n5916"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i6" port: "O" }
	terminal	{ cell: "LUT__20271" port: "I[1]" }
 }
net {
	name: "n5918"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i5" port: "O" }
	terminal	{ cell: "LUT__20269" port: "I[1]" }
 }
net {
	name: "n5920"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i4" port: "O" }
	terminal	{ cell: "LUT__20267" port: "I[1]" }
 }
net {
	name: "n5922"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i3" port: "O" }
	terminal	{ cell: "LUT__20265" port: "I[1]" }
 }
net {
	name: "n5924"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i2" port: "O" }
	terminal	{ cell: "LUT__20263" port: "I[1]" }
 }
net {
	name: "n8069"
	terminal	{ cell: "LUT__20262" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i1" port: "I[1]" }
 }
net {
	name: "n8067"
	terminal	{ cell: "LUT__20261" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i1" port: "I[1]" }
 }
net {
	name: "n13012"
	terminal	{ cell: "LUT__20208" port: "O" }
	terminal	{ cell: "LUT__20211" port: "I[0]" }
 }
net {
	name: "n13013"
	terminal	{ cell: "LUT__20209" port: "O" }
	terminal	{ cell: "LUT__20211" port: "I[1]" }
 }
net {
	name: "n13014"
	terminal	{ cell: "LUT__20210" port: "O" }
	terminal	{ cell: "LUT__20211" port: "I[2]" }
 }
net {
	name: "n8012"
	terminal	{ cell: "LUT__20211" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i1" port: "I[1]" }
 }
net {
	name: "n13009"
	terminal	{ cell: "LUT__20205" port: "O" }
	terminal	{ cell: "LUT__20208" port: "I[0]" }
 }
net {
	name: "n13010"
	terminal	{ cell: "LUT__20206" port: "O" }
	terminal	{ cell: "LUT__20208" port: "I[1]" }
 }
net {
	name: "n13011"
	terminal	{ cell: "LUT__20207" port: "O" }
	terminal	{ cell: "LUT__20208" port: "I[2]" }
 }
net {
	name: "n13006"
	terminal	{ cell: "LUT__20201" port: "O" }
	terminal	{ cell: "LUT__20204" port: "I[0]" }
 }
net {
	name: "n13007"
	terminal	{ cell: "LUT__20202" port: "O" }
	terminal	{ cell: "LUT__20204" port: "I[1]" }
 }
net {
	name: "n13008"
	terminal	{ cell: "LUT__20203" port: "O" }
	terminal	{ cell: "LUT__20204" port: "I[2]" }
 }
net {
	name: "n8009"
	terminal	{ cell: "LUT__20204" port: "O" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i1" port: "I[1]" }
 }
net {
	name: "n13002"
	terminal	{ cell: "LUT__20197" port: "O" }
	terminal	{ cell: "LUT__20201" port: "I[0]" }
 }
net {
	name: "n13003"
	terminal	{ cell: "LUT__20198" port: "O" }
	terminal	{ cell: "LUT__20201" port: "I[1]" }
 }
net {
	name: "n13004"
	terminal	{ cell: "LUT__20199" port: "O" }
	terminal	{ cell: "LUT__20201" port: "I[2]" }
 }
net {
	name: "n13005"
	terminal	{ cell: "LUT__20200" port: "O" }
	terminal	{ cell: "LUT__20201" port: "I[3]" }
 }
net {
	name: "n13000"
	terminal	{ cell: "LUT__20179" port: "O" }
	terminal	{ cell: "LUT__20180" port: "I[3]" }
 }
net {
	name: "n12998"
	terminal	{ cell: "LUT__20176" port: "O" }
	terminal	{ cell: "LUT__20177" port: "I[1]" }
 }
net {
	name: "n12997"
	terminal	{ cell: "LUT__20175" port: "O" }
	terminal	{ cell: "LUT__20177" port: "I[2]" }
 }
net {
	name: "n12995"
	terminal	{ cell: "LUT__20172" port: "O" }
	terminal	{ cell: "LUT__20173" port: "I[1]" }
 }
net {
	name: "n12993"
	terminal	{ cell: "LUT__20170" port: "O" }
	terminal	{ cell: "LUT__20173" port: "I[2]" }
 }
net {
	name: "n12994"
	terminal	{ cell: "LUT__20171" port: "O" }
	terminal	{ cell: "LUT__20172" port: "I[3]" }
 }
net {
	name: "n12992"
	terminal	{ cell: "LUT__20169" port: "O" }
	terminal	{ cell: "LUT__20170" port: "I[3]" }
 }
net {
	name: "n12990"
	terminal	{ cell: "LUT__20165" port: "O" }
	terminal	{ cell: "LUT__20166" port: "I[3]" }
 }
net {
	name: "n12986"
	terminal	{ cell: "LUT__20158" port: "O" }
	terminal	{ cell: "LUT__20161" port: "I[0]" }
 }
net {
	name: "n12987"
	terminal	{ cell: "LUT__20159" port: "O" }
	terminal	{ cell: "LUT__20161" port: "I[1]" }
 }
net {
	name: "n12988"
	terminal	{ cell: "LUT__20160" port: "O" }
	terminal	{ cell: "LUT__20161" port: "I[2]" }
 }
net {
	name: "n12985"
	terminal	{ cell: "LUT__20157" port: "O" }
	terminal	{ cell: "LUT__20158" port: "I[3]" }
 }
net {
	name: "n12981"
	terminal	{ cell: "LUT__20152" port: "O" }
	terminal	{ cell: "LUT__20155" port: "I[0]" }
 }
net {
	name: "n12982"
	terminal	{ cell: "LUT__20153" port: "O" }
	terminal	{ cell: "LUT__20155" port: "I[1]" }
 }
net {
	name: "n12983"
	terminal	{ cell: "LUT__20154" port: "O" }
	terminal	{ cell: "LUT__20155" port: "I[2]" }
 }
net {
	name: "n12980"
	terminal	{ cell: "LUT__20151" port: "O" }
	terminal	{ cell: "LUT__20152" port: "I[3]" }
 }
net {
	name: "n1043"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i1" port: "O" }
	terminal	{ cell: "LUT__20148" port: "I[1]" }
 }
net {
	name: "n8049"
	terminal	{ cell: "LUT__20142" port: "O" }
	terminal	{ cell: "LUT__20143" port: "I[0]" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i1" port: "I[1]" }
 }
net {
	name: "n12975"
	terminal	{ cell: "LUT__20138" port: "O" }
	terminal	{ cell: "LUT__20142" port: "I[0]" }
 }
net {
	name: "n12976"
	terminal	{ cell: "LUT__20139" port: "O" }
	terminal	{ cell: "LUT__20142" port: "I[1]" }
 }
net {
	name: "n12977"
	terminal	{ cell: "LUT__20140" port: "O" }
	terminal	{ cell: "LUT__20142" port: "I[2]" }
 }
net {
	name: "n12978"
	terminal	{ cell: "LUT__20141" port: "O" }
	terminal	{ cell: "LUT__20142" port: "I[3]" }
 }
net {
	name: "n12970"
	terminal	{ cell: "LUT__20129" port: "O" }
	terminal	{ cell: "LUT__20133" port: "I[0]" }
 }
net {
	name: "n12971"
	terminal	{ cell: "LUT__20130" port: "O" }
	terminal	{ cell: "LUT__20133" port: "I[1]" }
 }
net {
	name: "n12972"
	terminal	{ cell: "LUT__20131" port: "O" }
	terminal	{ cell: "LUT__20133" port: "I[2]" }
 }
net {
	name: "n12973"
	terminal	{ cell: "LUT__20132" port: "O" }
	terminal	{ cell: "LUT__20133" port: "I[3]" }
 }
net {
	name: "n12968"
	terminal	{ cell: "LUT__20127" port: "O" }
	terminal	{ cell: "LUT__20128" port: "I[3]" }
 }
net {
	name: "LED[0]"
	terminal	{ cell: "LUT__19789" port: "O" }
	terminal	{ cell: "LED[0]" port: "outpad" }
 }
net {
	name: "n12965"
	terminal	{ cell: "LUT__20124" port: "O" }
	terminal	{ cell: "LUT__20125" port: "I[3]" }
 }
net {
	name: "n12961"
	terminal	{ cell: "LUT__20120" port: "O" }
	terminal	{ cell: "LUT__20124" port: "I[0]" }
 }
net {
	name: "n12962"
	terminal	{ cell: "LUT__20121" port: "O" }
	terminal	{ cell: "LUT__20124" port: "I[1]" }
 }
net {
	name: "n12963"
	terminal	{ cell: "LUT__20122" port: "O" }
	terminal	{ cell: "LUT__20124" port: "I[2]" }
 }
net {
	name: "n12964"
	terminal	{ cell: "LUT__20123" port: "O" }
	terminal	{ cell: "LUT__20124" port: "I[3]" }
 }
net {
	name: "n12958"
	terminal	{ cell: "LUT__20095" port: "O" }
	terminal	{ cell: "LUT__20096" port: "I[3]" }
 }
net {
	name: "n12765"
	terminal	{ cell: "LUT__19761" port: "O" }
	terminal	{ cell: "LUT__21309" port: "I[0]" }
	terminal	{ cell: "LUT__19762" port: "I[1]" }
 }
net {
	name: "n12956"
	terminal	{ cell: "LUT__20093" port: "O" }
	terminal	{ cell: "LUT__20094" port: "I[0]" }
 }
net {
	name: "n12951"
	terminal	{ cell: "LUT__20083" port: "O" }
	terminal	{ cell: "LUT__20087" port: "I[0]" }
 }
net {
	name: "n12952"
	terminal	{ cell: "LUT__20084" port: "O" }
	terminal	{ cell: "LUT__20087" port: "I[1]" }
 }
net {
	name: "n12953"
	terminal	{ cell: "LUT__20085" port: "O" }
	terminal	{ cell: "LUT__20087" port: "I[2]" }
 }
net {
	name: "n12954"
	terminal	{ cell: "LUT__20086" port: "O" }
	terminal	{ cell: "LUT__20087" port: "I[3]" }
 }
net {
	name: "n12946"
	terminal	{ cell: "LUT__20078" port: "O" }
	terminal	{ cell: "LUT__20082" port: "I[0]" }
 }
net {
	name: "n12947"
	terminal	{ cell: "LUT__20079" port: "O" }
	terminal	{ cell: "LUT__20082" port: "I[1]" }
 }
net {
	name: "n12948"
	terminal	{ cell: "LUT__20080" port: "O" }
	terminal	{ cell: "LUT__20082" port: "I[2]" }
 }
net {
	name: "n12949"
	terminal	{ cell: "LUT__20081" port: "O" }
	terminal	{ cell: "LUT__20082" port: "I[3]" }
 }
net {
	name: "n12926"
	terminal	{ cell: "LUT__20034" port: "O" }
	terminal	{ cell: "LUT__20036" port: "I[1]" }
 }
net {
	name: "n12920"
	terminal	{ cell: "LUT__20028" port: "O" }
	terminal	{ cell: "LUT__20036" port: "I[2]" }
	terminal	{ cell: "LUT__20031" port: "I[1]" }
 }
net {
	name: "n12927"
	terminal	{ cell: "LUT__20035" port: "O" }
	terminal	{ cell: "LUT__20036" port: "I[3]" }
 }
net {
	name: "n12919"
	terminal	{ cell: "LUT__20027" port: "O" }
	terminal	{ cell: "LUT__20031" port: "I[0]" }
 }
net {
	name: "n12921"
	terminal	{ cell: "LUT__20029" port: "O" }
	terminal	{ cell: "LUT__20031" port: "I[2]" }
 }
net {
	name: "n12922"
	terminal	{ cell: "LUT__20030" port: "O" }
	terminal	{ cell: "LUT__20031" port: "I[3]" }
 }
net {
	name: "n12917"
	terminal	{ cell: "LUT__20025" port: "O" }
	terminal	{ cell: "LUT__20026" port: "I[0]" }
 }
net {
	name: "n6383"
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i16" port: "O" }
	terminal	{ cell: "LUT__20013" port: "I[0]" }
 }
net {
	name: "n6354"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i16" port: "O" }
	terminal	{ cell: "LUT__20013" port: "I[1]" }
 }
net {
	name: "n6384"
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i15" port: "O" }
	terminal	{ cell: "LUT__20012" port: "I[0]" }
 }
net {
	name: "n6355"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i15" port: "O" }
	terminal	{ cell: "LUT__20012" port: "I[1]" }
 }
net {
	name: "n6386"
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i14" port: "O" }
	terminal	{ cell: "LUT__20011" port: "I[0]" }
 }
net {
	name: "n6357"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i14" port: "O" }
	terminal	{ cell: "LUT__20011" port: "I[1]" }
 }
net {
	name: "n6388"
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i13" port: "O" }
	terminal	{ cell: "LUT__20010" port: "I[0]" }
 }
net {
	name: "n6359"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i13" port: "O" }
	terminal	{ cell: "LUT__20010" port: "I[1]" }
 }
net {
	name: "n6390"
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i12" port: "O" }
	terminal	{ cell: "LUT__20009" port: "I[0]" }
 }
net {
	name: "n6361"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i12" port: "O" }
	terminal	{ cell: "LUT__20009" port: "I[1]" }
 }
net {
	name: "n6392"
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i11" port: "O" }
	terminal	{ cell: "LUT__20008" port: "I[0]" }
 }
net {
	name: "n6363"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i11" port: "O" }
	terminal	{ cell: "LUT__20008" port: "I[1]" }
 }
net {
	name: "n6394"
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i10" port: "O" }
	terminal	{ cell: "LUT__20007" port: "I[0]" }
 }
net {
	name: "n6365"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i10" port: "O" }
	terminal	{ cell: "LUT__20007" port: "I[1]" }
 }
net {
	name: "n6396"
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i9" port: "O" }
	terminal	{ cell: "LUT__20006" port: "I[0]" }
 }
net {
	name: "n6367"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i9" port: "O" }
	terminal	{ cell: "LUT__20006" port: "I[1]" }
 }
net {
	name: "n6398"
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i8" port: "O" }
	terminal	{ cell: "LUT__20005" port: "I[0]" }
 }
net {
	name: "n6369"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i8" port: "O" }
	terminal	{ cell: "LUT__20005" port: "I[1]" }
 }
net {
	name: "n6400"
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i7" port: "O" }
	terminal	{ cell: "LUT__20004" port: "I[0]" }
 }
net {
	name: "n6371"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i7" port: "O" }
	terminal	{ cell: "LUT__20004" port: "I[1]" }
 }
net {
	name: "n6402"
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i6" port: "O" }
	terminal	{ cell: "LUT__20003" port: "I[0]" }
 }
net {
	name: "n6373"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i6" port: "O" }
	terminal	{ cell: "LUT__20003" port: "I[1]" }
 }
net {
	name: "n6404"
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i5" port: "O" }
	terminal	{ cell: "LUT__20002" port: "I[0]" }
 }
net {
	name: "n6375"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i5" port: "O" }
	terminal	{ cell: "LUT__20002" port: "I[1]" }
 }
net {
	name: "n6377"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i4" port: "O" }
	terminal	{ cell: "LUT__20001" port: "I[1]" }
 }
net {
	name: "n6379"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i3" port: "O" }
	terminal	{ cell: "LUT__20000" port: "I[1]" }
 }
net {
	name: "n6381"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i2" port: "O" }
	terminal	{ cell: "LUT__19999" port: "I[1]" }
 }
net {
	name: "n12911"
	terminal	{ cell: "LUT__19968" port: "O" }
	terminal	{ cell: "LUT__19970" port: "I[1]" }
 }
net {
	name: "n12912"
	terminal	{ cell: "LUT__19969" port: "O" }
	terminal	{ cell: "LUT__19970" port: "I[2]" }
 }
net {
	name: "n12910"
	terminal	{ cell: "LUT__19967" port: "O" }
	terminal	{ cell: "LUT__19970" port: "I[3]" }
 }
net {
	name: "n12906"
	terminal	{ cell: "LUT__19963" port: "O" }
	terminal	{ cell: "LUT__19964" port: "I[0]" }
 }
net {
	name: "n12905"
	terminal	{ cell: "LUT__19962" port: "O" }
	terminal	{ cell: "LUT__19964" port: "I[3]" }
 }
net {
	name: "n12901"
	terminal	{ cell: "LUT__19958" port: "O" }
	terminal	{ cell: "LUT__19961" port: "I[0]" }
 }
net {
	name: "n12903"
	terminal	{ cell: "LUT__19960" port: "O" }
	terminal	{ cell: "LUT__19961" port: "I[1]" }
 }
net {
	name: "n12902"
	terminal	{ cell: "LUT__19959" port: "O" }
	terminal	{ cell: "LUT__19961" port: "I[2]" }
 }
net {
	name: "n12899"
	terminal	{ cell: "LUT__19956" port: "O" }
	terminal	{ cell: "LUT__19958" port: "I[0]" }
 }
net {
	name: "n12900"
	terminal	{ cell: "LUT__19957" port: "O" }
	terminal	{ cell: "LUT__19958" port: "I[3]" }
 }
net {
	name: "n12898"
	terminal	{ cell: "LUT__19955" port: "O" }
	terminal	{ cell: "LUT__19956" port: "I[1]" }
 }
net {
	name: "n12897"
	terminal	{ cell: "LUT__19954" port: "O" }
	terminal	{ cell: "LUT__19956" port: "I[2]" }
 }
net {
	name: "n12892"
	terminal	{ cell: "LUT__19944" port: "O" }
	terminal	{ cell: "LUT__19948" port: "I[0]" }
 }
net {
	name: "n12893"
	terminal	{ cell: "LUT__19945" port: "O" }
	terminal	{ cell: "LUT__19948" port: "I[1]" }
 }
net {
	name: "n12894"
	terminal	{ cell: "LUT__19946" port: "O" }
	terminal	{ cell: "LUT__19948" port: "I[2]" }
 }
net {
	name: "n12895"
	terminal	{ cell: "LUT__19947" port: "O" }
	terminal	{ cell: "LUT__19948" port: "I[3]" }
 }
net {
	name: "n12887"
	terminal	{ cell: "LUT__19939" port: "O" }
	terminal	{ cell: "LUT__19943" port: "I[0]" }
 }
net {
	name: "n12888"
	terminal	{ cell: "LUT__19940" port: "O" }
	terminal	{ cell: "LUT__19943" port: "I[1]" }
 }
net {
	name: "n12889"
	terminal	{ cell: "LUT__19941" port: "O" }
	terminal	{ cell: "LUT__19943" port: "I[2]" }
 }
net {
	name: "n12890"
	terminal	{ cell: "LUT__19942" port: "O" }
	terminal	{ cell: "LUT__19943" port: "I[3]" }
 }
net {
	name: "n12884"
	terminal	{ cell: "LUT__19936" port: "O" }
	terminal	{ cell: "LUT__19938" port: "I[0]" }
 }
net {
	name: "n12885"
	terminal	{ cell: "LUT__19937" port: "O" }
	terminal	{ cell: "LUT__19938" port: "I[1]" }
 }
net {
	name: "n12881"
	terminal	{ cell: "LUT__19933" port: "O" }
	terminal	{ cell: "LUT__19935" port: "I[0]" }
 }
net {
	name: "n12882"
	terminal	{ cell: "LUT__19934" port: "O" }
	terminal	{ cell: "LUT__19935" port: "I[1]" }
 }
net {
	name: "n12876"
	terminal	{ cell: "LUT__19927" port: "O" }
	terminal	{ cell: "LUT__19931" port: "I[0]" }
 }
net {
	name: "n12877"
	terminal	{ cell: "LUT__19928" port: "O" }
	terminal	{ cell: "LUT__19931" port: "I[1]" }
 }
net {
	name: "n12878"
	terminal	{ cell: "LUT__19929" port: "O" }
	terminal	{ cell: "LUT__19931" port: "I[2]" }
 }
net {
	name: "n12879"
	terminal	{ cell: "LUT__19930" port: "O" }
	terminal	{ cell: "LUT__19931" port: "I[3]" }
 }
net {
	name: "n12871"
	terminal	{ cell: "LUT__19922" port: "O" }
	terminal	{ cell: "LUT__19926" port: "I[0]" }
 }
net {
	name: "n12872"
	terminal	{ cell: "LUT__19923" port: "O" }
	terminal	{ cell: "LUT__19926" port: "I[1]" }
 }
net {
	name: "n12873"
	terminal	{ cell: "LUT__19924" port: "O" }
	terminal	{ cell: "LUT__19926" port: "I[2]" }
 }
net {
	name: "n12874"
	terminal	{ cell: "LUT__19925" port: "O" }
	terminal	{ cell: "LUT__19926" port: "I[3]" }
 }
net {
	name: "n12722"
	terminal	{ cell: "LUT__19718" port: "O" }
	terminal	{ cell: "LUT__21569" port: "I[1]" }
	terminal	{ cell: "LUT__19721" port: "I[2]" }
 }
net {
	name: "MMipiTx_DATA[46]"
	terminal	{ cell: "LUT__23150" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[46]" port: "outpad" }
 }
net {
	name: "n12866"
	terminal	{ cell: "LUT__19889" port: "O" }
	terminal	{ cell: "LUT__19892" port: "I[0]" }
 }
net {
	name: "n12867"
	terminal	{ cell: "LUT__19890" port: "O" }
	terminal	{ cell: "LUT__19892" port: "I[1]" }
 }
net {
	name: "n12868"
	terminal	{ cell: "LUT__19891" port: "O" }
	terminal	{ cell: "LUT__19892" port: "I[2]" }
 }
net {
	name: "n12865"
	terminal	{ cell: "LUT__19888" port: "O" }
	terminal	{ cell: "LUT__19889" port: "I[3]" }
 }
net {
	name: "n12863"
	terminal	{ cell: "LUT__19886" port: "O" }
	terminal	{ cell: "LUT__19887" port: "I[0]" }
 }
net {
	name: "n12864"
	terminal	{ cell: "LUT__19887" port: "O" }
	terminal	{ cell: "LUT__27298" port: "I[2]" }
 }
net {
	name: "n12862"
	terminal	{ cell: "LUT__19882" port: "O" }
	terminal	{ cell: "LUT__27294" port: "I[2]" }
 }
net {
	name: "n12860"
	terminal	{ cell: "LUT__19879" port: "O" }
	terminal	{ cell: "LUT__19881" port: "I[0]" }
	terminal	{ cell: "LUT__19880" port: "I[1]" }
 }
net {
	name: "n12861"
	terminal	{ cell: "LUT__19881" port: "O" }
	terminal	{ cell: "LUT__27294" port: "I[1]" }
 }
net {
	name: "n12855"
	terminal	{ cell: "LUT__19871" port: "O" }
	terminal	{ cell: "LUT__19875" port: "I[0]" }
 }
net {
	name: "n12856"
	terminal	{ cell: "LUT__19872" port: "O" }
	terminal	{ cell: "LUT__19875" port: "I[1]" }
 }
net {
	name: "n12857"
	terminal	{ cell: "LUT__19873" port: "O" }
	terminal	{ cell: "LUT__19875" port: "I[2]" }
 }
net {
	name: "n12858"
	terminal	{ cell: "LUT__19874" port: "O" }
	terminal	{ cell: "LUT__19875" port: "I[3]" }
 }
net {
	name: "n4850"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i2" port: "O" }
	terminal	{ cell: "LUT__21641" port: "I[0]" }
 }
net {
	name: "n4789"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i17" port: "O" }
	terminal	{ cell: "LUT__21641" port: "I[1]" }
 }
net {
	name: "n12849"
	terminal	{ cell: "LUT__19864" port: "O" }
	terminal	{ cell: "LUT__19867" port: "I[0]" }
 }
net {
	name: "n12850"
	terminal	{ cell: "LUT__19865" port: "O" }
	terminal	{ cell: "LUT__19866" port: "I[0]" }
 }
net {
	name: "n12833"
	terminal	{ cell: "LUT__19848" port: "O" }
	terminal	{ cell: "LUT__19864" port: "I[0]" }
	terminal	{ cell: "LUT__19852" port: "I[0]" }
 }
net {
	name: "n12836"
	terminal	{ cell: "LUT__19851" port: "O" }
	terminal	{ cell: "LUT__19864" port: "I[1]" }
	terminal	{ cell: "LUT__19852" port: "I[1]" }
 }
net {
	name: "n4842"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i6" port: "O" }
	terminal	{ cell: "LUT__21649" port: "I[0]" }
 }
net {
	name: "n4781"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i21" port: "O" }
	terminal	{ cell: "LUT__21649" port: "I[1]" }
 }
net {
	name: "n12845"
	terminal	{ cell: "LUT__19860" port: "O" }
	terminal	{ cell: "LUT__19863" port: "I[0]" }
 }
net {
	name: "n12846"
	terminal	{ cell: "LUT__19861" port: "O" }
	terminal	{ cell: "LUT__19863" port: "I[1]" }
 }
net {
	name: "n12847"
	terminal	{ cell: "LUT__19862" port: "O" }
	terminal	{ cell: "LUT__19863" port: "I[2]" }
 }
net {
	name: "n12839"
	terminal	{ cell: "LUT__19854" port: "O" }
	terminal	{ cell: "LUT__19860" port: "I[0]" }
	terminal	{ cell: "LUT__19856" port: "I[1]" }
 }
net {
	name: "n12844"
	terminal	{ cell: "LUT__19859" port: "O" }
	terminal	{ cell: "LUT__19860" port: "I[1]" }
 }
net {
	name: "n12841"
	terminal	{ cell: "LUT__19856" port: "O" }
	terminal	{ cell: "LUT__19860" port: "I[2]" }
	terminal	{ cell: "LUT__19857" port: "I[2]" }
 }
net {
	name: "n4838"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i8" port: "O" }
	terminal	{ cell: "LUT__21653" port: "I[0]" }
 }
net {
	name: "n4777"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i23" port: "O" }
	terminal	{ cell: "LUT__21653" port: "I[1]" }
 }
net {
	name: "n12838"
	terminal	{ cell: "LUT__19853" port: "O" }
	terminal	{ cell: "LUT__19856" port: "I[0]" }
 }
net {
	name: "n12840"
	terminal	{ cell: "LUT__19855" port: "O" }
	terminal	{ cell: "LUT__19856" port: "I[2]" }
 }
net {
	name: "n4834"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i10" port: "O" }
	terminal	{ cell: "LUT__21657" port: "I[0]" }
 }
net {
	name: "n4773"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i25" port: "O" }
	terminal	{ cell: "LUT__21657" port: "I[1]" }
 }
net {
	name: "n12835"
	terminal	{ cell: "LUT__19850" port: "O" }
	terminal	{ cell: "LUT__19851" port: "I[0]" }
	terminal	{ cell: "LUT__27290" port: "I[3]" }
 }
net {
	name: "n12829"
	terminal	{ cell: "LUT__19842" port: "O" }
	terminal	{ cell: "LUT__19844" port: "I[0]" }
 }
net {
	name: "n12830"
	terminal	{ cell: "LUT__19843" port: "O" }
	terminal	{ cell: "LUT__19844" port: "I[1]" }
 }
net {
	name: "n12828"
	terminal	{ cell: "LUT__19841" port: "O" }
	terminal	{ cell: "LUT__19844" port: "I[2]" }
 }
net {
	name: "n12826"
	terminal	{ cell: "LUT__19839" port: "O" }
	terminal	{ cell: "LUT__19844" port: "I[3]" }
 }
net {
	name: "n12827"
	terminal	{ cell: "LUT__19840" port: "O" }
	terminal	{ cell: "LUT__19841" port: "I[3]" }
 }
net {
	name: "n12822"
	terminal	{ cell: "LUT__19835" port: "O" }
	terminal	{ cell: "LUT__19839" port: "I[0]" }
 }
net {
	name: "n12823"
	terminal	{ cell: "LUT__19836" port: "O" }
	terminal	{ cell: "LUT__19839" port: "I[1]" }
 }
net {
	name: "n12824"
	terminal	{ cell: "LUT__19837" port: "O" }
	terminal	{ cell: "LUT__19839" port: "I[2]" }
 }
net {
	name: "n12825"
	terminal	{ cell: "LUT__19838" port: "O" }
	terminal	{ cell: "LUT__19839" port: "I[3]" }
 }
net {
	name: "n12816"
	terminal	{ cell: "LUT__19828" port: "O" }
	terminal	{ cell: "LUT__19833" port: "I[1]" }
 }
net {
	name: "n12820"
	terminal	{ cell: "LUT__19832" port: "O" }
	terminal	{ cell: "LUT__19833" port: "I[2]" }
 }
net {
	name: "n13605"
	terminal	{ cell: "LUT__21699" port: "O" }
	terminal	{ cell: "LUT__27458" port: "I[2]" }
 }
net {
	name: "n12818"
	terminal	{ cell: "LUT__19830" port: "O" }
	terminal	{ cell: "LUT__19831" port: "I[1]" }
 }
net {
	name: "n12817"
	terminal	{ cell: "LUT__19829" port: "O" }
	terminal	{ cell: "LUT__19831" port: "I[2]" }
 }
net {
	name: "n13613"
	terminal	{ cell: "LUT__21707" port: "O" }
	terminal	{ cell: "LUT__27466" port: "I[0]" }
 }
net {
	name: "n12815"
	terminal	{ cell: "LUT__19827" port: "O" }
	terminal	{ cell: "LUT__19828" port: "I[2]" }
 }
net {
	name: "n12814"
	terminal	{ cell: "LUT__19826" port: "O" }
	terminal	{ cell: "LUT__19827" port: "I[0]" }
 }
net {
	name: "n12811"
	terminal	{ cell: "LUT__19822" port: "O" }
	terminal	{ cell: "LUT__19824" port: "I[0]" }
 }
net {
	name: "n12812"
	terminal	{ cell: "LUT__19823" port: "O" }
	terminal	{ cell: "LUT__19824" port: "I[1]" }
 }
net {
	name: "n12810"
	terminal	{ cell: "LUT__19821" port: "O" }
	terminal	{ cell: "LUT__19824" port: "I[2]" }
 }
net {
	name: "n12805"
	terminal	{ cell: "LUT__19816" port: "O" }
	terminal	{ cell: "LUT__19824" port: "I[3]" }
 }
net {
	name: "n12806"
	terminal	{ cell: "LUT__19817" port: "O" }
	terminal	{ cell: "LUT__19821" port: "I[0]" }
 }
net {
	name: "n12807"
	terminal	{ cell: "LUT__19818" port: "O" }
	terminal	{ cell: "LUT__19821" port: "I[1]" }
 }
net {
	name: "n12808"
	terminal	{ cell: "LUT__19819" port: "O" }
	terminal	{ cell: "LUT__19821" port: "I[2]" }
 }
net {
	name: "n12809"
	terminal	{ cell: "LUT__19820" port: "O" }
	terminal	{ cell: "LUT__19821" port: "I[3]" }
 }
net {
	name: "n12804"
	terminal	{ cell: "LUT__19815" port: "O" }
	terminal	{ cell: "LUT__19816" port: "I[3]" }
 }
net {
	name: "n13629"
	terminal	{ cell: "LUT__21723" port: "O" }
	terminal	{ cell: "LUT__27470" port: "I[1]" }
 }
net {
	name: "n12800"
	terminal	{ cell: "LUT__19811" port: "O" }
	terminal	{ cell: "LUT__19815" port: "I[0]" }
 }
net {
	name: "n12801"
	terminal	{ cell: "LUT__19812" port: "O" }
	terminal	{ cell: "LUT__19815" port: "I[1]" }
 }
net {
	name: "n12802"
	terminal	{ cell: "LUT__19813" port: "O" }
	terminal	{ cell: "LUT__19815" port: "I[2]" }
 }
net {
	name: "n12803"
	terminal	{ cell: "LUT__19814" port: "O" }
	terminal	{ cell: "LUT__19815" port: "I[3]" }
 }
net {
	name: "n12798"
	terminal	{ cell: "LUT__19807" port: "O" }
	terminal	{ cell: "LUT__19809" port: "I[0]" }
 }
net {
	name: "n12799"
	terminal	{ cell: "LUT__19808" port: "O" }
	terminal	{ cell: "LUT__19809" port: "I[1]" }
 }
net {
	name: "PllLocked[2]"
	terminal	{ cell: "PllLocked[2]" port: "inpad" }
	terminal	{ cell: "LUT__19801" port: "I[0]" }
 }
net {
	name: "PllLocked[1]"
	terminal	{ cell: "PllLocked[1]" port: "inpad" }
	terminal	{ cell: "LUT__19801" port: "I[1]" }
 }
net {
	name: "n12793"
	terminal	{ cell: "LUT__19791" port: "O" }
	terminal	{ cell: "LUT__19795" port: "I[0]" }
 }
net {
	name: "n12796"
	terminal	{ cell: "LUT__19794" port: "O" }
	terminal	{ cell: "LUT__19795" port: "I[2]" }
 }
net {
	name: "n12795"
	terminal	{ cell: "LUT__19793" port: "O" }
	terminal	{ cell: "LUT__19795" port: "I[3]" }
 }
net {
	name: "n12794"
	terminal	{ cell: "LUT__19792" port: "O" }
	terminal	{ cell: "LUT__19793" port: "I[3]" }
 }
net {
	name: "n12792"
	terminal	{ cell: "LUT__19790" port: "O" }
	terminal	{ cell: "LUT__19791" port: "I[0]" }
 }
net {
	name: "n12790"
	terminal	{ cell: "LUT__19787" port: "O" }
	terminal	{ cell: "LUT__19789" port: "I[0]" }
 }
net {
	name: "n12791"
	terminal	{ cell: "LUT__19788" port: "O" }
	terminal	{ cell: "LUT__19789" port: "I[1]" }
 }
net {
	name: "n13681"
	terminal	{ cell: "LUT__21775" port: "O" }
	terminal	{ cell: "LUT__21779" port: "I[1]" }
 }
net {
	name: "n12778"
	terminal	{ cell: "LUT__19774" port: "O" }
	terminal	{ cell: "LUT__19778" port: "I[0]" }
 }
net {
	name: "n12779"
	terminal	{ cell: "LUT__19775" port: "O" }
	terminal	{ cell: "LUT__19778" port: "I[1]" }
 }
net {
	name: "n12780"
	terminal	{ cell: "LUT__19776" port: "O" }
	terminal	{ cell: "LUT__19778" port: "I[2]" }
 }
net {
	name: "n12781"
	terminal	{ cell: "LUT__19777" port: "O" }
	terminal	{ cell: "LUT__19778" port: "I[3]" }
 }
net {
	name: "n12769"
	terminal	{ cell: "LUT__19765" port: "O" }
	terminal	{ cell: "LUT__19773" port: "I[0]" }
 }
net {
	name: "n12774"
	terminal	{ cell: "LUT__19770" port: "O" }
	terminal	{ cell: "LUT__19773" port: "I[1]" }
 }
net {
	name: "n12775"
	terminal	{ cell: "LUT__19771" port: "O" }
	terminal	{ cell: "LUT__19773" port: "I[2]" }
 }
net {
	name: "n12776"
	terminal	{ cell: "LUT__19772" port: "O" }
	terminal	{ cell: "LUT__19773" port: "I[3]" }
 }
net {
	name: "n12770"
	terminal	{ cell: "LUT__19766" port: "O" }
	terminal	{ cell: "LUT__19770" port: "I[0]" }
 }
net {
	name: "n12771"
	terminal	{ cell: "LUT__19767" port: "O" }
	terminal	{ cell: "LUT__19770" port: "I[1]" }
 }
net {
	name: "n12772"
	terminal	{ cell: "LUT__19768" port: "O" }
	terminal	{ cell: "LUT__19770" port: "I[2]" }
 }
net {
	name: "n12773"
	terminal	{ cell: "LUT__19769" port: "O" }
	terminal	{ cell: "LUT__19770" port: "I[3]" }
 }
net {
	name: "n13697"
	terminal	{ cell: "LUT__21791" port: "O" }
	terminal	{ cell: "LUT__21795" port: "I[0]" }
 }
net {
	name: "n12767"
	terminal	{ cell: "LUT__19763" port: "O" }
	terminal	{ cell: "LUT__19765" port: "I[0]" }
 }
net {
	name: "n12768"
	terminal	{ cell: "LUT__19764" port: "O" }
	terminal	{ cell: "LUT__19765" port: "I[1]" }
 }
net {
	name: "n12762"
	terminal	{ cell: "LUT__19758" port: "O" }
	terminal	{ cell: "LUT__19762" port: "I[0]" }
	terminal	{ cell: "LUT__19759" port: "I[0]" }
 }
net {
	name: "n12759"
	terminal	{ cell: "LUT__19755" port: "O" }
	terminal	{ cell: "LUT__19758" port: "I[2]" }
 }
net {
	name: "n12752"
	terminal	{ cell: "LUT__19748" port: "O" }
	terminal	{ cell: "LUT__19752" port: "I[0]" }
 }
net {
	name: "n12753"
	terminal	{ cell: "LUT__19749" port: "O" }
	terminal	{ cell: "LUT__19752" port: "I[1]" }
 }
net {
	name: "n12754"
	terminal	{ cell: "LUT__19750" port: "O" }
	terminal	{ cell: "LUT__19752" port: "I[2]" }
 }
net {
	name: "n12755"
	terminal	{ cell: "LUT__19751" port: "O" }
	terminal	{ cell: "LUT__19752" port: "I[3]" }
 }
net {
	name: "n12727"
	terminal	{ cell: "LUT__19723" port: "O" }
	terminal	{ cell: "LUT__19747" port: "I[2]" }
	terminal	{ cell: "LUT__19745" port: "I[3]" }
 }
net {
	name: "n12750"
	terminal	{ cell: "LUT__19746" port: "O" }
	terminal	{ cell: "LUT__19747" port: "I[3]" }
 }
net {
	name: "n12748"
	terminal	{ cell: "LUT__19744" port: "O" }
	terminal	{ cell: "LUT__19745" port: "I[0]" }
 }
net {
	name: "n12732"
	terminal	{ cell: "LUT__19728" port: "O" }
	terminal	{ cell: "LUT__19744" port: "I[0]" }
 }
net {
	name: "n12737"
	terminal	{ cell: "LUT__19733" port: "O" }
	terminal	{ cell: "LUT__19744" port: "I[1]" }
 }
net {
	name: "n12742"
	terminal	{ cell: "LUT__19738" port: "O" }
	terminal	{ cell: "LUT__19744" port: "I[2]" }
 }
net {
	name: "n12747"
	terminal	{ cell: "LUT__19743" port: "O" }
	terminal	{ cell: "LUT__19744" port: "I[3]" }
 }
net {
	name: "n12743"
	terminal	{ cell: "LUT__19739" port: "O" }
	terminal	{ cell: "LUT__19743" port: "I[0]" }
 }
net {
	name: "n12744"
	terminal	{ cell: "LUT__19740" port: "O" }
	terminal	{ cell: "LUT__19743" port: "I[1]" }
 }
net {
	name: "n12745"
	terminal	{ cell: "LUT__19741" port: "O" }
	terminal	{ cell: "LUT__19743" port: "I[2]" }
 }
net {
	name: "n12746"
	terminal	{ cell: "LUT__19742" port: "O" }
	terminal	{ cell: "LUT__19743" port: "I[3]" }
 }
net {
	name: "n12738"
	terminal	{ cell: "LUT__19734" port: "O" }
	terminal	{ cell: "LUT__19738" port: "I[0]" }
 }
net {
	name: "n12739"
	terminal	{ cell: "LUT__19735" port: "O" }
	terminal	{ cell: "LUT__19738" port: "I[1]" }
 }
net {
	name: "n12740"
	terminal	{ cell: "LUT__19736" port: "O" }
	terminal	{ cell: "LUT__19738" port: "I[2]" }
 }
net {
	name: "n12741"
	terminal	{ cell: "LUT__19737" port: "O" }
	terminal	{ cell: "LUT__19738" port: "I[3]" }
 }
net {
	name: "n12733"
	terminal	{ cell: "LUT__19729" port: "O" }
	terminal	{ cell: "LUT__19733" port: "I[0]" }
 }
net {
	name: "n12734"
	terminal	{ cell: "LUT__19730" port: "O" }
	terminal	{ cell: "LUT__19733" port: "I[1]" }
 }
net {
	name: "n12735"
	terminal	{ cell: "LUT__19731" port: "O" }
	terminal	{ cell: "LUT__19733" port: "I[2]" }
 }
net {
	name: "n12736"
	terminal	{ cell: "LUT__19732" port: "O" }
	terminal	{ cell: "LUT__19733" port: "I[3]" }
 }
net {
	name: "n12728"
	terminal	{ cell: "LUT__19724" port: "O" }
	terminal	{ cell: "LUT__19728" port: "I[0]" }
 }
net {
	name: "n12729"
	terminal	{ cell: "LUT__19725" port: "O" }
	terminal	{ cell: "LUT__19728" port: "I[1]" }
 }
net {
	name: "n12730"
	terminal	{ cell: "LUT__19726" port: "O" }
	terminal	{ cell: "LUT__19728" port: "I[2]" }
 }
net {
	name: "n12731"
	terminal	{ cell: "LUT__19727" port: "O" }
	terminal	{ cell: "LUT__19728" port: "I[3]" }
 }
net {
	name: "n13753"
	terminal	{ cell: "LUT__21851" port: "O" }
	terminal	{ cell: "LUT__21855" port: "I[1]" }
 }
net {
	name: "n12724"
	terminal	{ cell: "LUT__19720" port: "O" }
	terminal	{ cell: "LUT__19721" port: "I[0]" }
 }
net {
	name: "n12723"
	terminal	{ cell: "LUT__19719" port: "O" }
	terminal	{ cell: "LUT__19721" port: "I[1]" }
 }
net {
	name: "n12704"
	terminal	{ cell: "LUT__19700" port: "O" }
	terminal	{ cell: "LUT__19716" port: "I[0]" }
 }
net {
	name: "n12709"
	terminal	{ cell: "LUT__19705" port: "O" }
	terminal	{ cell: "LUT__19716" port: "I[1]" }
 }
net {
	name: "n12714"
	terminal	{ cell: "LUT__19710" port: "O" }
	terminal	{ cell: "LUT__19716" port: "I[2]" }
 }
net {
	name: "n12719"
	terminal	{ cell: "LUT__19715" port: "O" }
	terminal	{ cell: "LUT__19716" port: "I[3]" }
 }
net {
	name: "n12720"
	terminal	{ cell: "LUT__19716" port: "O" }
	terminal	{ cell: "LUT__27278" port: "I[0]" }
 }
net {
	name: "n12715"
	terminal	{ cell: "LUT__19711" port: "O" }
	terminal	{ cell: "LUT__19715" port: "I[0]" }
 }
net {
	name: "n12716"
	terminal	{ cell: "LUT__19712" port: "O" }
	terminal	{ cell: "LUT__19715" port: "I[1]" }
 }
net {
	name: "n12717"
	terminal	{ cell: "LUT__19713" port: "O" }
	terminal	{ cell: "LUT__19715" port: "I[2]" }
 }
net {
	name: "n12718"
	terminal	{ cell: "LUT__19714" port: "O" }
	terminal	{ cell: "LUT__19715" port: "I[3]" }
 }
net {
	name: "n12710"
	terminal	{ cell: "LUT__19706" port: "O" }
	terminal	{ cell: "LUT__19710" port: "I[0]" }
 }
net {
	name: "n12711"
	terminal	{ cell: "LUT__19707" port: "O" }
	terminal	{ cell: "LUT__19710" port: "I[1]" }
 }
net {
	name: "n12712"
	terminal	{ cell: "LUT__19708" port: "O" }
	terminal	{ cell: "LUT__19710" port: "I[2]" }
 }
net {
	name: "n12713"
	terminal	{ cell: "LUT__19709" port: "O" }
	terminal	{ cell: "LUT__19710" port: "I[3]" }
 }
net {
	name: "n12705"
	terminal	{ cell: "LUT__19701" port: "O" }
	terminal	{ cell: "LUT__19705" port: "I[0]" }
 }
net {
	name: "n12706"
	terminal	{ cell: "LUT__19702" port: "O" }
	terminal	{ cell: "LUT__19705" port: "I[1]" }
 }
net {
	name: "n12707"
	terminal	{ cell: "LUT__19703" port: "O" }
	terminal	{ cell: "LUT__19705" port: "I[2]" }
 }
net {
	name: "n12708"
	terminal	{ cell: "LUT__19704" port: "O" }
	terminal	{ cell: "LUT__19705" port: "I[3]" }
 }
net {
	name: "n12700"
	terminal	{ cell: "LUT__19696" port: "O" }
	terminal	{ cell: "LUT__19700" port: "I[0]" }
 }
net {
	name: "n12701"
	terminal	{ cell: "LUT__19697" port: "O" }
	terminal	{ cell: "LUT__19700" port: "I[1]" }
 }
net {
	name: "n12702"
	terminal	{ cell: "LUT__19698" port: "O" }
	terminal	{ cell: "LUT__19700" port: "I[2]" }
 }
net {
	name: "n12703"
	terminal	{ cell: "LUT__19699" port: "O" }
	terminal	{ cell: "LUT__19700" port: "I[3]" }
 }
net {
	name: "n12695"
	terminal	{ cell: "LUT__19691" port: "O" }
	terminal	{ cell: "LUT__19693" port: "I[2]" }
	terminal	{ cell: "LUT__27276" port: "I[2]" }
 }
net {
	name: "n12694"
	terminal	{ cell: "LUT__19690" port: "O" }
	terminal	{ cell: "LUT__19691" port: "I[1]" }
 }
net {
	name: "n12689"
	terminal	{ cell: "LUT__19685" port: "O" }
	terminal	{ cell: "LUT__19688" port: "I[1]" }
 }
net {
	name: "n12690"
	terminal	{ cell: "LUT__19686" port: "O" }
	terminal	{ cell: "LUT__19688" port: "I[2]" }
 }
net {
	name: "n12691"
	terminal	{ cell: "LUT__19687" port: "O" }
	terminal	{ cell: "LUT__19688" port: "I[3]" }
 }
net {
	name: "n6892"
	terminal	{ cell: "add_26/i1" port: "cout" }
	terminal	{ cell: "add_26/i2" port: "cin" }
 }
net {
	name: "n6890"
	terminal	{ cell: "add_26/i2" port: "cout" }
	terminal	{ cell: "add_26/i3" port: "cin" }
 }
net {
	name: "n6888"
	terminal	{ cell: "add_26/i3" port: "cout" }
	terminal	{ cell: "add_26/i4" port: "cin" }
 }
net {
	name: "n6883"
	terminal	{ cell: "add_26/i4" port: "cout" }
	terminal	{ cell: "add_26/i5" port: "cin" }
 }
net {
	name: "n6881"
	terminal	{ cell: "add_26/i5" port: "cout" }
	terminal	{ cell: "add_26/i6" port: "cin" }
 }
net {
	name: "n6879"
	terminal	{ cell: "add_26/i6" port: "cout" }
	terminal	{ cell: "add_26/i7" port: "cin" }
 }
net {
	name: "n6877"
	terminal	{ cell: "add_26/i7" port: "cout" }
	terminal	{ cell: "add_26/i8" port: "cin" }
 }
net {
	name: "n13816"
	terminal	{ cell: "LUT__21919" port: "O" }
	terminal	{ cell: "LUT__21923" port: "I[0]" }
 }
net {
	name: "n6875"
	terminal	{ cell: "add_26/i8" port: "cout" }
	terminal	{ cell: "add_26/i9" port: "cin" }
 }
net {
	name: "n6873"
	terminal	{ cell: "add_26/i9" port: "cout" }
	terminal	{ cell: "add_26/i10" port: "cin" }
 }
net {
	name: "n6871"
	terminal	{ cell: "add_26/i10" port: "cout" }
	terminal	{ cell: "add_26/i11" port: "cin" }
 }
net {
	name: "n6869"
	terminal	{ cell: "add_26/i11" port: "cout" }
	terminal	{ cell: "add_26/i12" port: "cin" }
 }
net {
	name: "n6867"
	terminal	{ cell: "add_26/i12" port: "cout" }
	terminal	{ cell: "add_26/i13" port: "cin" }
 }
net {
	name: "n6865"
	terminal	{ cell: "add_26/i13" port: "cout" }
	terminal	{ cell: "add_26/i14" port: "cin" }
 }
net {
	name: "n6863"
	terminal	{ cell: "add_26/i14" port: "cout" }
	terminal	{ cell: "add_26/i15" port: "cin" }
 }
net {
	name: "n6861"
	terminal	{ cell: "add_26/i15" port: "cout" }
	terminal	{ cell: "add_26/i16" port: "cin" }
 }
net {
	name: "MMipiTx_DATA[54]"
	terminal	{ cell: "LUT__23142" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[54]" port: "outpad" }
 }
net {
	name: "n6858"
	terminal	{ cell: "add_34/i2" port: "cout" }
	terminal	{ cell: "add_34/i3" port: "cin" }
 }
net {
	name: "n6856"
	terminal	{ cell: "add_34/i3" port: "cout" }
	terminal	{ cell: "add_34/i4" port: "cin" }
 }
net {
	name: "n6854"
	terminal	{ cell: "add_34/i4" port: "cout" }
	terminal	{ cell: "add_34/i5" port: "cin" }
 }
net {
	name: "n6852"
	terminal	{ cell: "add_34/i5" port: "cout" }
	terminal	{ cell: "add_34/i6" port: "cin" }
 }
net {
	name: "n6850"
	terminal	{ cell: "add_34/i6" port: "cout" }
	terminal	{ cell: "add_34/i7" port: "cin" }
 }
net {
	name: "n6848"
	terminal	{ cell: "add_34/i7" port: "cout" }
	terminal	{ cell: "add_34/i8" port: "cin" }
 }
net {
	name: "n6846"
	terminal	{ cell: "add_34/i8" port: "cout" }
	terminal	{ cell: "add_34/i9" port: "cin" }
 }
net {
	name: "n6844"
	terminal	{ cell: "add_34/i9" port: "cout" }
	terminal	{ cell: "add_34/i10" port: "cin" }
 }
net {
	name: "n6842"
	terminal	{ cell: "add_34/i10" port: "cout" }
	terminal	{ cell: "add_34/i11" port: "cin" }
 }
net {
	name: "n6840"
	terminal	{ cell: "add_34/i11" port: "cout" }
	terminal	{ cell: "add_34/i12" port: "cin" }
 }
net {
	name: "n6838"
	terminal	{ cell: "add_34/i12" port: "cout" }
	terminal	{ cell: "add_34/i13" port: "cin" }
 }
net {
	name: "n6836"
	terminal	{ cell: "add_34/i13" port: "cout" }
	terminal	{ cell: "add_34/i14" port: "cin" }
 }
net {
	name: "n6834"
	terminal	{ cell: "add_34/i14" port: "cout" }
	terminal	{ cell: "add_34/i15" port: "cin" }
 }
net {
	name: "n6832"
	terminal	{ cell: "add_34/i15" port: "cout" }
	terminal	{ cell: "add_34/i16" port: "cin" }
 }
net {
	name: "n6829"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i2" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i3" port: "cin" }
 }
net {
	name: "n6827"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i3" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i4" port: "cin" }
 }
net {
	name: "n6825"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i4" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i5" port: "cin" }
 }
net {
	name: "n6823"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i5" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i6" port: "cin" }
 }
net {
	name: "n6821"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i6" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i7" port: "cin" }
 }
net {
	name: "n6819"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i7" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i8" port: "cin" }
 }
net {
	name: "n6817"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i8" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i9" port: "cin" }
 }
net {
	name: "n6815"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i9" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i10" port: "cin" }
 }
net {
	name: "n6813"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i10" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i11" port: "cin" }
 }
net {
	name: "n6811"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i11" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i12" port: "cin" }
 }
net {
	name: "n6809"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i12" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i13" port: "cin" }
 }
net {
	name: "n6807"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i13" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i14" port: "cin" }
 }
net {
	name: "n6805"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i14" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i15" port: "cin" }
 }
net {
	name: "n6803"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i15" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i16" port: "cin" }
 }
net {
	name: "n6801"
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i16" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_54/i17" port: "cin" }
 }
net {
	name: "n6798"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i2" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i3" port: "cin" }
 }
net {
	name: "n6796"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i3" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i4" port: "cin" }
 }
net {
	name: "n13872"
	terminal	{ cell: "LUT__21979" port: "O" }
	terminal	{ cell: "LUT__21983" port: "I[0]" }
 }
net {
	name: "n6794"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i4" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i5" port: "cin" }
 }
net {
	name: "n6792"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i5" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i6" port: "cin" }
 }
net {
	name: "n6790"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i6" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i7" port: "cin" }
 }
net {
	name: "n6788"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i7" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i8" port: "cin" }
 }
net {
	name: "n6786"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i8" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i9" port: "cin" }
 }
net {
	name: "n6784"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i9" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i10" port: "cin" }
 }
net {
	name: "n6782"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i10" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i11" port: "cin" }
 }
net {
	name: "n6780"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i11" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i12" port: "cin" }
 }
net {
	name: "n6778"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i12" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i13" port: "cin" }
 }
net {
	name: "n6776"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i13" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i14" port: "cin" }
 }
net {
	name: "n6774"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i14" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i15" port: "cin" }
 }
net {
	name: "n6772"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i15" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i16" port: "cin" }
 }
net {
	name: "n6770"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i16" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i17" port: "cin" }
 }
net {
	name: "n6768"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i17" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i18" port: "cin" }
 }
net {
	name: "n6766"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i18" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i19" port: "cin" }
 }
net {
	name: "n6764"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i19" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i20" port: "cin" }
 }
net {
	name: "n6762"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i20" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i21" port: "cin" }
 }
net {
	name: "n6760"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i21" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i22" port: "cin" }
 }
net {
	name: "n6758"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i22" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i23" port: "cin" }
 }
net {
	name: "n6756"
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i23" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/add_73/i24" port: "cin" }
 }
net {
	name: "n13921"
	terminal	{ cell: "LUT__22031" port: "O" }
	terminal	{ cell: "LUT__22035" port: "I[1]" }
 }
net {
	name: "n6656"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i2" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i3" port: "cin" }
 }
net {
	name: "n6654"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i3" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i4" port: "cin" }
 }
net {
	name: "n6652"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i4" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i5" port: "cin" }
 }
net {
	name: "n6650"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i5" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i6" port: "cin" }
 }
net {
	name: "n6648"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i6" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i7" port: "cin" }
 }
net {
	name: "n6646"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i7" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i8" port: "cin" }
 }
net {
	name: "n6644"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i8" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i9" port: "cin" }
 }
net {
	name: "n6642"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i9" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i10" port: "cin" }
 }
net {
	name: "MipiRx_DATA[8]"
	terminal	{ cell: "MipiRx_DATA[8]" port: "inpad" }
	terminal	{ cell: "LUT__27394" port: "I[3]" }
 }
net {
	name: "n6640"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i10" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i11" port: "cin" }
 }
net {
	name: "n6638"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i11" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i12" port: "cin" }
 }
net {
	name: "n6636"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i12" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i13" port: "cin" }
 }
net {
	name: "n6634"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i13" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i14" port: "cin" }
 }
net {
	name: "n13977"
	terminal	{ cell: "LUT__22091" port: "O" }
	terminal	{ cell: "LUT__22095" port: "I[2]" }
 }
net {
	name: "n6632"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i14" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i15" port: "cin" }
 }
net {
	name: "n6630"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i15" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i16" port: "cin" }
 }
net {
	name: "n6628"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i16" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i17" port: "cin" }
 }
net {
	name: "n6626"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i17" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i18" port: "cin" }
 }
net {
	name: "n6624"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i18" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i19" port: "cin" }
 }
net {
	name: "n6622"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i19" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i20" port: "cin" }
 }
net {
	name: "n6620"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i20" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i21" port: "cin" }
 }
net {
	name: "n6618"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i21" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i22" port: "cin" }
 }
net {
	name: "n6616"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i22" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i23" port: "cin" }
 }
net {
	name: "n6614"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i23" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i24" port: "cin" }
 }
net {
	name: "n6612"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i24" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i25" port: "cin" }
 }
net {
	name: "n6610"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i25" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i26" port: "cin" }
 }
net {
	name: "MipiRx_DATA[9]"
	terminal	{ cell: "MipiRx_DATA[9]" port: "inpad" }
	terminal	{ cell: "LUT__27394" port: "I[1]" }
 }
net {
	name: "n6608"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i26" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i27" port: "cin" }
 }
net {
	name: "n6606"
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i27" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_VSyncLenCalc/sub_14/add_2/i28" port: "cin" }
 }
net {
	name: "MipiRx_DATA[10]"
	terminal	{ cell: "MipiRx_DATA[10]" port: "inpad" }
	terminal	{ cell: "LUT__27394" port: "I[2]" }
 }
net {
	name: "n14040"
	terminal	{ cell: "LUT__22159" port: "O" }
	terminal	{ cell: "LUT__22163" port: "I[0]" }
 }
net {
	name: "n6524"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i2" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i3" port: "cin" }
 }
net {
	name: "n6522"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i3" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i4" port: "cin" }
 }
net {
	name: "n6520"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i4" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i5" port: "cin" }
 }
net {
	name: "n6518"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i5" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i6" port: "cin" }
 }
net {
	name: "n6516"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i6" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i7" port: "cin" }
 }
net {
	name: "n6514"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i7" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i8" port: "cin" }
 }
net {
	name: "n6512"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i8" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i9" port: "cin" }
 }
net {
	name: "n6510"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i9" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i10" port: "cin" }
 }
net {
	name: "n6508"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i10" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i11" port: "cin" }
 }
net {
	name: "n6506"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i11" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i12" port: "cin" }
 }
net {
	name: "n6504"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i12" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i13" port: "cin" }
 }
net {
	name: "n6502"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i13" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i14" port: "cin" }
 }
net {
	name: "n6500"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i14" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i15" port: "cin" }
 }
net {
	name: "n6498"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i15" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i16" port: "cin" }
 }
net {
	name: "n6496"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i16" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i17" port: "cin" }
 }
net {
	name: "n6494"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i17" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i18" port: "cin" }
 }
net {
	name: "n6492"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i18" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i19" port: "cin" }
 }
net {
	name: "n6490"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i19" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i20" port: "cin" }
 }
net {
	name: "n6488"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i20" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i21" port: "cin" }
 }
net {
	name: "n6486"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i21" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i22" port: "cin" }
 }
net {
	name: "n6484"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i22" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i23" port: "cin" }
 }
net {
	name: "n6482"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i23" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_13/add_2/i24" port: "cin" }
 }
net {
	name: "n6479"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i2" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i3" port: "cin" }
 }
net {
	name: "n6477"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i3" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i4" port: "cin" }
 }
net {
	name: "n6475"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i4" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i5" port: "cin" }
 }
net {
	name: "n6473"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i5" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i6" port: "cin" }
 }
net {
	name: "n6471"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i6" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i7" port: "cin" }
 }
net {
	name: "n6469"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i7" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i8" port: "cin" }
 }
net {
	name: "n6467"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i8" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i9" port: "cin" }
 }
net {
	name: "n6465"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i9" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i10" port: "cin" }
 }
net {
	name: "n6463"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i10" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i11" port: "cin" }
 }
net {
	name: "n6461"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i11" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i12" port: "cin" }
 }
net {
	name: "n6459"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i12" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i13" port: "cin" }
 }
net {
	name: "n6457"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i13" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i14" port: "cin" }
 }
net {
	name: "n6455"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i14" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i15" port: "cin" }
 }
net {
	name: "n14096"
	terminal	{ cell: "LUT__22219" port: "O" }
	terminal	{ cell: "LUT__22223" port: "I[0]" }
 }
net {
	name: "n6453"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i15" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i16" port: "cin" }
 }
net {
	name: "n6451"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i16" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i17" port: "cin" }
 }
net {
	name: "n6449"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i17" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i18" port: "cin" }
 }
net {
	name: "n6447"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i18" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i19" port: "cin" }
 }
net {
	name: "n6445"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i19" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i20" port: "cin" }
 }
net {
	name: "n6443"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i20" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i21" port: "cin" }
 }
net {
	name: "n6441"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i21" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i22" port: "cin" }
 }
net {
	name: "n6439"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i22" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i23" port: "cin" }
 }
net {
	name: "n6437"
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i23" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U2_HSyncLenCalc/sub_14/add_2/i24" port: "cin" }
 }
net {
	name: "n6405"
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i5" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i6" port: "cin" }
 }
net {
	name: "n6403"
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i6" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i7" port: "cin" }
 }
net {
	name: "n6401"
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i7" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i8" port: "cin" }
 }
net {
	name: "n6399"
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i8" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i9" port: "cin" }
 }
net {
	name: "n6397"
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i9" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i10" port: "cin" }
 }
net {
	name: "n6395"
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i10" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i11" port: "cin" }
 }
net {
	name: "n6393"
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i11" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i12" port: "cin" }
 }
net {
	name: "MipiRx_DATA[16]"
	terminal	{ cell: "MipiRx_DATA[16]" port: "inpad" }
	terminal	{ cell: "LUT__27402" port: "I[3]" }
 }
net {
	name: "n6391"
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i12" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i13" port: "cin" }
 }
net {
	name: "n6389"
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i13" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i14" port: "cin" }
 }
net {
	name: "n6387"
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i14" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i15" port: "cin" }
 }
net {
	name: "n6385"
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i15" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_48/add_2/i16" port: "cin" }
 }
net {
	name: "n6382"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i2" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i3" port: "cin" }
 }
net {
	name: "n6380"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i3" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i4" port: "cin" }
 }
net {
	name: "n6378"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i4" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i5" port: "cin" }
 }
net {
	name: "n14145"
	terminal	{ cell: "LUT__22271" port: "O" }
	terminal	{ cell: "LUT__22275" port: "I[2]" }
 }
net {
	name: "n6376"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i5" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i6" port: "cin" }
 }
net {
	name: "n6374"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i6" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i7" port: "cin" }
 }
net {
	name: "n6372"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i7" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i8" port: "cin" }
 }
net {
	name: "n6370"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i8" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i9" port: "cin" }
 }
net {
	name: "n6368"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i9" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i10" port: "cin" }
 }
net {
	name: "n6366"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i10" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i11" port: "cin" }
 }
net {
	name: "n6364"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i11" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i12" port: "cin" }
 }
net {
	name: "n6362"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i12" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i13" port: "cin" }
 }
net {
	name: "MipiRx_DATA[17]"
	terminal	{ cell: "MipiRx_DATA[17]" port: "inpad" }
	terminal	{ cell: "LUT__27402" port: "I[1]" }
 }
net {
	name: "MMipiTx_DATA[62]"
	terminal	{ cell: "LUT__23134" port: "O" }
	terminal	{ cell: "MMipiTx_DATA[62]" port: "outpad" }
 }
net {
	name: "n6360"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i13" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i14" port: "cin" }
 }
net {
	name: "n6358"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i14" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i15" port: "cin" }
 }
net {
	name: "n6356"
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i15" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/sub_49/add_2/i16" port: "cin" }
 }
net {
	name: "MipiRx_DATA[18]"
	terminal	{ cell: "MipiRx_DATA[18]" port: "inpad" }
	terminal	{ cell: "LUT__27402" port: "I[2]" }
 }
net {
	name: "n735"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i2" port: "cin" }
 }
net {
	name: "n6319"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i2" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i3" port: "cin" }
 }
net {
	name: "n6317"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i3" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i4" port: "cin" }
 }
net {
	name: "n6315"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i4" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i5" port: "cin" }
 }
net {
	name: "n6313"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i5" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i6" port: "cin" }
 }
net {
	name: "n6311"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i6" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i7" port: "cin" }
 }
net {
	name: "n6309"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i7" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i8" port: "cin" }
 }
net {
	name: "n6307"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i8" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i9" port: "cin" }
 }
net {
	name: "n6305"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i9" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i10" port: "cin" }
 }
net {
	name: "n6303"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i10" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i11" port: "cin" }
 }
net {
	name: "n6301"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i11" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i12" port: "cin" }
 }
net {
	name: "n14201"
	terminal	{ cell: "LUT__22331" port: "O" }
	terminal	{ cell: "LUT__22335" port: "I[1]" }
 }
net {
	name: "n6299"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i12" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i13" port: "cin" }
 }
net {
	name: "n6297"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i13" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i14" port: "cin" }
 }
net {
	name: "n6295"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i14" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i15" port: "cin" }
 }
net {
	name: "n6293"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i15" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_13/add_2/i16" port: "cin" }
 }
net {
	name: "n769"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i2" port: "cin" }
 }
net {
	name: "n6290"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i2" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i3" port: "cin" }
 }
net {
	name: "n6288"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i3" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i4" port: "cin" }
 }
net {
	name: "n6286"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i4" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i5" port: "cin" }
 }
net {
	name: "n6284"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i5" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i6" port: "cin" }
 }
net {
	name: "n6282"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i6" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i7" port: "cin" }
 }
net {
	name: "n6280"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i7" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i8" port: "cin" }
 }
net {
	name: "n6278"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i8" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i9" port: "cin" }
 }
net {
	name: "n6276"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i9" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i10" port: "cin" }
 }
net {
	name: "n6274"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i10" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i11" port: "cin" }
 }
net {
	name: "n6272"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i11" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i12" port: "cin" }
 }
net {
	name: "n6270"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i12" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i13" port: "cin" }
 }
net {
	name: "n6268"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i13" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i14" port: "cin" }
 }
net {
	name: "n6266"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i14" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i15" port: "cin" }
 }
net {
	name: "n6264"
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i15" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U4_DValidCalc/sub_14/add_2/i16" port: "cin" }
 }
net {
	name: "MipiTx_TYPE[5]"
	terminal	{ cell: "LUT__22933" port: "O" }
	terminal	{ cell: "MipiTx_TYPE[5]" port: "outpad" }
 }
net {
	name: "n857"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i2" port: "cin" }
 }
net {
	name: "n6232"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i2" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i3" port: "cin" }
 }
net {
	name: "n6230"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i3" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i4" port: "cin" }
 }
net {
	name: "n6228"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i4" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i5" port: "cin" }
 }
net {
	name: "n6226"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i5" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i6" port: "cin" }
 }
net {
	name: "n6224"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i6" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i7" port: "cin" }
 }
net {
	name: "n6222"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i7" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i8" port: "cin" }
 }
net {
	name: "n6220"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i8" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i9" port: "cin" }
 }
net {
	name: "n6218"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i9" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i10" port: "cin" }
 }
net {
	name: "n6216"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i10" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i11" port: "cin" }
 }
net {
	name: "n6214"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i11" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i12" port: "cin" }
 }
net {
	name: "n6212"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i12" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i13" port: "cin" }
 }
net {
	name: "n6210"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i13" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i14" port: "cin" }
 }
net {
	name: "n6208"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i14" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i15" port: "cin" }
 }
net {
	name: "n6206"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i15" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i16" port: "cin" }
 }
net {
	name: "n6204"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i16" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i17" port: "cin" }
 }
net {
	name: "n14264"
	terminal	{ cell: "LUT__22399" port: "O" }
	terminal	{ cell: "LUT__22403" port: "I[0]" }
 }
net {
	name: "n6202"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i17" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i18" port: "cin" }
 }
net {
	name: "n6200"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i18" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i19" port: "cin" }
 }
net {
	name: "n6198"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i19" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i20" port: "cin" }
 }
net {
	name: "n6196"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i20" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i21" port: "cin" }
 }
net {
	name: "n6194"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i21" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i22" port: "cin" }
 }
net {
	name: "n6192"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i22" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i23" port: "cin" }
 }
net {
	name: "n6190"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i23" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_9/add_2/i24" port: "cin" }
 }
net {
	name: "n981"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i2" port: "cin" }
 }
net {
	name: "n6187"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i2" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i3" port: "cin" }
 }
net {
	name: "n6185"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i3" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i4" port: "cin" }
 }
net {
	name: "n6183"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i4" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i5" port: "cin" }
 }
net {
	name: "n6181"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i5" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i6" port: "cin" }
 }
net {
	name: "n6179"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i6" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i7" port: "cin" }
 }
net {
	name: "n6177"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i7" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i8" port: "cin" }
 }
net {
	name: "n6175"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i8" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i9" port: "cin" }
 }
net {
	name: "n6173"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i9" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i10" port: "cin" }
 }
net {
	name: "n6171"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i10" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i11" port: "cin" }
 }
net {
	name: "n6169"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i11" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i12" port: "cin" }
 }
net {
	name: "n6167"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i12" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i13" port: "cin" }
 }
net {
	name: "n6165"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i13" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i14" port: "cin" }
 }
net {
	name: "n6163"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i14" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i15" port: "cin" }
 }
net {
	name: "n6161"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i15" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i16" port: "cin" }
 }
net {
	name: "n6159"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i16" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i17" port: "cin" }
 }
net {
	name: "n6157"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i17" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i18" port: "cin" }
 }
net {
	name: "n6155"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i18" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i19" port: "cin" }
 }
net {
	name: "n6153"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i19" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i20" port: "cin" }
 }
net {
	name: "n6151"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i20" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i21" port: "cin" }
 }
net {
	name: "n6149"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i21" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i22" port: "cin" }
 }
net {
	name: "n6147"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i22" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i23" port: "cin" }
 }
net {
	name: "n6145"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i23" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i24" port: "cin" }
 }
net {
	name: "MipiRx_DATA[24]"
	terminal	{ cell: "MipiRx_DATA[24]" port: "inpad" }
	terminal	{ cell: "LUT__27406" port: "I[3]" }
 }
net {
	name: "n983"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i2" port: "cin" }
 }
net {
	name: "n6142"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i2" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i3" port: "cin" }
 }
net {
	name: "n6140"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i3" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i4" port: "cin" }
 }
net {
	name: "n6138"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i4" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i5" port: "cin" }
 }
net {
	name: "n6136"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i5" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i6" port: "cin" }
 }
net {
	name: "n6134"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i6" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i7" port: "cin" }
 }
net {
	name: "n6132"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i7" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i8" port: "cin" }
 }
net {
	name: "n6130"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i8" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i9" port: "cin" }
 }
net {
	name: "n6128"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i9" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i10" port: "cin" }
 }
net {
	name: "n6126"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i10" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i11" port: "cin" }
 }
net {
	name: "n6124"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i11" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i12" port: "cin" }
 }
net {
	name: "n6122"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i12" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i13" port: "cin" }
 }
net {
	name: "n6120"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i13" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i14" port: "cin" }
 }
net {
	name: "n6118"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i14" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i15" port: "cin" }
 }
net {
	name: "n6116"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i15" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i16" port: "cin" }
 }
net {
	name: "n6114"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i16" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i17" port: "cin" }
 }
net {
	name: "MipiRx_DATA[25]"
	terminal	{ cell: "MipiRx_DATA[25]" port: "inpad" }
	terminal	{ cell: "LUT__27406" port: "I[1]" }
 }
net {
	name: "n14320"
	terminal	{ cell: "LUT__22459" port: "O" }
	terminal	{ cell: "LUT__22463" port: "I[0]" }
 }
net {
	name: "n6112"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i17" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i18" port: "cin" }
 }
net {
	name: "n6110"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i18" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i19" port: "cin" }
 }
net {
	name: "n6108"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i19" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_13/add_2/i20" port: "cin" }
 }
net {
	name: "n985"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i2" port: "cin" }
 }
net {
	name: "n6105"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i2" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i3" port: "cin" }
 }
net {
	name: "n6103"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i3" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i4" port: "cin" }
 }
net {
	name: "n6101"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i4" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i5" port: "cin" }
 }
net {
	name: "n6099"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i5" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i6" port: "cin" }
 }
net {
	name: "n6097"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i6" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i7" port: "cin" }
 }
net {
	name: "n6095"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i7" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i8" port: "cin" }
 }
net {
	name: "n6093"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i8" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i9" port: "cin" }
 }
net {
	name: "n6091"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i9" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i10" port: "cin" }
 }
net {
	name: "n6089"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i10" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i11" port: "cin" }
 }
net {
	name: "n6087"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i11" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i12" port: "cin" }
 }
net {
	name: "n6085"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i12" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i13" port: "cin" }
 }
net {
	name: "n6083"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i13" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i14" port: "cin" }
 }
net {
	name: "MipiRx_DATA[26]"
	terminal	{ cell: "MipiRx_DATA[26]" port: "inpad" }
	terminal	{ cell: "LUT__27406" port: "I[2]" }
 }
net {
	name: "n6081"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i14" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i15" port: "cin" }
 }
net {
	name: "n6079"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i15" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i16" port: "cin" }
 }
net {
	name: "n6077"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i16" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i17" port: "cin" }
 }
net {
	name: "n6075"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i17" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i18" port: "cin" }
 }
net {
	name: "n6073"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i18" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i19" port: "cin" }
 }
net {
	name: "n6071"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i19" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_15/add_2/i20" port: "cin" }
 }
net {
	name: "n987"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i2" port: "cin" }
 }
net {
	name: "n6068"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i2" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i3" port: "cin" }
 }
net {
	name: "n6066"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i3" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i4" port: "cin" }
 }
net {
	name: "n6064"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i4" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i5" port: "cin" }
 }
net {
	name: "n6062"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i5" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i6" port: "cin" }
 }
net {
	name: "n6060"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i6" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i7" port: "cin" }
 }
net {
	name: "n6058"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i7" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i8" port: "cin" }
 }
net {
	name: "n6056"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i8" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i9" port: "cin" }
 }
net {
	name: "n6054"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i9" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i10" port: "cin" }
 }
net {
	name: "n6052"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i10" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i11" port: "cin" }
 }
net {
	name: "n6050"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i11" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i12" port: "cin" }
 }
net {
	name: "n6048"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i12" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i13" port: "cin" }
 }
net {
	name: "n6046"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i13" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i14" port: "cin" }
 }
net {
	name: "n6044"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i14" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i15" port: "cin" }
 }
net {
	name: "n14369"
	terminal	{ cell: "LUT__22511" port: "O" }
	terminal	{ cell: "LUT__22515" port: "I[2]" }
 }
net {
	name: "n6042"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i15" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_34/add_2/i16" port: "cin" }
 }
net {
	name: "n1023"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i2" port: "cin" }
 }
net {
	name: "n6039"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i2" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i3" port: "cin" }
 }
net {
	name: "n6037"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i3" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i4" port: "cin" }
 }
net {
	name: "n6035"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i4" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i5" port: "cin" }
 }
net {
	name: "n6033"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i5" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i6" port: "cin" }
 }
net {
	name: "n6031"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i6" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i7" port: "cin" }
 }
net {
	name: "n6029"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i7" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i8" port: "cin" }
 }
net {
	name: "n6027"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i8" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i9" port: "cin" }
 }
net {
	name: "n6025"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i9" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i10" port: "cin" }
 }
net {
	name: "n6023"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i10" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i11" port: "cin" }
 }
net {
	name: "n6021"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i11" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i12" port: "cin" }
 }
net {
	name: "n6019"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i12" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i13" port: "cin" }
 }
net {
	name: "n6017"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i13" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i14" port: "cin" }
 }
net {
	name: "n6015"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i14" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i15" port: "cin" }
 }
net {
	name: "n6013"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i15" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i16" port: "cin" }
 }
net {
	name: "n1025"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i2" port: "cin" }
 }
net {
	name: "n6010"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i2" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i3" port: "cin" }
 }
net {
	name: "n6008"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i3" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i4" port: "cin" }
 }
net {
	name: "n6006"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i4" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i5" port: "cin" }
 }
net {
	name: "n6004"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i5" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i6" port: "cin" }
 }
net {
	name: "n6002"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i6" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i7" port: "cin" }
 }
net {
	name: "n6000"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i7" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i8" port: "cin" }
 }
net {
	name: "n5998"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i8" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i9" port: "cin" }
 }
net {
	name: "n5996"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i9" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i10" port: "cin" }
 }
net {
	name: "n5994"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i10" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i11" port: "cin" }
 }
net {
	name: "n5992"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i11" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i12" port: "cin" }
 }
net {
	name: "n5990"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i12" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i13" port: "cin" }
 }
net {
	name: "n5988"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i13" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i14" port: "cin" }
 }
net {
	name: "n5986"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i14" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i15" port: "cin" }
 }
net {
	name: "n5984"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i15" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_47/add_2/i16" port: "cin" }
 }
net {
	name: "n1042"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i2" port: "cin" }
 }
net {
	name: "n5981"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i2" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i3" port: "cin" }
 }
net {
	name: "n5979"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i3" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i4" port: "cin" }
 }
net {
	name: "n5977"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i4" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i5" port: "cin" }
 }
net {
	name: "n5975"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i5" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i6" port: "cin" }
 }
net {
	name: "n5973"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i6" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i7" port: "cin" }
 }
net {
	name: "n5971"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i7" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i8" port: "cin" }
 }
net {
	name: "n5969"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i8" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i9" port: "cin" }
 }
net {
	name: "n5967"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i9" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i10" port: "cin" }
 }
net {
	name: "n5965"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i10" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i11" port: "cin" }
 }
net {
	name: "n5963"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i11" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i12" port: "cin" }
 }
net {
	name: "n5961"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i12" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i13" port: "cin" }
 }
net {
	name: "n5959"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i13" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i14" port: "cin" }
 }
net {
	name: "n14425"
	terminal	{ cell: "LUT__22571" port: "O" }
	terminal	{ cell: "LUT__22575" port: "I[1]" }
 }
net {
	name: "n5957"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i14" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i15" port: "cin" }
 }
net {
	name: "n5955"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i15" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_49/add_2/i16" port: "cin" }
 }
net {
	name: "n5896"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_74/add_2/i2" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i3" port: "cin" }
 }
net {
	name: "n5952"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i3" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i4" port: "cin" }
 }
net {
	name: "n5950"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i4" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i5" port: "cin" }
 }
net {
	name: "n5948"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i5" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i6" port: "cin" }
 }
net {
	name: "n5946"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i6" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i7" port: "cin" }
 }
net {
	name: "n5944"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i7" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i8" port: "cin" }
 }
net {
	name: "n5942"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i8" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i9" port: "cin" }
 }
net {
	name: "n5940"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i9" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i10" port: "cin" }
 }
net {
	name: "n5938"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i10" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i11" port: "cin" }
 }
net {
	name: "n5936"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i11" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i12" port: "cin" }
 }
net {
	name: "n5934"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i12" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i13" port: "cin" }
 }
net {
	name: "n5932"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i13" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i14" port: "cin" }
 }
net {
	name: "n5930"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i14" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i15" port: "cin" }
 }
net {
	name: "n5928"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i15" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_51/add_2/i16" port: "cin" }
 }
net {
	name: "n1044"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i2" port: "cin" }
 }
net {
	name: "n5925"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i2" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i3" port: "cin" }
 }
net {
	name: "n5923"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i3" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i4" port: "cin" }
 }
net {
	name: "n5921"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i4" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i5" port: "cin" }
 }
net {
	name: "n5919"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i5" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i6" port: "cin" }
 }
net {
	name: "n5917"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i6" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i7" port: "cin" }
 }
net {
	name: "n5915"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i7" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i8" port: "cin" }
 }
net {
	name: "n5913"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i8" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i9" port: "cin" }
 }
net {
	name: "n5911"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i9" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i10" port: "cin" }
 }
net {
	name: "n5909"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i10" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i11" port: "cin" }
 }
net {
	name: "n5907"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i11" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i12" port: "cin" }
 }
net {
	name: "n5905"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i12" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i13" port: "cin" }
 }
net {
	name: "n5903"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i13" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i14" port: "cin" }
 }
net {
	name: "n5901"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i14" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i15" port: "cin" }
 }
net {
	name: "n5899"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i15" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_53/add_2/i16" port: "cin" }
 }
net {
	name: "MipiRx_DATA[32]"
	terminal	{ cell: "MipiRx_DATA[32]" port: "inpad" }
	terminal	{ cell: "LUT__27410" port: "I[3]" }
 }
net {
	name: "n1046"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_74/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_74/add_2/i2" port: "cin" }
 }
net {
	name: "n1070"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i2" port: "cin" }
 }
net {
	name: "n5894"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i2" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i3" port: "cin" }
 }
net {
	name: "n5892"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i3" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i4" port: "cin" }
 }
net {
	name: "n5890"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i4" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i5" port: "cin" }
 }
net {
	name: "n5888"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i5" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i6" port: "cin" }
 }
net {
	name: "n5886"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i6" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i7" port: "cin" }
 }
net {
	name: "n5884"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i7" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_76/add_2/i8" port: "cin" }
 }
net {
	name: "n1072"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i2" port: "cin" }
 }
net {
	name: "n5881"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i2" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i3" port: "cin" }
 }
net {
	name: "n5879"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i3" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i4" port: "cin" }
 }
net {
	name: "n5877"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i4" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i5" port: "cin" }
 }
net {
	name: "n5875"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i5" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i6" port: "cin" }
 }
net {
	name: "n5873"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i6" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i7" port: "cin" }
 }
net {
	name: "n5871"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i7" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i8" port: "cin" }
 }
net {
	name: "n5869"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i8" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i9" port: "cin" }
 }
net {
	name: "n5867"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i9" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i10" port: "cin" }
 }
net {
	name: "MipiRx_DATA[33]"
	terminal	{ cell: "MipiRx_DATA[33]" port: "inpad" }
	terminal	{ cell: "LUT__27410" port: "I[1]" }
 }
net {
	name: "n5865"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i10" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i11" port: "cin" }
 }
net {
	name: "n5863"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i11" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i12" port: "cin" }
 }
net {
	name: "n5861"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i12" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i13" port: "cin" }
 }
net {
	name: "n5859"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i13" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i14" port: "cin" }
 }
net {
	name: "n5857"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i14" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i15" port: "cin" }
 }
net {
	name: "n5855"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i15" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_81/add_2/i16" port: "cin" }
 }
net {
	name: "n1089"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i2" port: "cin" }
 }
net {
	name: "n5852"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i2" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i3" port: "cin" }
 }
net {
	name: "n5850"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i3" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i4" port: "cin" }
 }
net {
	name: "n5848"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i4" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i5" port: "cin" }
 }
net {
	name: "n5846"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i5" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i6" port: "cin" }
 }
net {
	name: "n5844"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i6" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i7" port: "cin" }
 }
net {
	name: "n5842"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i7" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i8" port: "cin" }
 }
net {
	name: "n5840"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i8" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i9" port: "cin" }
 }
net {
	name: "n5838"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i9" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i10" port: "cin" }
 }
net {
	name: "n5836"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i10" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i11" port: "cin" }
 }
net {
	name: "MipiRx_DATA[34]"
	terminal	{ cell: "MipiRx_DATA[34]" port: "inpad" }
	terminal	{ cell: "LUT__27410" port: "I[2]" }
 }
net {
	name: "n5834"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i11" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i12" port: "cin" }
 }
net {
	name: "n5832"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i12" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i13" port: "cin" }
 }
net {
	name: "n5830"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i13" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i14" port: "cin" }
 }
net {
	name: "n5828"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i14" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i15" port: "cin" }
 }
net {
	name: "n5826"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i15" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_83/add_2/i16" port: "cin" }
 }
net {
	name: "n1091"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i2" port: "cin" }
 }
net {
	name: "n5823"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i2" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i3" port: "cin" }
 }
net {
	name: "n5821"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i3" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i4" port: "cin" }
 }
net {
	name: "n5819"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i4" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i5" port: "cin" }
 }
net {
	name: "n5817"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i5" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i6" port: "cin" }
 }
net {
	name: "n5815"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i6" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i7" port: "cin" }
 }
net {
	name: "n5813"
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i7" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_94/add_2/i8" port: "cin" }
 }
net {
	name: "n1269"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i1" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i2" port: "cin" }
 }
net {
	name: "n5761"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i2" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i3" port: "cin" }
 }
net {
	name: "n5759"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i3" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i4" port: "cin" }
 }
net {
	name: "n5757"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i4" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i5" port: "cin" }
 }
net {
	name: "n5755"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i5" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i6" port: "cin" }
 }
net {
	name: "n5753"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i6" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i7" port: "cin" }
 }
net {
	name: "n5751"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i7" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i8" port: "cin" }
 }
net {
	name: "n5749"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i8" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i9" port: "cin" }
 }
net {
	name: "n5747"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i9" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i10" port: "cin" }
 }
net {
	name: "n5745"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i10" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i11" port: "cin" }
 }
net {
	name: "MipiTx_DATA[36]"
	terminal	{ cell: "LUT__23068" port: "O" }
	terminal	{ cell: "MipiTx_DATA[36]" port: "outpad" }
 }
net {
	name: "n5743"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i11" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i12" port: "cin" }
 }
net {
	name: "n5741"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i12" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i13" port: "cin" }
 }
net {
	name: "n5739"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i13" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i14" port: "cin" }
 }
net {
	name: "n5737"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i14" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i15" port: "cin" }
 }
net {
	name: "n5735"
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i15" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_52/i16" port: "cin" }
 }
net {
	name: "n1285"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i1" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i2" port: "cin" }
 }
net {
	name: "n5692"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i2" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i3" port: "cin" }
 }
net {
	name: "n5690"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i3" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i4" port: "cin" }
 }
net {
	name: "n5688"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i4" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i5" port: "cin" }
 }
net {
	name: "n5686"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i5" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i6" port: "cin" }
 }
net {
	name: "n5684"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i6" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i7" port: "cin" }
 }
net {
	name: "n5682"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i7" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i8" port: "cin" }
 }
net {
	name: "n5680"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i8" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i9" port: "cin" }
 }
net {
	name: "n5678"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i9" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i10" port: "cin" }
 }
net {
	name: "n5676"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i10" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i11" port: "cin" }
 }
net {
	name: "n5674"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i11" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i12" port: "cin" }
 }
net {
	name: "n5672"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i12" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i13" port: "cin" }
 }
net {
	name: "n5670"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i13" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i14" port: "cin" }
 }
net {
	name: "n5668"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i14" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i15" port: "cin" }
 }
net {
	name: "n5666"
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i15" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_85/i16" port: "cin" }
 }
net {
	name: "n1295"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i1" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i2" port: "cin" }
 }
net {
	name: "n5623"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i2" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i3" port: "cin" }
 }
net {
	name: "n5621"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i3" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i4" port: "cin" }
 }
net {
	name: "n5619"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i4" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i5" port: "cin" }
 }
net {
	name: "n5617"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i5" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i6" port: "cin" }
 }
net {
	name: "n5615"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i6" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i7" port: "cin" }
 }
net {
	name: "n5613"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i7" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i8" port: "cin" }
 }
net {
	name: "n5611"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i8" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i9" port: "cin" }
 }
net {
	name: "n5609"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i9" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i10" port: "cin" }
 }
net {
	name: "n5607"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i10" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i11" port: "cin" }
 }
net {
	name: "n5605"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i11" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i12" port: "cin" }
 }
net {
	name: "n5603"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i12" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i13" port: "cin" }
 }
net {
	name: "n5601"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i13" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i14" port: "cin" }
 }
net {
	name: "n5599"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i14" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i15" port: "cin" }
 }
net {
	name: "n5597"
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i15" port: "cout" }
	terminal	{ cell: "U3_MipiRxMonitor/add_109/i16" port: "cin" }
 }
net {
	name: "n1428"
	terminal	{ cell: "U3_MipiRxControl/add_14/i1" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i2" port: "cin" }
 }
net {
	name: "n5528"
	terminal	{ cell: "U3_MipiRxControl/add_14/i2" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i3" port: "cin" }
 }
net {
	name: "n5526"
	terminal	{ cell: "U3_MipiRxControl/add_14/i3" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i4" port: "cin" }
 }
net {
	name: "n5524"
	terminal	{ cell: "U3_MipiRxControl/add_14/i4" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i5" port: "cin" }
 }
net {
	name: "n5522"
	terminal	{ cell: "U3_MipiRxControl/add_14/i5" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i6" port: "cin" }
 }
net {
	name: "n5520"
	terminal	{ cell: "U3_MipiRxControl/add_14/i6" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i7" port: "cin" }
 }
net {
	name: "n5518"
	terminal	{ cell: "U3_MipiRxControl/add_14/i7" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i8" port: "cin" }
 }
net {
	name: "n5516"
	terminal	{ cell: "U3_MipiRxControl/add_14/i8" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i9" port: "cin" }
 }
net {
	name: "n5514"
	terminal	{ cell: "U3_MipiRxControl/add_14/i9" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i10" port: "cin" }
 }
net {
	name: "n4641"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i6" port: "O" }
	terminal	{ cell: "LUT__22891" port: "I[0]" }
 }
net {
	name: "n5512"
	terminal	{ cell: "U3_MipiRxControl/add_14/i10" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i11" port: "cin" }
 }
net {
	name: "n5510"
	terminal	{ cell: "U3_MipiRxControl/add_14/i11" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i12" port: "cin" }
 }
net {
	name: "n5508"
	terminal	{ cell: "U3_MipiRxControl/add_14/i12" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i13" port: "cin" }
 }
net {
	name: "n5506"
	terminal	{ cell: "U3_MipiRxControl/add_14/i13" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i14" port: "cin" }
 }
net {
	name: "n4633"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i10" port: "O" }
	terminal	{ cell: "LUT__22895" port: "I[0]" }
 }
net {
	name: "n5504"
	terminal	{ cell: "U3_MipiRxControl/add_14/i14" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i15" port: "cin" }
 }
net {
	name: "n5502"
	terminal	{ cell: "U3_MipiRxControl/add_14/i15" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/add_14/i16" port: "cin" }
 }
net {
	name: "n1536"
	terminal	{ cell: "U3_MipiRxControl/add_22/i1" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i2" port: "cin" }
 }
net {
	name: "n5499"
	terminal	{ cell: "U3_MipiRxControl/add_22/i2" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i3" port: "cin" }
 }
net {
	name: "n5497"
	terminal	{ cell: "U3_MipiRxControl/add_22/i3" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i4" port: "cin" }
 }
net {
	name: "n5495"
	terminal	{ cell: "U3_MipiRxControl/add_22/i4" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i5" port: "cin" }
 }
net {
	name: "n5493"
	terminal	{ cell: "U3_MipiRxControl/add_22/i5" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i6" port: "cin" }
 }
net {
	name: "n5491"
	terminal	{ cell: "U3_MipiRxControl/add_22/i6" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i7" port: "cin" }
 }
net {
	name: "n5489"
	terminal	{ cell: "U3_MipiRxControl/add_22/i7" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i8" port: "cin" }
 }
net {
	name: "n5487"
	terminal	{ cell: "U3_MipiRxControl/add_22/i8" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i9" port: "cin" }
 }
net {
	name: "n5485"
	terminal	{ cell: "U3_MipiRxControl/add_22/i9" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i10" port: "cin" }
 }
net {
	name: "n5483"
	terminal	{ cell: "U3_MipiRxControl/add_22/i10" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i11" port: "cin" }
 }
net {
	name: "n5481"
	terminal	{ cell: "U3_MipiRxControl/add_22/i11" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i12" port: "cin" }
 }
net {
	name: "n5479"
	terminal	{ cell: "U3_MipiRxControl/add_22/i12" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i13" port: "cin" }
 }
net {
	name: "n5477"
	terminal	{ cell: "U3_MipiRxControl/add_22/i13" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i14" port: "cin" }
 }
net {
	name: "n5475"
	terminal	{ cell: "U3_MipiRxControl/add_22/i14" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i15" port: "cin" }
 }
net {
	name: "n5473"
	terminal	{ cell: "U3_MipiRxControl/add_22/i15" port: "cout" }
	terminal	{ cell: "U3_MipiRxControl/add_22/i16" port: "cin" }
 }
net {
	name: "MipiRx_DATA[48]"
	terminal	{ cell: "MipiRx_DATA[48]" port: "inpad" }
	terminal	{ cell: "LUT__27418" port: "I[3]" }
 }
net {
	name: "n1931"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_24/i2" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_24/i3" port: "cin" }
 }
net {
	name: "n5043"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_24/i3" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_24/i4" port: "cin" }
 }
net {
	name: "n2020"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_29/i2" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_29/i3" port: "cin" }
 }
net {
	name: "n4984"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_29/i3" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_29/i4" port: "cin" }
 }
net {
	name: "n14596"
	terminal	{ cell: "LUT__27276" port: "O" }
	terminal	{ cell: "LUT__27278" port: "I[3]" }
 }
net {
	name: "n4982"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_29/i4" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_29/i5" port: "cin" }
 }
net {
	name: "n4980"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_29/i5" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/add_29/i6" port: "cin" }
 }
net {
	name: "n2024"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i1" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i2" port: "cin" }
 }
net {
	name: "n4977"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i2" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i3" port: "cin" }
 }
net {
	name: "MipiRx_DATA[49]"
	terminal	{ cell: "MipiRx_DATA[49]" port: "inpad" }
	terminal	{ cell: "LUT__27418" port: "I[1]" }
 }
net {
	name: "n14802"
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i1" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i1" port: "cin" }
 }
net {
	name: "n4975"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i3" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i4" port: "cin" }
 }
net {
	name: "n4973"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i4" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i5" port: "cin" }
 }
net {
	name: "n4971"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i5" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i6" port: "cin" }
 }
net {
	name: "n4969"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i6" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i7" port: "cin" }
 }
net {
	name: "n4967"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i7" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i8" port: "cin" }
 }
net {
	name: "n4965"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i8" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i9" port: "cin" }
 }
net {
	name: "n4963"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i9" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i10" port: "cin" }
 }
net {
	name: "n4961"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i10" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i11" port: "cin" }
 }
net {
	name: "n14794"
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_74/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_74/add_2/i1" port: "cin" }
 }
net {
	name: "n14790"
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_36/add_2/i1" port: "cin" }
 }
net {
	name: "n4959"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i11" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i12" port: "cin" }
 }
net {
	name: "n4957"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i12" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i13" port: "cin" }
 }
net {
	name: "n4955"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i13" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i14" port: "cin" }
 }
net {
	name: "n4953"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i14" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i15" port: "cin" }
 }
net {
	name: "n14786"
	terminal	{ cell: "AUX_ADD_CI__U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i1" port: "cout" }
	terminal	{ cell: "U2_MipiTxCtrl/U1_MipiTxOperate/sub_11/add_2/i1" port: "cin" }
 }
net {
	name: "n4951"
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i15" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiTx/vio_core_inst/sub_36/add_2/i16" port: "cin" }
 }
net {
	name: "n4948"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_24/i2" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_24/i3" port: "cin" }
 }
net {
	name: "n4946"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_24/i3" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_24/i4" port: "cin" }
 }
net {
	name: "MipiRx_DATA[50]"
	terminal	{ cell: "MipiRx_DATA[50]" port: "inpad" }
	terminal	{ cell: "LUT__27418" port: "I[2]" }
 }
net {
	name: "n2646"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_29/i2" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_29/i3" port: "cin" }
 }
net {
	name: "n4887"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_29/i3" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_29/i4" port: "cin" }
 }
net {
	name: "n4885"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_29/i4" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_29/i5" port: "cin" }
 }
net {
	name: "n4883"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_29/i5" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/add_29/i6" port: "cin" }
 }
net {
	name: "n2650"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i1" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i2" port: "cin" }
 }
net {
	name: "n4880"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i2" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i3" port: "cin" }
 }
net {
	name: "n4878"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i3" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i4" port: "cin" }
 }
net {
	name: "n4876"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i4" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i5" port: "cin" }
 }
net {
	name: "n4874"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i5" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i6" port: "cin" }
 }
net {
	name: "n4872"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i6" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i7" port: "cin" }
 }
net {
	name: "n4870"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i7" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i8" port: "cin" }
 }
net {
	name: "n4868"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i8" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i9" port: "cin" }
 }
net {
	name: "n4866"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i9" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i10" port: "cin" }
 }
net {
	name: "n4864"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i10" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i11" port: "cin" }
 }
net {
	name: "n4862"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i11" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i12" port: "cin" }
 }
net {
	name: "n4860"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i12" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i13" port: "cin" }
 }
net {
	name: "n4858"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i13" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i14" port: "cin" }
 }
net {
	name: "n4856"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i14" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i15" port: "cin" }
 }
net {
	name: "n4854"
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i15" port: "cout" }
	terminal	{ cell: "edb_top_inst/MipiRx/vio_core_inst/sub_36/add_2/i16" port: "cin" }
 }
net {
	name: "n4851"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i2" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i3" port: "cin" }
 }
net {
	name: "n4849"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i3" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i4" port: "cin" }
 }
net {
	name: "n4847"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i4" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i5" port: "cin" }
 }
net {
	name: "n4845"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i5" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i6" port: "cin" }
 }
net {
	name: "n4843"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i6" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i7" port: "cin" }
 }
net {
	name: "n4841"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i7" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i8" port: "cin" }
 }
net {
	name: "n4839"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i8" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i9" port: "cin" }
 }
net {
	name: "n4837"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i9" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i10" port: "cin" }
 }
net {
	name: "n4835"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i10" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i11" port: "cin" }
 }
net {
	name: "n4833"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i11" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_45/i12" port: "cin" }
 }
net {
	name: "n3138"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i1" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i2" port: "cin" }
 }
net {
	name: "n4820"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i2" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i3" port: "cin" }
 }
net {
	name: "n4818"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i3" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i4" port: "cin" }
 }
net {
	name: "n4816"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i4" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i5" port: "cin" }
 }
net {
	name: "n4814"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i5" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i6" port: "cin" }
 }
net {
	name: "n4812"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i6" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i7" port: "cin" }
 }
net {
	name: "n4810"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i7" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i8" port: "cin" }
 }
net {
	name: "n4808"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i8" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i9" port: "cin" }
 }
net {
	name: "n4806"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i9" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i10" port: "cin" }
 }
net {
	name: "n4804"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i10" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i11" port: "cin" }
 }
net {
	name: "n4802"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i11" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i12" port: "cin" }
 }
net {
	name: "n4800"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i12" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i13" port: "cin" }
 }
net {
	name: "n4798"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i13" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i14" port: "cin" }
 }
net {
	name: "n4796"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i14" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i15" port: "cin" }
 }
net {
	name: "n4794"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i15" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i16" port: "cin" }
 }
net {
	name: "n4792"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i16" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i17" port: "cin" }
 }
net {
	name: "n4790"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i17" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i18" port: "cin" }
 }
net {
	name: "n4788"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i18" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i19" port: "cin" }
 }
net {
	name: "n4786"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i19" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i20" port: "cin" }
 }
net {
	name: "n4784"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i20" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i21" port: "cin" }
 }
net {
	name: "n4782"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i21" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i22" port: "cin" }
 }
net {
	name: "n4780"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i22" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i23" port: "cin" }
 }
net {
	name: "n4778"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i23" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i24" port: "cin" }
 }
net {
	name: "n4776"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i24" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i25" port: "cin" }
 }
net {
	name: "n4774"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i25" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i26" port: "cin" }
 }
net {
	name: "n4772"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i26" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_46/i27" port: "cin" }
 }
net {
	name: "n3140"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_52/i2" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_52/i3" port: "cin" }
 }
net {
	name: "n4759"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_52/i3" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_52/i4" port: "cin" }
 }
net {
	name: "n4757"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_52/i4" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_52/i5" port: "cin" }
 }
net {
	name: "n4755"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_52/i5" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/add_52/i6" port: "cin" }
 }
net {
	name: "n3144"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i1" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i2" port: "cin" }
 }
net {
	name: "n4752"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i2" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i3" port: "cin" }
 }
net {
	name: "n4750"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i3" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i4" port: "cin" }
 }
net {
	name: "n4748"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i4" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i5" port: "cin" }
 }
net {
	name: "n4746"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i5" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i6" port: "cin" }
 }
net {
	name: "n4744"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i6" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i7" port: "cin" }
 }
net {
	name: "n4742"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i7" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i8" port: "cin" }
 }
net {
	name: "n4740"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i8" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i9" port: "cin" }
 }
net {
	name: "n4738"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i9" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i10" port: "cin" }
 }
net {
	name: "n4736"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i10" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i11" port: "cin" }
 }
net {
	name: "n4734"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i11" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i12" port: "cin" }
 }
net {
	name: "n4732"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i12" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i13" port: "cin" }
 }
net {
	name: "n4730"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i13" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i14" port: "cin" }
 }
net {
	name: "n4728"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i14" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i15" port: "cin" }
 }
net {
	name: "n4726"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i15" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/sub_59/add_2/i16" port: "cin" }
 }
net {
	name: "n4723"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i2" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i3" port: "cin" }
 }
net {
	name: "n4721"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i3" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i4" port: "cin" }
 }
net {
	name: "n4719"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i4" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i5" port: "cin" }
 }
net {
	name: "n4717"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i5" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i6" port: "cin" }
 }
net {
	name: "n4715"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i6" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i7" port: "cin" }
 }
net {
	name: "n4713"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i7" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i8" port: "cin" }
 }
net {
	name: "n4711"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i8" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i9" port: "cin" }
 }
net {
	name: "n4709"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i9" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i10" port: "cin" }
 }
net {
	name: "n4707"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i10" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i11" port: "cin" }
 }
net {
	name: "n4705"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i11" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i12" port: "cin" }
 }
net {
	name: "n4703"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i12" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i13" port: "cin" }
 }
net {
	name: "n4701"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i13" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i14" port: "cin" }
 }
net {
	name: "n4699"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i14" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i15" port: "cin" }
 }
net {
	name: "n4697"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i15" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i16" port: "cin" }
 }
net {
	name: "n4695"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i16" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/add_12/i17" port: "cin" }
 }
net {
	name: "MipiRx_DATA[56]"
	terminal	{ cell: "MipiRx_DATA[56]" port: "inpad" }
	terminal	{ cell: "LUT__27422" port: "I[3]" }
 }
net {
	name: "MipiRx_DATA[57]"
	terminal	{ cell: "MipiRx_DATA[57]" port: "inpad" }
	terminal	{ cell: "LUT__27422" port: "I[1]" }
 }
net {
	name: "MipiRx_DATA[58]"
	terminal	{ cell: "MipiRx_DATA[58]" port: "inpad" }
	terminal	{ cell: "LUT__27422" port: "I[2]" }
 }
net {
	name: "n4543"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i1" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i2" port: "cin" }
 }
net {
	name: "n4650"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i2" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i3" port: "cin" }
 }
net {
	name: "n4648"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i3" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i4" port: "cin" }
 }
net {
	name: "n4646"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i4" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i5" port: "cin" }
 }
net {
	name: "n4644"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i5" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i6" port: "cin" }
 }
net {
	name: "n4642"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i6" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i7" port: "cin" }
 }
net {
	name: "n4640"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i7" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i8" port: "cin" }
 }
net {
	name: "n4638"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i8" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i9" port: "cin" }
 }
net {
	name: "n4636"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i9" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i10" port: "cin" }
 }
net {
	name: "n4634"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i10" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i11" port: "cin" }
 }
net {
	name: "n4632"
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i11" port: "cout" }
	terminal	{ cell: "edb_top_inst/LA_MipiRx/la_biu_inst/fifo_with_read_inst/add_22/i12" port: "cin" }
 }
net {
	name: "n4586"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i2" port: "cout" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i3" port: "cin" }
 }
net {
	name: "n4628"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i3" port: "O" }
	terminal	{ cell: "LUT__27498" port: "I[3]" }
 }
net {
	name: "n4629"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i3" port: "cout" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i4" port: "cin" }
 }
net {
	name: "n4627"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i4" port: "O" }
	terminal	{ cell: "LUT__27498" port: "I[2]" }
 }
net {
	name: "n4560"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i1" port: "cout" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/sub_28/add_2/i2" port: "cin" }
 }
net {
	name: "MipiRxCalClk~CLKBUF"
	type: GLOBAL_CLOCK
	terminal	{ cell: "MipiRxCalClk~CLKBUF" port: "clkout" }
 }
