Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri May 20 20:42:06 2022
| Host         : DESKTOP-LMP8HP8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file E:/Xilinx/Projects/firstMaxPool/timing_report.txt
| Design       : firstMaxPool_synt
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.045        0.000                      0                29369        0.045        0.000                      0                29369        4.600        0.000                       0                  5158  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.045        0.000                      0                29369        0.045        0.000                      0                29369        4.600        0.000                       0                  5158  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 out_mux_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_all[10]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.921ns  (logic 2.719ns (45.911%)  route 3.203ns (54.089%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Output Delay:           0.050ns
  Clock Path Skew:        -3.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K24                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K24                                                               r  clk_IBUF_inst/I
    K24                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.629     2.317    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=5157, routed)        1.538     3.948    clk_IBUF_BUFG
    SLICE_X173Y141       FDRE                                         r  out_mux_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y141       FDRE (Prop_fdre_C_Q)         0.223     4.171 r  out_mux_cnt_reg[0]/Q
                         net (fo=133, routed)         1.106     5.278    result31_mem/Q[0]
    SLICE_X174Y160                                                    r  result31_mem/result_all_OBUF[10]_inst_i_7/I4
    SLICE_X174Y160       LUT6 (Prop_lut6_I4_O)        0.043     5.321 r  result31_mem/result_all_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.000     5.321    result27_mem/RAM_reg_1_7
    SLICE_X174Y160                                                    r  result27_mem/result_all_OBUF[10]_inst_i_2/I1
    SLICE_X174Y160       MUXF7 (Prop_muxf7_I1_O)      0.108     5.429 r  result27_mem/result_all_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           0.963     6.391    result27_mem/result_all_OBUF[10]_inst_i_2_n_0
    SLICE_X172Y141                                                    r  result27_mem/result_all_OBUF[10]_inst_i_1/I0
    SLICE_X172Y141       LUT6 (Prop_lut6_I0_O)        0.124     6.515 r  result27_mem/result_all_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.134     7.649    result_all_OBUF[10]
    A35                                                               r  result_all_OBUF[10]_inst/I
    A35                  OBUF (Prop_obuf_I_O)         2.221     9.870 r  result_all_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.870    result_all[10]
    A35                                                               r  result_all[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.050     9.915    
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 out_mux_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_all[14]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.908ns  (logic 2.742ns (46.415%)  route 3.166ns (53.585%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Output Delay:           0.050ns
  Clock Path Skew:        -3.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K24                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K24                                                               r  clk_IBUF_inst/I
    K24                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.629     2.317    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=5157, routed)        1.538     3.948    clk_IBUF_BUFG
    SLICE_X173Y141       FDRE                                         r  out_mux_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y141       FDRE (Prop_fdre_C_Q)         0.223     4.171 r  out_mux_cnt_reg[0]/Q
                         net (fo=133, routed)         1.163     5.334    result31_mem/Q[0]
    SLICE_X177Y160                                                    r  result31_mem/result_all_OBUF[14]_inst_i_7/I4
    SLICE_X177Y160       LUT6 (Prop_lut6_I4_O)        0.043     5.377 r  result31_mem/result_all_OBUF[14]_inst_i_7/O
                         net (fo=1, routed)           0.000     5.377    result27_mem/RAM_reg_1_3
    SLICE_X177Y160                                                    r  result27_mem/result_all_OBUF[14]_inst_i_2/I1
    SLICE_X177Y160       MUXF7 (Prop_muxf7_I1_O)      0.122     5.499 r  result27_mem/result_all_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           0.961     6.460    result27_mem/result_all_OBUF[14]_inst_i_2_n_0
    SLICE_X173Y146                                                    r  result27_mem/result_all_OBUF[14]_inst_i_1/I0
    SLICE_X173Y146       LUT6 (Prop_lut6_I0_O)        0.122     6.582 r  result27_mem/result_all_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.042     7.624    result_all_OBUF[14]
    B34                                                               r  result_all_OBUF[14]_inst/I
    B34                  OBUF (Prop_obuf_I_O)         2.232     9.856 r  result_all_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.856    result_all[14]
    B34                                                               r  result_all[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.050     9.915    
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 out_mux_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_all[12]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 2.746ns (46.587%)  route 3.148ns (53.413%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Output Delay:           0.050ns
  Clock Path Skew:        -3.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K24                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K24                                                               r  clk_IBUF_inst/I
    K24                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.629     2.317    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=5157, routed)        1.538     3.948    clk_IBUF_BUFG
    SLICE_X173Y141       FDRE                                         r  out_mux_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y141       FDRE (Prop_fdre_C_Q)         0.223     4.171 r  out_mux_cnt_reg[0]/Q
                         net (fo=133, routed)         1.160     5.332    result27_mem/Q[0]
    SLICE_X175Y155                                                    r  result27_mem/result_all_OBUF[12]_inst_i_6/I4
    SLICE_X175Y155       LUT6 (Prop_lut6_I4_O)        0.043     5.375 r  result27_mem/result_all_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.000     5.375    result27_mem/result_all_OBUF[12]_inst_i_6_n_0
    SLICE_X175Y155                                                    r  result27_mem/result_all_OBUF[12]_inst_i_2/I0
    SLICE_X175Y155       MUXF7 (Prop_muxf7_I0_O)      0.120     5.495 r  result27_mem/result_all_OBUF[12]_inst_i_2/O
                         net (fo=1, routed)           0.946     6.440    result27_mem/result_all_OBUF[12]_inst_i_2_n_0
    SLICE_X172Y144                                                    r  result27_mem/result_all_OBUF[12]_inst_i_1/I0
    SLICE_X172Y144       LUT6 (Prop_lut6_I0_O)        0.122     6.562 r  result27_mem/result_all_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.042     7.605    result_all_OBUF[12]
    B39                                                               r  result_all_OBUF[12]_inst/I
    B39                  OBUF (Prop_obuf_I_O)         2.238     9.842 r  result_all_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.842    result_all[12]
    B39                                                               r  result_all[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.050     9.915    
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 out_mux_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_all[8]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.808ns  (logic 2.728ns (46.974%)  route 3.080ns (53.026%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Output Delay:           0.050ns
  Clock Path Skew:        -3.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K24                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K24                                                               r  clk_IBUF_inst/I
    K24                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.629     2.317    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=5157, routed)        1.551     3.961    clk_IBUF_BUFG
    SLICE_X175Y139       FDRE                                         r  out_mux_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y139       FDRE (Prop_fdre_C_Q)         0.223     4.184 r  out_mux_cnt_reg[2]/Q
                         net (fo=67, routed)          1.235     5.419    result11_mem/Q[2]
    SLICE_X169Y116                                                    r  result11_mem/result_all_OBUF[8]_inst_i_4/S
    SLICE_X169Y116       MUXF7 (Prop_muxf7_S_O)       0.163     5.582 r  result11_mem/result_all_OBUF[8]_inst_i_4/O
                         net (fo=1, routed)           0.714     6.296    result27_mem/out_mux_cnt_reg[2]_21
    SLICE_X171Y139                                                    r  result27_mem/result_all_OBUF[8]_inst_i_1/I3
    SLICE_X171Y139       LUT6 (Prop_lut6_I3_O)        0.122     6.418 r  result27_mem/result_all_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.131     7.549    result_all_OBUF[8]
    C38                                                               r  result_all_OBUF[8]_inst/I
    C38                  OBUF (Prop_obuf_I_O)         2.220     9.769 r  result_all_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.769    result_all[8]
    C38                                                               r  result_all[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.050     9.915    
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -9.769    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 out_mux_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_all[5]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 2.731ns (47.450%)  route 3.025ns (52.550%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Output Delay:           0.050ns
  Clock Path Skew:        -3.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K24                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K24                                                               r  clk_IBUF_inst/I
    K24                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.629     2.317    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=5157, routed)        1.551     3.961    clk_IBUF_BUFG
    SLICE_X175Y139       FDRE                                         r  out_mux_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y139       FDRE (Prop_fdre_C_Q)         0.223     4.184 r  out_mux_cnt_reg[2]/Q
                         net (fo=67, routed)          1.191     5.376    result11_mem/Q[2]
    SLICE_X168Y117                                                    r  result11_mem/result_all_OBUF[5]_inst_i_4/S
    SLICE_X168Y117       MUXF7 (Prop_muxf7_S_O)       0.171     5.547 r  result11_mem/result_all_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.668     6.215    result27_mem/out_mux_cnt_reg[2]_30
    SLICE_X168Y136                                                    r  result27_mem/result_all_OBUF[5]_inst_i_1/I3
    SLICE_X168Y136       LUT6 (Prop_lut6_I3_O)        0.122     6.337 r  result27_mem/result_all_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.165     7.502    result_all_OBUF[5]
    B38                                                               r  result_all_OBUF[5]_inst/I
    B38                  OBUF (Prop_obuf_I_O)         2.215     9.717 r  result_all_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.717    result_all[5]
    B38                                                               r  result_all[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.050     9.915    
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -9.717    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 out_mux_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_all[2]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 2.688ns (47.034%)  route 3.027ns (52.966%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Output Delay:           0.050ns
  Clock Path Skew:        -3.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K24                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K24                                                               r  clk_IBUF_inst/I
    K24                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.629     2.317    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=5157, routed)        1.551     3.961    clk_IBUF_BUFG
    SLICE_X175Y139       FDRE                                         r  out_mux_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y139       FDRE (Prop_fdre_C_Q)         0.223     4.184 r  out_mux_cnt_reg[2]/Q
                         net (fo=67, routed)          1.166     5.351    result27_mem/Q[2]
    SLICE_X150Y135                                                    r  result27_mem/result_all_OBUF[2]_inst_i_2/S
    SLICE_X150Y135       MUXF7 (Prop_muxf7_S_O)       0.154     5.505 r  result27_mem/result_all_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.678     6.183    result27_mem/result_all_OBUF[2]_inst_i_2_n_0
    SLICE_X171Y130                                                    r  result27_mem/result_all_OBUF[2]_inst_i_1/I0
    SLICE_X171Y130       LUT6 (Prop_lut6_I0_O)        0.123     6.306 r  result27_mem/result_all_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.183     7.489    result_all_OBUF[2]
    B32                                                               r  result_all_OBUF[2]_inst/I
    B32                  OBUF (Prop_obuf_I_O)         2.188     9.677 r  result_all_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.677    result_all[2]
    B32                                                               r  result_all[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.050     9.915    
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 out_mux_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_all[7]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.694ns  (logic 2.735ns (48.035%)  route 2.959ns (51.965%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Output Delay:           0.050ns
  Clock Path Skew:        -3.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K24                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K24                                                               r  clk_IBUF_inst/I
    K24                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.629     2.317    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=5157, routed)        1.551     3.961    clk_IBUF_BUFG
    SLICE_X175Y139       FDRE                                         r  out_mux_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y139       FDRE (Prop_fdre_C_Q)         0.223     4.184 r  out_mux_cnt_reg[2]/Q
                         net (fo=67, routed)          1.210     5.394    result11_mem/Q[2]
    SLICE_X173Y114                                                    r  result11_mem/result_all_OBUF[7]_inst_i_4/S
    SLICE_X173Y114       MUXF7 (Prop_muxf7_S_O)       0.163     5.557 r  result11_mem/result_all_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.706     6.264    result27_mem/out_mux_cnt_reg[2]_24
    SLICE_X172Y139                                                    r  result27_mem/result_all_OBUF[7]_inst_i_1/I3
    SLICE_X172Y139       LUT6 (Prop_lut6_I3_O)        0.122     6.386 r  result27_mem/result_all_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.042     7.428    result_all_OBUF[7]
    C39                                                               r  result_all_OBUF[7]_inst/I
    C39                  OBUF (Prop_obuf_I_O)         2.227     9.655 r  result_all_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.655    result_all[7]
    C39                                                               r  result_all[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.050     9.915    
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 out_mux_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_all[4]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.694ns  (logic 2.663ns (46.778%)  route 3.030ns (53.222%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Output Delay:           0.050ns
  Clock Path Skew:        -3.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K24                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K24                                                               r  clk_IBUF_inst/I
    K24                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.629     2.317    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=5157, routed)        1.551     3.961    clk_IBUF_BUFG
    SLICE_X175Y139       FDRE                                         r  out_mux_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y139       FDRE (Prop_fdre_C_Q)         0.223     4.184 r  out_mux_cnt_reg[2]/Q
                         net (fo=67, routed)          1.289     5.474    result11_mem/Q[2]
    SLICE_X171Y114                                                    r  result11_mem/result_all_OBUF[4]_inst_i_4/S
    SLICE_X171Y114       MUXF7 (Prop_muxf7_S_O)       0.147     5.621 r  result11_mem/result_all_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.699     6.320    result27_mem/out_mux_cnt_reg[2]_33
    SLICE_X173Y136                                                    r  result27_mem/result_all_OBUF[4]_inst_i_1/I3
    SLICE_X173Y136       LUT6 (Prop_lut6_I3_O)        0.124     6.444 r  result27_mem/result_all_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.042     7.486    result_all_OBUF[4]
    E32                                                               r  result_all_OBUF[4]_inst/I
    E32                  OBUF (Prop_obuf_I_O)         2.169     9.655 r  result_all_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.655    result_all[4]
    E32                                                               r  result_all[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.050     9.915    
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 out_mux_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_all[6]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 2.729ns (48.163%)  route 2.937ns (51.837%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Output Delay:           0.050ns
  Clock Path Skew:        -3.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K24                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K24                                                               r  clk_IBUF_inst/I
    K24                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.629     2.317    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=5157, routed)        1.551     3.961    clk_IBUF_BUFG
    SLICE_X175Y139       FDRE                                         r  out_mux_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y139       FDRE (Prop_fdre_C_Q)         0.223     4.184 r  out_mux_cnt_reg[2]/Q
                         net (fo=67, routed)          1.269     5.454    result11_mem/Q[2]
    SLICE_X168Y115                                                    r  result11_mem/result_all_OBUF[6]_inst_i_4/S
    SLICE_X168Y115       MUXF7 (Prop_muxf7_S_O)       0.171     5.625 r  result11_mem/result_all_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.625     6.250    result27_mem/out_mux_cnt_reg[2]_27
    SLICE_X172Y138                                                    r  result27_mem/result_all_OBUF[6]_inst_i_1/I3
    SLICE_X172Y138       LUT6 (Prop_lut6_I3_O)        0.122     6.372 r  result27_mem/result_all_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.042     7.414    result_all_OBUF[6]
    B37                                                               r  result_all_OBUF[6]_inst/I
    B37                  OBUF (Prop_obuf_I_O)         2.213     9.627 r  result_all_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.627    result_all[6]
    B37                                                               r  result_all[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.050     9.915    
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 out_mux_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_all[0]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 2.686ns (47.551%)  route 2.962ns (52.449%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Output Delay:           0.050ns
  Clock Path Skew:        -3.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K24                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K24                                                               r  clk_IBUF_inst/I
    K24                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.629     2.317    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=5157, routed)        1.551     3.961    clk_IBUF_BUFG
    SLICE_X175Y139       FDRE                                         r  out_mux_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y139       FDRE (Prop_fdre_C_Q)         0.223     4.184 r  out_mux_cnt_reg[2]/Q
                         net (fo=67, routed)          1.214     5.399    result11_mem/Q[2]
    SLICE_X169Y115                                                    r  result11_mem/result_all_OBUF[0]_inst_i_4/S
    SLICE_X169Y115       MUXF7 (Prop_muxf7_S_O)       0.163     5.562 r  result11_mem/result_all_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.705     6.267    result27_mem/out_mux_cnt_reg[2]_45
    SLICE_X172Y132                                                    r  result27_mem/result_all_OBUF[0]_inst_i_1/I3
    SLICE_X172Y132       LUT6 (Prop_lut6_I3_O)        0.122     6.389 r  result27_mem/result_all_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.042     7.432    result_all_OBUF[0]
    E33                                                               r  result_all_OBUF[0]_inst/I
    E33                  OBUF (Prop_obuf_I_O)         2.178     9.609 r  result_all_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.609    result_all[0]
    E33                                                               r  result_all[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.050     9.915    
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  0.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 image3[0]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inp_img3_mem_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.535ns (12.916%)  route 3.608ns (87.084%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J20                                               0.000     0.000 r  image3[0] (IN)
                         net (fo=0)                   0.000     0.000    image3[0]
    J20                                                               r  image3_IBUF[0]_inst/I
    J20                  IBUF (Prop_ibuf_I_O)         0.535     0.535 r  image3_IBUF[0]_inst/O
                         net (fo=1, routed)           3.608     4.143    image3_IBUF[0]
    SLICE_X176Y271       FDRE                                         r  inp_img3_mem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K24                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K24                                                               r  clk_IBUF_inst/I
    K24                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.629     2.317    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=5157, routed)        1.518     3.928    clk_IBUF_BUFG
    SLICE_X176Y271       FDRE                                         r  inp_img3_mem_reg[0]/C
                         clock pessimism              0.000     3.928    
                         clock uncertainty            0.035     3.964    
    SLICE_X176Y271       FDRE (Hold_fdre_C_D)         0.135     4.099    inp_img3_mem_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.099    
                         arrival time                           4.143    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 image8[6]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inp_img8_mem_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 0.658ns (14.605%)  route 3.848ns (85.395%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    H34                                               0.000     0.000 r  image8[6] (IN)
                         net (fo=0)                   0.000     0.000    image8[6]
    H34                                                               r  image8_IBUF[6]_inst/I
    H34                  IBUF (Prop_ibuf_I_O)         0.658     0.658 r  image8_IBUF[6]_inst/O
                         net (fo=1, routed)           3.848     4.506    image8_IBUF[6]
    SLICE_X170Y29        FDRE                                         r  inp_img8_mem_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K24                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K24                                                               r  clk_IBUF_inst/I
    K24                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.629     2.317    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=5157, routed)        1.871     4.281    clk_IBUF_BUFG
    SLICE_X170Y29        FDRE                                         r  inp_img8_mem_reg[6]/C
                         clock pessimism              0.000     4.281    
                         clock uncertainty            0.035     4.317    
    SLICE_X170Y29        FDRE (Hold_fdre_C_D)         0.135     4.452    inp_img8_mem_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.452    
                         arrival time                           4.506    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 image2[11]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inp_img2_mem_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 0.591ns (14.277%)  route 3.546ns (85.723%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AR39                                              0.000     0.000 r  image2[11] (IN)
                         net (fo=0)                   0.000     0.000    image2[11]
    AR39                                                              r  image2_IBUF[11]_inst/I
    AR39                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  image2_IBUF[11]_inst/O
                         net (fo=2, routed)           3.546     4.136    image2_IBUF[11]
    SLICE_X55Y144        FDRE                                         r  inp_img2_mem_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K24                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K24                                                               r  clk_IBUF_inst/I
    K24                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.629     2.317    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=5157, routed)        1.528     3.938    clk_IBUF_BUFG
    SLICE_X55Y144        FDRE                                         r  inp_img2_mem_reg[11]/C
                         clock pessimism              0.000     3.938    
                         clock uncertainty            0.035     3.974    
    SLICE_X55Y144        FDRE (Hold_fdre_C_D)         0.108     4.082    inp_img2_mem_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.082    
                         arrival time                           4.136    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 image10[14]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inp_img10_mem_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 0.571ns (14.513%)  route 3.361ns (85.487%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.706ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    G24                                               0.000     0.000 r  image10[14] (IN)
                         net (fo=0)                   0.000     0.000    image10[14]
    G24                                                               r  image10_IBUF[14]_inst/I
    G24                  IBUF (Prop_ibuf_I_O)         0.571     0.571 r  image10_IBUF[14]_inst/O
                         net (fo=1, routed)           3.361     3.931    image10_IBUF[14]
    SLICE_X140Y196       FDRE                                         r  inp_img10_mem_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K24                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K24                                                               r  clk_IBUF_inst/I
    K24                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.629     2.317    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=5157, routed)        1.296     3.706    clk_IBUF_BUFG
    SLICE_X140Y196       FDRE                                         r  inp_img10_mem_reg[14]/C
                         clock pessimism              0.000     3.706    
                         clock uncertainty            0.035     3.742    
    SLICE_X140Y196       FDRE (Hold_fdre_C_D)         0.135     3.877    inp_img10_mem_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.877    
                         arrival time                           3.931    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 image15[5]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inp_img15_mem_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 0.505ns (11.241%)  route 3.990ns (88.759%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AL32                                              0.000     0.000 r  image15[5] (IN)
                         net (fo=0)                   0.000     0.000    image15[5]
    AL32                                                              r  image15_IBUF[5]_inst/I
    AL32                 IBUF (Prop_ibuf_I_O)         0.505     0.505 r  image15_IBUF[5]_inst/O
                         net (fo=1, routed)           3.990     4.496    image15_IBUF[5]
    SLICE_X44Y36         FDRE                                         r  inp_img15_mem_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K24                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K24                                                               r  clk_IBUF_inst/I
    K24                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.629     2.317    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=5157, routed)        1.887     4.297    clk_IBUF_BUFG
    SLICE_X44Y36         FDRE                                         r  inp_img15_mem_reg[5]/C
                         clock pessimism              0.000     4.297    
                         clock uncertainty            0.035     4.333    
    SLICE_X44Y36         FDRE (Hold_fdre_C_D)         0.108     4.441    inp_img15_mem_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.441    
                         arrival time                           4.496    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 image20[4]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inp_img20_mem_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.632ns (16.104%)  route 3.293ns (83.896%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.706ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    F26                                               0.000     0.000 r  image20[4] (IN)
                         net (fo=0)                   0.000     0.000    image20[4]
    F26                                                               r  image20_IBUF[4]_inst/I
    F26                  IBUF (Prop_ibuf_I_O)         0.632     0.632 r  image20_IBUF[4]_inst/O
                         net (fo=1, routed)           3.293     3.925    image20_IBUF[4]
    SLICE_X164Y239       FDRE                                         r  inp_img20_mem_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K24                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K24                                                               r  clk_IBUF_inst/I
    K24                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.629     2.317    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=5157, routed)        1.296     3.706    clk_IBUF_BUFG
    SLICE_X164Y239       FDRE                                         r  inp_img20_mem_reg[4]/C
                         clock pessimism              0.000     3.706    
                         clock uncertainty            0.035     3.742    
    SLICE_X164Y239       FDRE (Hold_fdre_C_D)         0.128     3.870    inp_img20_mem_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.870    
                         arrival time                           3.925    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 image16[4]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inp_img16_mem_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.497ns (11.899%)  route 3.681ns (88.101%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AG33                                              0.000     0.000 r  image16[4] (IN)
                         net (fo=0)                   0.000     0.000    image16[4]
    AG33                                                              r  image16_IBUF[4]_inst/I
    AG33                 IBUF (Prop_ibuf_I_O)         0.497     0.497 r  image16_IBUF[4]_inst/O
                         net (fo=1, routed)           3.681     4.178    image16_IBUF[4]
    SLICE_X97Y68         FDRE                                         r  inp_img16_mem_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K24                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K24                                                               r  clk_IBUF_inst/I
    K24                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.629     2.317    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=5157, routed)        1.574     3.984    clk_IBUF_BUFG
    SLICE_X97Y68         FDRE                                         r  inp_img16_mem_reg[4]/C
                         clock pessimism              0.000     3.984    
                         clock uncertainty            0.035     4.020    
    SLICE_X97Y68         FDRE (Hold_fdre_C_D)         0.101     4.121    inp_img16_mem_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.121    
                         arrival time                           4.178    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 image29[12]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inp_img29_mem_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.455ns (11.125%)  route 3.639ns (88.875%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    P18                                               0.000     0.000 r  image29[12] (IN)
                         net (fo=0)                   0.000     0.000    image29[12]
    P18                                                               r  image29_IBUF[12]_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  image29_IBUF[12]_inst/O
                         net (fo=1, routed)           3.639     4.094    image29_IBUF[12]
    SLICE_X154Y266       FDRE                                         r  inp_img29_mem_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K24                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K24                                                               r  clk_IBUF_inst/I
    K24                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.629     2.317    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=5157, routed)        1.448     3.858    clk_IBUF_BUFG
    SLICE_X154Y266       FDRE                                         r  inp_img29_mem_reg[12]/C
                         clock pessimism              0.000     3.858    
                         clock uncertainty            0.035     3.894    
    SLICE_X154Y266       FDRE (Hold_fdre_C_D)         0.135     4.029    inp_img29_mem_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.029    
                         arrival time                           4.094    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 image26[12]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inp_img26_mem_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.555ns (13.369%)  route 3.594ns (86.631%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V39                                               0.000     0.000 r  image26[12] (IN)
                         net (fo=0)                   0.000     0.000    image26[12]
    V39                                                               r  image26_IBUF[12]_inst/I
    V39                  IBUF (Prop_ibuf_I_O)         0.555     0.555 r  image26_IBUF[12]_inst/O
                         net (fo=1, routed)           3.594     4.149    image26_IBUF[12]
    SLICE_X44Y291        FDRE                                         r  inp_img26_mem_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K24                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K24                                                               r  clk_IBUF_inst/I
    K24                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.629     2.317    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=5157, routed)        1.525     3.935    clk_IBUF_BUFG
    SLICE_X44Y291        FDRE                                         r  inp_img26_mem_reg[12]/C
                         clock pessimism              0.000     3.935    
                         clock uncertainty            0.035     3.971    
    SLICE_X44Y291        FDRE (Hold_fdre_C_D)         0.108     4.079    inp_img26_mem_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.079    
                         arrival time                           4.149    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 image25[8]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inp_img25_mem_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.546ns (13.106%)  route 3.622ns (86.894%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AB38                                              0.000     0.000 r  image25[8] (IN)
                         net (fo=0)                   0.000     0.000    image25[8]
    AB38                                                              r  image25_IBUF[8]_inst/I
    AB38                 IBUF (Prop_ibuf_I_O)         0.546     0.546 r  image25_IBUF[8]_inst/O
                         net (fo=1, routed)           3.622     4.168    image25_IBUF[8]
    SLICE_X46Y289        FDRE                                         r  inp_img25_mem_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K24                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K24                                                               r  clk_IBUF_inst/I
    K24                  IBUF (Prop_ibuf_I_O)         0.688     0.688 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.629     2.317    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=5157, routed)        1.524     3.934    clk_IBUF_BUFG
    SLICE_X46Y289        FDRE                                         r  inp_img25_mem_reg[8]/C
                         clock pessimism              0.000     3.934    
                         clock uncertainty            0.035     3.970    
    SLICE_X46Y289        FDRE (Hold_fdre_C_D)         0.128     4.098    inp_img25_mem_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.098    
                         arrival time                           4.168    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X7Y39    img10_mem/RAM_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X7Y39    img10_mem/RAM_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X2Y22    img12_mem/RAM_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X2Y22    img12_mem/RAM_reg_0_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X1Y8     img15_mem/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X1Y8     img15_mem/RAM_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X4Y10    img17_mem/RAM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X4Y10    img17_mem/RAM_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X4Y22    img19_mem/RAM_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X4Y22    img19_mem/RAM_reg_0_8/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X168Y184  P1_var_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X133Y97   P1_var_reg[16][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X133Y97   P1_var_reg[16][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X121Y201  P1_var_reg[25][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X172Y202  P1_var_reg[3][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X178Y173  P1_var_reg[7][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X178Y173  P1_var_reg[7][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X168Y184  P2_var_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X168Y184  P2_var_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X130Y99   P2_var_reg[16][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X146Y165  P1_var_reg[10][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X146Y165  P1_var_reg[10][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X146Y165  P1_var_reg[10][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X119Y112  P1_var_reg[12][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X119Y111  P1_var_reg[12][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X119Y111  P1_var_reg[12][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X111Y138  P1_var_reg[13][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X112Y138  P1_var_reg[13][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X112Y138  P1_var_reg[13][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X108Y88   P1_var_reg[15][0]/C



