Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory="D:/KTMT thuc hanh/Lab5_ktmt/" --output-directory="D:/KTMT thuc hanh/Lab5_ktmt/lab5_qys/" --report-file="bsf:D:/KTMT thuc hanh/Lab5_ktmt/lab5_qys.bsf" --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file="D:/KTMT thuc hanh/Lab5_ktmt/lab5_qys.qsys"
Progress: Loading Lab5_ktmt/lab5_qys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory="D:/KTMT thuc hanh/Lab5_ktmt/" --output-directory="D:/KTMT thuc hanh/Lab5_ktmt/lab5_qys/synthesis/" --file-set=QUARTUS_SYNTH --report-file="sopcinfo:D:/KTMT thuc hanh/Lab5_ktmt/lab5_qys.sopcinfo" --report-file="html:D:/KTMT thuc hanh/Lab5_ktmt/lab5_qys.html" --report-file="qip:D:/KTMT thuc hanh/Lab5_ktmt/lab5_qys/synthesis/lab5_qys.qip" --report-file="cmp:D:/KTMT thuc hanh/Lab5_ktmt/lab5_qys.cmp" --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file="D:/KTMT thuc hanh/Lab5_ktmt/lab5_qys.qsys" --language=VERILOG
Progress: Loading Lab5_ktmt/lab5_qys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab5_qys: Generating lab5_qys "lab5_qys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 3 modules, 9 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 7 modules, 22 connections
Info: merlin_domain_transform: After transform: 14 modules, 60 connections
Info: merlin_router_transform: After transform: 18 modules, 73 connections
Info: reset_adaptation_transform: After transform: 20 modules, 72 connections
Info: merlin_network_to_switch_transform: After transform: 27 modules, 86 connections
Info: merlin_mm_transform: After transform: 27 modules, 86 connections
Info: merlin_interrupt_mapper_transform: After transform: 28 modules, 89 connections
Info: nios2_qsys_0: Starting RTL generation for module 'lab5_qys_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=lab5_qys_nios2_qsys_0 --dir=C:/Users/18521/AppData/Local/Temp/alt8243_320228796557075976.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/18521/AppData/Local/Temp/alt8243_320228796557075976.dir/0001_nios2_qsys_0_gen//lab5_qys_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2019.12.13 13:52:15 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2019.12.13 13:52:15 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2019.12.13 13:52:16 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2019.12.13 13:52:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2019.12.13 13:52:16 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2019.12.13 13:52:16 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2019.12.13 13:52:16 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2019.12.13 13:52:16 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2019.12.13 13:52:16 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2019.12.13 13:52:17 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2019.12.13 13:52:17 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2019.12.13 13:52:19 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'lab5_qys_nios2_qsys_0'
Info: nios2_qsys_0: "lab5_qys" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: jtag_uart_0: Starting RTL generation for module 'lab5_qys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab5_qys_jtag_uart_0 --dir=C:/Users/18521/AppData/Local/Temp/alt8243_320228796557075976.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/18521/AppData/Local/Temp/alt8243_320228796557075976.dir/0002_jtag_uart_0_gen//lab5_qys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'lab5_qys_jtag_uart_0'
Info: jtag_uart_0: "lab5_qys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0_instruction_master_translator: "lab5_qys" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "lab5_qys" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "lab5_qys" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "lab5_qys" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "lab5_qys" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "lab5_qys" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "lab5_qys" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "lab5_qys" instantiated altera_merlin_router "id_router"
Info: id_router_001: "lab5_qys" instantiated altera_merlin_router "id_router_001"
Info: rst_controller: "lab5_qys" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "lab5_qys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "lab5_qys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "lab5_qys" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_mux_001: "lab5_qys" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file D:/KTMT thuc hanh/Lab5_ktmt/lab5_qys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "lab5_qys" instantiated altera_irq_mapper "irq_mapper"
Info: lab5_qys: Done lab5_qys" with 18 modules, 42 files, 761874 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
