# My Verilog Basic Projects

## Projects done so far

<ol>
  <li>Inverter</li>
  <li>Full Adder</li>
</ol>
