
*** Running vivado
    with args -log pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_1.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1116.930 ; gain = 185.086 ; free physical = 1061 ; free virtual = 10347
INFO: [Synth 8-638] synthesizing module 'pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_1' [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_1/synth/pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice' [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlslice' (1#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_1' (2#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_1/synth/pid_vco_amp_mod_pid_only_wrapper_xlslice_dds1_1.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1157.398 ; gain = 225.555 ; free physical = 977 ; free virtual = 10263
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1157.398 ; gain = 225.555 ; free physical = 977 ; free virtual = 10263
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1402.805 ; gain = 0.000 ; free physical = 730 ; free virtual = 9975
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1402.805 ; gain = 470.961 ; free physical = 704 ; free virtual = 9947
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1402.805 ; gain = 470.961 ; free physical = 704 ; free virtual = 9947
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1402.805 ; gain = 470.961 ; free physical = 704 ; free virtual = 9947
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1402.805 ; gain = 470.961 ; free physical = 704 ; free virtual = 9947
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1402.805 ; gain = 470.961 ; free physical = 704 ; free virtual = 9947
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1441.805 ; gain = 509.961 ; free physical = 619 ; free virtual = 9861
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1441.805 ; gain = 509.961 ; free physical = 619 ; free virtual = 9860
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1450.820 ; gain = 518.977 ; free physical = 611 ; free virtual = 9852
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1450.820 ; gain = 518.977 ; free physical = 585 ; free virtual = 9826
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1450.820 ; gain = 518.977 ; free physical = 585 ; free virtual = 9826
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1450.820 ; gain = 518.977 ; free physical = 585 ; free virtual = 9826
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1450.820 ; gain = 518.977 ; free physical = 585 ; free virtual = 9826
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1450.820 ; gain = 518.977 ; free physical = 582 ; free virtual = 9824
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1450.820 ; gain = 518.977 ; free physical = 582 ; free virtual = 9824

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1450.820 ; gain = 518.977 ; free physical = 582 ; free virtual = 9824
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1455.820 ; gain = 421.473 ; free physical = 548 ; free virtual = 9789
