library ieee;
use ieee.std_logic_1164.all;

entity SR_LATCH is
port(in1, in2: in std_logic;
	out1: out std_logic);
end SR_LATCH;

architecture SRLatchLogic of SR_LATCH is
begin
	out1 <= in1 OR in2;
end SRLatchLogic;