C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/MUX16bit_4to1.v {1 {vlog -work work -stats=none C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/MUX16bit_4to1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MUX16bit_4to1

Top level modules:
	MUX16bit_4to1

} {} {}} C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/flag_reg.v {1 {vlog -work work -stats=none C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/flag_reg.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module flag_reg

Top level modules:
	flag_reg

} {} {}} C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_Mux.v {0 {vlog -work work -stats=none C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_Mux.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module check
-- Compiling module tb_Mux
** Error: C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_Mux.v(32): Checker 'check' not found.  Instantiation 'test1' must be of a visible checker.

** Error: C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_Mux.v(34): Checker 'check' not found.  Instantiation 'test2' must be of a visible checker.

** Error: C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_Mux.v(32): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
** Error: C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_Mux.v(34): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.

} {5.0 6.0 7.0 8.0 9.0 11.0} {}} C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_red.v {1 {vlog -work work -stats=none C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_red.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_red

Top level modules:
	tb_red

} {} {}} C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/CLA.v {1 {vlog -work work -stats=none C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/CLA.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module CLA

Top level modules:
	CLA

} {} {}} C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/cpu_control.v {1 {vlog -work work -stats=none C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/cpu_control.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cpu_control

Top level modules:
	cpu_control

} {} {}} C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/SignExtend8bit.v {1 {vlog -work work -stats=none C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/SignExtend8bit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SignExtend8bit

Top level modules:
	SignExtend8bit

} {} {}} C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/srl.v {1 {vlog -work work -stats=none C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/srl.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module srl

Top level modules:
	srl

} {} {}} C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_SignExtend4bit.v {1 {vlog -work work -stats=none C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_SignExtend4bit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_SignExtend4bit

Top level modules:
	tb_SignExtend4bit

} {} {}} C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/MUX4bit_2to1.v {1 {vlog -work work -stats=none C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/MUX4bit_2to1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MUX4bit_2to1

Top level modules:
	MUX4bit_2to1

} {} {}} C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/adder_4bit.v {1 {vlog -work work -stats=none C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/adder_4bit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module adder_4bit

Top level modules:
	adder_4bit

} {} {}} C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/ALU.v {1 {vlog -work work -stats=none C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/ALU.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v {2 {vlog -work work -stats=none C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module red
** Warning: C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(34): (vlog-2697) MSB 11 of part-select into 'Sum_a' is out of bounds.
** Warning: C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(34): (vlog-2697) LSB 8 of part-select into 'Sum_a' is out of bounds.
** Warning: C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(35): (vlog-2697) MSB 15 of part-select into 'Sum_b' is out of bounds.
** Warning: C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(35): (vlog-2697) LSB 12 of part-select into 'Sum_b' is out of bounds.
** Warning: C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(38): (vlog-2697) MSB 7 of part-select into 'Sum_d' is out of bounds.
** Warning: C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/red.v(38): (vlog-2697) LSB 4 of part-select into 'Sum_d' is out of bounds.

Top level modules:
	red

} {} {}} C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/claAddSub.v {1 {vlog -work work -stats=none C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/claAddSub.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module claAddSub

Top level modules:
	claAddSub

} {} {}} C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/bitman.v {1 {vlog -work work -stats=none C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/bitman.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module bitman

Top level modules:
	bitman

} {} {}} C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_SignExtend8bit.v {2 {vlog -work work -stats=none C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_SignExtend8bit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_SignExtend8bit
** Warning: C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/tb_SignExtend8bit.v(24): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	tb_SignExtend8bit

} {} {}} C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/xor_module.v {1 {vlog -work work -stats=none C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/xor_module.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module xor_module

Top level modules:
	xor_module

} {} {}} C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/paddsb.v {1 {vlog -work work -stats=none C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/paddsb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module paddsb

Top level modules:
	paddsb

} {} {}} C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/adder_1bit.v {1 {vlog -work work -stats=none C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/adder_1bit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module adder_1bit

Top level modules:
	adder_1bit

} {} {}} C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/cpu.v {0 {vlog -work work -stats=none C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/cpu.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cpu
** Error: (vlog-13069) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/cpu.v(15): near "wire": syntax error, unexpected wire, expecting ';'.
** Error (suppressible): C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/cpu.v(23): (vlog-2388) 'RegWrite' already declared in this scope (cpu) at C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/cpu.v(21).
** Error: (vlog-13069) C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/cpu.v(39): near "endmodule": syntax error, unexpected endmodule, expecting ';' or ','.

} {4.0 5.0 6.0 7.0} {}} C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/sll.v {1 {vlog -work work -stats=none C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/sll.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sll

Top level modules:
	sll

} {} {}} C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/ror.v {1 {vlog -work work -stats=none C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/ror.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ror

Top level modules:
	ror

} {} {}} C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/pc_control.v {1 {vlog -work work -stats=none C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/pc_control.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module pc_control

Top level modules:
	pc_control

} {} {}} C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/SignExtend4bit.v {1 {vlog -work work -stats=none C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/SignExtend4bit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SignExtend4bit

Top level modules:
	SignExtend4bit

} {} {}} C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/MUX16bit_2to1.v {1 {vlog -work work -stats=none C:/Users/annak/programmingFiles/CD-SingleCycleProcessor/src/MUX16bit_2to1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MUX16bit_2to1

Top level modules:
	MUX16bit_2to1

} {} {}}
