// Seed: 89242024
module module_0 (
    output tri0 id_0,
    output uwire id_1,
    input tri1 id_2,
    input tri id_3,
    output tri0 id_4,
    output supply1 id_5,
    input tri0 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input wire id_9,
    input wire id_10,
    input wand id_11
);
  tri0 id_13, id_14, id_15;
  supply0 id_16;
  wire id_17;
  assign id_15 = 1 ? id_10 : id_7;
  wire id_18;
  assign id_5 = id_13 && 1 && id_9;
  wire id_19;
  wire id_20;
  reg  id_21;
  always id_21 <= 1;
  assign id_16 = id_7;
  assign id_5  = 1;
  wire id_22;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    output wire id_2,
    input wand id_3,
    output wor id_4,
    input tri1 id_5,
    input tri1 id_6,
    output wand id_7,
    input supply0 id_8,
    input tri1 id_9,
    output tri1 id_10,
    input tri id_11,
    input tri0 id_12,
    input wor id_13,
    output tri id_14
    , id_23,
    output tri id_15,
    input uwire id_16,
    input tri1 id_17,
    output tri0 id_18,
    input tri0 id_19,
    output wand id_20,
    input wand id_21
);
  wire id_24;
  module_0 modCall_1 (
      id_2,
      id_18,
      id_13,
      id_13,
      id_15,
      id_2,
      id_11,
      id_13,
      id_8,
      id_9,
      id_8,
      id_9
  );
  assign modCall_1.type_32 = 0;
endmodule
