==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k325tffg900-2 
INFO: [HLS 200-1611] Setting target device to 'xc7k325t-ffg900-2'
INFO: [HLS 200-1510] Running: create_clock -period 5.000000 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: config_rtl -module_auto_prefix=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 458.160 MB.
INFO: [HLS 200-10] Analyzing design file 'ModelComposerDesign.cpp' ... 
WARNING: [HLS 207-5566] unknown HLS pragma ignored (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:329:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:330:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:334:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:803:9)
WARNING: [HLS 207-5566] unknown HLS pragma ignored (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:804:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:808:9)
WARNING: [HLS 207-5551] unexpected pragma argument 'instances', expects function/operation (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:916:24)
WARNING: [HLS 207-5551] unexpected pragma argument 'instances', expects function/operation (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:917:24)
WARNING: [HLS 207-5551] unexpected pragma argument 'instances', expects function/operation (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:1511:24)
WARNING: [HLS 207-5551] unexpected pragma argument 'instances', expects function/operation (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:1512:24)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:1592:9)
WARNING: [HLS 207-5566] unknown HLS pragma ignored (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:1593:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:1597:9)
WARNING: [HLS 207-5505] the 'dim' option to 'Stream' pragma is not supported and will be ignored (./sobelfilter_Wrap.h:82:50)
WARNING: [HLS 207-5505] the 'dim' option to 'Stream' pragma is not supported and will be ignored (./sobelfilter_Wrap.h:86:51)
WARNING: [HLS 207-5505] the 'dim' option to 'Stream' pragma is not supported and will be ignored (./sobelfilter_Wrap.h:90:51)
WARNING: [HLS 207-5505] the 'dim' option to 'Stream' pragma is not supported and will be ignored (./GradientMag_Wrap.h:82:51)
WARNING: [HLS 207-5505] the 'dim' option to 'Stream' pragma is not supported and will be ignored (./GradientMag_Wrap.h:85:51)
WARNING: [HLS 207-5505] the 'dim' option to 'Stream' pragma is not supported and will be ignored (./GradientMag_Wrap.h:89:50)
WARNING: [HLS 207-5536] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream' type (./sobelfilter_Wrap.h:82:29)
WARNING: [HLS 207-5536] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream' type (./sobelfilter_Wrap.h:86:29)
WARNING: [HLS 207-5536] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream' type (./sobelfilter_Wrap.h:90:29)
WARNING: [HLS 207-5536] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream' type (./GradientMag_Wrap.h:82:29)
WARNING: [HLS 207-5536] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream' type (./GradientMag_Wrap.h:85:29)
WARNING: [HLS 207-5536] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream' type (./GradientMag_Wrap.h:89:29)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (./sobelfilter_Wrap.h:94:2)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (./sobelfilter_Wrap.h:104:7)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (./GradientMag_Wrap.h:93:2)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (./GradientMag_Wrap.h:106:7)
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file ModelComposerDesign.cpp
WARNING: [HLS 207-5287] unused parameter 'index' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/common/xf_structs.hpp:655:87)
WARNING: [HLS 207-5287] unused parameter 'index' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/common/xf_structs.hpp:675:60)
WARNING: [HLS 207-5287] unused parameter 'index' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/common/xf_structs.hpp:1183:102)
WARNING: [HLS 207-5287] unused parameter 'index' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/common/xf_structs.hpp:1386:34)
WARNING: [HLS 207-5287] unused parameter 't1' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:45:52)
WARNING: [HLS 207-5287] unused parameter 'm1' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:48:52)
WARNING: [HLS 207-5287] unused parameter 'b1' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:51:52)
WARNING: [HLS 207-5287] unused parameter 'm0' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:95:52)
WARNING: [HLS 207-5287] unused parameter 'm1' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:96:52)
WARNING: [HLS 207-5287] unused parameter 'm2' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:97:52)
WARNING: [HLS 207-5287] unused parameter 'src_buf3' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:531:54)
WARNING: [HLS 207-5287] unused parameter 'src_buf4' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:1158:54)
WARNING: [HLS 207-5287] unused parameter '_src_mat' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:1441:58)
WARNING: [HLS 207-5287] unused parameter 'read_index' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:1457:26)
WARNING: [HLS 207-1017] unknown pragma ignored (./sobelfilter_Wrap.h:58:9)
WARNING: [HLS 207-1017] unknown pragma ignored (./sobelfilter_Wrap.h:59:9)
WARNING: [HLS 207-1017] unknown pragma ignored (./sobelfilter_Wrap.h:60:9)
WARNING: [HLS 207-1017] unknown pragma ignored (./GradientMag_Wrap.h:58:9)
WARNING: [HLS 207-1017] unknown pragma ignored (./GradientMag_Wrap.h:59:9)
WARNING: [HLS 207-1017] unknown pragma ignored (./GradientMag_Wrap.h:60:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 34.05 seconds. CPU system time: 2.21 seconds. Elapsed time: 36.76 seconds; current allocated memory: 522.160 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
WARNING: [HLS 214-273] In function 'ModelComposerDesign_core(unsigned char (*) [160], bool (*) [160])', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region is not suggested (ModelComposerDesign.cpp:79:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<2, 120, 160, 1, 2>::Mat()', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region is not suggested (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/common/xf_structs.hpp:613:0)
WARNING: [HLS 214-273] In function 'void xf::cv::magnitude<0, 2, 2, 120, 160, 1, 2>(xf::cv::Mat<2, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region is not suggested (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_magnitude.hpp:136:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 120, 160, 1, 2>::Mat()', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region is not suggested (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/common/xf_structs.hpp:613:0)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 120, 160, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<0, 120, 160, 1, 2>::Mat()' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/common/xf_structs.hpp:618:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<2, 120, 160, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<2, 120, 160, 1, 2>::Mat()' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/common/xf_structs.hpp:618:2)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 5, 3>(PixelType<3>::name*, StreamType<5>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 2, 120, 160, 1, 0, 3, 1, 1, 5, 160>(xf::cv::Mat<0, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, StreamType<1>::name (*) [(160) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<3>::name*, PixelType<3>::name*, StreamType<5>::name&, StreamType<5>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:263:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 5, 3>(PixelType<3>::name*, StreamType<5>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 2, 120, 160, 1, 0, 3, 1, 1, 5, 160>(xf::cv::Mat<0, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, StreamType<1>::name (*) [(160) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<3>::name*, PixelType<3>::name*, StreamType<5>::name&, StreamType<5>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:262:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 5, 3>(PixelType<3>::name*, StreamType<5>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 2, 120, 160, 1, 0, 3, 1, 1, 5, 160>(xf::cv::Mat<0, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, StreamType<1>::name (*) [(160) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<3>::name*, PixelType<3>::name*, StreamType<5>::name&, StreamType<5>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:252:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 5, 3>(PixelType<3>::name*, StreamType<5>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 2, 120, 160, 1, 0, 3, 1, 1, 5, 160>(xf::cv::Mat<0, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, StreamType<1>::name (*) [(160) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<3>::name*, PixelType<3>::name*, StreamType<5>::name&, StreamType<5>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:251:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 5, 3>(PixelType<3>::name*, StreamType<5>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 2, 120, 160, 1, 0, 3, 1, 1, 5, 160>(xf::cv::Mat<0, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, StreamType<1>::name (*) [(160) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<3>::name*, PixelType<3>::name*, StreamType<5>::name&, StreamType<5>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:248:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 5, 3>(PixelType<3>::name*, StreamType<5>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 2, 120, 160, 1, 0, 3, 1, 1, 5, 160>(xf::cv::Mat<0, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, StreamType<1>::name (*) [(160) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<3>::name*, PixelType<3>::name*, StreamType<5>::name&, StreamType<5>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:247:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 5, 3>(PixelType<3>::name*, StreamType<5>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::xFSobelFilter3x3<0, 2, 120, 160, 1, 0, 3, 1, 1, 5, 160, false>(xf::cv::Mat<0, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, unsigned short, unsigned short)' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:415:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 5, 3>(PixelType<3>::name*, StreamType<5>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::xFSobelFilter3x3<0, 2, 120, 160, 1, 0, 3, 1, 1, 5, 160, false>(xf::cv::Mat<0, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, unsigned short, unsigned short)' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:414:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::ProcessSobel3x3<0, 2, 120, 160, 1, 0, 3, 1, 1, 5, 160>(xf::cv::Mat<0, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, StreamType<1>::name (*) [(160) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<3>::name*, PixelType<3>::name*, StreamType<5>::name&, StreamType<5>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' into 'void xf::cv::xFSobelFilter3x3<0, 2, 120, 160, 1, 0, 3, 1, 1, 5, 160, false>(xf::cv::Mat<0, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, unsigned short, unsigned short)' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:378:9)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 120, 160, 1, 2>::Mat()' into 'void SobelFilter_XMC<120, 160, 1>(unsigned char (*) [160], unsigned short (*) [160], unsigned short (*) [160])' (./sobelfilter_Wrap.h:81:45)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<2, 120, 160, 1, 2>::Mat()' into 'void SobelFilter_XMC<120, 160, 1>(unsigned char (*) [160], unsigned short (*) [160], unsigned short (*) [160])' (./sobelfilter_Wrap.h:85:43)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<2, 120, 160, 1, 2>::Mat()' into 'void SobelFilter_XMC<120, 160, 1>(unsigned char (*) [160], unsigned short (*) [160], unsigned short (*) [160])' (./sobelfilter_Wrap.h:89:43)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<2, 120, 160, 1, 2>::Mat()' into 'void GradientMag_XMC<120, 160, 1>(unsigned short (*) [160], unsigned short (*) [160], unsigned short (*) [160])' (./GradientMag_Wrap.h:81:42)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<2, 120, 160, 1, 2>::Mat()' into 'void GradientMag_XMC<120, 160, 1>(unsigned short (*) [160], unsigned short (*) [160], unsigned short (*) [160])' (./GradientMag_Wrap.h:84:39)
INFO: [HLS 214-131] Inlining function 'void xf::cv::magnitude<0, 2, 2, 120, 160, 1, 2>(xf::cv::Mat<2, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&)' into 'void GradientMag_XMC<120, 160, 1>(unsigned short (*) [160], unsigned short (*) [160], unsigned short (*) [160])' (./GradientMag_Wrap.h:103:6)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<2, 120, 160, 1, 2>::Mat()' into 'void GradientMag_XMC<120, 160, 1>(unsigned short (*) [160], unsigned short (*) [160], unsigned short (*) [160])' (./GradientMag_Wrap.h:88:39)
INFO: [HLS 214-131] Inlining function 'xmc::arith::detail::ConvertImpl<unsigned short, int, xmc::arith::detail::INT_TAG, xmc::arith::detail::INT_TAG>::convert(unsigned short)' into 'int xmc::arith::convert<int, unsigned short>(unsigned short)' (/proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Model_Composer/2021.2/include/tb/xmcArithConversion.h:326:9)
INFO: [HLS 214-131] Inlining function 'xmc::arith::detail::ConvertImpl<short, int, xmc::arith::detail::INT_TAG, xmc::arith::detail::INT_TAG>::convert(short)' into 'int xmc::arith::convert<int, short>(short)' (/proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Model_Composer/2021.2/include/tb/xmcArithConversion.h:326:9)
INFO: [HLS 214-131] Inlining function 'int xmc::arith::convert<int, unsigned short>(unsigned short)' into 'p31(unsigned short (*) [160], bool (*) [160])' (ModelComposerDesign.cpp:70:26)
INFO: [HLS 214-131] Inlining function 'int xmc::arith::convert<int, short>(short)' into 'p31(unsigned short (*) [160], bool (*) [160])' (ModelComposerDesign.cpp:71:17)
INFO: [HLS 214-131] Inlining function 'ModelComposerDesign_core(unsigned char (*) [160], bool (*) [160])' into 'ModelComposerDesign' (ModelComposerDesign.cpp:113:5)
INFO: [HLS 214-291] Loop 'procLoop' is marked as complete unroll implied by the pipeline pragma (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_magnitude.hpp:91:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_41_1' is marked as complete unroll implied by the pipeline pragma (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/common/xf_utility.hpp:41:22)
INFO: [HLS 214-291] Loop 'Compute_Grad_Loop' is marked as complete unroll implied by the pipeline pragma (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:151:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_156_1' is marked as complete unroll implied by the pipeline pragma (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:156:20)
INFO: [HLS 214-186] Unrolling loop 'procLoop' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_magnitude.hpp:91:13) in function 'xf::cv::xFMagnitudeKernel<2, 2, 120, 160, 3, 3, 1, 5, 5, 160, 2>' completely with a factor of 1 (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_magnitude.hpp:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_1' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/common/xf_utility.hpp:41:22) in function 'xf::cv::xFSobelFilter3x3<0, 2, 120, 160, 1, 0, 3, 1, 1, 5, 160, false>' completely with a factor of 1 (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:298:0)
INFO: [HLS 214-186] Unrolling loop 'Compute_Grad_Loop' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:151:5) in function 'xf::cv::xFSobel3x3<1, 1, 0, 3>' completely with a factor of 1 (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_156_1' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:156:20) in function 'xf::cv::xFSobel3x3<1, 1, 0, 3>' completely with a factor of 1 (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:138:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<0, 120, 160, 1, 2>::read(int)' into 'void xf::cv::xFSobelFilter3x3<0, 2, 120, 160, 1, 0, 3, 1, 1, 5, 160, false>(xf::cv::Mat<0, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, unsigned short, unsigned short)' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:298:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<2, 120, 160, 1, 2>::write(int, ap_uint<16>)' into 'void xf::cv::xFSobelFilter3x3<0, 2, 120, 160, 1, 0, 3, 1, 1, 5, 160, false>(xf::cv::Mat<0, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, unsigned short, unsigned short)' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:298:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<0, 120, 160, 1, 2>::write(int, ap_uint<8>)' into 'void SobelFilter_XMC<120, 160, 1>(unsigned char (*) [160], unsigned short (*) [160], unsigned short (*) [160])' (./sobelfilter_Wrap.h:67:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<2, 120, 160, 1, 2>::read(int)' into 'void SobelFilter_XMC<120, 160, 1>(unsigned char (*) [160], unsigned short (*) [160], unsigned short (*) [160])' (./sobelfilter_Wrap.h:67:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<2, 120, 160, 1, 2>::read(int)' into 'void xf::cv::xFMagnitudeKernel<2, 2, 120, 160, 3, 3, 1, 5, 5, 160, 2>(xf::cv::Mat<2, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, int, unsigned short&, unsigned short&)' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_magnitude.hpp:63:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<2, 120, 160, 1, 2>::write(int, ap_uint<16>)' into 'void xf::cv::xFMagnitudeKernel<2, 2, 120, 160, 3, 3, 1, 5, 5, 160, 2>(xf::cv::Mat<2, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, int, unsigned short&, unsigned short&)' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_magnitude.hpp:63:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<2, 120, 160, 1, 2>::write(int, ap_uint<16>)' into 'void GradientMag_XMC<120, 160, 1>(unsigned short (*) [160], unsigned short (*) [160], unsigned short (*) [160])' (./GradientMag_Wrap.h:67:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::Mat<2, 120, 160, 1, 2>::read(int)' into 'void GradientMag_XMC<120, 160, 1>(unsigned short (*) [160], unsigned short (*) [160], unsigned short (*) [160])' (./GradientMag_Wrap.h:67:0)
INFO: [HLS 214-248] Applying array_partition to 'GradientValuesX': Complete partitioning on dimension 1. (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:307:5)
INFO: [HLS 214-248] Applying array_partition to 'GradientValuesY': Complete partitioning on dimension 1. (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:308:41)
INFO: [HLS 214-248] Applying array_partition to 'src_buf1': Complete partitioning on dimension 1. (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:315:5)
INFO: [HLS 214-248] Applying array_partition to 'src_buf2': Complete partitioning on dimension 1. (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:316:9)
INFO: [HLS 214-248] Applying array_partition to 'src_buf3': Complete partitioning on dimension 1. (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:317:9)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 1. (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:326:46)
INFO: [HLS 214-270] Starting automatic array partition analysis...
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'SobelFilter_XMC_out1.i'
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'SobelFilter_XMC_out2.i'
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'GradientMag_XMC_out1.i'
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'Image_in_adapter_out1'
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'ModelComposerDesign_core_Edge_out'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'void xf::cv::xFSobelFilter3x3<0, 2, 120, 160, 1, 0, 3, 1, 1, 5, 160, false>(xf::cv::Mat<0, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, unsigned short, unsigned short) (.1)' (/proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'void SobelFilter_XMC<120, 160, 1>(unsigned char (*) [160], unsigned short (*) [160], unsigned short (*) [160]) (.1)' (/proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'void xf::cv::xFMagnitudeKernel<2, 2, 120, 160, 3, 3, 1, 5, 5, 160, 2>(xf::cv::Mat<2, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, xf::cv::Mat<2, 120, 160, 1, 2>&, int, unsigned short&, unsigned short&) (.1)' (/proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'void GradientMag_XMC<120, 160, 1>(unsigned short (*) [160], unsigned short (*) [160], unsigned short (*) [160]) (.1)' (/proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.72 seconds. CPU system time: 0.62 seconds. Elapsed time: 6.71 seconds; current allocated memory: 522.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 522.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 522.160 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 522.160 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_94_1_proc' (./sobelfilter_Wrap.h:95) to a process function for dataflow in function 'SobelFilter_XMC<120, 160, 1>'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_104_3_proc' (./sobelfilter_Wrap.h:105) to a process function for dataflow in function 'SobelFilter_XMC<120, 160, 1>'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_93_1_proc' (./GradientMag_Wrap.h:94) to a process function for dataflow in function 'GradientMag_XMC<120, 160, 1>'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_106_3_proc' (./GradientMag_Wrap.h:107) to a process function for dataflow in function 'GradientMag_XMC<120, 160, 1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'SobelFilter_XMC<120, 160, 1>' (./sobelfilter_Wrap.h:81:3), detected/extracted 3 process function(s): 
	 'SobelFilter_XMC<120, 160, 1>_Loop_VITIS_LOOP_94_1_proc7'
	 'xf::cv::Sobel<0, 3, 0, 2, 120, 160, 1, false>'
	 'SobelFilter_XMC<120, 160, 1>_Loop_VITIS_LOOP_104_3_proc8'.
INFO: [XFORM 203-712] Applying dataflow to function 'GradientMag_XMC<120, 160, 1>' (./GradientMag_Wrap.h:81:3), detected/extracted 3 process function(s): 
	 'GradientMag_XMC<120, 160, 1>_Loop_VITIS_LOOP_93_1_proc9'
	 'xf::cv::xFMagnitudeKernel<2, 2, 120, 160, 3, 3, 1, 5, 5, 160, 2>'
	 'GradientMag_XMC<120, 160, 1>_Loop_VITIS_LOOP_106_3_proc10'.
INFO: [XFORM 203-712] Applying dataflow to function 'ModelComposerDesign' (ModelComposerDesign.cpp:100), detected/extracted 5 process function(s): 
	 'xmc::StreamAdapter2d<120, 160>::readStream<unsigned char>'
	 'SobelFilter_XMC<120, 160, 1>'
	 'GradientMag_XMC<120, 160, 1>'
	 'p31'
	 'xmc::StreamAdapter2d<120, 160>::writeStream<bool>'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 586.160 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_390_1' (/proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Model_Composer/2021.2/include/tb/StreamAdapters.h:390:36) in function 'xmc::StreamAdapter2d<120, 160>::writeStream<bool>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_371_1' (/proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Model_Composer/2021.2/include/tb/StreamAdapters.h:371:36) in function 'xmc::StreamAdapter2d<120, 160>::readStream<unsigned char>'.
WARNING: [HLS 200-960] Cannot flatten loop 'Row_Loop' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:299:17) in function 'xf::cv::xFSobelFilter3x3<0, 2, 120, 160, 1, 0, 3, 1, 1, 5, 160, false>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_1' (ModelComposerDesign.cpp:62:36) in function 'p31'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_94_1' (./sobelfilter_Wrap.h:95:35) in function 'SobelFilter_XMC<120, 160, 1>_Loop_VITIS_LOOP_94_1_proc7'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_104_3' (./sobelfilter_Wrap.h:105:36) in function 'SobelFilter_XMC<120, 160, 1>_Loop_VITIS_LOOP_104_3_proc8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_93_1' (./GradientMag_Wrap.h:94:35) in function 'GradientMag_XMC<120, 160, 1>_Loop_VITIS_LOOP_93_1_proc9'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_106_3' (./GradientMag_Wrap.h:107:36) in function 'GradientMag_XMC<120, 160, 1>_Loop_VITIS_LOOP_106_3_proc10'.
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:347:14)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V.1' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:348:27)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:222:31)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V' (/proj/dsv_xhd/ravalib/documentation/ug1498-model-composer-sys-gen-tutorial/ug1498-model-composer-sys-gen-tutorial/HLS_Library/Lab4/HLS_to_HDL/include/imgproc/xf_sobel.hpp:224:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.35 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ModelComposerDesign' ...
WARNING: [SYN 201-103] Legalizing function name 'readStream<unsigned char>' to 'readStream_unsigned_char_s'.
WARNING: [SYN 201-103] Legalizing function name 'SobelFilter_XMC<120, 160, 1>_Loop_VITIS_LOOP_94_1_proc7' to 'SobelFilter_XMC_120_160_1_Loop_VITIS_LOOP_94_1_proc7'.
WARNING: [SYN 201-103] Legalizing function name 'xFSobelFilter3x3<0, 2, 120, 160, 1, 0, 3, 1, 1, 5, 160, false>_Pipeline_Clear_Row_Loop' to 'xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop'.
WARNING: [SYN 201-103] Legalizing function name 'xFGradientX3x3<0, 3>' to 'xFGradientX3x3_0_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFGradientY3x3<0, 3>' to 'xFGradientY3x3_0_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFSobel3x3<1, 1, 0, 3>' to 'xFSobel3x3_1_1_0_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFSobelFilter3x3<0, 2, 120, 160, 1, 0, 3, 1, 1, 5, 160, false>_Pipeline_Col_Loop' to 'xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop'.
WARNING: [SYN 201-103] Legalizing function name 'xFSobelFilter3x3<0, 2, 120, 160, 1, 0, 3, 1, 1, 5, 160, false>' to 'xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'Sobel<0, 3, 0, 2, 120, 160, 1, false>' to 'Sobel_0_3_0_2_120_160_1_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'SobelFilter_XMC<120, 160, 1>_Loop_VITIS_LOOP_104_3_proc8' to 'SobelFilter_XMC_120_160_1_Loop_VITIS_LOOP_104_3_proc8'.
WARNING: [SYN 201-103] Legalizing function name 'SobelFilter_XMC<120, 160, 1>' to 'SobelFilter_XMC_120_160_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'GradientMag_XMC<120, 160, 1>_Loop_VITIS_LOOP_93_1_proc9' to 'GradientMag_XMC_120_160_1_Loop_VITIS_LOOP_93_1_proc9'.
WARNING: [SYN 201-103] Legalizing function name 'xFMagnitudeKernel<2, 2, 120, 160, 3, 3, 1, 5, 5, 160, 2>_Pipeline_colLoop' to 'xFMagnitudeKernel_2_2_120_160_3_3_1_5_5_160_2_Pipeline_colLoop'.
WARNING: [SYN 201-103] Legalizing function name 'xFMagnitudeKernel<2, 2, 120, 160, 3, 3, 1, 5, 5, 160, 2>' to 'xFMagnitudeKernel_2_2_120_160_3_3_1_5_5_160_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'GradientMag_XMC<120, 160, 1>_Loop_VITIS_LOOP_106_3_proc10' to 'GradientMag_XMC_120_160_1_Loop_VITIS_LOOP_106_3_proc10'.
WARNING: [SYN 201-103] Legalizing function name 'GradientMag_XMC<120, 160, 1>' to 'GradientMag_XMC_120_160_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'writeStream<bool>' to 'writeStream_bool_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readStream_unsigned_char_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_371_1_VITIS_LOOP_372_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_371_1_VITIS_LOOP_372_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.25 seconds; current allocated memory: 778.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SobelFilter_XMC_120_160_1_Loop_VITIS_LOOP_94_1_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_1_VITIS_LOOP_95_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_94_1_VITIS_LOOP_95_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 778.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Clear_Row_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Clear_Row_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 778.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFGradientX3x3_0_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xFGradientX3x3<0, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'xFGradientX3x3<0, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 778.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFGradientY3x3_0_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xFGradientY3x3<0, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'xFGradientY3x3<0, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 778.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSobel3x3_1_1_0_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xFSobel3x3<1, 1, 0, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'xFSobel3x3<1, 1, 0, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 778.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Col_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'Col_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 778.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 778.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel_0_3_0_2_120_160_1_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 778.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SobelFilter_XMC_120_160_1_Loop_VITIS_LOOP_104_3_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_3_VITIS_LOOP_105_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_3_VITIS_LOOP_105_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 778.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SobelFilter_XMC_120_160_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 778.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GradientMag_XMC_120_160_1_Loop_VITIS_LOOP_93_1_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_1_VITIS_LOOP_94_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_93_1_VITIS_LOOP_94_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 778.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFMagnitudeKernel_2_2_120_160_3_3_1_5_5_160_2_Pipeline_colLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'colLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'colLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 778.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFMagnitudeKernel_2_2_120_160_3_3_1_5_5_160_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 778.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GradientMag_XMC_120_160_1_Loop_VITIS_LOOP_106_3_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_3_VITIS_LOOP_107_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_106_3_VITIS_LOOP_107_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 778.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GradientMag_XMC_120_160_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 778.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_1_VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_62_1_VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 778.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeStream_bool_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_390_1_VITIS_LOOP_391_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_390_1_VITIS_LOOP_391_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 778.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ModelComposerDesign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 778.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readStream_unsigned_char_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'readStream_unsigned_char_s' pipeline 'VITIS_LOOP_371_1_VITIS_LOOP_372_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'readStream_unsigned_char_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SobelFilter_XMC_120_160_1_Loop_VITIS_LOOP_94_1_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SobelFilter_XMC_120_160_1_Loop_VITIS_LOOP_94_1_proc7' pipeline 'VITIS_LOOP_94_1_VITIS_LOOP_95_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SobelFilter_XMC_120_160_1_Loop_VITIS_LOOP_94_1_proc7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop' pipeline 'Clear_Row_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFGradientX3x3_0_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFGradientX3x3_0_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFGradientY3x3_0_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFGradientY3x3_0_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSobel3x3_1_1_0_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSobel3x3_1_1_0_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop' pipeline 'Col_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel_0_3_0_2_120_160_1_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel_0_3_0_2_120_160_1_false_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SobelFilter_XMC_120_160_1_Loop_VITIS_LOOP_104_3_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SobelFilter_XMC_120_160_1_Loop_VITIS_LOOP_104_3_proc8' pipeline 'VITIS_LOOP_104_3_VITIS_LOOP_105_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SobelFilter_XMC_120_160_1_Loop_VITIS_LOOP_104_3_proc8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SobelFilter_XMC_120_160_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SobelFilter_XMC_120_160_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GradientMag_XMC_120_160_1_Loop_VITIS_LOOP_93_1_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GradientMag_XMC_120_160_1_Loop_VITIS_LOOP_93_1_proc9' pipeline 'VITIS_LOOP_93_1_VITIS_LOOP_94_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'GradientMag_XMC_120_160_1_Loop_VITIS_LOOP_93_1_proc9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFMagnitudeKernel_2_2_120_160_3_3_1_5_5_160_2_Pipeline_colLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFMagnitudeKernel_2_2_120_160_3_3_1_5_5_160_2_Pipeline_colLoop' pipeline 'colLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFMagnitudeKernel_2_2_120_160_3_3_1_5_5_160_2_Pipeline_colLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFMagnitudeKernel_2_2_120_160_3_3_1_5_5_160_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFMagnitudeKernel_2_2_120_160_3_3_1_5_5_160_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GradientMag_XMC_120_160_1_Loop_VITIS_LOOP_106_3_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'GradientMag_XMC_120_160_1_Loop_VITIS_LOOP_106_3_proc10' pipeline 'VITIS_LOOP_106_3_VITIS_LOOP_107_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'GradientMag_XMC_120_160_1_Loop_VITIS_LOOP_106_3_proc10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GradientMag_XMC_120_160_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'GradientMag_XMC_120_160_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p31' pipeline 'VITIS_LOOP_62_1_VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeStream_bool_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'writeStream_bool_s' pipeline 'VITIS_LOOP_390_1_VITIS_LOOP_391_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeStream_bool_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 778.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ModelComposerDesign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'ModelComposerDesign/Image_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ModelComposerDesign/Edge_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'ModelComposerDesign' to 'ap_ctrl_none'.
WARNING: [HLS 200-656] Deadlocks can occur since process readStream<unsigned char> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for ModelComposerDesign
INFO: [RTGEN 206-100] Finished creating RTL model for 'ModelComposerDesign'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 778.160 MB.
INFO: [RTMG 210-278] Implementing memory 'xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_s_buf_V_RAM_S2P_BRAM_1R1W_ram (RAM_S2P_BRAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'src_obj_data_U(fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstx_obj_data_U(fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dsty_obj_data_U(fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Sobel_0_3_0_2_120_160_1_false_U0_U(start_for_Sobel_0_3_0_2_120_160_1_false_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SobelFilter_XMC_120_160_1_Loop_VITIS_LOOP_104_3_proc8_U0_U(start_for_SobelFilter_XMC_120_160_1_Loop_VITIS_LOOP_104_3_proc8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcX_obj_data_U(fifo_w16_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcY_obj_data_U(fifo_w16_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dst_obj_data_U(fifo_w16_d2_S_x)' using Shift Registers.
INFO