#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov  6 12:23:12 2019
# Process ID: 15564
# Current directory: C:/Users/uldrensov/Desktop/COMPE470L_PROJ
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2420 C:\Users\uldrensov\Desktop\COMPE470L_PROJ\COMPE470L_PROJ.xpr
# Log file: C:/Users/uldrensov/Desktop/COMPE470L_PROJ/vivado.log
# Journal file: C:/Users/uldrensov/Desktop/COMPE470L_PROJ\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : <C:\Users\uldrensov\Desktop\COMPE470L_PROJ\COMPE470L_PROJ.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 874.355 ; gain = 84.988
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0} CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {ARM PLL}] [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 985.285 ; gain = 14.262
endgroup
create_bd_cell -type module -reference MAIN_LOGIC MAIN_LOGIC_0
ERROR: [IP_Flow 19-5326] 'locked' : 'x' (unknown logic value) is not supported by IP Packager.
ERROR: [IP_Flow 19-262] [HDL Parser] Failed to parse top module entity.  This can result from an empty entity or module declaration (i.e. no ports or parameters/generics).  Check that design unit "MAIN_LOGIC" of HDL file "c:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/new/MAIN_LOGIC.v" is not empty.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file '../../../new/MAIN_LOGIC.v'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'c:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/new/MAIN_LOGIC.v'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'MAIN_LOGIC'.
ERROR: [BD 41-1699] Unable to add reference type cell for reference-module 'MAIN_LOGIC'
ERROR: [BD 5-7] Error: running create_bd_cell  -type module -reference MAIN_LOGIC -name MAIN_LOGIC_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
create_bd_cell -type module -reference VAL VAL_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference BTNS BTNS_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'DB_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'DB_CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
save_bd_design
Wrote  : <C:\Users\uldrensov\Desktop\COMPE470L_PROJ\COMPE470L_PROJ.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
create_bd_cell -type module -reference MAIN_LOGIC MAIN_LOGIC_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'DB_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'DB_CLK': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'DB_CLK': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
delete_bd_objs [get_bd_cells MAIN_LOGIC_0]
create_bd_cell -type module -reference MAIN_LOGIC MAIN_LOGIC_0
connect_bd_net [get_bd_pins MAIN_LOGIC_0/DB_CLK] [get_bd_pins BTNS_0/DB_CLK]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_EN_CLK1_PORT {0} CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {ARM PLL}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins MAIN_LOGIC_0/CLK]
connect_bd_net [get_bd_pins BTNS_0/b0] [get_bd_pins MAIN_LOGIC_0/b0]
connect_bd_net [get_bd_pins BTNS_0/b1] [get_bd_pins MAIN_LOGIC_0/b1]
connect_bd_net [get_bd_pins BTNS_0/b2] [get_bd_pins MAIN_LOGIC_0/b2]
connect_bd_net [get_bd_pins BTNS_0/b3] [get_bd_pins MAIN_LOGIC_0/b3]
startgroup
make_bd_pins_external  [get_bd_pins MAIN_LOGIC_0/PL_LED_G]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins MAIN_LOGIC_0/PL_LED_R]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins BTNS_0/ARDUINO_A1] [get_bd_pins BTNS_0/ARDUINO_A0] [get_bd_pins BTNS_0/ARDUINO_A2] [get_bd_pins BTNS_0/ARDUINO_A3]
endgroup
save_bd_design
Wrote  : <C:\Users\uldrensov\Desktop\COMPE470L_PROJ\COMPE470L_PROJ.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference {design_1_MAIN_LOGIC_0_0 design_1_MAIN_LOGIC_0_1}
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'DB_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'DB_CLK': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'DB_CLK': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_MAIN_LOGIC_0_1 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'LFSR_FINAL'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_MAIN_LOGIC_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_MAIN_LOGIC_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\uldrensov\Desktop\COMPE470L_PROJ\COMPE470L_PROJ.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_VAL_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_VAL_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'digit2' width 2 differs from original width 1
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_VAL_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_VAL_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\uldrensov\Desktop\COMPE470L_PROJ\COMPE470L_PROJ.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
connect_bd_net [get_bd_pins MAIN_LOGIC_0/DRIVE2] [get_bd_pins VAL_0/digit2]
connect_bd_net [get_bd_pins MAIN_LOGIC_0/DRIVE4] [get_bd_pins VAL_0/digit4]
connect_bd_net [get_bd_pins MAIN_LOGIC_0/LFSR_FINAL] [get_bd_pins VAL_0/LFSR_FINAL]
connect_bd_net [get_bd_pins MAIN_LOGIC_0/USER_IN] [get_bd_pins VAL_0/USER_IN]
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /BTNS_0/DB_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_MAIN_LOGIC_0_1_DB_CLK 
WARNING: [BD 41-927] Following properties on pin /MAIN_LOGIC_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /MAIN_LOGIC_0/DB_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_MAIN_LOGIC_0_1_DB_CLK 
save_bd_design
Wrote  : <C:\Users\uldrensov\Desktop\COMPE470L_PROJ\COMPE470L_PROJ.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
make_bd_pins_external  [get_bd_pins VAL_0/ARDUINO_IO6]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins VAL_0/ARDUINO_IO10] [get_bd_pins VAL_0/ARDUINO_IO11] [get_bd_pins VAL_0/ARDUINO_IO12] [get_bd_pins VAL_0/ARDUINO_IO13]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins VAL_0/PMOD1_D1_P] [get_bd_pins VAL_0/PMOD1_D3_N] [get_bd_pins VAL_0/PMOD2_D1_N] [get_bd_pins VAL_0/PMOD2_D0_P]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins VAL_0/PMOD1_D0_N] [get_bd_pins VAL_0/PMOD2_D1_P] [get_bd_pins VAL_0/PMOD2_D0_N]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins VAL_0/ARDUINO_IO3] [get_bd_pins VAL_0/ARDUINO_IO4] [get_bd_pins VAL_0/PMOD1_D0_P] [get_bd_pins VAL_0/PMOD1_D1_N] [get_bd_pins VAL_0/ARDUINO_IO0] [get_bd_pins VAL_0/ARDUINO_IO1] [get_bd_pins VAL_0/ARDUINO_IO2] [get_bd_pins VAL_0/ARDUINO_IO5]
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /BTNS_0/DB_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_MAIN_LOGIC_0_1_DB_CLK 
WARNING: [BD 41-927] Following properties on pin /MAIN_LOGIC_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /MAIN_LOGIC_0/DB_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_MAIN_LOGIC_0_1_DB_CLK 
save_bd_design
Wrote  : <C:\Users\uldrensov\Desktop\COMPE470L_PROJ\COMPE470L_PROJ.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VAL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BTNS_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MAIN_LOGIC_0 .
Exporting to file C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1150.762 ; gain = 148.391
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_processing_system7_0_0_synth_1 design_1_VAL_0_0_synth_1 design_1_BTNS_0_0_synth_1 design_1_MAIN_LOGIC_0_1_synth_1}
[Wed Nov  6 14:18:02 2019] Launched design_1_processing_system7_0_0_synth_1, design_1_VAL_0_0_synth_1, design_1_BTNS_0_0_synth_1, design_1_MAIN_LOGIC_0_1_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_VAL_0_0_synth_1: C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.runs/design_1_VAL_0_0_synth_1/runme.log
design_1_BTNS_0_0_synth_1: C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.runs/design_1_BTNS_0_0_synth_1/runme.log
design_1_MAIN_LOGIC_0_1_synth_1: C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.runs/design_1_MAIN_LOGIC_0_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.ip_user_files -ipstatic_source_dir C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.cache/compile_simlib/modelsim} {questa=C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.cache/compile_simlib/questa} {riviera=C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.cache/compile_simlib/riviera} {activehdl=C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Wed Nov  6 14:19:53 2019] Launched synth_1...
Run output will be captured here: C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Nov  6 14:21:31 2019] Launched impl_1...
Run output will be captured here: C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.266 . Memory (MB): peak = 1965.949 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.266 . Memory (MB): peak = 1965.949 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1965.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2109.402 ; gain = 918.563
startgroup
place_ports ARDUINO_A0_0 F14
set_property is_loc_fixed true [get_ports [list  ARDUINO_A0_0]]
endgroup
startgroup
place_ports ARDUINO_A1_0 F13
set_property is_loc_fixed true [get_ports [list  ARDUINO_A1_0]]
endgroup
startgroup
place_ports ARDUINO_A2_0 F12
set_property is_loc_fixed true [get_ports [list  ARDUINO_A2_0]]
endgroup
startgroup
place_ports ARDUINO_A3_0 E13
set_property is_loc_fixed true [get_ports [list  ARDUINO_A3_0]]
endgroup
startgroup
place_ports ARDUINO_IO0_0 R8
ERROR: [Vivado 12-1411] Cannot set LOC property of ports, Instance ARDUINO_IO0_0_OBUF_inst can not be placed in OUTBUF of site IOB_X0Y9 because the bel is occupied by ARDUINO_IO13_0_OBUF_inst(port:ARDUINO_IO13_0). This could be caused by bel constraint conflict
set_property is_loc_fixed false [get_ports [list  ARDUINO_IO0_0]]
endgroup
startgroup
place_ports ARDUINO_IO13_0 P11
ERROR: [Vivado 12-1411] Cannot set LOC property of ports, Instance ARDUINO_IO13_0_OBUF_inst can not be placed in OUTBUF of site IOB_X0Y18 because the bel is occupied by PMOD1_D0_N_0_OBUF_inst(port:PMOD1_D0_N_0). This could be caused by bel constraint conflict
set_property is_loc_fixed false [get_ports [list  ARDUINO_IO13_0]]
endgroup
startgroup
place_ports PMOD1_D0_N_0 M15
set_property is_loc_fixed true [get_ports [list  PMOD1_D0_N_0]]
endgroup
startgroup
place_ports ARDUINO_IO13_0 P11
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO13_0]]
endgroup
startgroup
place_ports ARDUINO_IO0_0 R8
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO0_0]]
endgroup
startgroup
place_ports ARDUINO_IO1_0 P8
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO1_0]]
endgroup
startgroup
place_ports ARDUINO_IO2_0 P9
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO2_0]]
endgroup
startgroup
place_ports ARDUINO_IO3_0 R7
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO3_0]]
endgroup
startgroup
place_ports ARDUINO_IO4_0 N7
ERROR: [Vivado 12-1411] Cannot set LOC property of ports, Instance ARDUINO_IO4_0_OBUF_inst can not be placed in OUTBUF of site IOB_X0Y6 because the bel is occupied by ARDUINO_IO10_0_OBUF_inst(port:ARDUINO_IO10_0). This could be caused by bel constraint conflict
set_property is_loc_fixed false [get_ports [list  ARDUINO_IO4_0]]
endgroup
startgroup
place_ports ARDUINO_IO10_0 M10
ERROR: [Vivado 12-1411] Cannot set LOC property of ports, Instance ARDUINO_IO10_0_OBUF_inst can not be placed in OUTBUF of site IOB_X0Y8 because the bel is occupied by ARDUINO_IO12_0_OBUF_inst(port:ARDUINO_IO12_0). This could be caused by bel constraint conflict
set_property is_loc_fixed false [get_ports [list  ARDUINO_IO10_0]]
endgroup
startgroup
place_ports ARDUINO_IO12_0 R11
ERROR: [Vivado 12-1411] Cannot set LOC property of ports, Instance ARDUINO_IO12_0_OBUF_inst can not be placed in OUTBUF of site IOB_X0Y17 because the bel is occupied by PL_LED_R_0_OBUF_inst(port:PL_LED_R_0). This could be caused by bel constraint conflict
set_property is_loc_fixed false [get_ports [list  ARDUINO_IO12_0]]
endgroup
startgroup
place_ports PL_LED_R_0 E12
set_property is_loc_fixed true [get_ports [list  PL_LED_R_0]]
endgroup
startgroup
place_ports ARDUINO_IO12_0 R11
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO12_0]]
endgroup
startgroup
place_ports ARDUINO_IO10_0 M10
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO10_0]]
endgroup
startgroup
place_ports ARDUINO_IO4_0 N7
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO4_0]]
endgroup
startgroup
place_ports ARDUINO_IO5_0 R10
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO5_0]]
endgroup
startgroup
place_ports ARDUINO_IO6_0 P10
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO6_0]]
endgroup
set_property is_loc_fixed true [get_ports [list  ARDUINO_IO11_0]]
startgroup
place_ports PL_LED_G_0 E13
ERROR: [Vivado 12-1411] Cannot set LOC property of ports, Terminal PL_LED_G_0 cannot be placed on E13 (IOB_X0Y97) because the pad is already occupied by terminal ARDUINO_A3_0 possibly due to user constraint
set_property is_loc_fixed false [get_ports [list  PL_LED_G_0]]
endgroup
startgroup
place_ports PMOD1_D0_P_0 L15
set_property is_loc_fixed true [get_ports [list  PMOD1_D0_P_0]]
endgroup
startgroup
place_ports PMOD1_D1_N_0 M14
set_property is_loc_fixed true [get_ports [list  PMOD1_D1_N_0]]
endgroup
startgroup
place_ports PMOD1_D1_P_0 L14
set_property is_loc_fixed true [get_ports [list  PMOD1_D1_P_0]]
endgroup
startgroup
place_ports PMOD1_D3_N_0 N14
set_property is_loc_fixed true [get_ports [list  PMOD1_D3_N_0]]
endgroup
startgroup
place_ports PMOD2_D0_N_0 P14
set_property is_loc_fixed true [get_ports [list  PMOD2_D0_N_0]]
endgroup
startgroup
place_ports PMOD2_D0_P_0 P13
set_property is_loc_fixed true [get_ports [list  PMOD2_D0_P_0]]
endgroup
startgroup
place_ports PMOD2_D1_N_0 N12
set_property is_loc_fixed true [get_ports [list  PMOD2_D1_N_0]]
endgroup
startgroup
place_ports PMOD2_D1_P_0 N11
set_property is_loc_fixed true [get_ports [list  PMOD2_D1_P_0]]
endgroup
set_property target_constrs_file C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/constrs_1/imports/Desktop/MiniZed_Constraints_Rev1_170613.xdc [current_fileset -constrset]
save_constraints -force
set_property iostandard LVCMOS33 [get_ports [list PMOD2_D1_P_0]]
set_property iostandard LVCMOS33 [get_ports [list PMOD2_D1_N_0]]
set_property iostandard LVCMOS33 [get_ports [list PMOD2_D0_P_0]]
set_property iostandard LVCMOS33 [get_ports [list PMOD2_D0_N_0]]
set_property iostandard LVCMOS33 [get_ports [list PMOD1_D3_N_0]]
set_property iostandard LVCMOS33 [get_ports [list PMOD1_D1_P_0]]
set_property iostandard LVCMOS33 [get_ports [list PMOD1_D1_N_0]]
set_property iostandard LVCMOS25 [get_ports [list PMOD1_D0_P_0]]
set_property iostandard LVCMOS33 [get_ports [list PMOD1_D0_P_0]]
set_property iostandard LVCMOS33 [get_ports [list PMOD1_D0_N_0]]
set_property iostandard LVCMOS33 [get_ports [list PL_LED_R_0]]
set_property iostandard LVCMOS33 [get_ports [list PL_LED_G_0]]
save_constraints -force
set_property iostandard LVCMOS33 [get_ports [list ARDUINO_IO13_0]]
set_property iostandard LVCMOS33 [get_ports [list ARDUINO_IO12_0]]
set_property iostandard LVCMOS33 [get_ports [list ARDUINO_IO11_0]]
set_property iostandard LVCMOS33 [get_ports [list ARDUINO_IO10_0]]
set_property iostandard LVCMOS33 [get_ports [list ARDUINO_IO6_0]]
set_property iostandard LVCMOS33 [get_ports [list ARDUINO_IO5_0]]
set_property iostandard LVCMOS25 [get_ports [list ARDUINO_IO4_0]]
set_property iostandard LVCMOS33 [get_ports [list ARDUINO_IO4_0]]
set_property iostandard LVCMOS33 [get_ports [list ARDUINO_IO3_0]]
set_property iostandard LVCMOS33 [get_ports [list ARDUINO_IO2_0]]
set_property iostandard LVCMOS33 [get_ports [list ARDUINO_IO1_0]]
set_property iostandard LVCMOS33 [get_ports [list ARDUINO_IO0_0]]
set_property iostandard LVCMOS33 [get_ports [list ARDUINO_A0_0]]
set_property pulltype PULLDOWN [get_ports [list ARDUINO_A0_0]]
set_property iostandard LVCMOS33 [get_ports [list ARDUINO_A1_0]]
set_property pulltype PULLDOWN [get_ports [list ARDUINO_A1_0]]
set_property iostandard LVCMOS33 [get_ports [list ARDUINO_A2_0]]
set_property pulltype PULLDOWN [get_ports [list ARDUINO_A2_0]]
set_property iostandard LVCMOS33 [get_ports [list ARDUINO_A3_0]]
set_property pulltype PULLDOWN [get_ports [list ARDUINO_A3_0]]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -jobs 4
[Wed Nov  6 14:36:36 2019] Launched impl_1...
Run output will be captured here: C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov  6 14:38:14 2019] Launched impl_1...
Run output will be captured here: C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.258 . Memory (MB): peak = 2192.066 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.258 . Memory (MB): peak = 2192.066 ; gain = 0.000
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/uldrensov/Desktop/COMPE470L_PROJ/vivado_pid15564.debug)
set_property is_loc_fixed true [get_ports [list  PL_LED_G_0]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 4
[Wed Nov  6 14:40:51 2019] Launched impl_1...
Run output will be captured here: C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov  6 14:42:10 2019] Launched impl_1...
Run output will be captured here: C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3502.805 ; gain = 1101.727
set_property PROGRAM.FILE {C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.runs/synth_1

update_module_reference design_1_MAIN_LOGIC_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'DB_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'DB_CLK': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'DB_CLK': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.runs/design_1_MAIN_LOGIC_0_1_synth_1

INFO: [IP_Flow 19-3420] Updated design_1_MAIN_LOGIC_0_1 to use current project options
Wrote  : <C:\Users\uldrensov\Desktop\COMPE470L_PROJ\COMPE470L_PROJ.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs synth_1 -jobs 4
WARNING: [BD 41-927] Following properties on pin /BTNS_0/DB_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_MAIN_LOGIC_0_1_DB_CLK 
WARNING: [BD 41-927] Following properties on pin /MAIN_LOGIC_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /MAIN_LOGIC_0/DB_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_MAIN_LOGIC_0_1_DB_CLK 
Wrote  : <C:\Users\uldrensov\Desktop\COMPE470L_PROJ\COMPE470L_PROJ.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VAL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BTNS_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MAIN_LOGIC_0 .
Exporting to file C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Nov  6 14:49:43 2019] Launched design_1_MAIN_LOGIC_0_1_synth_1...
Run output will be captured here: C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.runs/design_1_MAIN_LOGIC_0_1_synth_1/runme.log
[Wed Nov  6 14:49:43 2019] Launched synth_1...
Run output will be captured here: C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3579.219 ; gain = 22.352
launch_runs impl_1 -jobs 4
[Wed Nov  6 14:51:45 2019] Launched impl_1...
Run output will be captured here: C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov  6 14:53:04 2019] Launched impl_1...
Run output will be captured here: C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.runs/synth_1

update_module_reference design_1_MAIN_LOGIC_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'DB_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'DB_CLK': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'DB_CLK': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.runs/design_1_MAIN_LOGIC_0_1_synth_1

INFO: [IP_Flow 19-3420] Updated design_1_MAIN_LOGIC_0_1 to use current project options
Wrote  : <C:\Users\uldrensov\Desktop\COMPE470L_PROJ\COMPE470L_PROJ.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 3593.738 ; gain = 10.930
launch_runs synth_1 -jobs 4
WARNING: [BD 41-927] Following properties on pin /BTNS_0/DB_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_MAIN_LOGIC_0_1_DB_CLK 
WARNING: [BD 41-927] Following properties on pin /MAIN_LOGIC_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /MAIN_LOGIC_0/DB_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_MAIN_LOGIC_0_1_DB_CLK 
Wrote  : <C:\Users\uldrensov\Desktop\COMPE470L_PROJ\COMPE470L_PROJ.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VAL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BTNS_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MAIN_LOGIC_0 .
Exporting to file C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Nov  6 14:59:40 2019] Launched design_1_MAIN_LOGIC_0_1_synth_1...
Run output will be captured here: C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.runs/design_1_MAIN_LOGIC_0_1_synth_1/runme.log
[Wed Nov  6 14:59:40 2019] Launched synth_1...
Run output will be captured here: C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3616.184 ; gain = 22.445
launch_runs impl_1 -jobs 4
[Wed Nov  6 15:02:19 2019] Launched impl_1...
Run output will be captured here: C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov  6 15:03:32 2019] Launched impl_1...
Run output will be captured here: C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/uldrensov/Desktop/COMPE470L_PROJ/COMPE470L_PROJ.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  6 15:05:33 2019...
