$date
	Tue Jan 13 13:02:08 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module automatic_gate_controller_tb $end
$var wire 1 ! gate_open $end
$var wire 1 " gate_close $end
$var reg 1 # clk $end
$var reg 1 $ entry_sensor $end
$var reg 1 % exit_sensor $end
$var reg 1 & reset $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ entry_sensor $end
$var wire 1 % exit_sensor $end
$var wire 1 & reset $end
$var parameter 2 ' CLOSING $end
$var parameter 2 ( IDLE $end
$var parameter 2 ) OPEN $end
$var parameter 2 * OPENING $end
$var reg 1 " gate_close $end
$var reg 1 ! gate_open $end
$var reg 2 + next_state [1:0] $end
$var reg 2 , state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 *
b10 )
b0 (
b11 '
$end
#0
$dumpvars
b0 ,
b0 +
1&
0%
0$
0#
0"
0!
$end
#5
1#
#10
b1 +
0#
1$
0&
#15
1!
b10 +
b1 ,
1#
#20
0#
0$
#25
0!
b10 ,
1#
#30
0#
#35
1#
#40
b11 +
0#
1%
#45
1"
b0 +
b11 ,
1#
#50
0#
0%
#55
0"
b0 ,
1#
#60
0#
#65
1#
#70
0#
