[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/Interconnect/slpp_all/surelog.log.

LIB:  work
FILE: ${SURELOG_DIR}/tests/Interconnect/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<85> s<84> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<27> s<3> l<1:1> el<1:7>
n<a> u<3> t<StringConst> p<27> s<26> l<1:8> el<1:9>
n<> u<4> t<PortDir_Inp> p<7> s<6> l<2:1> el<2:6>
n<> u<5> t<Implicit_data_type> p<6> l<2:20> el<2:20>
n<> u<6> t<Net_port_type> p<7> c<5> l<2:7> el<2:19>
n<> u<7> t<Net_port_header> p<9> c<4> s<8> l<2:1> el<2:19>
n<b> u<8> t<StringConst> p<9> l<2:20> el<2:21>
n<> u<9> t<Ansi_port_declaration> p<26> c<7> s<25> l<2:1> el<2:21>
n<> u<10> t<PortDir_Inp> p<23> s<22> l<3:1> el<3:6>
n<2> u<11> t<IntConst> p<12> l<3:21> el<3:22>
n<> u<12> t<Primary_literal> p<13> c<11> l<3:21> el<3:22>
n<> u<13> t<Constant_primary> p<14> c<12> l<3:21> el<3:22>
n<> u<14> t<Constant_expression> p<19> c<13> s<18> l<3:21> el<3:22>
n<0> u<15> t<IntConst> p<16> l<3:23> el<3:24>
n<> u<16> t<Primary_literal> p<17> c<15> l<3:23> el<3:24>
n<> u<17> t<Constant_primary> p<18> c<16> l<3:23> el<3:24>
n<> u<18> t<Constant_expression> p<19> c<17> l<3:23> el<3:24>
n<> u<19> t<Constant_range> p<20> c<14> l<3:21> el<3:24>
n<> u<20> t<Packed_dimension> p<21> c<19> l<3:20> el<3:25>
n<> u<21> t<Implicit_data_type> p<22> c<20> l<3:20> el<3:25>
n<> u<22> t<Net_port_type> p<23> c<21> l<3:7> el<3:25>
n<> u<23> t<Net_port_header> p<25> c<10> s<24> l<3:1> el<3:25>
n<c> u<24> t<StringConst> p<25> l<3:26> el<3:27>
n<> u<25> t<Ansi_port_declaration> p<26> c<23> l<3:1> el<3:27>
n<> u<26> t<List_of_port_declarations> p<27> c<9> l<1:9> el<4:3>
n<> u<27> t<Module_ansi_header> p<82> c<2> s<35> l<1:1> el<4:4>
n<> u<28> t<Implicit_data_type> p<30> s<29> l<5:14> el<5:14>
n<d> u<29> t<StringConst> p<30> l<5:14> el<5:15>
n<> u<30> t<Net_declaration> p<31> c<28> l<5:1> el<5:16>
n<> u<31> t<Package_or_generate_item_declaration> p<32> c<30> l<5:1> el<5:16>
n<> u<32> t<Module_or_generate_item_declaration> p<33> c<31> l<5:1> el<5:16>
n<> u<33> t<Module_common_item> p<34> c<32> l<5:1> el<5:16>
n<> u<34> t<Module_or_generate_item> p<35> c<33> l<5:1> el<5:16>
n<> u<35> t<Non_port_module_item> p<82> c<34> s<53> l<5:1> el<5:16>
n<1> u<36> t<IntConst> p<37> l<6:15> el<6:16>
n<> u<37> t<Primary_literal> p<38> c<36> l<6:15> el<6:16>
n<> u<38> t<Constant_primary> p<39> c<37> l<6:15> el<6:16>
n<> u<39> t<Constant_expression> p<44> c<38> s<43> l<6:15> el<6:16>
n<0> u<40> t<IntConst> p<41> l<6:17> el<6:18>
n<> u<41> t<Primary_literal> p<42> c<40> l<6:17> el<6:18>
n<> u<42> t<Constant_primary> p<43> c<41> l<6:17> el<6:18>
n<> u<43> t<Constant_expression> p<44> c<42> l<6:17> el<6:18>
n<> u<44> t<Constant_range> p<45> c<39> l<6:15> el<6:18>
n<> u<45> t<Packed_dimension> p<46> c<44> l<6:14> el<6:19>
n<> u<46> t<Implicit_data_type> p<48> c<45> s<47> l<6:14> el<6:19>
n<e> u<47> t<StringConst> p<48> l<6:20> el<6:21>
n<> u<48> t<Net_declaration> p<49> c<46> l<6:1> el<6:22>
n<> u<49> t<Package_or_generate_item_declaration> p<50> c<48> l<6:1> el<6:22>
n<> u<50> t<Module_or_generate_item_declaration> p<51> c<49> l<6:1> el<6:22>
n<> u<51> t<Module_common_item> p<52> c<50> l<6:1> el<6:22>
n<> u<52> t<Module_or_generate_item> p<53> c<51> l<6:1> el<6:22>
n<> u<53> t<Non_port_module_item> p<82> c<52> s<81> l<6:1> el<6:22>
n<4> u<54> t<IntConst> p<55> l<7:15> el<7:16>
n<> u<55> t<Primary_literal> p<56> c<54> l<7:15> el<7:16>
n<> u<56> t<Constant_primary> p<57> c<55> l<7:15> el<7:16>
n<> u<57> t<Constant_expression> p<62> c<56> s<61> l<7:15> el<7:16>
n<0> u<58> t<IntConst> p<59> l<7:17> el<7:18>
n<> u<59> t<Primary_literal> p<60> c<58> l<7:17> el<7:18>
n<> u<60> t<Constant_primary> p<61> c<59> l<7:17> el<7:18>
n<> u<61> t<Constant_expression> p<62> c<60> l<7:17> el<7:18>
n<> u<62> t<Constant_range> p<63> c<57> l<7:15> el<7:18>
n<> u<63> t<Packed_dimension> p<64> c<62> l<7:14> el<7:19>
n<> u<64> t<Implicit_data_type> p<76> c<63> s<65> l<7:14> el<7:19>
n<f> u<65> t<StringConst> p<76> s<75> l<7:20> el<7:21>
n<5> u<66> t<IntConst> p<67> l<7:23> el<7:24>
n<> u<67> t<Primary_literal> p<68> c<66> l<7:23> el<7:24>
n<> u<68> t<Constant_primary> p<69> c<67> l<7:23> el<7:24>
n<> u<69> t<Constant_expression> p<74> c<68> s<73> l<7:23> el<7:24>
n<0> u<70> t<IntConst> p<71> l<7:25> el<7:26>
n<> u<71> t<Primary_literal> p<72> c<70> l<7:25> el<7:26>
n<> u<72> t<Constant_primary> p<73> c<71> l<7:25> el<7:26>
n<> u<73> t<Constant_expression> p<74> c<72> l<7:25> el<7:26>
n<> u<74> t<Constant_range> p<75> c<69> l<7:23> el<7:26>
n<> u<75> t<Unpacked_dimension> p<76> c<74> l<7:22> el<7:27>
n<> u<76> t<Net_declaration> p<77> c<64> l<7:1> el<7:28>
n<> u<77> t<Package_or_generate_item_declaration> p<78> c<76> l<7:1> el<7:28>
n<> u<78> t<Module_or_generate_item_declaration> p<79> c<77> l<7:1> el<7:28>
n<> u<79> t<Module_common_item> p<80> c<78> l<7:1> el<7:28>
n<> u<80> t<Module_or_generate_item> p<81> c<79> l<7:1> el<7:28>
n<> u<81> t<Non_port_module_item> p<82> c<80> l<7:1> el<7:28>
n<> u<82> t<Module_declaration> p<83> c<27> l<1:1> el<8:10>
n<> u<83> t<Description> p<84> c<82> l<1:1> el<8:10>
n<> u<84> t<Source_text> p<85> c<83> l<1:1> el<8:10>
n<> u<85> t<Top_level_rule> c<1> l<1:1> el<11:1>
[WRN:PA0205] ${SURELOG_DIR}/tests/Interconnect/dut.sv:1:1: No timescale set for "a".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/Interconnect/dut.sv:1:1: Compile module "work@a".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/Interconnect/dut.sv:1:1: Top level module "work@a".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
array_net                                              1
constant                                              14
design                                                 1
logic_net                                             11
logic_typespec                                         9
module_inst                                            3
port                                                   4
range                                                  7
ref_obj                                                4
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
array_net                                              1
constant                                              14
design                                                 1
logic_net                                             11
logic_typespec                                         9
module_inst                                            3
port                                                   6
range                                                  7
ref_obj                                                6
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Interconnect/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/Interconnect/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/Interconnect/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@a)
|vpiElaborated:1
|vpiName:work@a
|uhdmallModules:
\_module_inst: work@a (work@a), file:${SURELOG_DIR}/tests/Interconnect/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_design: (work@a)
  |vpiFullName:work@a
  |vpiDefName:work@a
  |vpiNet:
  \_logic_net: (work@a.b), line:2:20, endln:2:21
    |vpiParent:
    \_module_inst: work@a (work@a), file:${SURELOG_DIR}/tests/Interconnect/dut.sv, line:1:1, endln:8:10
    |vpiName:b
    |vpiFullName:work@a.b
  |vpiNet:
  \_logic_net: (work@a.c), line:3:26, endln:3:27
    |vpiParent:
    \_module_inst: work@a (work@a), file:${SURELOG_DIR}/tests/Interconnect/dut.sv, line:1:1, endln:8:10
    |vpiName:c
    |vpiFullName:work@a.c
  |vpiNet:
  \_logic_net: (work@a.d), line:5:14, endln:5:15
    |vpiParent:
    \_module_inst: work@a (work@a), file:${SURELOG_DIR}/tests/Interconnect/dut.sv, line:1:1, endln:8:10
    |vpiName:d
    |vpiFullName:work@a.d
  |vpiNet:
  \_logic_net: (work@a.e), line:6:20, endln:6:21
    |vpiParent:
    \_module_inst: work@a (work@a), file:${SURELOG_DIR}/tests/Interconnect/dut.sv, line:1:1, endln:8:10
    |vpiName:e
    |vpiFullName:work@a.e
  |vpiNet:
  \_logic_net: (work@a.f), line:7:20, endln:7:21
    |vpiParent:
    \_module_inst: work@a (work@a), file:${SURELOG_DIR}/tests/Interconnect/dut.sv, line:1:1, endln:8:10
    |vpiName:f
    |vpiFullName:work@a.f
  |vpiPort:
  \_port: (b), line:2:20, endln:2:21
    |vpiParent:
    \_module_inst: work@a (work@a), file:${SURELOG_DIR}/tests/Interconnect/dut.sv, line:1:1, endln:8:10
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@a.b), line:2:20, endln:2:21
    |vpiTypedef:
    \_logic_typespec: , line:2:20, endln:2:20
  |vpiPort:
  \_port: (c), line:3:26, endln:3:27
    |vpiParent:
    \_module_inst: work@a (work@a), file:${SURELOG_DIR}/tests/Interconnect/dut.sv, line:1:1, endln:8:10
    |vpiName:c
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@a.c), line:3:26, endln:3:27
    |vpiTypedef:
    \_logic_typespec: , line:3:20, endln:3:25
      |vpiRange:
      \_range: , line:3:20, endln:3:25
        |vpiLeftRange:
        \_constant: , line:3:21, endln:3:22
          |vpiParent:
          \_range: , line:3:20, endln:3:25
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:23, endln:3:24
          |vpiParent:
          \_range: , line:3:20, endln:3:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
|uhdmtopModules:
\_module_inst: work@a (work@a), file:${SURELOG_DIR}/tests/Interconnect/dut.sv, line:1:1, endln:8:10
  |vpiName:work@a
  |vpiDefName:work@a
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@a.b), line:2:20, endln:2:21
    |vpiParent:
    \_module_inst: work@a (work@a), file:${SURELOG_DIR}/tests/Interconnect/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_logic_typespec: , line:2:20, endln:2:20
    |vpiName:b
    |vpiFullName:work@a.b
    |vpiNetType:12
  |vpiNet:
  \_logic_net: (work@a.c), line:3:26, endln:3:27
    |vpiParent:
    \_module_inst: work@a (work@a), file:${SURELOG_DIR}/tests/Interconnect/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_logic_typespec: , line:3:20, endln:3:25
      |vpiRange:
      \_range: , line:3:20, endln:3:25
        |vpiLeftRange:
        \_constant: , line:3:21, endln:3:22
          |vpiParent:
          \_range: , line:3:20, endln:3:25
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:23, endln:3:24
          |vpiParent:
          \_range: , line:3:20, endln:3:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:c
    |vpiFullName:work@a.c
    |vpiNetType:12
  |vpiNet:
  \_logic_net: (work@a.d), line:5:14, endln:5:15
    |vpiParent:
    \_module_inst: work@a (work@a), file:${SURELOG_DIR}/tests/Interconnect/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_logic_typespec: , line:5:14, endln:5:14
    |vpiName:d
    |vpiFullName:work@a.d
  |vpiNet:
  \_logic_net: (work@a.e), line:6:20, endln:6:21
    |vpiParent:
    \_module_inst: work@a (work@a), file:${SURELOG_DIR}/tests/Interconnect/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_logic_typespec: , line:6:14, endln:6:19
      |vpiRange:
      \_range: , line:6:14, endln:6:19
        |vpiLeftRange:
        \_constant: , line:6:15, endln:6:16
          |vpiParent:
          \_range: , line:6:14, endln:6:19
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:17, endln:6:18
          |vpiParent:
          \_range: , line:6:14, endln:6:19
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:e
    |vpiFullName:work@a.e
  |vpiArrayNet:
  \_array_net: (work@a.f), line:7:20, endln:7:21
    |vpiParent:
    \_module_inst: work@a (work@a), file:${SURELOG_DIR}/tests/Interconnect/dut.sv, line:1:1, endln:8:10
    |vpiSize:6
    |vpiName:f
    |vpiFullName:work@a.f
    |vpiRange:
    \_range: , line:7:22, endln:7:27
      |vpiLeftRange:
      \_constant: , line:7:23, endln:7:24
        |vpiParent:
        \_range: , line:7:22, endln:7:27
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:7:25, endln:7:26
        |vpiParent:
        \_range: , line:7:22, endln:7:27
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiNet:
    \_logic_net: (work@a.f), line:7:20, endln:7:21
      |vpiParent:
      \_array_net: (work@a.f), line:7:20, endln:7:21
      |vpiTypespec:
      \_logic_typespec: , line:7:14, endln:7:19
        |vpiRange:
        \_range: , line:7:14, endln:7:19
          |vpiLeftRange:
          \_constant: , line:7:15, endln:7:16
            |vpiParent:
            \_range: , line:7:14, endln:7:19
            |vpiDecompile:4
            |vpiSize:64
            |UINT:4
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:7:17, endln:7:18
            |vpiParent:
            \_range: , line:7:14, endln:7:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiFullName:work@a.f
  |vpiTopModule:1
  |vpiPort:
  \_port: (b), line:2:20, endln:2:21
    |vpiParent:
    \_module_inst: work@a (work@a), file:${SURELOG_DIR}/tests/Interconnect/dut.sv, line:1:1, endln:8:10
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@a.b), line:2:20, endln:2:21
      |vpiParent:
      \_port: (b), line:2:20, endln:2:21
      |vpiName:b
      |vpiFullName:work@a.b
      |vpiActual:
      \_logic_net: (work@a.b), line:2:20, endln:2:21
    |vpiTypedef:
    \_logic_typespec: , line:2:20, endln:2:20
    |vpiInstance:
    \_module_inst: work@a (work@a), file:${SURELOG_DIR}/tests/Interconnect/dut.sv, line:1:1, endln:8:10
  |vpiPort:
  \_port: (c), line:3:26, endln:3:27
    |vpiParent:
    \_module_inst: work@a (work@a), file:${SURELOG_DIR}/tests/Interconnect/dut.sv, line:1:1, endln:8:10
    |vpiName:c
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@a.c), line:3:26, endln:3:27
      |vpiParent:
      \_port: (c), line:3:26, endln:3:27
      |vpiName:c
      |vpiFullName:work@a.c
      |vpiActual:
      \_logic_net: (work@a.c), line:3:26, endln:3:27
    |vpiTypedef:
    \_logic_typespec: , line:3:20, endln:3:25
      |vpiRange:
      \_range: , line:3:20, endln:3:25
        |vpiParent:
        \_port: (c), line:3:26, endln:3:27
        |vpiLeftRange:
        \_constant: , line:3:21, endln:3:22
          |vpiParent:
          \_range: , line:3:20, endln:3:25
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:23, endln:3:24
          |vpiParent:
          \_range: , line:3:20, endln:3:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module_inst: work@a (work@a), file:${SURELOG_DIR}/tests/Interconnect/dut.sv, line:1:1, endln:8:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/Interconnect/dut.sv | ${SURELOG_DIR}/build/regression/Interconnect/roundtrip/dut_000.sv | 6 | 8 |