
<html>
    <head>
        <title>
            
            
            
            
            
            
            EC361
            
            
            
            
            
            
            
            
        </title>
        
        

        
        <link rel="stylesheet" href="../../../../css/sylb.css"> 
<script src="../../../../cordova.js"></script> 
<script>
        function onLoad()
            {document.addEventListener("deviceready", onDeviceReady, false);}
        function onDeviceReady() { }
</script>
        
                
    </head>
     <body onload="onLoad()">  <div data-role="page" data-theme="c"> <div class="ui-content">

         
         
         
        <div class="head"><b>
            
            
            
            
              
                  <span id="homespan"><a href="../../../../index.html"><img src="../../../../images/home.png" id="homeimg"></a></span>
                  <center><h1> 
                      
                      
                      
                      
                      
                      
                      
                      
                      
                      
                      
                      
                      
                 DIGITAL SYSTEM DESIGN  
                      
                      
                      
                      
                      
                      
                      
                      
                      
                      
                      
                      
                      </h1> </center>  
            
            
          
            
            
            
            
            
            
            
            
            
            </b></div>
        
                  
       
         
         
         

         
       
         
       
         
         
                
         
        
               
        <br><br><b>Syllabus</b>
        <p>
            
            
            
            
            
            
            
            Clocked synchronous networks, asynchronous sequential circuits, Hazards, Faults, PLA, CPLDs and FPGA
            
            
            
            
            
            
            
            
            
        </p>
        
               
            
        <br><div class="div1"><b>&nbsp; Module I<div class="div2">15%</div> </b> </div>
        
         
         
         
         
          Analysis of clocked Synchronous Sequential Networks(CSSN) 
Modelling of CSSN – State assignment and reduction 
Design of CSSN 2 Iterative circuits  
ASM Chart and its realization 
         
         
         
         
         
         
         
         
         
         

        <br><br><div class="div1"><b> &nbsp; Module II<div class="div2">15%</div> </b> </div>
       
         
         
         
         
         
         
         
         
         
   Analysis of Asynchronous Sequential Circuits (ASC)
Flow table reduction- Races in ASC 
State assignment problem and the transition table- Design of AS 
Design of Vending Machine controller. 
         
         
         
         
         
         
         
         
         
         
        

        <hr>FIRST INTERNAL EXAMINATION<hr>


        <br><div class="div1"><b>&nbsp; Module III<div class="div2">15%</div> </b> </div>
       
         
         
         
         
         
         
         
         
         
         
         
         
         
         Hazards – static and dynamic hazards – essential
Design of Hazard free circuits – Data synchronizers 
Mixed operating mode asynchronous circuits 
Practical issues- clock skew and jitter 
Synchronous and asynchronous inputs – switch bouncing 
         
         
         
         
         
         
         
         
         
         
         
       


        <br><br><div class="div1"><b>&nbsp; Module IV<div class="div2">15%</div> </b> </div>
        
         
         
         
         
         
         
         
         
         
         
         
         
         
         
         Fault table method – path sensitization method – Boolean difference method 
 Kohavi algorithm 
 Automatic test pattern generation – Built in Self Test(BIST
         
         
         
         
         
         
         
        
        
        
        <hr>SECOND INTERNAL EXAMINATION<hr>


        <br><div class="div1"><b>&nbsp; Module V<div class="div2">20%</div> </b> </div>
      
         
         
         
         
         
         
         
         
         
         
         PLA Minimization - PLA folding 
Foldable compatibility Matrix- Practical PLA 
Fault model in PLA 
Test generation and Testable PLA Design
         
         
         
         
         
         
         
         
         
         
         
         
         <br><br><div class="div1"><b>&nbsp; Module VI<div class="div2">20%</div> </b> </div>
        
         
         
         
         
         
         
         
         
         
         
         
         
         CPLDs and FPGAs - Xilinx XC 9500 CPLD family, functional block diagram– input output block architecture - switch matrix   
FPGAs – Xilinx XC 4000 FPGA family – configurable logic block - input output block, Programmable interconnect 
         
         
         
         
         
         
         
         <hr>END SEMESTER EXAM<hr> 
        
        <br><div class="div3"></div><br>
        
         
         
         
         
         
         
         
            <b> Course Objectives</b><br> 
        
           
         
         
         
         <li> To study synthesis and design of CSSN </li>
         <li> To study synthesis and design of ASC</li> 
         <li> To study hazards  and  design hazard free circuits</li> 
         <li> To study PLA folding </li>
         <li> To study architecture of one CPLDs and FPGA  family </li>
         
         
         
         
         
         
            <br><br><b>Expected Outcome</b><br> 
        
            
           
            <ol>
              
                
                
             
                
                <li> To analyze and design clocked synchronous sequential circuits</li> 
                <li> To analyze and design asynchronous sequential circuits </li>
                <li> To apply their knowledge in diagnosing faults in digital circuits, PLA</li>
                <li> To interpret architecture of CPLDs and FPGA </li>
         
         
         
         
         
         
         
         
         
         </ol>   
            <br><br><b>Text Book</b><br> 
        
            
           
            <ol>
                
                
                
                
                <li> Donald G Givone, Digital Principles & Design, Tata McGraw Hill, 2003</li> 
                <li> John M Yarbrough, Digital Logic Applications and Design, Thomson Learning</li> 
                <li> John F Wakerly, Digital Design, Pearson Education, Delhi 2002</li>
                
                
            </ol>
            
        
        
            <br><br><b>Reference Books</b><br> 
        
            
           
            <ol>
                
                
                
                
                
                
                
                <li> Richard E. Haskell, Darrin M. Hanna , Introduction to Digital Design Using Digilent FPGA Boards, LBE Books- LLC </li>
                <li> N. N. Biswas, Logic Design Theory, PHI </li>
                <li> Miron Abramovici, Melvin A. Breuer and Arthur D. Friedman, Digital Systems Testing and Testable Design, John Wiley & Sons Inc.</li> <li> Z. Kohavi, Switching and Finite Automata Theory, 2nd ed., 2001, TMH </li>
                <li> Morris Mano, M.D.Ciletti, Digital Design, 5th Edition, PHI.</li>
                <li> Samuel C. Lee, Digital Circuits and Logic Design, PHI </li>
                
                
                
                
            </ol>
        
             <br><br><b>QUESTION PAPER PATTERN (End semester exam)</b><br> 
        
        
           
      
         
      <br>   
        The question paper consists of three parts. Part A covers modules I and II, Part B covers modules III and IV and Part C covers modules V and VI. Each part has three questions. Each question has a maximum of four subparts. Among the three questions one will be a compulsory question covering both the modules and the remaining two questions will be as one question from each module, of which one is to be answered. Mark pattern is according to the syllabus with 50 % for theory, derivation, proof and 50% for logical/numerical problems.  
..<br> <br> <br> <br> <br> <br> <br> <br> <br> <br> 
    
    
         
         
         
         
         
         
          
   


         
    
    
    
    
    </div></div><!-- container close --> </body>








</html>