# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Datapath Design.srcs/sources_1/imports/verilog/archerdefs.v" \
"../../../../Datapath Design.srcs/sources_1/new/sp_add.v" \
"../../../../Datapath Design.srcs/sources_1/imports/Assets/sp_class.v" \
"../../../../Datapath Design.srcs/sources_1/new/sp_mul.v" \
"../../../../Datapath Design.srcs/sources_1/new/sp_sub.v" \
"../../../../Datapath Design.srcs/sources_1/new/FPU.v" \
"../../../../Datapath Design.srcs/sources_1/imports/verilog/add4.v" \
"../../../../Datapath Design.srcs/sources_1/imports/verilog/pc.v" \
"../../../../Datapath Design.srcs/sources_1/imports/verilog/rom.v" \
"../../../../Datapath Design.srcs/sources_1/imports/verilog/immgen.v" \
"../../../../Datapath Design.srcs/sources_1/imports/verilog/control.v" \
"../../../../Datapath Design.srcs/sources_1/imports/verilog/lmb.v" \
"../../../../Datapath Design.srcs/sources_1/imports/verilog/branch_cmp.v" \
"../../../../Datapath Design.srcs/sources_1/imports/verilog/regfile.v" \
"../../../../Datapath Design.srcs/sources_1/imports/verilog/archer_rv32i_single_cycle.v" \
"../../../../Datapath Design.srcs/sources_1/imports/verilog/mux2to1.v" \
"../../../../Datapath Design.srcs/sources_1/imports/verilog/alu.v" \
"../../../../Datapath Design.srcs/sources_1/imports/verilog/sram.v" \
"../../../../Datapath Design.srcs/sources_1/imports/verilog/fregfile.v" \
"../../../../Datapath Design.srcs/sim_1/imports/Assets/sp_mul_tb.v" \
"../../../../Datapath Design.srcs/sim_1/imports/Assets/sp_class_tb.v" \
"../../../../Datapath Design.srcs/sim_1/new/sp_add_tb.v" \
"../../../../Datapath Design.srcs/sim_1/new/sp_sub_tb.v" \
"../../../../Datapath Design.srcs/sim_1/new/FPU_tb.v" \
"../../../../Datapath Design.srcs/sim_1/new/other_archer_rv32_single_cycle_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
