Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr 11 23:35:36 2025
| Host         : Naman running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   24          
TIMING-20  Warning   Non-clocked latch               17          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (85)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (4)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (85)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: datapath_instance/pc_unit/pc_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: datapath_instance/pc_unit/pc_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: datapath_instance/pc_unit/pc_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: datapath_instance/pc_unit/pc_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: datapath_instance/pc_unit/pc_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.056        0.000                      0                  185        0.222        0.000                      0                  185        4.500        0.000                       0                   178  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.056        0.000                      0                  185        0.222        0.000                      0                  185        4.500        0.000                       0                   178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 datapath_instance/pc_unit/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_instance/pc_unit/pc_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 2.025ns (36.079%)  route 3.588ns (63.921%))
  Logic Levels:           5  (CARRY4=2 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.631     5.152    datapath_instance/pc_unit/CLK
    SLICE_X1Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  datapath_instance/pc_unit/pc_reg[2]/Q
                         net (fo=17, routed)          0.985     6.593    datapath_instance/pc_unit/Q[2]
    SLICE_X4Y16          LUT5 (Prop_lut5_I2_O)        0.124     6.717 r  datapath_instance/pc_unit/g0_b11/O
                         net (fo=40, routed)          0.853     7.570    datapath_instance/pc_unit/g0_b11_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I2_O)        0.124     7.694 r  datapath_instance/pc_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.395     8.089    datapath_instance/pc_unit_n_70
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.745 r  datapath_instance/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.745    datapath_instance/_inferred__0/i__carry_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.079 r  datapath_instance/_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.810     9.889    datapath_instance/pc_unit/mux_pc_out[5]
    SLICE_X3Y17          LUT5 (Prop_lut5_I1_O)        0.331    10.220 r  datapath_instance/pc_unit/pc[6]_i_1/O
                         net (fo=1, routed)           0.545    10.765    datapath_instance/pc_unit/mux_pc_out0_out[6]
    SLICE_X3Y16          FDCE                                         r  datapath_instance/pc_unit/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.512    14.853    datapath_instance/pc_unit/CLK
    SLICE_X3Y16          FDCE                                         r  datapath_instance/pc_unit/pc_reg[6]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)       -0.271    14.821    datapath_instance/pc_unit/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.765    
  -------------------------------------------------------------------
                         slack                                  4.056    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 datapath_instance/pc_unit/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_instance/reg_file/registers_reg[6][11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 0.940ns (18.460%)  route 4.152ns (81.540%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.628     5.149    datapath_instance/pc_unit/CLK
    SLICE_X4Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  datapath_instance/pc_unit/pc_reg[1]/Q
                         net (fo=17, routed)          1.233     6.838    datapath_instance/pc_unit/Q[1]
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.153     6.991 r  datapath_instance/pc_unit/g0_b8/O
                         net (fo=52, routed)          1.350     8.341    datapath_instance/pc_unit/out[8]
    SLICE_X5Y18          LUT6 (Prop_lut6_I3_O)        0.331     8.672 r  datapath_instance/pc_unit/registers[6][15]_i_1/O
                         net (fo=16, routed)          1.570    10.241    datapath_instance/reg_file/registers_reg[6][15]_0[0]
    SLICE_X9Y25          FDRE                                         r  datapath_instance/reg_file/registers_reg[6][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.433    14.774    datapath_instance/reg_file/CLK
    SLICE_X9Y25          FDRE                                         r  datapath_instance/reg_file/registers_reg[6][11]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X9Y25          FDRE (Setup_fdre_C_CE)      -0.205    14.794    datapath_instance/reg_file/registers_reg[6][11]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 datapath_instance/pc_unit/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_instance/pc_unit/pc_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 1.901ns (35.901%)  route 3.394ns (64.099%))
  Logic Levels:           5  (CARRY4=2 LUT5=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.631     5.152    datapath_instance/pc_unit/CLK
    SLICE_X1Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  datapath_instance/pc_unit/pc_reg[2]/Q
                         net (fo=17, routed)          0.985     6.593    datapath_instance/pc_unit/Q[2]
    SLICE_X4Y16          LUT5 (Prop_lut5_I2_O)        0.124     6.717 r  datapath_instance/pc_unit/g0_b11/O
                         net (fo=40, routed)          0.853     7.570    datapath_instance/pc_unit/g0_b11_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I2_O)        0.124     7.694 r  datapath_instance/pc_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.395     8.089    datapath_instance/pc_unit_n_70
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.745 r  datapath_instance/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.745    datapath_instance/_inferred__0/i__carry_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.984 r  datapath_instance/_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.587     9.571    datapath_instance/pc_unit/mux_pc_out[6]
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.302     9.873 r  datapath_instance/pc_unit/pc[7]_i_2/O
                         net (fo=1, routed)           0.574    10.447    datapath_instance/pc_unit/mux_pc_out0_out[7]
    SLICE_X4Y16          FDCE                                         r  datapath_instance/pc_unit/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.510    14.851    datapath_instance/pc_unit/CLK
    SLICE_X4Y16          FDCE                                         r  datapath_instance/pc_unit/pc_reg[7]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X4Y16          FDCE (Setup_fdce_C_D)       -0.047    15.029    datapath_instance/pc_unit/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 datapath_instance/pc_unit/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_instance/reg_file/registers_reg[6][8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 0.940ns (18.869%)  route 4.042ns (81.131%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.628     5.149    datapath_instance/pc_unit/CLK
    SLICE_X4Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  datapath_instance/pc_unit/pc_reg[1]/Q
                         net (fo=17, routed)          1.233     6.838    datapath_instance/pc_unit/Q[1]
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.153     6.991 r  datapath_instance/pc_unit/g0_b8/O
                         net (fo=52, routed)          1.350     8.341    datapath_instance/pc_unit/out[8]
    SLICE_X5Y18          LUT6 (Prop_lut6_I3_O)        0.331     8.672 r  datapath_instance/pc_unit/registers[6][15]_i_1/O
                         net (fo=16, routed)          1.459    10.131    datapath_instance/reg_file/registers_reg[6][15]_0[0]
    SLICE_X7Y23          FDRE                                         r  datapath_instance/reg_file/registers_reg[6][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.502    14.843    datapath_instance/reg_file/CLK
    SLICE_X7Y23          FDRE                                         r  datapath_instance/reg_file/registers_reg[6][8]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y23          FDRE (Setup_fdre_C_CE)      -0.205    14.876    datapath_instance/reg_file/registers_reg[6][8]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 datapath_instance/pc_unit/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_instance/reg_file/registers_reg[7][9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.956ns (19.138%)  route 4.039ns (80.862%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.628     5.149    datapath_instance/pc_unit/CLK
    SLICE_X4Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  datapath_instance/pc_unit/pc_reg[1]/Q
                         net (fo=17, routed)          1.248     6.853    datapath_instance/pc_unit/Q[1]
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.152     7.005 r  datapath_instance/pc_unit/g0_b7/O
                         net (fo=40, routed)          0.905     7.911    datapath_instance/pc_unit/out[7]
    SLICE_X6Y17          LUT6 (Prop_lut6_I3_O)        0.348     8.259 r  datapath_instance/pc_unit/registers[7][15]_i_1/O
                         net (fo=16, routed)          1.886    10.144    datapath_instance/reg_file/E[0]
    SLICE_X2Y24          FDRE                                         r  datapath_instance/reg_file/registers_reg[7][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.502    14.843    datapath_instance/reg_file/CLK
    SLICE_X2Y24          FDRE                                         r  datapath_instance/reg_file/registers_reg[7][9]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y24          FDRE (Setup_fdre_C_CE)      -0.169    14.899    datapath_instance/reg_file/registers_reg[7][9]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.896ns  (required time - arrival time)
  Source:                 datapath_instance/pc_unit/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_instance/reg_file/registers_reg[6][15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 0.940ns (19.793%)  route 3.809ns (80.207%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.628     5.149    datapath_instance/pc_unit/CLK
    SLICE_X4Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  datapath_instance/pc_unit/pc_reg[1]/Q
                         net (fo=17, routed)          1.233     6.838    datapath_instance/pc_unit/Q[1]
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.153     6.991 r  datapath_instance/pc_unit/g0_b8/O
                         net (fo=52, routed)          1.350     8.341    datapath_instance/pc_unit/out[8]
    SLICE_X5Y18          LUT6 (Prop_lut6_I3_O)        0.331     8.672 r  datapath_instance/pc_unit/registers[6][15]_i_1/O
                         net (fo=16, routed)          1.227     9.898    datapath_instance/reg_file/registers_reg[6][15]_0[0]
    SLICE_X11Y24         FDRE                                         r  datapath_instance/reg_file/registers_reg[6][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.434    14.775    datapath_instance/reg_file/CLK
    SLICE_X11Y24         FDRE                                         r  datapath_instance/reg_file/registers_reg[6][15]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X11Y24         FDRE (Setup_fdre_C_CE)      -0.205    14.795    datapath_instance/reg_file/registers_reg[6][15]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  4.896    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 datapath_instance/pc_unit/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_instance/reg_file/registers_reg[7][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 0.956ns (20.285%)  route 3.757ns (79.715%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.628     5.149    datapath_instance/pc_unit/CLK
    SLICE_X4Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  datapath_instance/pc_unit/pc_reg[1]/Q
                         net (fo=17, routed)          1.248     6.853    datapath_instance/pc_unit/Q[1]
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.152     7.005 r  datapath_instance/pc_unit/g0_b7/O
                         net (fo=40, routed)          0.905     7.911    datapath_instance/pc_unit/out[7]
    SLICE_X6Y17          LUT6 (Prop_lut6_I3_O)        0.348     8.259 r  datapath_instance/pc_unit/registers[7][15]_i_1/O
                         net (fo=16, routed)          1.604     9.862    datapath_instance/reg_file/E[0]
    SLICE_X11Y22         FDRE                                         r  datapath_instance/reg_file/registers_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.437    14.778    datapath_instance/reg_file/CLK
    SLICE_X11Y22         FDRE                                         r  datapath_instance/reg_file/registers_reg[7][3]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X11Y22         FDRE (Setup_fdre_C_CE)      -0.205    14.798    datapath_instance/reg_file/registers_reg[7][3]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 datapath_instance/pc_unit/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_instance/reg_file/registers_reg[7][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 0.956ns (20.285%)  route 3.757ns (79.715%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.628     5.149    datapath_instance/pc_unit/CLK
    SLICE_X4Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  datapath_instance/pc_unit/pc_reg[1]/Q
                         net (fo=17, routed)          1.248     6.853    datapath_instance/pc_unit/Q[1]
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.152     7.005 r  datapath_instance/pc_unit/g0_b7/O
                         net (fo=40, routed)          0.905     7.911    datapath_instance/pc_unit/out[7]
    SLICE_X6Y17          LUT6 (Prop_lut6_I3_O)        0.348     8.259 r  datapath_instance/pc_unit/registers[7][15]_i_1/O
                         net (fo=16, routed)          1.604     9.862    datapath_instance/reg_file/E[0]
    SLICE_X11Y22         FDRE                                         r  datapath_instance/reg_file/registers_reg[7][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.437    14.778    datapath_instance/reg_file/CLK
    SLICE_X11Y22         FDRE                                         r  datapath_instance/reg_file/registers_reg[7][6]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X11Y22         FDRE (Setup_fdre_C_CE)      -0.205    14.798    datapath_instance/reg_file/registers_reg[7][6]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 datapath_instance/pc_unit/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_instance/reg_file/registers_reg[0][11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 0.937ns (19.989%)  route 3.750ns (80.011%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.631     5.152    datapath_instance/pc_unit/CLK
    SLICE_X1Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  datapath_instance/pc_unit/pc_reg[2]/Q
                         net (fo=17, routed)          0.978     6.586    datapath_instance/pc_unit/Q[2]
    SLICE_X4Y16          LUT5 (Prop_lut5_I2_O)        0.149     6.735 r  datapath_instance/pc_unit/g0_b10/O
                         net (fo=32, routed)          1.191     7.926    datapath_instance/pc_unit/out[9]
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.332     8.258 r  datapath_instance/pc_unit/registers[0][15]_i_1/O
                         net (fo=16, routed)          1.581     9.840    datapath_instance/reg_file/registers_reg[0][15]_0[0]
    SLICE_X9Y22          FDRE                                         r  datapath_instance/reg_file/registers_reg[0][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.436    14.777    datapath_instance/reg_file/CLK
    SLICE_X9Y22          FDRE                                         r  datapath_instance/reg_file/registers_reg[0][11]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X9Y22          FDRE (Setup_fdre_C_CE)      -0.205    14.797    datapath_instance/reg_file/registers_reg[0][11]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 datapath_instance/pc_unit/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_instance/reg_file/registers_reg[0][15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 0.937ns (19.989%)  route 3.750ns (80.011%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.631     5.152    datapath_instance/pc_unit/CLK
    SLICE_X1Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  datapath_instance/pc_unit/pc_reg[2]/Q
                         net (fo=17, routed)          0.978     6.586    datapath_instance/pc_unit/Q[2]
    SLICE_X4Y16          LUT5 (Prop_lut5_I2_O)        0.149     6.735 r  datapath_instance/pc_unit/g0_b10/O
                         net (fo=32, routed)          1.191     7.926    datapath_instance/pc_unit/out[9]
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.332     8.258 r  datapath_instance/pc_unit/registers[0][15]_i_1/O
                         net (fo=16, routed)          1.581     9.840    datapath_instance/reg_file/registers_reg[0][15]_0[0]
    SLICE_X9Y22          FDRE                                         r  datapath_instance/reg_file/registers_reg[0][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.436    14.777    datapath_instance/reg_file/CLK
    SLICE_X9Y22          FDRE                                         r  datapath_instance/reg_file/registers_reg[0][15]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X9Y22          FDRE (Setup_fdre_C_CE)      -0.205    14.797    datapath_instance/reg_file/registers_reg[0][15]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                  4.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 debounced_manual_clock_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.796%)  route 0.173ns (48.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  debounced_manual_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  debounced_manual_clock_reg/Q
                         net (fo=22, routed)          0.173     1.791    debounced_manual_clock
    SLICE_X2Y8           LUT4 (Prop_lut4_I1_O)        0.045     1.836 r  debounce_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.836    debounce_counter[0]_i_1_n_0
    SLICE_X2Y8           FDCE                                         r  debounce_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  debounce_counter_reg[0]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y8           FDCE (Hold_fdce_C_D)         0.121     1.614    debounce_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.164     1.606 r  refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.721    refresh_counter_reg_n_0_[6]
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.831 r  refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    refresh_counter_reg[4]_i_1_n_5
    SLICE_X8Y18          FDCE                                         r  refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  refresh_counter_reg[6]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X8Y18          FDCE (Hold_fdce_C_D)         0.134     1.576    refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X8Y19          FDCE                                         r  refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDCE (Prop_fdce_C_Q)         0.164     1.605 r  refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.720    refresh_counter_reg_n_0_[10]
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.830 r  refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    refresh_counter_reg[8]_i_1_n_5
    SLICE_X8Y19          FDCE                                         r  refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X8Y19          FDCE                                         r  refresh_counter_reg[10]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X8Y19          FDCE (Hold_fdce_C_D)         0.134     1.575    refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.164     1.604 r  refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.719    refresh_counter_reg_n_0_[14]
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.829 r  refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    refresh_counter_reg[12]_i_1_n_5
    SLICE_X8Y20          FDCE                                         r  refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  refresh_counter_reg[14]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X8Y20          FDCE (Hold_fdce_C_D)         0.134     1.574    refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 debounced_manual_clock_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.188ns (46.502%)  route 0.216ns (53.498%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  debounced_manual_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  debounced_manual_clock_reg/Q
                         net (fo=22, routed)          0.216     1.834    debounced_manual_clock
    SLICE_X2Y8           LUT4 (Prop_lut4_I1_O)        0.047     1.881 r  debounce_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.881    debounce_counter[4]_i_1_n_0
    SLICE_X2Y8           FDCE                                         r  debounce_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  debounce_counter_reg[4]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y8           FDCE (Hold_fdce_C_D)         0.131     1.624    debounce_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 debounced_manual_clock_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.187ns (46.255%)  route 0.217ns (53.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  debounced_manual_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  debounced_manual_clock_reg/Q
                         net (fo=22, routed)          0.217     1.835    debounced_manual_clock
    SLICE_X2Y8           LUT4 (Prop_lut4_I1_O)        0.046     1.881 r  debounce_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.881    debounce_counter[3]_i_1_n_0
    SLICE_X2Y8           FDCE                                         r  debounce_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  debounce_counter_reg[3]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y8           FDCE (Hold_fdce_C_D)         0.131     1.624    debounce_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debounced_manual_clock_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.236%)  route 0.216ns (53.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  debounced_manual_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  debounced_manual_clock_reg/Q
                         net (fo=22, routed)          0.216     1.834    debounced_manual_clock
    SLICE_X2Y8           LUT4 (Prop_lut4_I1_O)        0.045     1.879 r  debounce_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.879    debounce_counter[2]_i_1_n_0
    SLICE_X2Y8           FDCE                                         r  debounce_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  debounce_counter_reg[2]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y8           FDCE (Hold_fdce_C_D)         0.121     1.614    debounce_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debounced_manual_clock_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.121%)  route 0.217ns (53.879%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  debounced_manual_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  debounced_manual_clock_reg/Q
                         net (fo=22, routed)          0.217     1.835    debounced_manual_clock
    SLICE_X2Y8           LUT4 (Prop_lut4_I1_O)        0.045     1.880 r  debounce_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.880    debounce_counter[1]_i_1_n_0
    SLICE_X2Y8           FDCE                                         r  debounce_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  debounce_counter_reg[1]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y8           FDCE (Hold_fdce_C_D)         0.120     1.613    debounce_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 debounced_manual_clock_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.184ns (42.681%)  route 0.247ns (57.319%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  debounced_manual_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  debounced_manual_clock_reg/Q
                         net (fo=22, routed)          0.247     1.865    debounced_manual_clock
    SLICE_X2Y9           LUT4 (Prop_lut4_I1_O)        0.043     1.908 r  debounce_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.908    debounce_counter[8]_i_1_n_0
    SLICE_X2Y9           FDCE                                         r  debounce_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  debounce_counter_reg[8]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y9           FDCE (Hold_fdce_C_D)         0.131     1.624    debounce_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.164     1.606 r  refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.721    refresh_counter_reg_n_0_[6]
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.867 r  refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    refresh_counter_reg[4]_i_1_n_4
    SLICE_X8Y18          FDCE                                         r  refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  refresh_counter_reg[7]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X8Y18          FDCE (Hold_fdce_C_D)         0.134     1.576    refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y8     debounce_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10    debounce_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10    debounce_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10    debounce_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y11    debounce_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y11    debounce_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y11    debounce_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y11    debounce_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y11    debounce_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y8     debounce_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y8     debounce_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    debounce_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    debounce_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    debounce_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    debounce_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    debounce_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    debounce_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    debounce_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    debounce_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y8     debounce_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y8     debounce_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    debounce_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    debounce_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    debounce_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    debounce_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    debounce_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    debounce_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    debounce_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    debounce_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath_instance/alu_unit/result_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.474ns  (logic 4.338ns (41.422%)  route 6.135ns (58.578%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          LDCE                         0.000     0.000 r  datapath_instance/alu_unit/result_reg[9]/G
    SLICE_X4Y21          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  datapath_instance/alu_unit/result_reg[9]/Q
                         net (fo=9, routed)           1.550     2.109    datapath_instance/alu_unit/Q[9]
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124     2.233 r  datapath_instance/alu_unit/segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.900     3.133    datapath_instance/alu_unit/current_digit[1]
    SLICE_X7Y21          LUT4 (Prop_lut4_I3_O)        0.124     3.257 r  datapath_instance/alu_unit/segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.685     6.942    segments_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.474 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.474    segments[6]
    U7                                                                r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_instance/alu_unit/result_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.081ns  (logic 4.571ns (45.338%)  route 5.511ns (54.662%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          LDCE                         0.000     0.000 r  datapath_instance/alu_unit/result_reg[9]/G
    SLICE_X4Y21          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  datapath_instance/alu_unit/result_reg[9]/Q
                         net (fo=9, routed)           1.550     2.109    datapath_instance/alu_unit/Q[9]
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124     2.233 r  datapath_instance/alu_unit/segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.517     2.750    datapath_instance/alu_unit/current_digit[1]
    SLICE_X7Y21          LUT4 (Prop_lut4_I3_O)        0.150     2.900 r  datapath_instance/alu_unit/segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.443     6.344    segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    10.081 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.081    segments[3]
    V8                                                                r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_instance/alu_unit/result_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.957ns  (logic 4.514ns (45.330%)  route 5.444ns (54.670%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          LDCE                         0.000     0.000 r  datapath_instance/alu_unit/result_reg[9]/G
    SLICE_X4Y21          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  datapath_instance/alu_unit/result_reg[9]/Q
                         net (fo=9, routed)           1.550     2.109    datapath_instance/alu_unit/Q[9]
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124     2.233 r  datapath_instance/alu_unit/segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.426     2.659    datapath_instance/alu_unit/current_digit[1]
    SLICE_X7Y22          LUT4 (Prop_lut4_I3_O)        0.118     2.777 r  datapath_instance/alu_unit/segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.467     6.245    segments_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713     9.957 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.957    segments[0]
    W7                                                                r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_instance/alu_unit/result_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.884ns  (logic 4.327ns (43.778%)  route 5.557ns (56.222%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          LDCE                         0.000     0.000 r  datapath_instance/alu_unit/result_reg[9]/G
    SLICE_X4Y21          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  datapath_instance/alu_unit/result_reg[9]/Q
                         net (fo=9, routed)           1.550     2.109    datapath_instance/alu_unit/Q[9]
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124     2.233 f  datapath_instance/alu_unit/segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.522     2.755    datapath_instance/alu_unit/current_digit[1]
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.124     2.879 r  datapath_instance/alu_unit/segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.485     6.364    segments_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.884 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.884    segments[4]
    U5                                                                r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_instance/alu_unit/result_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.852ns  (logic 4.342ns (44.076%)  route 5.509ns (55.924%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          LDCE                         0.000     0.000 r  datapath_instance/alu_unit/result_reg[9]/G
    SLICE_X4Y21          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  datapath_instance/alu_unit/result_reg[9]/Q
                         net (fo=9, routed)           1.550     2.109    datapath_instance/alu_unit/Q[9]
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124     2.233 r  datapath_instance/alu_unit/segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.517     2.750    datapath_instance/alu_unit/current_digit[1]
    SLICE_X7Y21          LUT4 (Prop_lut4_I2_O)        0.124     2.874 r  datapath_instance/alu_unit/segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.442     6.316    segments_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.852 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.852    segments[2]
    U8                                                                r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_instance/alu_unit/result_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.755ns  (logic 4.336ns (44.452%)  route 5.419ns (55.548%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          LDCE                         0.000     0.000 r  datapath_instance/alu_unit/result_reg[9]/G
    SLICE_X4Y21          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  datapath_instance/alu_unit/result_reg[9]/Q
                         net (fo=9, routed)           1.550     2.109    datapath_instance/alu_unit/Q[9]
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124     2.233 r  datapath_instance/alu_unit/segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.426     2.659    datapath_instance/alu_unit/current_digit[1]
    SLICE_X7Y22          LUT4 (Prop_lut4_I2_O)        0.124     2.783 r  datapath_instance/alu_unit/segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.442     6.226    segments_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.755 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.755    segments[1]
    W6                                                                r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_instance/alu_unit/result_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.478ns  (logic 4.547ns (47.980%)  route 4.930ns (52.020%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          LDCE                         0.000     0.000 r  datapath_instance/alu_unit/result_reg[9]/G
    SLICE_X4Y21          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  datapath_instance/alu_unit/result_reg[9]/Q
                         net (fo=9, routed)           1.550     2.109    datapath_instance/alu_unit/Q[9]
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124     2.233 r  datapath_instance/alu_unit/segments_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.522     2.755    datapath_instance/alu_unit/current_digit[1]
    SLICE_X7Y21          LUT4 (Prop_lut4_I3_O)        0.152     2.907 r  datapath_instance/alu_unit/segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.858     5.765    segments_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712     9.478 r  segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.478    segments[5]
    V5                                                                r  segments[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath_instance/alu_unit/result_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.805ns  (logic 1.525ns (54.352%)  route 1.280ns (45.648%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          LDCE                         0.000     0.000 r  datapath_instance/alu_unit/result_reg[15]/G
    SLICE_X4Y23          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  datapath_instance/alu_unit/result_reg[15]/Q
                         net (fo=9, routed)           0.197     0.355    datapath_instance/alu_unit/Q[15]
    SLICE_X6Y22          LUT6 (Prop_lut6_I2_O)        0.045     0.400 r  datapath_instance/alu_unit/segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.167     0.567    datapath_instance/alu_unit/current_digit[3]
    SLICE_X7Y21          LUT4 (Prop_lut4_I0_O)        0.049     0.616 r  datapath_instance/alu_unit/segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.916     1.532    segments_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.273     2.805 r  segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.805    segments[5]
    V5                                                                r  segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_instance/alu_unit/result_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.097ns  (logic 1.478ns (47.732%)  route 1.619ns (52.268%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          LDCE                         0.000     0.000 r  datapath_instance/alu_unit/result_reg[15]/G
    SLICE_X4Y23          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  datapath_instance/alu_unit/result_reg[15]/Q
                         net (fo=9, routed)           0.197     0.355    datapath_instance/alu_unit/Q[15]
    SLICE_X6Y22          LUT6 (Prop_lut6_I2_O)        0.045     0.400 r  datapath_instance/alu_unit/segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.169     0.569    datapath_instance/alu_unit/current_digit[3]
    SLICE_X7Y22          LUT4 (Prop_lut4_I0_O)        0.045     0.614 r  datapath_instance/alu_unit/segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.252     1.867    segments_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.097 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.097    segments[1]
    W6                                                                r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_instance/alu_unit/result_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.100ns  (logic 1.484ns (47.877%)  route 1.616ns (52.123%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          LDCE                         0.000     0.000 r  datapath_instance/alu_unit/result_reg[15]/G
    SLICE_X4Y23          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  datapath_instance/alu_unit/result_reg[15]/Q
                         net (fo=9, routed)           0.197     0.355    datapath_instance/alu_unit/Q[15]
    SLICE_X6Y22          LUT6 (Prop_lut6_I2_O)        0.045     0.400 r  datapath_instance/alu_unit/segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.166     0.566    datapath_instance/alu_unit/current_digit[3]
    SLICE_X7Y21          LUT4 (Prop_lut4_I0_O)        0.045     0.611 r  datapath_instance/alu_unit/segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.252     1.864    segments_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.100 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.100    segments[2]
    U8                                                                r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_instance/alu_unit/result_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.117ns  (logic 1.469ns (47.129%)  route 1.648ns (52.871%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          LDCE                         0.000     0.000 r  datapath_instance/alu_unit/result_reg[15]/G
    SLICE_X4Y23          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  datapath_instance/alu_unit/result_reg[15]/Q
                         net (fo=9, routed)           0.197     0.355    datapath_instance/alu_unit/Q[15]
    SLICE_X6Y22          LUT6 (Prop_lut6_I2_O)        0.045     0.400 f  datapath_instance/alu_unit/segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.167     0.567    datapath_instance/alu_unit/current_digit[3]
    SLICE_X7Y21          LUT4 (Prop_lut4_I0_O)        0.045     0.612 r  datapath_instance/alu_unit/segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.284     1.896    segments_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.117 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.117    segments[4]
    U5                                                                r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_instance/alu_unit/result_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.160ns  (logic 1.519ns (48.056%)  route 1.642ns (51.944%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          LDCE                         0.000     0.000 r  datapath_instance/alu_unit/result_reg[15]/G
    SLICE_X4Y23          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  datapath_instance/alu_unit/result_reg[15]/Q
                         net (fo=9, routed)           0.197     0.355    datapath_instance/alu_unit/Q[15]
    SLICE_X6Y22          LUT6 (Prop_lut6_I2_O)        0.045     0.400 r  datapath_instance/alu_unit/segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.169     0.569    datapath_instance/alu_unit/current_digit[3]
    SLICE_X7Y22          LUT4 (Prop_lut4_I0_O)        0.042     0.611 r  datapath_instance/alu_unit/segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.275     1.887    segments_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     3.160 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.160    segments[0]
    W7                                                                r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_instance/alu_unit/result_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.187ns  (logic 1.549ns (48.614%)  route 1.638ns (51.386%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          LDCE                         0.000     0.000 r  datapath_instance/alu_unit/result_reg[15]/G
    SLICE_X4Y23          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  datapath_instance/alu_unit/result_reg[15]/Q
                         net (fo=9, routed)           0.197     0.355    datapath_instance/alu_unit/Q[15]
    SLICE_X6Y22          LUT6 (Prop_lut6_I2_O)        0.045     0.400 r  datapath_instance/alu_unit/segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.166     0.566    datapath_instance/alu_unit/current_digit[3]
    SLICE_X7Y21          LUT4 (Prop_lut4_I0_O)        0.048     0.614 r  datapath_instance/alu_unit/segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.274     1.889    segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.298     3.187 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.187    segments[3]
    V8                                                                r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_instance/alu_unit/result_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.271ns  (logic 1.480ns (45.260%)  route 1.790ns (54.740%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          LDCE                         0.000     0.000 r  datapath_instance/alu_unit/result_reg[14]/G
    SLICE_X4Y23          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  datapath_instance/alu_unit/result_reg[14]/Q
                         net (fo=9, routed)           0.208     0.366    datapath_instance/alu_unit/Q[14]
    SLICE_X6Y22          LUT6 (Prop_lut6_I2_O)        0.045     0.411 r  datapath_instance/alu_unit/segments_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.210     0.620    datapath_instance/alu_unit/current_digit[2]
    SLICE_X7Y21          LUT4 (Prop_lut4_I2_O)        0.045     0.665 r  datapath_instance/alu_unit/segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.373     2.038    segments_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.271 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.271    segments[6]
    U7                                                                r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath_instance/pc_unit/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_instance/alu_unit/result_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.130ns  (logic 2.770ns (24.888%)  route 8.360ns (75.112%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.628     5.149    datapath_instance/pc_unit/CLK
    SLICE_X4Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  datapath_instance/pc_unit/pc_reg[1]/Q
                         net (fo=17, routed)          1.258     6.863    datapath_instance/pc_unit/Q[1]
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.150     7.013 r  datapath_instance/pc_unit/g0_b4/O
                         net (fo=33, routed)          2.592     9.605    datapath_instance/reg_file/out[3]
    SLICE_X7Y26          LUT6 (Prop_lut6_I4_O)        0.328     9.933 r  datapath_instance/reg_file/i__carry__2_i_8/O
                         net (fo=2, routed)           1.223    11.156    datapath_instance/reg_file/i__carry__2_i_8_n_0
    SLICE_X4Y24          LUT3 (Prop_lut3_I0_O)        0.152    11.308 r  datapath_instance/reg_file/p_2_out_carry__2_i_9/O
                         net (fo=7, routed)           0.939    12.248    datapath_instance/reg_file/registers_reg[7][13]_0
    SLICE_X3Y22          LUT3 (Prop_lut3_I0_O)        0.326    12.574 r  datapath_instance/reg_file/p_2_out_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.574    datapath_instance/alu_unit/result_reg[12]_i_3_0[1]
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.154 r  datapath_instance/alu_unit/p_2_out_carry__2/O[2]
                         net (fo=1, routed)           0.524    13.678    datapath_instance/pc_unit/p_2_out[12]
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.326    14.004 r  datapath_instance/pc_unit/result_reg[14]_i_3/O
                         net (fo=1, routed)           0.861    14.865    datapath_instance/reg_file/result_reg[14]_i_1
    SLICE_X4Y24          LUT6 (Prop_lut6_I0_O)        0.328    15.193 r  datapath_instance/reg_file/result_reg[14]_i_2/O
                         net (fo=1, routed)           0.962    16.155    datapath_instance/pc_unit/result[14]
    SLICE_X4Y23          LUT6 (Prop_lut6_I3_O)        0.124    16.279 r  datapath_instance/pc_unit/result_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    16.279    datapath_instance/alu_unit/D[14]
    SLICE_X4Y23          LDCE                                         r  datapath_instance/alu_unit/result_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_instance/pc_unit/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_instance/alu_unit/result_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.096ns  (logic 2.582ns (23.270%)  route 8.514ns (76.730%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.628     5.149    datapath_instance/pc_unit/CLK
    SLICE_X4Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  datapath_instance/pc_unit/pc_reg[1]/Q
                         net (fo=17, routed)          1.258     6.863    datapath_instance/pc_unit/Q[1]
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.150     7.013 r  datapath_instance/pc_unit/g0_b4/O
                         net (fo=33, routed)          2.524     9.537    datapath_instance/reg_file/out[3]
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.328     9.865 r  datapath_instance/reg_file/i__carry__1_i_15/O
                         net (fo=2, routed)           1.367    11.232    datapath_instance/reg_file/i__carry__1_i_15_n_0
    SLICE_X5Y21          LUT3 (Prop_lut3_I0_O)        0.124    11.356 r  datapath_instance/reg_file/p_2_out_carry__0_i_9/O
                         net (fo=7, routed)           0.687    12.043    datapath_instance/reg_file/registers_reg[7][7]_0
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.124    12.167 r  datapath_instance/reg_file/p_2_out_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.167    datapath_instance/alu_unit/result_reg[4]_i_3_0[3]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.568 r  datapath_instance/alu_unit/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.568    datapath_instance/alu_unit/p_2_out_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.790 r  datapath_instance/alu_unit/p_2_out_carry__1/O[0]
                         net (fo=1, routed)           0.810    13.600    datapath_instance/pc_unit/p_2_out[6]
    SLICE_X1Y22          LUT2 (Prop_lut2_I1_O)        0.327    13.927 r  datapath_instance/pc_unit/result_reg[8]_i_3/O
                         net (fo=1, routed)           0.433    14.360    datapath_instance/reg_file/result_reg[8]_i_1
    SLICE_X1Y22          LUT6 (Prop_lut6_I0_O)        0.326    14.686 r  datapath_instance/reg_file/result_reg[8]_i_2/O
                         net (fo=1, routed)           0.962    15.648    datapath_instance/pc_unit/result[8]
    SLICE_X2Y22          LUT6 (Prop_lut6_I3_O)        0.124    15.772 r  datapath_instance/pc_unit/result_reg[8]_i_1/O
                         net (fo=1, routed)           0.473    16.245    datapath_instance/alu_unit/D[8]
    SLICE_X3Y21          LDCE                                         r  datapath_instance/alu_unit/result_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_instance/pc_unit/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_instance/alu_unit/result_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.051ns  (logic 2.466ns (22.314%)  route 8.585ns (77.686%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.628     5.149    datapath_instance/pc_unit/CLK
    SLICE_X4Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  datapath_instance/pc_unit/pc_reg[1]/Q
                         net (fo=17, routed)          1.258     6.863    datapath_instance/pc_unit/Q[1]
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.150     7.013 r  datapath_instance/pc_unit/g0_b4/O
                         net (fo=33, routed)          2.524     9.537    datapath_instance/reg_file/out[3]
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.328     9.865 r  datapath_instance/reg_file/i__carry__1_i_15/O
                         net (fo=2, routed)           1.367    11.232    datapath_instance/reg_file/i__carry__1_i_15_n_0
    SLICE_X5Y21          LUT3 (Prop_lut3_I0_O)        0.124    11.356 r  datapath_instance/reg_file/p_2_out_carry__0_i_9/O
                         net (fo=7, routed)           0.687    12.043    datapath_instance/reg_file/registers_reg[7][7]_0
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.124    12.167 r  datapath_instance/reg_file/p_2_out_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.167    datapath_instance/alu_unit/result_reg[4]_i_3_0[3]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.568 r  datapath_instance/alu_unit/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.568    datapath_instance/alu_unit/p_2_out_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.682 r  datapath_instance/alu_unit/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.682    datapath_instance/alu_unit/p_2_out_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.904 r  datapath_instance/alu_unit/p_2_out_carry__2/O[0]
                         net (fo=1, routed)           0.802    13.706    datapath_instance/pc_unit/p_2_out[10]
    SLICE_X1Y22          LUT2 (Prop_lut2_I1_O)        0.299    14.005 r  datapath_instance/pc_unit/result_reg[12]_i_3/O
                         net (fo=1, routed)           0.807    14.812    datapath_instance/reg_file/result_reg[12]_i_1
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.124    14.936 r  datapath_instance/reg_file/result_reg[12]_i_2/O
                         net (fo=1, routed)           0.762    15.698    datapath_instance/pc_unit/result[12]
    SLICE_X1Y22          LUT6 (Prop_lut6_I3_O)        0.124    15.822 r  datapath_instance/pc_unit/result_reg[12]_i_1/O
                         net (fo=1, routed)           0.379    16.201    datapath_instance/alu_unit/D[12]
    SLICE_X1Y22          LDCE                                         r  datapath_instance/alu_unit/result_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_instance/pc_unit/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_instance/alu_unit/result_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.038ns  (logic 2.582ns (23.391%)  route 8.456ns (76.609%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.628     5.149    datapath_instance/pc_unit/CLK
    SLICE_X4Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  datapath_instance/pc_unit/pc_reg[1]/Q
                         net (fo=17, routed)          1.258     6.863    datapath_instance/pc_unit/Q[1]
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.150     7.013 r  datapath_instance/pc_unit/g0_b4/O
                         net (fo=33, routed)          2.524     9.537    datapath_instance/reg_file/out[3]
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.328     9.865 r  datapath_instance/reg_file/i__carry__1_i_15/O
                         net (fo=2, routed)           1.367    11.232    datapath_instance/reg_file/i__carry__1_i_15_n_0
    SLICE_X5Y21          LUT3 (Prop_lut3_I0_O)        0.124    11.356 r  datapath_instance/reg_file/p_2_out_carry__0_i_9/O
                         net (fo=7, routed)           0.687    12.043    datapath_instance/reg_file/registers_reg[7][7]_0
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.124    12.167 r  datapath_instance/reg_file/p_2_out_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.167    datapath_instance/alu_unit/result_reg[4]_i_3_0[3]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.568 r  datapath_instance/alu_unit/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.568    datapath_instance/alu_unit/p_2_out_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.682 r  datapath_instance/alu_unit/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.682    datapath_instance/alu_unit/p_2_out_carry__1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.016 r  datapath_instance/alu_unit/p_2_out_carry__2/O[1]
                         net (fo=1, routed)           0.846    13.862    datapath_instance/pc_unit/p_2_out[11]
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.303    14.165 r  datapath_instance/pc_unit/result_reg[13]_i_3/O
                         net (fo=1, routed)           0.594    14.759    datapath_instance/reg_file/result_reg[13]_i_1
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124    14.883 r  datapath_instance/reg_file/result_reg[13]_i_2/O
                         net (fo=1, routed)           0.447    15.330    datapath_instance/pc_unit/result[13]
    SLICE_X5Y21          LUT6 (Prop_lut6_I3_O)        0.124    15.454 r  datapath_instance/pc_unit/result_reg[13]_i_1/O
                         net (fo=1, routed)           0.734    16.188    datapath_instance/alu_unit/D[13]
    SLICE_X4Y21          LDCE                                         r  datapath_instance/alu_unit/result_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_instance/pc_unit/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_instance/alu_unit/result_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.530ns  (logic 3.037ns (28.841%)  route 7.493ns (71.159%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.628     5.149    datapath_instance/pc_unit/CLK
    SLICE_X4Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  datapath_instance/pc_unit/pc_reg[1]/Q
                         net (fo=17, routed)          1.248     6.853    datapath_instance/pc_unit/Q[1]
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.152     7.005 r  datapath_instance/pc_unit/g0_b7/O
                         net (fo=40, routed)          1.629     8.634    datapath_instance/reg_file/out[6]
    SLICE_X9Y21          LUT6 (Prop_lut6_I2_O)        0.348     8.982 r  datapath_instance/reg_file/p_2_out_carry_i_25/O
                         net (fo=1, routed)           0.000     8.982    datapath_instance/reg_file/p_2_out_carry_i_25_n_0
    SLICE_X9Y21          MUXF7 (Prop_muxf7_I1_O)      0.245     9.227 r  datapath_instance/reg_file/p_2_out_carry_i_14/O
                         net (fo=9, routed)           1.539    10.766    datapath_instance/reg_file/p_2_out_carry_i_14_n_0
    SLICE_X3Y19          LUT3 (Prop_lut3_I2_O)        0.298    11.064 r  datapath_instance/reg_file/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.000    11.064    datapath_instance/alu_unit/S[3]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.465 r  datapath_instance/alu_unit/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000    11.465    datapath_instance/alu_unit/p_2_out_carry_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.799 r  datapath_instance/alu_unit/p_2_out_carry__0/O[1]
                         net (fo=1, routed)           0.817    12.616    datapath_instance/pc_unit/p_2_out[3]
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.331    12.947 r  datapath_instance/pc_unit/result_reg[5]_i_3/O
                         net (fo=1, routed)           0.808    13.756    datapath_instance/reg_file/result_reg[5]_i_1
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.348    14.104 r  datapath_instance/reg_file/result_reg[5]_i_2/O
                         net (fo=1, routed)           0.805    14.909    datapath_instance/pc_unit/result[5]
    SLICE_X5Y20          LUT6 (Prop_lut6_I3_O)        0.124    15.033 r  datapath_instance/pc_unit/result_reg[5]_i_1/O
                         net (fo=1, routed)           0.646    15.679    datapath_instance/alu_unit/D[5]
    SLICE_X6Y20          LDCE                                         r  datapath_instance/alu_unit/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_instance/pc_unit/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_instance/alu_unit/zero_flag_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.437ns  (logic 2.069ns (19.824%)  route 8.368ns (80.176%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.628     5.149    datapath_instance/pc_unit/CLK
    SLICE_X4Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  datapath_instance/pc_unit/pc_reg[1]/Q
                         net (fo=17, routed)          1.258     6.863    datapath_instance/pc_unit/Q[1]
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.150     7.013 r  datapath_instance/pc_unit/g0_b4/O
                         net (fo=33, routed)          2.774     9.787    datapath_instance/reg_file/out[3]
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.328    10.115 r  datapath_instance/reg_file/i__carry__1_i_11/O
                         net (fo=2, routed)           0.979    11.094    datapath_instance/reg_file/i__carry__1_i_11_n_0
    SLICE_X5Y21          LUT3 (Prop_lut3_I0_O)        0.124    11.218 r  datapath_instance/reg_file/p_2_out_carry__1_i_11/O
                         net (fo=7, routed)           1.397    12.615    datapath_instance/reg_file/registers_reg[7][9]_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I1_O)        0.124    12.739 r  datapath_instance/reg_file/zero_flag_reg_i_11/O
                         net (fo=1, routed)           0.000    12.739    datapath_instance/reg_file/zero_flag_reg_i_11_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.140 r  datapath_instance/reg_file/zero_flag_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.140    datapath_instance/reg_file/zero_flag_reg_i_5_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.297 r  datapath_instance/reg_file/zero_flag_reg_i_3/CO[1]
                         net (fo=1, routed)           0.805    14.102    datapath_instance/reg_file/zero_flag_reg_i_3_n_2
    SLICE_X1Y24          LUT3 (Prop_lut3_I0_O)        0.329    14.431 r  datapath_instance/reg_file/zero_flag_reg_i_1/O
                         net (fo=1, routed)           1.155    15.586    datapath_instance/alu_unit/i__carry__0_i_1__0
    SLICE_X2Y16          LDCE                                         r  datapath_instance/alu_unit/zero_flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_instance/pc_unit/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_instance/alu_unit/result_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.418ns  (logic 2.468ns (23.690%)  route 7.950ns (76.310%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.628     5.149    datapath_instance/pc_unit/CLK
    SLICE_X4Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  datapath_instance/pc_unit/pc_reg[1]/Q
                         net (fo=17, routed)          1.258     6.863    datapath_instance/pc_unit/Q[1]
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.150     7.013 r  datapath_instance/pc_unit/g0_b4/O
                         net (fo=33, routed)          2.524     9.537    datapath_instance/reg_file/out[3]
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.328     9.865 r  datapath_instance/reg_file/i__carry__1_i_15/O
                         net (fo=2, routed)           1.367    11.232    datapath_instance/reg_file/i__carry__1_i_15_n_0
    SLICE_X5Y21          LUT3 (Prop_lut3_I0_O)        0.124    11.356 r  datapath_instance/reg_file/p_2_out_carry__0_i_9/O
                         net (fo=7, routed)           0.687    12.043    datapath_instance/reg_file/registers_reg[7][7]_0
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.124    12.167 r  datapath_instance/reg_file/p_2_out_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.167    datapath_instance/alu_unit/result_reg[4]_i_3_0[3]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.568 r  datapath_instance/alu_unit/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.568    datapath_instance/alu_unit/p_2_out_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.902 r  datapath_instance/alu_unit/p_2_out_carry__1/O[1]
                         net (fo=1, routed)           0.799    13.701    datapath_instance/pc_unit/p_2_out[7]
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.303    14.004 r  datapath_instance/pc_unit/result_reg[9]_i_3/O
                         net (fo=1, routed)           0.431    14.435    datapath_instance/reg_file/result_reg[9]_i_1
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124    14.559 r  datapath_instance/reg_file/result_reg[9]_i_2/O
                         net (fo=1, routed)           0.559    15.117    datapath_instance/pc_unit/result[9]
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.124    15.241 r  datapath_instance/pc_unit/result_reg[9]_i_1/O
                         net (fo=1, routed)           0.326    15.567    datapath_instance/alu_unit/D[9]
    SLICE_X4Y21          LDCE                                         r  datapath_instance/alu_unit/result_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_instance/pc_unit/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_instance/alu_unit/result_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.347ns  (logic 2.229ns (21.543%)  route 8.118ns (78.457%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.628     5.149    datapath_instance/pc_unit/CLK
    SLICE_X4Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  datapath_instance/pc_unit/pc_reg[1]/Q
                         net (fo=17, routed)          1.233     6.838    datapath_instance/pc_unit/Q[1]
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.153     6.991 r  datapath_instance/pc_unit/g0_b8/O
                         net (fo=52, routed)          2.722     9.713    datapath_instance/reg_file/out[7]
    SLICE_X4Y26          MUXF7 (Prop_muxf7_S_O)       0.483    10.196 r  datapath_instance/reg_file/p_2_out_carry__0_i_13/O
                         net (fo=7, routed)           1.305    11.501    datapath_instance/reg_file/p_2_out_carry__0_i_13_n_0
    SLICE_X1Y23          LUT5 (Prop_lut5_I0_O)        0.327    11.828 r  datapath_instance/reg_file/result_reg[14]_i_6/O
                         net (fo=2, routed)           0.684    12.512    datapath_instance/reg_file/result_reg[14]_i_6_n_0
    SLICE_X1Y23          LUT3 (Prop_lut3_I2_O)        0.360    12.872 r  datapath_instance/reg_file/result_reg[12]_i_5/O
                         net (fo=2, routed)           0.826    13.699    datapath_instance/reg_file/result_reg[12]_i_5_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.326    14.025 r  datapath_instance/reg_file/result_reg[11]_i_2/O
                         net (fo=1, routed)           0.779    14.803    datapath_instance/pc_unit/result[11]
    SLICE_X5Y21          LUT6 (Prop_lut6_I3_O)        0.124    14.927 r  datapath_instance/pc_unit/result_reg[11]_i_1/O
                         net (fo=1, routed)           0.569    15.496    datapath_instance/alu_unit/D[11]
    SLICE_X4Y21          LDCE                                         r  datapath_instance/alu_unit/result_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_instance/pc_unit/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_instance/alu_unit/result_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.220ns  (logic 2.372ns (23.210%)  route 7.848ns (76.790%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.628     5.149    datapath_instance/pc_unit/CLK
    SLICE_X4Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  datapath_instance/pc_unit/pc_reg[1]/Q
                         net (fo=17, routed)          1.258     6.863    datapath_instance/pc_unit/Q[1]
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.150     7.013 r  datapath_instance/pc_unit/g0_b4/O
                         net (fo=33, routed)          2.524     9.537    datapath_instance/reg_file/out[3]
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.328     9.865 r  datapath_instance/reg_file/i__carry__1_i_15/O
                         net (fo=2, routed)           1.367    11.232    datapath_instance/reg_file/i__carry__1_i_15_n_0
    SLICE_X5Y21          LUT3 (Prop_lut3_I0_O)        0.124    11.356 r  datapath_instance/reg_file/p_2_out_carry__0_i_9/O
                         net (fo=7, routed)           0.687    12.043    datapath_instance/reg_file/registers_reg[7][7]_0
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.124    12.167 r  datapath_instance/reg_file/p_2_out_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.167    datapath_instance/alu_unit/result_reg[4]_i_3_0[3]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.568 r  datapath_instance/alu_unit/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.568    datapath_instance/alu_unit/p_2_out_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.807 r  datapath_instance/alu_unit/p_2_out_carry__1/O[2]
                         net (fo=1, routed)           0.421    13.227    datapath_instance/pc_unit/p_2_out[8]
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.302    13.529 r  datapath_instance/pc_unit/result_reg[10]_i_3/O
                         net (fo=1, routed)           0.957    14.486    datapath_instance/reg_file/result_reg[10]_i_1
    SLICE_X2Y21          LUT6 (Prop_lut6_I0_O)        0.124    14.610 r  datapath_instance/reg_file/result_reg[10]_i_2/O
                         net (fo=1, routed)           0.306    14.916    datapath_instance/pc_unit/result[10]
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.124    15.040 r  datapath_instance/pc_unit/result_reg[10]_i_1/O
                         net (fo=1, routed)           0.329    15.369    datapath_instance/alu_unit/D[10]
    SLICE_X4Y21          LDCE                                         r  datapath_instance/alu_unit/result_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_instance/pc_unit/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_instance/alu_unit/result_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.150ns  (logic 2.212ns (21.794%)  route 7.938ns (78.206%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.628     5.149    datapath_instance/pc_unit/CLK
    SLICE_X4Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  datapath_instance/pc_unit/pc_reg[1]/Q
                         net (fo=17, routed)          1.258     6.863    datapath_instance/pc_unit/Q[1]
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.150     7.013 r  datapath_instance/pc_unit/g0_b4/O
                         net (fo=33, routed)          2.524     9.537    datapath_instance/reg_file/out[3]
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.328     9.865 r  datapath_instance/reg_file/i__carry__1_i_15/O
                         net (fo=2, routed)           1.367    11.232    datapath_instance/reg_file/i__carry__1_i_15_n_0
    SLICE_X5Y21          LUT3 (Prop_lut3_I0_O)        0.124    11.356 r  datapath_instance/reg_file/p_2_out_carry__0_i_9/O
                         net (fo=7, routed)           0.687    12.043    datapath_instance/reg_file/registers_reg[7][7]_0
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.124    12.167 r  datapath_instance/reg_file/p_2_out_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.167    datapath_instance/alu_unit/result_reg[4]_i_3_0[3]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.415 r  datapath_instance/alu_unit/p_2_out_carry__0/O[3]
                         net (fo=1, routed)           0.642    13.057    datapath_instance/pc_unit/p_2_out[5]
    SLICE_X0Y20          LUT2 (Prop_lut2_I1_O)        0.332    13.389 r  datapath_instance/pc_unit/result_reg[7]_i_3/O
                         net (fo=1, routed)           0.659    14.049    datapath_instance/reg_file/result_reg[7]_i_1
    SLICE_X1Y20          LUT6 (Prop_lut6_I0_O)        0.326    14.375 r  datapath_instance/reg_file/result_reg[7]_i_2/O
                         net (fo=1, routed)           0.469    14.844    datapath_instance/pc_unit/result[7]
    SLICE_X1Y20          LUT6 (Prop_lut6_I3_O)        0.124    14.968 r  datapath_instance/pc_unit/result_reg[7]_i_1/O
                         net (fo=1, routed)           0.331    15.299    datapath_instance/alu_unit/D[7]
    SLICE_X1Y21          LDCE                                         r  datapath_instance/alu_unit/result_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath_instance/pc_unit/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_instance/alu_unit/result_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.868ns  (logic 0.302ns (34.791%)  route 0.566ns (65.209%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.589     1.472    datapath_instance/pc_unit/CLK
    SLICE_X5Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  datapath_instance/pc_unit/pc_reg[0]/Q
                         net (fo=16, routed)          0.223     1.837    datapath_instance/pc_unit/Q[0]
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.049     1.886 r  datapath_instance/pc_unit/g0_b10/O
                         net (fo=32, routed)          0.343     2.228    datapath_instance/pc_unit/out[9]
    SLICE_X4Y23          LUT6 (Prop_lut6_I2_O)        0.112     2.340 r  datapath_instance/pc_unit/result_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.340    datapath_instance/alu_unit/D[14]
    SLICE_X4Y23          LDCE                                         r  datapath_instance/alu_unit/result_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_instance/pc_unit/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_instance/alu_unit/result_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.894ns  (logic 0.231ns (25.830%)  route 0.663ns (74.170%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.589     1.472    datapath_instance/pc_unit/CLK
    SLICE_X5Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  datapath_instance/pc_unit/pc_reg[0]/Q
                         net (fo=16, routed)          0.227     1.840    datapath_instance/pc_unit/Q[0]
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.045     1.885 r  datapath_instance/pc_unit/g0_b11/O
                         net (fo=40, routed)          0.281     2.166    datapath_instance/pc_unit/g0_b11_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.045     2.211 r  datapath_instance/pc_unit/result_reg[4]_i_1/O
                         net (fo=1, routed)           0.155     2.366    datapath_instance/alu_unit/D[4]
    SLICE_X6Y20          LDCE                                         r  datapath_instance/alu_unit/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_instance/pc_unit/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_instance/alu_unit/result_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.927ns  (logic 0.231ns (24.916%)  route 0.696ns (75.084%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.589     1.472    datapath_instance/pc_unit/CLK
    SLICE_X5Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  datapath_instance/pc_unit/pc_reg[0]/Q
                         net (fo=16, routed)          0.275     1.889    datapath_instance/pc_unit/Q[0]
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.045     1.934 f  datapath_instance/pc_unit/g0_b12/O
                         net (fo=40, routed)          0.310     2.244    datapath_instance/pc_unit/g0_b12_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.045     2.289 r  datapath_instance/pc_unit/result_reg[1]_i_1/O
                         net (fo=1, routed)           0.110     2.399    datapath_instance/alu_unit/D[1]
    SLICE_X2Y17          LDCE                                         r  datapath_instance/alu_unit/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_instance/reg_file/registers_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_instance/alu_unit/result_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.945ns  (logic 0.401ns (42.427%)  route 0.544ns (57.573%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.587     1.470    datapath_instance/reg_file/CLK
    SLICE_X4Y17          FDRE                                         r  datapath_instance/reg_file/registers_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  datapath_instance/reg_file/registers_reg[1][0]/Q
                         net (fo=2, routed)           0.098     1.709    datapath_instance/reg_file/registers_reg[1][0]
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.045     1.754 r  datapath_instance/reg_file/p_2_out_carry_i_30/O
                         net (fo=1, routed)           0.000     1.754    datapath_instance/reg_file/p_2_out_carry_i_30_n_0
    SLICE_X5Y17          MUXF7 (Prop_muxf7_I0_O)      0.062     1.816 r  datapath_instance/reg_file/p_2_out_carry_i_17/O
                         net (fo=20, routed)          0.345     2.161    datapath_instance/reg_file/p_2_out_carry_i_17_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I3_O)        0.108     2.269 r  datapath_instance/reg_file/result_reg[3]_i_2/O
                         net (fo=1, routed)           0.101     2.370    datapath_instance/pc_unit/result[3]
    SLICE_X6Y20          LUT6 (Prop_lut6_I3_O)        0.045     2.415 r  datapath_instance/pc_unit/result_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.415    datapath_instance/alu_unit/D[3]
    SLICE_X6Y20          LDCE                                         r  datapath_instance/alu_unit/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_instance/pc_unit/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_instance/alu_unit/result_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.946ns  (logic 0.302ns (31.907%)  route 0.644ns (68.093%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.589     1.472    datapath_instance/pc_unit/CLK
    SLICE_X5Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  datapath_instance/pc_unit/pc_reg[0]/Q
                         net (fo=16, routed)          0.223     1.837    datapath_instance/pc_unit/Q[0]
    SLICE_X4Y16          LUT5 (Prop_lut5_I0_O)        0.049     1.886 r  datapath_instance/pc_unit/g0_b10/O
                         net (fo=32, routed)          0.421     2.307    datapath_instance/pc_unit/out[9]
    SLICE_X4Y23          LUT6 (Prop_lut6_I2_O)        0.112     2.419 r  datapath_instance/pc_unit/result_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     2.419    datapath_instance/alu_unit/D[15]
    SLICE_X4Y23          LDCE                                         r  datapath_instance/alu_unit/result_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_instance/pc_unit/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_instance/alu_unit/result_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.049ns  (logic 0.231ns (22.020%)  route 0.818ns (77.980%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.589     1.472    datapath_instance/pc_unit/CLK
    SLICE_X5Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  datapath_instance/pc_unit/pc_reg[0]/Q
                         net (fo=16, routed)          0.275     1.889    datapath_instance/pc_unit/Q[0]
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.045     1.934 f  datapath_instance/pc_unit/g0_b12/O
                         net (fo=40, routed)          0.431     2.365    datapath_instance/pc_unit/g0_b12_n_0
    SLICE_X1Y20          LUT6 (Prop_lut6_I0_O)        0.045     2.410 r  datapath_instance/pc_unit/result_reg[7]_i_1/O
                         net (fo=1, routed)           0.111     2.521    datapath_instance/alu_unit/D[7]
    SLICE_X1Y21          LDCE                                         r  datapath_instance/alu_unit/result_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_instance/reg_file/registers_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_instance/alu_unit/result_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.492ns (46.381%)  route 0.569ns (53.619%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.582     1.465    datapath_instance/reg_file/CLK
    SLICE_X0Y24          FDRE                                         r  datapath_instance/reg_file/registers_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  datapath_instance/reg_file/registers_reg[2][9]/Q
                         net (fo=2, routed)           0.111     1.717    datapath_instance/reg_file/registers_reg[2][9]
    SLICE_X2Y24          LUT6 (Prop_lut6_I1_O)        0.045     1.762 r  datapath_instance/reg_file/i__carry__1_i_12/O
                         net (fo=2, routed)           0.226     1.988    datapath_instance/reg_file/i__carry__1_i_12_n_0
    SLICE_X4Y21          LUT3 (Prop_lut3_I2_O)        0.051     2.039 r  datapath_instance/reg_file/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.039    datapath_instance/alu_unit/result_reg[8]_i_1[2]
    SLICE_X4Y21          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     2.133 r  datapath_instance/alu_unit/result0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.133    datapath_instance/alu_unit/result0_inferred__1/i__carry__1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.187 r  datapath_instance/alu_unit/result0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.116     2.303    datapath_instance/pc_unit/registers_reg[7][15][0]
    SLICE_X1Y22          LUT6 (Prop_lut6_I1_O)        0.107     2.410 r  datapath_instance/pc_unit/result_reg[12]_i_1/O
                         net (fo=1, routed)           0.116     2.526    datapath_instance/alu_unit/D[12]
    SLICE_X1Y22          LDCE                                         r  datapath_instance/alu_unit/result_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_instance/reg_file/registers_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_instance/alu_unit/result_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.069ns  (logic 0.401ns (37.526%)  route 0.668ns (62.474%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.587     1.470    datapath_instance/reg_file/CLK
    SLICE_X4Y17          FDRE                                         r  datapath_instance/reg_file/registers_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  datapath_instance/reg_file/registers_reg[1][0]/Q
                         net (fo=2, routed)           0.098     1.709    datapath_instance/reg_file/registers_reg[1][0]
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.045     1.754 r  datapath_instance/reg_file/p_2_out_carry_i_30/O
                         net (fo=1, routed)           0.000     1.754    datapath_instance/reg_file/p_2_out_carry_i_30_n_0
    SLICE_X5Y17          MUXF7 (Prop_muxf7_I0_O)      0.062     1.816 r  datapath_instance/reg_file/p_2_out_carry_i_17/O
                         net (fo=20, routed)          0.301     2.117    datapath_instance/reg_file/p_2_out_carry_i_17_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.108     2.225 r  datapath_instance/reg_file/result_reg[2]_i_2/O
                         net (fo=1, routed)           0.107     2.332    datapath_instance/pc_unit/result[2]
    SLICE_X5Y19          LUT6 (Prop_lut6_I3_O)        0.045     2.377 r  datapath_instance/pc_unit/result_reg[2]_i_1/O
                         net (fo=1, routed)           0.162     2.539    datapath_instance/alu_unit/D[2]
    SLICE_X6Y19          LDCE                                         r  datapath_instance/alu_unit/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_instance/reg_file/registers_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_instance/alu_unit/result_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.096ns  (logic 0.511ns (46.613%)  route 0.585ns (53.387%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.584     1.467    datapath_instance/reg_file/CLK
    SLICE_X4Y20          FDRE                                         r  datapath_instance/reg_file/registers_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  datapath_instance/reg_file/registers_reg[1][4]/Q
                         net (fo=2, routed)           0.113     1.721    datapath_instance/reg_file/registers_reg[1][4]
    SLICE_X6Y20          LUT6 (Prop_lut6_I3_O)        0.045     1.766 r  datapath_instance/reg_file/i__carry__0_i_14/O
                         net (fo=2, routed)           0.190     1.956    datapath_instance/reg_file/i__carry__0_i_14_n_0
    SLICE_X4Y20          LUT3 (Prop_lut3_I2_O)        0.045     2.001 r  datapath_instance/reg_file/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.001    datapath_instance/alu_unit/result_reg[4]_i_1[1]
    SLICE_X4Y20          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.120 r  datapath_instance/alu_unit/result0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.120    datapath_instance/alu_unit/result0_inferred__1/i__carry__0_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.174 r  datapath_instance/alu_unit/result0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.117     2.291    datapath_instance/pc_unit/registers_reg[7][11][0]
    SLICE_X2Y22          LUT6 (Prop_lut6_I1_O)        0.107     2.398 r  datapath_instance/pc_unit/result_reg[8]_i_1/O
                         net (fo=1, routed)           0.166     2.563    datapath_instance/alu_unit/D[8]
    SLICE_X3Y21          LDCE                                         r  datapath_instance/alu_unit/result_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath_instance/reg_file/registers_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_instance/alu_unit/result_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.114ns  (logic 0.401ns (36.005%)  route 0.713ns (63.995%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.587     1.470    datapath_instance/reg_file/CLK
    SLICE_X4Y17          FDRE                                         r  datapath_instance/reg_file/registers_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  datapath_instance/reg_file/registers_reg[1][0]/Q
                         net (fo=2, routed)           0.098     1.709    datapath_instance/reg_file/registers_reg[1][0]
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.045     1.754 r  datapath_instance/reg_file/p_2_out_carry_i_30/O
                         net (fo=1, routed)           0.000     1.754    datapath_instance/reg_file/p_2_out_carry_i_30_n_0
    SLICE_X5Y17          MUXF7 (Prop_muxf7_I0_O)      0.062     1.816 r  datapath_instance/reg_file/p_2_out_carry_i_17/O
                         net (fo=20, routed)          0.395     2.211    datapath_instance/reg_file/p_2_out_carry_i_17_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I3_O)        0.108     2.319 r  datapath_instance/reg_file/result_reg[10]_i_2/O
                         net (fo=1, routed)           0.114     2.433    datapath_instance/pc_unit/result[10]
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.045     2.478 r  datapath_instance/pc_unit/result_reg[10]_i_1/O
                         net (fo=1, routed)           0.106     2.584    datapath_instance/alu_unit/D[10]
    SLICE_X4Y21          LDCE                                         r  datapath_instance/alu_unit/result_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           341 Endpoints
Min Delay           341 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_mode
                            (input port)
  Destination:            datapath_instance/pc_unit/pc_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.163ns  (logic 1.580ns (25.641%)  route 4.582ns (74.359%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  clock_mode (IN)
                         net (fo=0)                   0.000     0.000    clock_mode
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  clock_mode_IBUF_inst/O
                         net (fo=1, routed)           3.926     5.383    datapath_instance/pc_unit/clock_mode_IBUF
    SLICE_X1Y15          LUT4 (Prop_lut4_I2_O)        0.124     5.507 r  datapath_instance/pc_unit/pc[7]_i_1/O
                         net (fo=8, routed)           0.656     6.163    datapath_instance/pc_unit/combined_enable
    SLICE_X3Y16          FDCE                                         r  datapath_instance/pc_unit/pc_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.512     4.853    datapath_instance/pc_unit/CLK
    SLICE_X3Y16          FDCE                                         r  datapath_instance/pc_unit/pc_reg[6]/C

Slack:                    inf
  Source:                 clock_mode
                            (input port)
  Destination:            datapath_instance/pc_unit/pc_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.155ns  (logic 1.580ns (25.675%)  route 4.574ns (74.325%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  clock_mode (IN)
                         net (fo=0)                   0.000     0.000    clock_mode
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  clock_mode_IBUF_inst/O
                         net (fo=1, routed)           3.926     5.383    datapath_instance/pc_unit/clock_mode_IBUF
    SLICE_X1Y15          LUT4 (Prop_lut4_I2_O)        0.124     5.507 r  datapath_instance/pc_unit/pc[7]_i_1/O
                         net (fo=8, routed)           0.648     6.155    datapath_instance/pc_unit/combined_enable
    SLICE_X1Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.513     4.854    datapath_instance/pc_unit/CLK
    SLICE_X1Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[2]/C

Slack:                    inf
  Source:                 clock_mode
                            (input port)
  Destination:            datapath_instance/pc_unit/pc_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.053ns  (logic 1.580ns (26.107%)  route 4.473ns (73.893%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  clock_mode (IN)
                         net (fo=0)                   0.000     0.000    clock_mode
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  clock_mode_IBUF_inst/O
                         net (fo=1, routed)           3.926     5.383    datapath_instance/pc_unit/clock_mode_IBUF
    SLICE_X1Y15          LUT4 (Prop_lut4_I2_O)        0.124     5.507 r  datapath_instance/pc_unit/pc[7]_i_1/O
                         net (fo=8, routed)           0.546     6.053    datapath_instance/pc_unit/combined_enable
    SLICE_X5Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.511     4.852    datapath_instance/pc_unit/CLK
    SLICE_X5Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[0]/C

Slack:                    inf
  Source:                 clock_mode
                            (input port)
  Destination:            datapath_instance/pc_unit/pc_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.994ns  (logic 1.580ns (26.361%)  route 4.414ns (73.639%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  clock_mode (IN)
                         net (fo=0)                   0.000     0.000    clock_mode
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  clock_mode_IBUF_inst/O
                         net (fo=1, routed)           3.926     5.383    datapath_instance/pc_unit/clock_mode_IBUF
    SLICE_X1Y15          LUT4 (Prop_lut4_I2_O)        0.124     5.507 r  datapath_instance/pc_unit/pc[7]_i_1/O
                         net (fo=8, routed)           0.488     5.994    datapath_instance/pc_unit/combined_enable
    SLICE_X4Y16          FDCE                                         r  datapath_instance/pc_unit/pc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.510     4.851    datapath_instance/pc_unit/CLK
    SLICE_X4Y16          FDCE                                         r  datapath_instance/pc_unit/pc_reg[5]/C

Slack:                    inf
  Source:                 clock_mode
                            (input port)
  Destination:            datapath_instance/pc_unit/pc_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.994ns  (logic 1.580ns (26.361%)  route 4.414ns (73.639%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  clock_mode (IN)
                         net (fo=0)                   0.000     0.000    clock_mode
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  clock_mode_IBUF_inst/O
                         net (fo=1, routed)           3.926     5.383    datapath_instance/pc_unit/clock_mode_IBUF
    SLICE_X1Y15          LUT4 (Prop_lut4_I2_O)        0.124     5.507 r  datapath_instance/pc_unit/pc[7]_i_1/O
                         net (fo=8, routed)           0.488     5.994    datapath_instance/pc_unit/combined_enable
    SLICE_X4Y16          FDCE                                         r  datapath_instance/pc_unit/pc_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.510     4.851    datapath_instance/pc_unit/CLK
    SLICE_X4Y16          FDCE                                         r  datapath_instance/pc_unit/pc_reg[7]/C

Slack:                    inf
  Source:                 clock_mode
                            (input port)
  Destination:            datapath_instance/pc_unit/pc_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.863ns  (logic 1.580ns (26.950%)  route 4.283ns (73.050%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  clock_mode (IN)
                         net (fo=0)                   0.000     0.000    clock_mode
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  clock_mode_IBUF_inst/O
                         net (fo=1, routed)           3.926     5.383    datapath_instance/pc_unit/clock_mode_IBUF
    SLICE_X1Y15          LUT4 (Prop_lut4_I2_O)        0.124     5.507 r  datapath_instance/pc_unit/pc[7]_i_1/O
                         net (fo=8, routed)           0.357     5.863    datapath_instance/pc_unit/combined_enable
    SLICE_X4Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.511     4.852    datapath_instance/pc_unit/CLK
    SLICE_X4Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[1]/C

Slack:                    inf
  Source:                 clock_mode
                            (input port)
  Destination:            datapath_instance/pc_unit/pc_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.863ns  (logic 1.580ns (26.950%)  route 4.283ns (73.050%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  clock_mode (IN)
                         net (fo=0)                   0.000     0.000    clock_mode
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  clock_mode_IBUF_inst/O
                         net (fo=1, routed)           3.926     5.383    datapath_instance/pc_unit/clock_mode_IBUF
    SLICE_X1Y15          LUT4 (Prop_lut4_I2_O)        0.124     5.507 r  datapath_instance/pc_unit/pc[7]_i_1/O
                         net (fo=8, routed)           0.357     5.863    datapath_instance/pc_unit/combined_enable
    SLICE_X4Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.511     4.852    datapath_instance/pc_unit/CLK
    SLICE_X4Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[3]/C

Slack:                    inf
  Source:                 clock_mode
                            (input port)
  Destination:            datapath_instance/pc_unit/pc_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.863ns  (logic 1.580ns (26.950%)  route 4.283ns (73.050%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  clock_mode (IN)
                         net (fo=0)                   0.000     0.000    clock_mode
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  clock_mode_IBUF_inst/O
                         net (fo=1, routed)           3.926     5.383    datapath_instance/pc_unit/clock_mode_IBUF
    SLICE_X1Y15          LUT4 (Prop_lut4_I2_O)        0.124     5.507 r  datapath_instance/pc_unit/pc[7]_i_1/O
                         net (fo=8, routed)           0.357     5.863    datapath_instance/pc_unit/combined_enable
    SLICE_X4Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.511     4.852    datapath_instance/pc_unit/CLK
    SLICE_X4Y15          FDCE                                         r  datapath_instance/pc_unit/pc_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            datapath_instance/reg_file/registers_reg[5][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.156ns  (logic 1.441ns (27.951%)  route 3.715ns (72.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=177, routed)         3.715     5.156    datapath_instance/reg_file/SR[0]
    SLICE_X1Y23          FDRE                                         r  datapath_instance/reg_file/registers_reg[5][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.504     4.845    datapath_instance/reg_file/CLK
    SLICE_X1Y23          FDRE                                         r  datapath_instance/reg_file/registers_reg[5][9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            datapath_instance/reg_file/registers_reg[0][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.065ns  (logic 1.441ns (28.455%)  route 3.624ns (71.545%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=177, routed)         3.624     5.065    datapath_instance/reg_file/SR[0]
    SLICE_X2Y23          FDRE                                         r  datapath_instance/reg_file/registers_reg[0][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.504     4.845    datapath_instance/reg_file/CLK
    SLICE_X2Y23          FDRE                                         r  datapath_instance/reg_file/registers_reg[0][9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath_instance/alu_unit/result_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            datapath_instance/reg_file/registers_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.158ns (54.829%)  route 0.130ns (45.171%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          LDCE                         0.000     0.000 r  datapath_instance/alu_unit/result_reg[9]/G
    SLICE_X4Y21          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  datapath_instance/alu_unit/result_reg[9]/Q
                         net (fo=9, routed)           0.130     0.288    datapath_instance/reg_file/D[9]
    SLICE_X3Y22          FDRE                                         r  datapath_instance/reg_file/registers_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.853     1.980    datapath_instance/reg_file/CLK
    SLICE_X3Y22          FDRE                                         r  datapath_instance/reg_file/registers_reg[1][9]/C

Slack:                    inf
  Source:                 datapath_instance/alu_unit/result_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            datapath_instance/reg_file/registers_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.158ns (53.286%)  route 0.139ns (46.714%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          LDCE                         0.000     0.000 r  datapath_instance/alu_unit/result_reg[8]/G
    SLICE_X3Y21          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  datapath_instance/alu_unit/result_reg[8]/Q
                         net (fo=9, routed)           0.139     0.297    datapath_instance/reg_file/D[8]
    SLICE_X6Y21          FDRE                                         r  datapath_instance/reg_file/registers_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.852     1.979    datapath_instance/reg_file/CLK
    SLICE_X6Y21          FDRE                                         r  datapath_instance/reg_file/registers_reg[4][8]/C

Slack:                    inf
  Source:                 datapath_instance/alu_unit/result_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            datapath_instance/reg_file/registers_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.178ns (59.432%)  route 0.122ns (40.568%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          LDCE                         0.000     0.000 r  datapath_instance/alu_unit/result_reg[0]/G
    SLICE_X6Y19          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  datapath_instance/alu_unit/result_reg[0]/Q
                         net (fo=9, routed)           0.122     0.300    datapath_instance/reg_file/D[0]
    SLICE_X5Y18          FDRE                                         r  datapath_instance/reg_file/registers_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.855     1.982    datapath_instance/reg_file/CLK
    SLICE_X5Y18          FDRE                                         r  datapath_instance/reg_file/registers_reg[4][0]/C

Slack:                    inf
  Source:                 datapath_instance/alu_unit/result_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            datapath_instance/reg_file/registers_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.178ns (56.591%)  route 0.137ns (43.409%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          LDCE                         0.000     0.000 r  datapath_instance/alu_unit/result_reg[2]/G
    SLICE_X6Y19          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  datapath_instance/alu_unit/result_reg[2]/Q
                         net (fo=9, routed)           0.137     0.315    datapath_instance/reg_file/D[2]
    SLICE_X5Y19          FDRE                                         r  datapath_instance/reg_file/registers_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.854     1.981    datapath_instance/reg_file/CLK
    SLICE_X5Y19          FDRE                                         r  datapath_instance/reg_file/registers_reg[0][2]/C

Slack:                    inf
  Source:                 datapath_instance/alu_unit/result_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            datapath_instance/reg_file/registers_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (56.009%)  route 0.140ns (43.991%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          LDCE                         0.000     0.000 r  datapath_instance/alu_unit/result_reg[1]/G
    SLICE_X2Y17          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  datapath_instance/alu_unit/result_reg[1]/Q
                         net (fo=9, routed)           0.140     0.318    datapath_instance/reg_file/D[1]
    SLICE_X4Y17          FDRE                                         r  datapath_instance/reg_file/registers_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.856     1.983    datapath_instance/reg_file/CLK
    SLICE_X4Y17          FDRE                                         r  datapath_instance/reg_file/registers_reg[1][1]/C

Slack:                    inf
  Source:                 datapath_instance/alu_unit/result_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            datapath_instance/reg_file/registers_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.178ns (54.144%)  route 0.151ns (45.856%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          LDCE                         0.000     0.000 r  datapath_instance/alu_unit/result_reg[4]/G
    SLICE_X6Y20          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  datapath_instance/alu_unit/result_reg[4]/Q
                         net (fo=9, routed)           0.151     0.329    datapath_instance/reg_file/D[4]
    SLICE_X5Y20          FDRE                                         r  datapath_instance/reg_file/registers_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.853     1.980    datapath_instance/reg_file/CLK
    SLICE_X5Y20          FDRE                                         r  datapath_instance/reg_file/registers_reg[2][4]/C

Slack:                    inf
  Source:                 datapath_instance/alu_unit/result_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            datapath_instance/reg_file/registers_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.178ns (53.824%)  route 0.153ns (46.176%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          LDCE                         0.000     0.000 r  datapath_instance/alu_unit/result_reg[2]/G
    SLICE_X6Y19          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  datapath_instance/alu_unit/result_reg[2]/Q
                         net (fo=9, routed)           0.153     0.331    datapath_instance/reg_file/D[2]
    SLICE_X7Y17          FDRE                                         r  datapath_instance/reg_file/registers_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.856     1.983    datapath_instance/reg_file/CLK
    SLICE_X7Y17          FDRE                                         r  datapath_instance/reg_file/registers_reg[5][2]/C

Slack:                    inf
  Source:                 datapath_instance/alu_unit/result_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            datapath_instance/reg_file/registers_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.178ns (53.196%)  route 0.157ns (46.804%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          LDCE                         0.000     0.000 r  datapath_instance/alu_unit/result_reg[4]/G
    SLICE_X6Y20          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  datapath_instance/alu_unit/result_reg[4]/Q
                         net (fo=9, routed)           0.157     0.335    datapath_instance/reg_file/D[4]
    SLICE_X4Y20          FDRE                                         r  datapath_instance/reg_file/registers_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.853     1.980    datapath_instance/reg_file/CLK
    SLICE_X4Y20          FDRE                                         r  datapath_instance/reg_file/registers_reg[1][4]/C

Slack:                    inf
  Source:                 datapath_instance/alu_unit/result_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            datapath_instance/reg_file/registers_reg[5][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.158ns (46.274%)  route 0.183ns (53.726%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          LDCE                         0.000     0.000 r  datapath_instance/alu_unit/result_reg[9]/G
    SLICE_X4Y21          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  datapath_instance/alu_unit/result_reg[9]/Q
                         net (fo=9, routed)           0.183     0.341    datapath_instance/reg_file/D[9]
    SLICE_X1Y23          FDRE                                         r  datapath_instance/reg_file/registers_reg[5][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.851     1.978    datapath_instance/reg_file/CLK
    SLICE_X1Y23          FDRE                                         r  datapath_instance/reg_file/registers_reg[5][9]/C

Slack:                    inf
  Source:                 datapath_instance/alu_unit/result_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            datapath_instance/reg_file/registers_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.178ns (51.247%)  route 0.169ns (48.753%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          LDCE                         0.000     0.000 r  datapath_instance/alu_unit/result_reg[2]/G
    SLICE_X6Y19          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  datapath_instance/alu_unit/result_reg[2]/Q
                         net (fo=9, routed)           0.169     0.347    datapath_instance/reg_file/D[2]
    SLICE_X6Y18          FDRE                                         r  datapath_instance/reg_file/registers_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.855     1.982    datapath_instance/reg_file/CLK
    SLICE_X6Y18          FDRE                                         r  datapath_instance/reg_file/registers_reg[3][2]/C





