## Wire â€“ Direct Signal Pass-through

This problem requires creating a module with one input and one output that behaves like a physical wire, using a Verilog continuous assignment.

---

### Problem Statement  
Create a module that connects the input directly to the output using a continuous assignment.  

<img width="721" alt="{1E8924A9-6E8D-4BD0-9A4A-A3F90965226B}" src="https://github.com/user-attachments/assets/e8292155-b53d-4a78-98f9-bc8e88cc010c" />


ðŸ”— [View Problem on HDLBits](https://hdlbits.01xz.net/wiki/Wire)


---

### Solution  
ðŸ“„ [View Solution Code](https://github.com/EswarAdithya011/HDLBits/blob/main/Problem%20Sets/2.%20Verilog%20Language/2.1%20Basics/2.1.1%20Simple%20wire/Simple%20wire.v)

<img width="721" alt="{6234B215-ED29-4944-9AEA-9A8B81D69376}" src="https://github.com/user-attachments/assets/a8b47c8b-f596-4300-8a81-efe0a96602f6" />



