//------------------------------------------------------------------------------
// Copyright 2012 (c) Silicon Laboratories Inc.
//
// SPDX-License-Identifier: Zlib
//
// This siHAL software is provided 'as-is', without any express or implied
// warranty. In no event will the authors be held liable for any damages
// arising from the use of this software.
//
// Permission is granted to anyone to use this software for any purpose,
// including commercial applications, and to alter it and redistribute it
// freely, subject to the following restrictions:
//
// 1. The origin of this software must not be misrepresented; you must not
//    claim that you wrote the original software. If you use this software
//    in a product, an acknowledgment in the product documentation would be
//    appreciated but is not required.
// 2. Altered source versions must be plainly marked as such, and must not be
//    misrepresented as being the original software.
// 3. This notice may not be removed or altered from any source distribution.
//------------------------------------------------------------------------------
/// @file SI32_SCONFIG_A_Type.c
//
// This file applies to the SIM3U1XX_SCONFIG_A module
//
// Script: 0.59
// HAL Source: 0.2
// Version: 3

#include <assert.h>
#include "si32WideTypes.h"
#include "SI32_SCONFIG_A_Type.h"


//-----------------------------------------------------------------------------
// _SI32_SCONFIG_A_initialize
//
// Writes all SCONFIG registers.
//-----------------------------------------------------------------------------
void
_SI32_SCONFIG_A_initialize(
   SI32_SCONFIG_A_Type * basePointer,
   uint32_t config)
{
   //{{
   basePointer->CONFIG.U32 = config;
   //}}
}

//-----------------------------------------------------------------------------
// _SI32_SCONFIG_A_write_config
//
// Writes CONFIG register.
//-----------------------------------------------------------------------------
void
_SI32_SCONFIG_A_write_config(
   SI32_SCONFIG_A_Type * basePointer,
   uint32_t config)
{
   //{{
   basePointer->CONFIG.U32 = config;
   //}}
}

//-----------------------------------------------------------------------------
// _SI32_SCONFIG_A_read_config
//
// Reads CONFIG register.
//-----------------------------------------------------------------------------
uint32_t
_SI32_SCONFIG_A_read_config(
   SI32_SCONFIG_A_Type * basePointer)
{
   //{{
   return basePointer->CONFIG.U32;
   //}}
}

//-----------------------------------------------------------------------------
// _SI32_SCONFIG_A_enter_fast_dma_mode
//
// Run the DMA in the faster mode.
//-----------------------------------------------------------------------------
void
_SI32_SCONFIG_A_enter_fast_dma_mode(
   SI32_SCONFIG_A_Type * basePointer)
{
   //{{
   basePointer->CONFIG_SET = SI32_SCONFIG_A_CONFIG_FDMAEN_MASK;
   //}}
}

//-----------------------------------------------------------------------------
// _SI32_SCONFIG_A_exit_fast_dma_mode
//
// Run the DMA in the legacy uDMA mode.
//-----------------------------------------------------------------------------
void
_SI32_SCONFIG_A_exit_fast_dma_mode(
   SI32_SCONFIG_A_Type * basePointer)
{
   //{{
   basePointer->CONFIG_CLR = SI32_SCONFIG_A_CONFIG_FDMAEN_MASK;
   //}}
}

//-----------------------------------------------------------------------------
// _SI32_SCONFIG_A_enable_power_mode_8_debugging
//
//-----------------------------------------------------------------------------
void
_SI32_SCONFIG_A_enable_power_mode_8_debugging(
   SI32_SCONFIG_A_Type * basePointer)
{
   //{{
   basePointer->CONFIG_SET = SI32_SCONFIG_A_CONFIG_PM8DBGEN_MASK;
   //}}
}

//-----------------------------------------------------------------------------
// _SI32_SCONFIG_A_disable_power_mode_8_debugging
//
//-----------------------------------------------------------------------------
void
_SI32_SCONFIG_A_disable_power_mode_8_debugging(
   SI32_SCONFIG_A_Type * basePointer)
{
   //{{
   basePointer->CONFIG_CLR = SI32_SCONFIG_A_CONFIG_PM8DBGEN_MASK;
   //}}
}


//-eof--------------------------------------------------------------------------
