# 👋 Hi, I'm Neeraja Taddi

🎓 B.Tech in ECE | VLSI Physical Design Engineer  
🔍 Trained at ChipEdge | RTL to GDSII | 14nm & 28nm | STA | Synopsys EDA Tools

---

## 🛠 Tools & Technologies
- **EDA Tools**: Synopsys DC, ICC2, StarRC, PrimeTime, Fusion Compiler
- **Concepts**: Floorplanning, Placement, CTS, Routing, Timing Closure, IR Drop, DRC/LVS
- **Scripting**: TCL, Python (Basics)
- **Tech Nodes**: 14nm, 28nm | Verilog (Basics)

---

## 📂 Featured Projects

### 🔧 CHIPTOP - 14nm Physical Design
> Performed RTL to GDSII using Synopsys tools. Resolved DRC/LVS and improved timing with ECOs.

📁 [View Project Repo](#) – *(Create this project repo and link it here)*

---

## 📜 Certifications
- Physical Design using Synopsys Tools – ChipEdge Technologies, 2024
- VLSI Design Flow – NPTEL (Ongoing)

---

## 📫 Contact Me
📧 neerajataddi@gmail.com  
🔗 [LinkedIn](https://linkedin.com/in/naga-sai-neeraja-taddi-15a5a8253)

