
<html><head><title>VHDL In Forms</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2020-08-20" />
<meta name="CreateTime" content="1597946570" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes VHDL In, VHDL In forms and importing a VHDL design." />
<meta name="DocTitle" content="VHDL In for Virtuoso Design Environment User Guide and Reference" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="VHDL In Forms" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="vhdlinuser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-08-20" />
<meta name="ModifiedTime" content="1597946570" />
<meta name="NextFile" content="chap4.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom Environment  Layout" />
<meta name="PrevFile" content="chap2.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="VHDL In for Virtuoso Design Environment User Guide and Reference -- VHDL In Forms" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="vhdlinuserICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vhdlinuserTOC.html">Contents</a></li><li><a class="prev" href="chap2.html" title="Getting Started with VHDL In">Getting Started with VHDL In</a></li><li style="float: right;"><a class="viewPrint" href="vhdlinuser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap4.html" title="Importing a Simple VHDL Design">Importing a Simple VHDL Design</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>VHDL In for Virtuoso Design Environment User Guide and Reference<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>3
<a id="pgfId-1014262"></a></h1>
<h1>
<a id="pgfId-1014264"></a><hr />
<a id="26328"></a>VHDL In Forms<hr />
</h1>

<p>
<a id="pgfId-1014265"></a>This chapter discusses the following:</p>
<ul><li>
<a id="pgfId-1014269"></a><a href="chap3.html#VHDL Import Form">VHDL Import Form</a></li><li>
<a id="pgfId-1015177"></a><a href="chap3.html#23041">Schematic Generation Options Tab Page</a></li></ul>


<h2>
<a id="pgfId-1015584"></a><a id="VHDL Import Form"></a>VHDL Import<a id="VHDL Import Form"></a> Form<a id="vhdlImportForm"></a> </h2>

<p>
<a id="pgfId-1018352"></a>You can use the VHDL Import form to select VHDL files to import into a library and also specify the options used for importing.</p>
<p>
<a id="pgfId-1018372"></a></p>

<div class="webflare-div-image">
<img src="images/importoptions_form_tab1.gif" /></div>

<p>
<a id="pgfId-1018344"></a>The parameters corresponding to many options and fields in this form are described in <a href="chap8.html#42491">Chapter 8, &#8220;Creating a Parameter File.&#8221;</a></p>
<p>
<a id="pgfId-1014293"></a><em>File Name</em><strong></strong><a id="marker-1014290"></a><a id="marker-1014291"></a><a id="marker-1014292"></a> is the field where you enter the name of a source file to import, a directory path to select files from, or a file name pattern to match.</p>
<p>
<a id="pgfId-1014297"></a><em>Files List </em>box either lists all files that match the file name pattern or lists subdirectories located in the current directory. <a id="marker-1014294"></a><a id="marker-1014295"></a><a id="marker-1014296"></a></p>
<p>
<a id="pgfId-1014302"></a><em>Target Library Name</em> <strong></strong><a id="marker-1014298"></a><a id="marker-1014299"></a><a id="marker-1014300"></a><a id="marker-1014301"></a>is the field where you enter the name of the library where the results from the import process are to be stored. </p>
<p>
<a id="pgfId-1014306"></a><em>Import Files List </em>box <strong></strong><a id="marker-1014303"></a><a id="marker-1014304"></a><a id="marker-1014305"></a>lists the VHDL files chosen from the <em>Files List Box</em> field for importing. </p>
<p>
<a id="pgfId-1014309"></a><em>Add </em><a id="marker-1014307"></a><a id="marker-1014308"></a>adds selections from the <em>Files List Box </em>to the <em>Import Files List Box</em>. </p>
<p>
<a id="pgfId-1014312"></a><em>Remove</em><a id="marker-1014310"></a><a id="marker-1014311"></a> removes selections from the <em>Import Files List Box</em>.</p>

<h3>
<a id="pgfId-1014315"></a>Import <helvbold>

<a id="marker-1014314"></a>Options</helvbold></h3>

<p>
<a id="pgfId-1014321"></a><em>Import Structural Architectures As </em><a id="ImpStructuralArchAs"></a><strong></strong><a id="marker-1014317"></a><a id="marker-1014318"></a><a id="marker-1014319"></a><a id="marker-1014320"></a>specifies the output format that VHDL In produces from the imported structural VHDL architectures. The default is <em>schematic.</em> The formats are</p>
<ul><li>
<a id="pgfId-1014323"></a><em>schematic</em><a id="marker-1014322"></a><strong> </strong>generates a Virtuoso Schematic Editor L schematic that graphically represents the VHDL architecture</li><li>
<a id="pgfId-1014326"></a><em>netlist</em><a id="marker-1014324"></a><strong> </strong>generates an OA netlist that represents the connectivity of the VHDL architecture.</li><li>
<a id="pgfId-1014328"></a><em>vhdl </em><a id="marker-1014327"></a>imports the VHDL architecture as a text file to the target library.</li></ul>


<p>
<a id="pgfId-1014330"></a>This corresponds to the <a href="chap8.html#structuralViewType">structuralViewType</a> parameter in a parameter file<em>.</em></p>
<p>
<a id="pgfId-1014335"></a><em>Reference Libraries</em><a id="RefLibraries"></a> <strong></strong><a id="marker-1014332"></a><a id="marker-1014333"></a><a id="marker-1014334"></a>is a text field that you can use to specify the reference libraries for symbols when generating schematics or netlists for unbound or partially bound structural <h-hot><a href="glossary.html#architecture">architectures</a></h-hot>. When the form first opens, this field contains the default library list <em>basic</em> and <em>US_8ths</em>. Separate additional library names from each other with a space (as the default libraries are). </p>
<p>
<a id="pgfId-1014338"></a>This corresponds to the <a href="chap8.html#referenceLibraries">referenceLibraries</a> parameter in a parameter file.</p>
<p>
<a id="pgfId-1014343"></a><em>Symbol View Name</em><a id="SymViewName"></a><strong> </strong><a id="marker-1014340"></a><a id="marker-1014341"></a><a id="marker-1014342"></a>specifies the view name to use for generating symbols during the import process. The default is<em> symbol</em>.</p>
<p>
<a id="pgfId-1014345"></a>This corresponds to the <a href="chap8.html#symbolViewName">symbolViewName</a> parameter in a parameter file.</p>
<p>
<a id="pgfId-1014350"></a><em>Overwrite Existing Views</em><a id="OverExistingViews"></a><a id="Overwrite Existing Views"></a><strong> </strong><a id="marker-1014347"></a><a id="marker-1014348"></a><a id="marker-1014349"></a>controls whether existing views in the target library are overwritten by the imported data. The checkbox is selected by default. The <em>vhdl </em>view is always overwritten.</p>
<p>
<a id="pgfId-1017456"></a>This corresponds to the <a href="chap8.html#overwriteExistingView">overwriteExistingView</a> parameter in a parameter file.</p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1017871"></a>This option overwrites only the schematic, functional, or netlist views. It does not overwrite the symbol views. To overwrite symbol views, set the <em>Overwrite Symbol Views</em> option.</div>
<p>
<a id="pgfId-1017462"></a><em>Overwrite Symbol Views</em><a id="OverSymbolViews"></a><strong> </strong><a id="marker-1017459"></a><a id="marker-1017460"></a><a id="marker-1017461"></a>controls whether existing symbols in the target library are overwritten by the imported symbols. By default, the option is set as <code>None</code> and the existing <em>symbol </em>views are not overwritten.</p>
<p>
<a id="pgfId-1017488"></a>Set this option to any of the following values to specify which symbols you want to overwrite:</p>
<ul><li>
<a id="pgfId-1017489"></a>None does not overwrite any existing symbol.</li><li>
<a id="pgfId-1017984"></a>Created by VhdlIn overwrites only those existing symbols that were created by VHDL In. These symbols have the <code>createdBy</code> property set as <code>vhdlin</code>. Symbols created by the any other tool remain unaffected.<br /><div class="webflare-information-macro webflare-macro-tip">
<a id="pgfId-1018113"></a>
To view the <code>createdBy</code> property of any symbol, open it in <em>Virtuoso Symbol Editor L</em>. Choose the <em>Edit</em> &#8212; <em>Properties</em> &#8212; <em>Cellview</em> menu option. The Edit Cellview Properties form that is displayed shows the <em>createdBy</em> property field. </div></li><li>
<a id="pgfId-1018114"></a>Created by TSG and Others overwrites the existing symbols created by the Text-to-Symbol generator or any other tool. For these symbols, either the <code>createdBy</code> property is not set or it is set as any value other than <code>vhdlin</code>.<br />
<a id="pgfId-1018078"></a>For more details about the Text-to-Symbol generator, see the <a href="chap3.html#VHDLInTSGFiles">Text To Symbol Generator Files</a> section.</li><li>
<a id="pgfId-1017495"></a>All overwrites the existing symbols with those imported by VHDL In.</li></ul>







<p>
<a id="pgfId-1017476"></a>This option corresponds to the <a href="chap8.html#overwriteSymbolView">overwriteSymbolView</a> parameter in a parameter file.</p>
<p>
<a id="pgfId-1015789"></a><em>Case Sensitive Symbol Matching</em> specifies that symbol view name is case sensitive. By default, this option is selected.</p>
<p>
<a id="pgfId-1016009"></a><em>User Specified Standard Libraries</em><a id="marker-1016032"></a> lets you specify your own standard libraries. </p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1016011"></a>You can use only CV compiled libraries. The path to the user libraries must be specified in <code>cds.lib</code>.</div>
<p>
<a id="pgfId-1014357"></a><em>Maximum Number of Errors</em><a id="MaxNumberofErrors"></a> <strong></strong><a id="marker-1014354"></a><a id="marker-1014355"></a><a id="marker-1014356"></a>controls the maximum number of errors that can occur before the import process quits. The default is 10.</p>
<p>
<a id="pgfId-1014359"></a>This corresponds to the <a href="chap8.html#maxError">maxError</a> parameter in a parameter file.</p>
<p>
<a id="pgfId-1016361"></a><em>Compile VHDL Views After Import</em><a id="CompileVHDLViews"></a> is a box you click when you want your imported VHDL files to be parsed by the NC parser, <h-hot><a href="glossary.html#ncvhdl">ncvhdl </a></h-hot><a id="marker-1016356"></a><a id="marker-1016357"></a><a id="marker-1016358"></a><a id="marker-1016359"></a>. The option is deselected by default.</p>
<p>
<a id="pgfId-1016366"></a><em>Compiler Options</em><a id="marker-1016364"></a><a id="marker-1016365"></a> is the field where you specify the ncvhdl parser options you want to use when you set the Compile VHDL Views After Import to on. The default is an empty field.</p>
<p>
<a id="pgfId-1016347"></a><em>VHDL WORK Library Name</em><a id="30512"></a><a id="VHDLWLN"></a><a id="VHDLWORKLibName"></a><a id="marker-1014376"></a><a id="marker-1014377"></a><a id="marker-1014378"></a> is the field where you specify the workarea that ncvhdl parser uses to store the intermediate results of the import process. You can use this work library when you want to import the design again.</p>
<p>
<a id="pgfId-1014383"></a>This corresponds to the <a href="chap8.html#work_file">work_file parameter in a parameter file.</a></p>
<p>
<a id="pgfId-1015550"></a><em>Summary File </em>is the field where you enter the name to be given to the file that contains the combined contents of the log and the error files.</p>
<p>
<a id="pgfId-1016972"></a><em>Compatibility option</em> controls the enabling /disabling of the vendor compatibility mode. The default is OFF. </p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1016982"></a>Currently, the ncvhdl parser does not support compatibility option. </div>
<p>
<a id="pgfId-1016451"></a><em>v93 option</em> enables/disables the support of VHDL&#8217;93 features, while running the ncvhdl parser. The default is OFF.</p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1015578"></a>Enabling the v93 option will only make the parser to parse and pass VHDL&#8217;93 source files. VHDL In will import these files as vhdl views only.</div>

<h3>
<a id="pgfId-1014386"></a><a id="marker-1014384"></a><a id="marker-1014385"></a>Power</h3>

<p>
<a id="pgfId-1014387"></a>This option specifies the power net that VHDL In uses for power assignments in the schematic.</p>
<p>
<a id="pgfId-1014392"></a><em>Net Name</em><a id="PowNetName"></a> <strong></strong><a id="marker-1014389"></a><a id="marker-1014390"></a><a id="marker-1014391"></a>is the field where you specify the net name to assign to power. The default is <code>vdd! VHDL In automatically appends &quot;!&quot; if &quot;!&quot; is not present in the net name.</code></p>
<p>
<a id="pgfId-1014394"></a>This corresponds to the <a href="chap8.html#powerNetName">powerNetName</a> parameter in a parameter file.</p>
<p>
<a id="pgfId-1014398"></a><em>Value</em><strong> </strong><a id="PowValue"></a>is the field where you specify the value of the power signal (net) that is replaced by the net name you specify. The default is <em>1</em><a id="marker-1014396"></a><a id="marker-1014397"></a>.</p>
<p>
<a id="pgfId-1014400"></a>This corresponds to the <a href="chap8.html#powerLiterals">powerLiterals</a> parameter in a parameter file.</p>
<p>
<a id="pgfId-1014404"></a><em>Data Type</em> <strong></strong><a id="marker-1014401"></a><a id="marker-1014402"></a>is the field <a id="PowDataType"></a>where you specify the VHDL data type for the power net. The default is <em>std_ulogic</em>.</p>
<p>
<a id="pgfId-1014406"></a>This corresponds to the <a href="chap8.html#powerType">powerType</a> parameter in a parameter file.</p>

<h3>
<a id="pgfId-1014409"></a><a id="marker-1014407"></a><a id="marker-1014408"></a>Ground</h3>

<p>
<a id="pgfId-1014410"></a>This option specifies the ground net that VHDL In uses for ground assignments in the schematic.</p>
<p>
<a id="pgfId-1014414"></a><em>Net Name</em><a id="GndNetName"></a> <strong></strong><a id="marker-1014412"></a><a id="marker-1014413"></a>is the field where you specify the net name to assign to ground. The default is <code>gnd! VHDL In automatically appends the &quot;!&quot; if &quot;!&quot; is not present in the net name.</code></p>
<p>
<a id="pgfId-1014416"></a>This corresponds to the<a href="chap8.html#groundNetName"> groundNetName</a> parameter in a parameter file.</p>
<p>
<a id="pgfId-1014421"></a><em>Value</em><a id="GndValue"></a><strong> </strong><a id="marker-1014418"></a><a id="marker-1014419"></a>is the field where you specify the value of the ground signal (net) that is replaced by the net name you specify. The default is <em>0</em><a id="marker-1014420"></a>.</p>
<p>
<a id="pgfId-1014423"></a>This corresponds to the <a href="chap8.html#groundLiterals">groundLiterals</a> parameter in a parameter file.</p>
<p>
<a id="pgfId-1014427"></a><em>Data Type</em><a id="GndDataType"></a> is the field where you specify the VHDL data type of the ground net. The default is <em>std_ulogic</em><a id="marker-1014425"></a><a id="marker-1014426"></a>.</p>
<p>
<a id="pgfId-1014429"></a>This corresponds to the <a href="chap8.html#groundType">groundType</a> parameter in a parameter file.</p>

<h2>
<a id="pgfId-1014433"></a><a id="23041"></a><a id="marker-1014431"></a>Schematic Generation Options Tab Page</h2>

<p>
<a id="pgfId-1014435"></a><a id="SchematicGeneration"></a>Use the <em>Schematic Generation Options</em> tab to generate a schematic view of your design. The parameters corresponding to many options and fields in this form are described in <a href="chap8.html#42491">Chapter 8, &#8220;Creating a Parameter File.&#8221;</a></p>

<ul><li>
<a id="pgfId-1014441"></a>On the <a id="marker-1014439"></a><a id="marker-1014440"></a>VHDL Import form, click the <em>Schematic Generation Options</em> tab.<br /><span class="indent-as-level2">
<a id="pgfId-1018308"></a>The <em>Schematic Generation Options</em> tab appears, as shown in the figure below.</span><br /><span class="indent-as-level2">
<a id="pgfId-1018395"></a></span><br /><div class="webflare-div-image">
<img src="images/importoptions_form_tab2.gif" /></div></li></ul>




<p>
<a id="pgfId-1014459"></a><em>Sheet Border Size</em><a id="ShetBorderSize"></a> </p>
<p>
<a id="pgfId-1019507"></a>This <a id="marker-1014455"></a><a id="marker-1014456"></a><strong></strong><a id="marker-1014457"></a>is a <h-hot><a href="glossary.html#cyclicfield">cyclic field</a></h-hot> that controls the size of the sheet on which the schematic is generated. If Sheet Border Size is <em>none</em>, then VHDL In generates a single sheet schematic. If the Sheet Border Size is<em> A, B, C, D, E</em>, or <em>F </em>and the system cannot fit the schematic onto one sheet, it creates a multisheet schematic. A multisheet schematic has one index sheet and many schematic sheets. The default is <em>none</em>.</p>
<p>
<a id="pgfId-1014461"></a>This corresponds to the <a href="chap8.html#sheetBorderSize">sheetBorderSize</a><strong> </strong>parameter in a parameter file.</p>
<p>
<a id="pgfId-1014467"></a><em>Maximum Number of Rows</em><a id="MaxiNumberRows"></a></p>
<p>
<a id="pgfId-1019488"></a>This <a id="marker-1014463"></a><a id="marker-1014464"></a><a id="marker-1014465"></a>is the maximum number of rows of <h-hot><a href="glossary.html#component">components</a></h-hot> allowed on each generated schematic sheet. The system uses this option only if it creates a multisheet schematic. The value must be an integer from 1 to 1024. The default is 1024.</p>
<p>
<a id="pgfId-1014468"></a>Because of the size of the components and the size of the sheet, VHDL In might not be able to place the maximum number of rows on a sheet. If you specify a value that is too large for the size of the instance symbols and the size of the sheet, VHDL In places as many rows as it can fit on each sheet up to the maximum of 1024.</p>
<p>
<a id="pgfId-1014470"></a>This corresponds to the <a href="chap8.html#maxNoRows">maxNoRows</a> parameter in a parameter file.</p>
<p>
<a id="pgfId-1014475"></a><em>Maximum Number of Columns</em><a id="MaxiNumberColumns"></a> <strong></strong><a id="marker-1014472"></a><a id="marker-1014473"></a><a id="marker-1014474"></a></p>
<p>
<a id="pgfId-1019517"></a>This is the maximum number of columns of components allowed on each generated schematic sheet. VHDL In uses this option only if it creates a multisheet schematic. The value must be an integer from 1 to 1024. The default is 1024.</p>
<p>
<a id="pgfId-1014476"></a>Because of the size of the components and the size of the sheet, VHDL In might not be able to place the maximum number of columns on a sheet. If you specify a value that is too large for the size of the instance symbols and the size of the sheet, VHDL In places as many columns as it can fit on each sheet up to the maximum of 1024.</p>
<p>
<a id="pgfId-1014478"></a>This corresponds to the <a href="chap8.html#maxNoCols">maxNoCols</a> parameter in a parameter file.</p>
<p>
<a id="pgfId-1014483"></a><em>Font Height </em><a id="FonHeight"></a><strong></strong><a id="marker-1014480"></a><a id="marker-1014481"></a><a id="marker-1014482"></a></p>
<p>
<a id="pgfId-1019524"></a>This option controls the height of the font used for pin, wire, and instance labels. The value is in user units. Pin labels are scaled down to 75 percent of the specified size. The default is 0.0625.</p>
<p>
<a id="pgfId-1014485"></a>This corresponds to the <a href="chap8.html#fontHeight">fontHeight</a> parameter in a parameter file.</p>
<p>
<a id="pgfId-1014490"></a><em>Line To Line Spacing</em><a id="LintoLinSpacing"></a> <strong></strong><a id="marker-1014487"></a><a id="marker-1014488"></a><a id="marker-1014489"></a></p>
<p>
<a id="pgfId-1019537"></a>This option controls the spacing between two adjacent nets. The value is in user units. The value ranges from 0.0 to 1000000.0. The default is 0.2.</p>
<p>
<a id="pgfId-1014492"></a>This corresponds to the <a href="chap8.html#lineLineSpacing">lineLineSpacing</a> parameter in a parameter file.</p>
<p>
<a id="pgfId-1014497"></a><em>Line To Component Spacing</em><a id="LintoCompSpacing"></a> </p>
<p>
<a id="pgfId-1019547"></a>This option <a id="marker-1014494"></a><strong></strong><a id="marker-1014495"></a><a id="marker-1014496"></a>controls the spacing between a component instance and an adjacent net. The value is in user units. The value ranges from 0.0 to 1000000.0. The default is 0.5.</p>
<p>
<a id="pgfId-1014499"></a>This corresponds to the <a href="chap8.html#lineComponentSpacing">lineComponentSpacing</a> parameter in a parameter file.</p>
<p>
<a id="pgfId-1014504"></a><em>Component Density </em><a id="CompDensity"></a></p>
<p>
<a id="pgfId-1019554"></a>This option <a id="marker-1014501"></a><strong></strong><a id="marker-1014502"></a><a id="marker-1014503"></a>controls the number of components allowed on a single sheet in the case of schematics that instantiate sheet borders. The value ranges from 0 to 100. The higher the density value, the greater the number of components on one page. The default is 0.</p>
<p>
<a id="pgfId-1014506"></a>This corresponds to the <a href="chap8.html#componentDensity">componentDensity</a> parameter in a parameter file.</p>
<p>
<a id="pgfId-1014511"></a><em>Pin Placement </em><a id="PinPlace"></a></p>
<p>
<a id="pgfId-1019561"></a>This option <a id="marker-1014508"></a><strong></strong><a id="marker-1014509"></a><a id="marker-1014510"></a>controls whether pins are placed in the generated schematic on the left and right sides only, on all four sides, or specified on a per pin basis in a pin placement file. The default is Left and Right Sides.</p>
<p>
<a id="pgfId-1017776"></a><em>Text to Symbol Generator Files</em><a id="VHDLInTSGFiles"></a><a id="marker-1017775"></a></p>
<p>
<a id="pgfId-1018152"></a>Specify a space-separated list of tsg files to be used by VHDL In to generate the symbols in the target library. VHDL In internally runs the Text-to-Symbol generator, a tool that reads the symbol descriptions given in the tsg files to create symbol views. </p>
<p>
<a id="pgfId-1018153"></a>For more details about the Text-to-Symbol generator and the tsg files, see <h-hot><a actuate="user" class="URL" href="../comphelp/appB.html#firstpage" show="replace" xml:link="simple">Text-to-Symbol Generator</a></h-hot> in Virtuoso Schematic Editor L User Guide.</p>

<div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-1017828"></a>
If the tsg files are given, the direction of pins specified by the <a href="chap3.html#PinPlace">Pin Placement</a> option is ignored. Pins are placed on symbols as defined in the tsg files.</div>

<p>
<a id="pgfId-1017835"></a><em>Full Place and Route </em><a id="FullPlace"></a><strong></strong><a id="marker-1017832"></a><a id="marker-1017833"></a><a id="marker-1017834"></a></p>
<p>
<a id="pgfId-1019571"></a>This option controls whether the generated schematic is fully placed and routed. Disabling this option causes VHDL In to generate a schematic that is connected by name only, which improves schematic generation performance in both time and memory. This option is selected by default.</p>
<p>
<a id="pgfId-1014518"></a>This corresponds to the <a href="chap8.html#fullPlaceRouteSchematic">fullPlaceRouteSchematic</a> parameter in a parameter file.</p>
<p>
<a id="pgfId-1014523"></a><em>Generate Square Schematics</em><a id="GenSquareSchematics"></a> <strong></strong><a id="marker-1014520"></a><a id="marker-1014521"></a><a id="marker-1014522"></a></p>
<p>
<a id="pgfId-1019582"></a>This option controls whether disproportionately long columns of components are broken up into many columns. This option is selected by default.</p>
<p>
<a id="pgfId-1014525"></a>This corresponds to the <a href="chap8.html#squareSchematics">squareSchematics</a> parameter in a parameter file.</p>
<p>
<a id="pgfId-1014530"></a><em>Minimize Crossovers</em><a id="MinCrossovers"></a> </p>
<p>
<a id="pgfId-1019591"></a>This option <a id="marker-1014527"></a><strong></strong><a id="marker-1014528"></a><a id="marker-1014529"></a>controls the aesthetic quality of the generated schematic by minimizing net crossovers. This option is selected by default.</p>
<p>
<a id="pgfId-1014532"></a>This corresponds to the <a href="chap8.html#minimizeCrossovers">minimizeCrossovers</a> parameter in a parameter file.</p>
<p>
<a id="pgfId-1014537"></a><em>Optimize Wire Label Locations</em><a id="OptiWire"></a> <strong></strong><a id="marker-1014534"></a><a id="marker-1014535"></a><a id="marker-1014536"></a></p>
<p>
<a id="pgfId-1019598"></a>This option controls whether the location of wire labels is optimized. Disabling this option improves schematic generation performance in both time and memory, but might result in overlapping of names. This option is selected by default.</p>
<p>
<a id="pgfId-1014539"></a>This corresponds to the <a href="chap8.html#optimizeLabels">optimizeLabels</a> parameter in a parameter file.</p>
<p>
<a id="pgfId-1014540"></a><em>Ignore Extra Pins on Symbol </em></p>
<p>
<a id="pgfId-1019606"></a>This option controls the selection of symbols from the reference libraries. If this option is specified and VHDL In finds a reference symbol with the same name as specified in the VHDL design, the symbol will be picked up. The pins not referred will remain unconnected in the schematic. </p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1014541"></a>The symbol will be picked up even if all its pins are not used. </div>

<h4><em>
<a id="pgfId-1019623"></a><strong>Fast Schematic Generation</strong><a id="40120"></a><a id="fastSchGen"></a></em></h4>

<p>
<a id="pgfId-1020173"></a>The options in this group box enable fast generation of the schematic when the design being imported contains a large number of instances or ports. </p>

<p>
<a id="pgfId-1020327"></a></p>
<div class="webflare-div-image">
<img src="images/fastSchGen.gif" /></div>

<p>
<a id="pgfId-1020320"></a>The following table lists the fields in the <em>Fast Schematic Generation</em> group box, with their default values and parameters. You can use the parameters in the parameter file or <code>.cdsenv</code> of VHDL In. For details on the parameter file, see <a href="chap8.html#42491">Chapter 8, &#8220;Creating a Parameter File,&#8221;</a> </p>
<table class="webflareTable" id="#id1020177">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1020179">
<a id="pgfId-1020179"></a>Field</span>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1020181">
<a id="pgfId-1020181"></a>Default Value</span>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1020183">
<a id="pgfId-1020183"></a>Parameter</span>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1020185"></a><em>Generate Fast Schematic</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1020187"></a><code>On</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1020189"></a><code>generateFastSchematic</code> </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1020191"></a><em>Instances Greater Than</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1020193"></a><code>20000</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1020195"></a><code>fastSchematicMaxInst</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1020197"></a><em>Ports Greater Than</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1020199"></a><code>5000</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1020201"></a><code>fastSchematicMaxPort</code> </p>
</td>
</tr>
</tbody></table>
<p>
<a id="pgfId-1020091"></a>To use this feature, select the <em>Generate Fast Schematic</em> check box and specify the number of instances and ports in their respective fields. If the number of instances or ports in the design exceeds the specified number, the tool generates a schematic in which the instances are placed in a two-dimensional array without any routing, and the connectivity of the nets is indicated by names. </p>
<p>
<a id="pgfId-1020092"></a><strong>Notes:</strong></p>
<ul><li>
<a id="pgfId-1019703"></a>To enable the fast schematic generation feature without considering the number of instances or ports in the designs being imported, select <em>Generate Fast Schematic</em> and type <code>0</code> in the <em>Instances Greater Than</em> and <em>Ports Greater Than</em> fields. </li><li>
<a id="pgfId-1019837"></a>If you disable the fast schematic generation feature, and the design has a large number of instances and ports, schematic generation can take significant time to place and route the instances and nets.</li></ul>


<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap2.html" id="prev" title="Getting Started with VHDL In">Getting Started with VHDL In</a></em></b><b><em><a href="chap4.html" id="nex" title="Importing a Simple VHDL Design">Importing a Simple VHDL Design</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>