Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Aug 20 02:31:55 2018
| Host         : nicolas-xeon running 64-bit unknown
| Command      : report_control_sets -verbose -file Exp9reloj_control_sets_placed.rpt
| Design       : Exp9reloj
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    25 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           14 |
| No           | No                    | Yes                    |              22 |            8 |
| No           | Yes                   | No                     |             190 |           64 |
| Yes          | No                    | No                     |              66 |           21 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------+----------------------------------------+----------------------------+------------------+----------------+
|               Clock Signal               |              Enable Signal             |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------------------------------+----------------------------------------+----------------------------+------------------+----------------+
|  right_repeater/main_counter/clk_counter |                                        | btn_r/AR[0]                |                1 |              2 |
|  left_repeater/main_counter/clk_counter  |                                        | btn_l/AR[0]                |                1 |              2 |
|  _7segdrv/divider/count_reg[2]           |                                        |                            |                2 |              3 |
|  CLK100MHZ_IBUF_BUFG                     | conv_bcd_seconds/shift[3]_i_1_n_0      |                            |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                     | conv_bcd_minutes/shift[7]_i_1__0_n_0   |                            |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                     | conv_bcd_minutes/shift[3]_i_1__0_n_0   |                            |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                     | conv_bcd_hours/shift[7]_i_1__1_n_0     |                            |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                     | conv_bcd_hours/shift[3]_i_1__1_n_0     |                            |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG                     | conv_bcd_seconds/shift[7]_i_1_n_0      |                            |                1 |              4 |
|  clkdiv_seconds/seconds_clk              |                                        | btn_reset_db_/AR[0]        |                2 |              6 |
|  CLK100MHZ_IBUF_BUFG                     | conv_bcd_minutes/counter[5]_i_1__0_n_0 |                            |                2 |              6 |
|  CLK100MHZ_IBUF_BUFG                     | conv_bcd_seconds/counter[5]_i_1_n_0    |                            |                2 |              6 |
|  CLK100MHZ_IBUF_BUFG                     | conv_bcd_hours/counter[5]_i_1__1_n_0   |                            |                3 |              6 |
|  btn_l/CLK                               |                                        | minutes/reset_minutes      |                2 |              6 |
|  btn_r/CLK                               |                                        | hours/reset_hours          |                2 |              6 |
|  CLK100MHZ_IBUF_BUFG                     | conv_bcd_hours/bcd[7]_i_1__1_n_0       |                            |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG                     | conv_bcd_seconds/bcd0                  |                            |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG                     | conv_bcd_minutes/bcd[7]_i_1__0_n_0     |                            |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG                     |                                        | btn_l/PB_cnt               |                4 |             15 |
|  CLK100MHZ_IBUF_BUFG                     |                                        | btn_r/PB_cnt               |                4 |             15 |
|  CLK100MHZ_IBUF_BUFG                     |                                        | btn_c/PB_cnt               |                4 |             15 |
|  CLK100MHZ_IBUF_BUFG                     |                                        | btn_reset_db_/PB_cnt       |                4 |             15 |
|  CLK100MHZ_IBUF_BUFG                     |                                        |                            |               12 |             29 |
|  CLK100MHZ_IBUF_BUFG                     |                                        | _7segdrv/divider/clk_out   |                8 |             31 |
|  CLK100MHZ_IBUF_BUFG                     |                                        | btn_reset_db_/btn_reset_db |               40 |             99 |
+------------------------------------------+----------------------------------------+----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 3      |                     1 |
| 4      |                     6 |
| 6      |                     6 |
| 8      |                     3 |
| 15     |                     4 |
| 16+    |                     3 |
+--------+-----------------------+


