Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon Jun  3 04:19:22 2019
| Host         : travis-job-1b3ba675-baff-4f2c-a406-4f839780ff8a running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a50t-fgg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.015        0.000                      0                15004        0.050        0.000                      0                15000        0.264        0.000                       0                  5053  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_clocks_rx           {0.000 4.000}        8.000           125.000         
eth_rx_clk              {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx     {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx90   {2.000 6.000}        8.000           125.000         
  ethphy_pll_fb         {0.000 4.000}        8.000           125.000         
eth_tx_clk              {0.000 4.000}        8.000           125.000         
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     1  
  netsoc_pll_clk200           2.744        0.000                      0                   13        0.247        0.000                      0                   13        0.264        0.000                       0                    11  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                             5.845        0.000                       0                     1  
eth_rx_clk                    1.294        0.000                      0                  428        0.081        0.000                      0                  428        2.000        0.000                       0                   152  
  ethphy_pll_clk_tx                                                                                                                                                       5.845        0.000                       0                     2  
  ethphy_pll_clk_tx90                                                                                                                                                     5.845        0.000                       0                     3  
  ethphy_pll_fb                                                                                                                                                           6.751        0.000                       0                     2  
eth_tx_clk                    0.582        0.000                      0                  226        0.121        0.000                      0                  226        3.500        0.000                       0                   102  
sys_clk                       0.015        0.000                      0                14333        0.050        0.000                      0                14333        3.750        0.000                       0                  4694  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                   netsoc_pll_clk200        3.670        0.000                      0                    1                                                                        
                   eth_rx_clk               2.461        0.000                      0                    1                                                                        
                   eth_tx_clk               2.316        0.000                      0                    1                                                                        
                   sys_clk                  2.385        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.617     6.205    clk200_clk
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDSE (Prop_fdse_C_Q)         0.419     6.624 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.525    netsoc_reset_counter[1]
    SLICE_X65Y65         LUT4 (Prop_lut4_I0_O)        0.299     7.824 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.203    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.500    10.855    clk200_clk
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.350    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X65Y65         FDSE (Setup_fdse_C_CE)      -0.205    10.947    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.947    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.617     6.205    clk200_clk
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDSE (Prop_fdse_C_Q)         0.419     6.624 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.525    netsoc_reset_counter[1]
    SLICE_X65Y65         LUT4 (Prop_lut4_I0_O)        0.299     7.824 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.203    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.500    10.855    clk200_clk
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.350    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X65Y65         FDSE (Setup_fdse_C_CE)      -0.205    10.947    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.947    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.617     6.205    clk200_clk
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDSE (Prop_fdse_C_Q)         0.419     6.624 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.525    netsoc_reset_counter[1]
    SLICE_X65Y65         LUT4 (Prop_lut4_I0_O)        0.299     7.824 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.203    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.500    10.855    clk200_clk
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.350    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X65Y65         FDSE (Setup_fdse_C_CE)      -0.205    10.947    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.947    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.617     6.205    clk200_clk
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDSE (Prop_fdse_C_Q)         0.419     6.624 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.525    netsoc_reset_counter[1]
    SLICE_X65Y65         LUT4 (Prop_lut4_I0_O)        0.299     7.824 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.203    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.500    10.855    clk200_clk
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.350    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X65Y65         FDSE (Setup_fdse_C_CE)      -0.205    10.947    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.947    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.718ns (34.765%)  route 1.347ns (65.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.616     6.204    clk200_clk
    SLICE_X65Y66         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDPE (Prop_fdpe_C_Q)         0.419     6.623 r  FDPE_3/Q
                         net (fo=5, routed)           0.949     7.572    clk200_rst
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.299     7.871 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.398     8.269    netsoc_ic_reset_i_1_n_0
    SLICE_X64Y65         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.500    10.855    clk200_clk
    SLICE_X64Y65         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism              0.326    11.181    
                         clock uncertainty           -0.053    11.128    
    SLICE_X64Y65         FDRE (Setup_fdre_C_D)       -0.031    11.097    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.097    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.746ns (45.711%)  route 0.886ns (54.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.617     6.205    clk200_clk
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDSE (Prop_fdse_C_Q)         0.419     6.624 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.886     7.510    netsoc_reset_counter[1]
    SLICE_X65Y65         LUT2 (Prop_lut2_I1_O)        0.327     7.837 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     7.837    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.500    10.855    clk200_clk
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.350    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X65Y65         FDSE (Setup_fdse_C_D)        0.075    11.227    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.227    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                  3.390    

Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.419ns (45.925%)  route 0.493ns (54.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.616     6.204    clk200_clk
    SLICE_X65Y66         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDPE (Prop_fdpe_C_Q)         0.419     6.623 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.116    clk200_rst
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.500    10.855    clk200_clk
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.326    11.181    
                         clock uncertainty           -0.053    11.128    
    SLICE_X65Y65         FDSE (Setup_fdse_C_S)       -0.604    10.524    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.524    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  3.408    

Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.419ns (45.925%)  route 0.493ns (54.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.616     6.204    clk200_clk
    SLICE_X65Y66         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDPE (Prop_fdpe_C_Q)         0.419     6.623 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.116    clk200_rst
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.500    10.855    clk200_clk
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.326    11.181    
                         clock uncertainty           -0.053    11.128    
    SLICE_X65Y65         FDSE (Setup_fdse_C_S)       -0.604    10.524    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.524    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  3.408    

Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.419ns (45.925%)  route 0.493ns (54.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.616     6.204    clk200_clk
    SLICE_X65Y66         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDPE (Prop_fdpe_C_Q)         0.419     6.623 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.116    clk200_rst
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.500    10.855    clk200_clk
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.326    11.181    
                         clock uncertainty           -0.053    11.128    
    SLICE_X65Y65         FDSE (Setup_fdse_C_S)       -0.604    10.524    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.524    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  3.408    

Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.419ns (45.925%)  route 0.493ns (54.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.748    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.836 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.492    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.588 r  BUFG_3/O
                         net (fo=9, routed)           1.616     6.204    clk200_clk
    SLICE_X65Y66         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDPE (Prop_fdpe_C_Q)         0.419     6.623 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.116    clk200_rst
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     6.425 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.605    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.688 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.265    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.356 r  BUFG_3/O
                         net (fo=9, routed)           1.500    10.855    clk200_clk
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.326    11.181    
                         clock uncertainty           -0.053    11.128    
    SLICE_X65Y65         FDSE (Setup_fdse_C_S)       -0.604    10.524    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.524    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  3.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.587     1.867    clk200_clk
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDSE (Prop_fdse_C_Q)         0.141     2.008 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.170     2.178    netsoc_reset_counter[0]
    SLICE_X65Y65         LUT4 (Prop_lut4_I1_O)        0.043     2.221 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.221    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.855     2.415    clk200_clk
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.867    
    SLICE_X65Y65         FDSE (Hold_fdse_C_D)         0.107     1.974    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.587     1.867    clk200_clk
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDSE (Prop_fdse_C_Q)         0.141     2.008 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.170     2.178    netsoc_reset_counter[0]
    SLICE_X65Y65         LUT3 (Prop_lut3_I1_O)        0.045     2.223 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.223    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.855     2.415    clk200_clk
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.867    
    SLICE_X65Y65         FDSE (Hold_fdse_C_D)         0.092     1.959    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.590%)  route 0.187ns (59.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.586     1.866    clk200_clk
    SLICE_X65Y66         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDPE (Prop_fdpe_C_Q)         0.128     1.994 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.181    clk200_rst
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.855     2.415    clk200_clk
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.534     1.881    
    SLICE_X65Y65         FDSE (Hold_fdse_C_S)        -0.072     1.809    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.590%)  route 0.187ns (59.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.586     1.866    clk200_clk
    SLICE_X65Y66         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDPE (Prop_fdpe_C_Q)         0.128     1.994 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.181    clk200_rst
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.855     2.415    clk200_clk
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.534     1.881    
    SLICE_X65Y65         FDSE (Hold_fdse_C_S)        -0.072     1.809    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.590%)  route 0.187ns (59.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.586     1.866    clk200_clk
    SLICE_X65Y66         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDPE (Prop_fdpe_C_Q)         0.128     1.994 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.181    clk200_rst
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.855     2.415    clk200_clk
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.534     1.881    
    SLICE_X65Y65         FDSE (Hold_fdse_C_S)        -0.072     1.809    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.590%)  route 0.187ns (59.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.586     1.866    clk200_clk
    SLICE_X65Y66         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDPE (Prop_fdpe_C_Q)         0.128     1.994 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.181    clk200_rst
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.855     2.415    clk200_clk
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.534     1.881    
    SLICE_X65Y65         FDSE (Hold_fdse_C_S)        -0.072     1.809    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.185ns (37.805%)  route 0.304ns (62.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.587     1.867    clk200_clk
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDSE (Prop_fdse_C_Q)         0.141     2.008 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.304     2.312    netsoc_reset_counter[0]
    SLICE_X65Y65         LUT2 (Prop_lut2_I0_O)        0.044     2.356 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.356    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.855     2.415    clk200_clk
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.867    
    SLICE_X65Y65         FDSE (Hold_fdse_C_D)         0.107     1.974    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.932%)  route 0.304ns (62.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.587     1.867    clk200_clk
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDSE (Prop_fdse_C_Q)         0.141     2.008 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.304     2.312    netsoc_reset_counter[0]
    SLICE_X65Y65         LUT1 (Prop_lut1_I0_O)        0.045     2.357 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.357    netsoc_reset_counter0[0]
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.855     2.415    clk200_clk
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.867    
    SLICE_X65Y65         FDSE (Hold_fdse_C_D)         0.091     1.958    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.807%)  route 0.293ns (61.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.587     1.867    clk200_clk
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDSE (Prop_fdse_C_Q)         0.141     2.008 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.165     2.173    netsoc_reset_counter[0]
    SLICE_X65Y65         LUT6 (Prop_lut6_I1_O)        0.045     2.218 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.128     2.346    netsoc_ic_reset_i_1_n_0
    SLICE_X64Y65         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.855     2.415    clk200_clk
    SLICE_X64Y65         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.535     1.880    
    SLICE_X64Y65         FDRE (Hold_fdre_C_D)         0.059     1.939    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.226ns (49.348%)  route 0.232ns (50.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  BUFG_3/O
                         net (fo=9, routed)           0.587     1.867    clk200_clk
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDSE (Prop_fdse_C_Q)         0.128     1.995 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.111    netsoc_reset_counter[3]
    SLICE_X65Y65         LUT4 (Prop_lut4_I3_O)        0.098     2.209 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.325    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.932    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.985 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.531    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  BUFG_3/O
                         net (fo=9, routed)           0.855     2.415    clk200_clk
    SLICE_X65Y65         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.867    
    SLICE_X65Y65         FDSE (Hold_fdse_C_CE)       -0.039     1.828    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.497    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y66     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y66     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y65     netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y65     netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y65     netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y65     netsoc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y66     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y66     FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y65     netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y65     netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y65     netsoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y65     netsoc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y65     netsoc_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y65     netsoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y65     netsoc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y65     netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y66     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y66     FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y65     netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y65     netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y65     netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y65     netsoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y65     netsoc_ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y66     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y66     FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y65     netsoc_reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y4     ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y4     ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y9     ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y9     ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y29    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y8     OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.294ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 1.324ns (20.267%)  route 5.209ns (79.733%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 9.446 - 8.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.562     1.562    eth_rx_clk
    SLICE_X15Y15         FDRE                                         r  ethphy_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  ethphy_source_payload_data_reg[2]/Q
                         net (fo=16, routed)          0.918     2.937    p_13_in50_in
    SLICE_X28Y13         LUT2 (Prop_lut2_I0_O)        0.124     3.061 r  ethmac_crc32_checker_crc_reg[15]_i_2/O
                         net (fo=4, routed)           0.958     4.019    ethmac_crc32_checker_crc_reg[15]_i_2_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124     4.143 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.832     4.975    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X29Y14         LUT4 (Prop_lut4_I2_O)        0.124     5.099 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.402     5.501    ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X29Y14         LUT6 (Prop_lut6_I1_O)        0.124     5.625 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.403     6.028    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.152 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.263     6.415    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.539 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.429     6.969    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.093 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.003     8.095    ethmac_crc32_checker_source_source_payload_error
    SLICE_X46Y10         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.446     9.446    eth_rx_clk
    SLICE_X46Y10         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.008     9.454    
                         clock uncertainty           -0.035     9.419    
    SLICE_X46Y10         FDRE (Setup_fdre_C_D)       -0.030     9.389    ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                          9.389    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.305ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 1.324ns (20.422%)  route 5.159ns (79.578%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 9.445 - 8.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.562     1.562    eth_rx_clk
    SLICE_X15Y15         FDRE                                         r  ethphy_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  ethphy_source_payload_data_reg[2]/Q
                         net (fo=16, routed)          0.918     2.937    p_13_in50_in
    SLICE_X28Y13         LUT2 (Prop_lut2_I0_O)        0.124     3.061 r  ethmac_crc32_checker_crc_reg[15]_i_2/O
                         net (fo=4, routed)           0.958     4.019    ethmac_crc32_checker_crc_reg[15]_i_2_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124     4.143 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.832     4.975    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X29Y14         LUT4 (Prop_lut4_I2_O)        0.124     5.099 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.402     5.501    ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X29Y14         LUT6 (Prop_lut6_I1_O)        0.124     5.625 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.403     6.028    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.152 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.263     6.415    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.539 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.429     6.969    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.093 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.953     8.046    ethmac_crc32_checker_source_source_payload_error
    SLICE_X43Y10         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.445     9.445    eth_rx_clk
    SLICE_X43Y10         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.008     9.453    
                         clock uncertainty           -0.035     9.418    
    SLICE_X43Y10         FDRE (Setup_fdre_C_D)       -0.067     9.351    ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.438ns  (logic 1.324ns (20.566%)  route 5.114ns (79.434%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 9.446 - 8.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.562     1.562    eth_rx_clk
    SLICE_X15Y15         FDRE                                         r  ethphy_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  ethphy_source_payload_data_reg[2]/Q
                         net (fo=16, routed)          0.918     2.937    p_13_in50_in
    SLICE_X28Y13         LUT2 (Prop_lut2_I0_O)        0.124     3.061 r  ethmac_crc32_checker_crc_reg[15]_i_2/O
                         net (fo=4, routed)           0.958     4.019    ethmac_crc32_checker_crc_reg[15]_i_2_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124     4.143 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.832     4.975    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X29Y14         LUT4 (Prop_lut4_I2_O)        0.124     5.099 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.402     5.501    ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X29Y14         LUT6 (Prop_lut6_I1_O)        0.124     5.625 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.403     6.028    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.152 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.263     6.415    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.539 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.429     6.969    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.093 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.908     8.000    ethmac_crc32_checker_source_source_payload_error
    SLICE_X44Y10         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.446     9.446    eth_rx_clk
    SLICE_X44Y10         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.008     9.454    
                         clock uncertainty           -0.035     9.419    
    SLICE_X44Y10         FDRE (Setup_fdre_C_D)       -0.081     9.338    ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                          9.338    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.382ns  (logic 1.324ns (20.746%)  route 5.058ns (79.254%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 9.444 - 8.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.562     1.562    eth_rx_clk
    SLICE_X15Y15         FDRE                                         r  ethphy_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  ethphy_source_payload_data_reg[2]/Q
                         net (fo=16, routed)          0.918     2.937    p_13_in50_in
    SLICE_X28Y13         LUT2 (Prop_lut2_I0_O)        0.124     3.061 r  ethmac_crc32_checker_crc_reg[15]_i_2/O
                         net (fo=4, routed)           0.958     4.019    ethmac_crc32_checker_crc_reg[15]_i_2_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124     4.143 r  ethmac_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=2, routed)           0.832     4.975    ethmac_crc32_checker_crc_reg[13]_i_2_n_0
    SLICE_X29Y14         LUT4 (Prop_lut4_I2_O)        0.124     5.099 r  ethmac_crc32_checker_crc_reg[13]_i_1/O
                         net (fo=2, routed)           0.402     5.501    ethmac_crc32_checker_crc_next_reg[13]
    SLICE_X29Y14         LUT6 (Prop_lut6_I1_O)        0.124     5.625 r  ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.403     6.028    ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.152 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.263     6.415    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.539 r  ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.429     6.969    ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.093 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.852     7.944    ethmac_crc32_checker_source_source_payload_error
    SLICE_X44Y12         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.444     9.444    eth_rx_clk
    SLICE_X44Y12         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.008     9.452    
                         clock uncertainty           -0.035     9.417    
    SLICE_X44Y12         FDRE (Setup_fdre_C_D)       -0.067     9.350    ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                          9.350    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.236ns  (logic 1.399ns (22.436%)  route 4.837ns (77.564%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 9.445 - 8.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.569     1.569    eth_rx_clk
    SLICE_X48Y8          FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456     2.025 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           1.035     3.060    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.124     3.184 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.617    storage_12_reg_i_11_n_0
    SLICE_X45Y8          LUT5 (Prop_lut5_I0_O)        0.124     3.741 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.506     4.247    storage_12_reg_i_8_n_0
    SLICE_X44Y8          LUT5 (Prop_lut5_I4_O)        0.124     4.371 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.443     4.814    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X44Y7          LUT2 (Prop_lut2_I0_O)        0.120     4.934 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.672     5.605    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I0_O)        0.327     5.932 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.777     6.709    ethmac_crc32_checker_sink_sink_ready
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.124     6.833 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.972     7.805    ethmac_crc32_checker_crc_ce
    SLICE_X15Y14         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.445     9.445    eth_rx_clk
    SLICE_X15Y14         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[1]/C
                         clock pessimism              0.008     9.453    
                         clock uncertainty           -0.035     9.418    
    SLICE_X15Y14         FDSE (Setup_fdse_C_CE)      -0.205     9.213    ethmac_crc32_checker_crc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.213    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 1.399ns (22.955%)  route 4.696ns (77.045%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 9.446 - 8.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.569     1.569    eth_rx_clk
    SLICE_X48Y8          FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456     2.025 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           1.035     3.060    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.124     3.184 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.617    storage_12_reg_i_11_n_0
    SLICE_X45Y8          LUT5 (Prop_lut5_I0_O)        0.124     3.741 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.506     4.247    storage_12_reg_i_8_n_0
    SLICE_X44Y8          LUT5 (Prop_lut5_I4_O)        0.124     4.371 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.443     4.814    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X44Y7          LUT2 (Prop_lut2_I0_O)        0.120     4.934 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.672     5.605    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I0_O)        0.327     5.932 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.777     6.709    ethmac_crc32_checker_sink_sink_ready
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.124     6.833 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.831     7.664    ethmac_crc32_checker_crc_ce
    SLICE_X15Y12         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.446     9.446    eth_rx_clk
    SLICE_X15Y12         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[15]/C
                         clock pessimism              0.008     9.454    
                         clock uncertainty           -0.035     9.419    
    SLICE_X15Y12         FDSE (Setup_fdse_C_CE)      -0.205     9.214    ethmac_crc32_checker_crc_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          9.214    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[25]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 1.399ns (22.955%)  route 4.696ns (77.045%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 9.446 - 8.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.569     1.569    eth_rx_clk
    SLICE_X48Y8          FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456     2.025 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           1.035     3.060    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.124     3.184 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.617    storage_12_reg_i_11_n_0
    SLICE_X45Y8          LUT5 (Prop_lut5_I0_O)        0.124     3.741 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.506     4.247    storage_12_reg_i_8_n_0
    SLICE_X44Y8          LUT5 (Prop_lut5_I4_O)        0.124     4.371 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.443     4.814    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X44Y7          LUT2 (Prop_lut2_I0_O)        0.120     4.934 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.672     5.605    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I0_O)        0.327     5.932 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.777     6.709    ethmac_crc32_checker_sink_sink_ready
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.124     6.833 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.831     7.664    ethmac_crc32_checker_crc_ce
    SLICE_X15Y12         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.446     9.446    eth_rx_clk
    SLICE_X15Y12         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[25]/C
                         clock pessimism              0.008     9.454    
                         clock uncertainty           -0.035     9.419    
    SLICE_X15Y12         FDSE (Setup_fdse_C_CE)      -0.205     9.214    ethmac_crc32_checker_crc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          9.214    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 1.399ns (22.955%)  route 4.696ns (77.045%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 9.446 - 8.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.569     1.569    eth_rx_clk
    SLICE_X48Y8          FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456     2.025 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           1.035     3.060    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.124     3.184 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.617    storage_12_reg_i_11_n_0
    SLICE_X45Y8          LUT5 (Prop_lut5_I0_O)        0.124     3.741 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.506     4.247    storage_12_reg_i_8_n_0
    SLICE_X44Y8          LUT5 (Prop_lut5_I4_O)        0.124     4.371 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.443     4.814    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X44Y7          LUT2 (Prop_lut2_I0_O)        0.120     4.934 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.672     5.605    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I0_O)        0.327     5.932 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.777     6.709    ethmac_crc32_checker_sink_sink_ready
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.124     6.833 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.831     7.664    ethmac_crc32_checker_crc_ce
    SLICE_X15Y12         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.446     9.446    eth_rx_clk
    SLICE_X15Y12         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[3]/C
                         clock pessimism              0.008     9.454    
                         clock uncertainty           -0.035     9.419    
    SLICE_X15Y12         FDSE (Setup_fdse_C_CE)      -0.205     9.214    ethmac_crc32_checker_crc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.214    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.695ns  (logic 1.399ns (24.564%)  route 4.296ns (75.436%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 9.440 - 8.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.569     1.569    eth_rx_clk
    SLICE_X48Y8          FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456     2.025 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           1.035     3.060    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.124     3.184 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.617    storage_12_reg_i_11_n_0
    SLICE_X45Y8          LUT5 (Prop_lut5_I0_O)        0.124     3.741 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.506     4.247    storage_12_reg_i_8_n_0
    SLICE_X44Y8          LUT5 (Prop_lut5_I4_O)        0.124     4.371 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.443     4.814    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X44Y7          LUT2 (Prop_lut2_I0_O)        0.120     4.934 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.672     5.605    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I0_O)        0.327     5.932 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.449     6.381    ethmac_crc32_checker_sink_sink_ready
    SLICE_X36Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.505 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=16, routed)          0.760     7.265    storage_10_reg_0_7_0_5/WE
    SLICE_X34Y12         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.440     9.440    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y12         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.008     9.448    
                         clock uncertainty           -0.035     9.413    
    SLICE_X34Y12         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.880    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.695ns  (logic 1.399ns (24.564%)  route 4.296ns (75.436%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 9.440 - 8.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.569     1.569    eth_rx_clk
    SLICE_X48Y8          FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456     2.025 r  ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           1.035     3.060    ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.124     3.184 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.433     3.617    storage_12_reg_i_11_n_0
    SLICE_X45Y8          LUT5 (Prop_lut5_I0_O)        0.124     3.741 r  storage_12_reg_i_8/O
                         net (fo=3, routed)           0.506     4.247    storage_12_reg_i_8_n_0
    SLICE_X44Y8          LUT5 (Prop_lut5_I4_O)        0.124     4.371 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.443     4.814    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X44Y7          LUT2 (Prop_lut2_I0_O)        0.120     4.934 r  ethmac_rx_converter_converter_demux[1]_i_2/O
                         net (fo=5, routed)           0.672     5.605    ethmac_rx_converter_converter_demux[1]_i_2_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I0_O)        0.327     5.932 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.449     6.381    ethmac_crc32_checker_sink_sink_ready
    SLICE_X36Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.505 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=16, routed)          0.760     7.265    storage_10_reg_0_7_0_5/WE
    SLICE_X34Y12         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.440     9.440    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y12         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.008     9.448    
                         clock uncertainty           -0.035     9.413    
    SLICE_X34Y12         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     8.880    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                  1.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ethmac_rx_cdc_graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.526%)  route 0.183ns (56.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.565     0.565    eth_rx_clk
    SLICE_X48Y7          FDRE                                         r  ethmac_rx_cdc_graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  ethmac_rx_cdc_graycounter0_q_binary_reg[0]/Q
                         net (fo=8, routed)           0.183     0.889    ethmac_rx_cdc_graycounter0_q_binary[0]
    RAMB36_X1Y1          RAMB36E1                                     r  storage_12_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.878     0.878    eth_rx_clk
    RAMB36_X1Y1          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.624    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.807    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.213%)  route 0.315ns (65.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.563     0.563    eth_rx_clk
    SLICE_X46Y9          FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.164     0.727 r  ethmac_rx_converter_converter_source_payload_data_reg[30]/Q
                         net (fo=1, routed)           0.315     1.042    ethmac_rx_converter_converter_source_payload_data[30]
    RAMB36_X1Y1          RAMB36E1                                     r  storage_12_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.878     0.878    eth_rx_clk
    RAMB36_X1Y1          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.644    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[24])
                                                      0.296     0.940    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.054%)  route 0.286ns (66.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.560     0.560    eth_rx_clk
    SLICE_X35Y11         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.986    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X34Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.829     0.829    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.256     0.573    
    SLICE_X34Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.054%)  route 0.286ns (66.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.560     0.560    eth_rx_clk
    SLICE_X35Y11         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.986    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X34Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.829     0.829    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.256     0.573    
    SLICE_X34Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.054%)  route 0.286ns (66.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.560     0.560    eth_rx_clk
    SLICE_X35Y11         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.986    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X34Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.829     0.829    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.256     0.573    
    SLICE_X34Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.054%)  route 0.286ns (66.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.560     0.560    eth_rx_clk
    SLICE_X35Y11         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.986    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X34Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.829     0.829    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.256     0.573    
    SLICE_X34Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.054%)  route 0.286ns (66.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.560     0.560    eth_rx_clk
    SLICE_X35Y11         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.986    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X34Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.829     0.829    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.256     0.573    
    SLICE_X34Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.054%)  route 0.286ns (66.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.560     0.560    eth_rx_clk
    SLICE_X35Y11         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.986    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X34Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.829     0.829    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.256     0.573    
    SLICE_X34Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_10_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.054%)  route 0.286ns (66.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.560     0.560    eth_rx_clk
    SLICE_X35Y11         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.986    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X34Y11         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.829     0.829    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y11         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.256     0.573    
    SLICE_X34Y11         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.883    storage_10_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.054%)  route 0.286ns (66.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.560     0.560    eth_rx_clk
    SLICE_X35Y11         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     0.986    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X34Y11         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.829     0.829    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y11         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.256     0.573    
    SLICE_X34Y11         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.883    storage_10_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y1     storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y23    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y15    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y25    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y17    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y27    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X29Y17    FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X29Y17    FDPE_9/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X29Y13    ethmac_crc32_checker_crc_reg_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y12    storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y12    storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y12    storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y12    storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y12    storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y12    storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y12    storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y12    storage_10_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y11    storage_10_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y11    storage_10_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y11    storage_10_reg_0_7_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y11    storage_10_reg_0_7_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y11    storage_10_reg_0_7_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y11    storage_10_reg_0_7_6_7/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y11    storage_10_reg_0_7_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y11    storage_10_reg_0_7_6_7/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx
  To Clock:  ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx90
  To Clock:  ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y28    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_fb
  To Clock:  ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.505ns  (logic 3.022ns (46.459%)  route 3.483ns (53.541%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 9.522 - 8.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.612     1.612    eth_tx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[28])
                                                      2.454     4.066 r  storage_11_reg/DOADO[28]
                         net (fo=1, routed)           1.171     5.237    ethmac_tx_converter_converter_sink_payload_data_reg[34]
    SLICE_X8Y1           LUT6 (Prop_lut6_I2_O)        0.124     5.361 r  ODDR_2_i_9/O
                         net (fo=2, routed)           1.163     6.524    ODDR_2_i_9_n_0
    SLICE_X4Y14          LUT4 (Prop_lut4_I3_O)        0.118     6.642 r  ODDR_2_i_7/O
                         net (fo=1, routed)           0.441     7.084    ODDR_2_i_7_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.326     7.410 r  ODDR_2_i_2/O
                         net (fo=1, routed)           0.707     8.117    ethmac_tx_gap_inserter_source_payload_data[4]
    OLOGIC_X0Y22         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.522     9.522    eth_tx_clk
    OLOGIC_X0Y22         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.080     9.602    
                         clock uncertainty           -0.069     9.533    
    OLOGIC_X0Y22         ODDR (Setup_oddr_C_D2)      -0.834     8.699    ODDR_2
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.600ns  (logic 1.771ns (26.835%)  route 4.829ns (73.165%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 9.493 - 8.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.633     1.633    eth_tx_clk
    SLICE_X6Y10          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.478     2.111 r  xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.684     2.795    xilinxmultiregimpl4_regs1[2]
    SLICE_X6Y10          LUT4 (Prop_lut4_I1_O)        0.301     3.096 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.461     3.557    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.124     3.681 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.637     4.318    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X5Y10          LUT3 (Prop_lut3_I0_O)        0.124     4.442 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.431     4.873    ethmac_padding_inserter_source_valid
    SLICE_X4Y9           LUT3 (Prop_lut3_I0_O)        0.124     4.997 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.469     5.466    ethmac_crc32_inserter_source_valid
    SLICE_X5Y6           LUT4 (Prop_lut4_I1_O)        0.124     5.590 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.179     5.769    ethmac_preamble_inserter_sink_ready
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124     5.893 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.437     6.330    ethmac_tx_converter_converter_mux0
    SLICE_X6Y6           LUT3 (Prop_lut3_I2_O)        0.124     6.454 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.335     6.790    ethmac_tx_converter_converter_mux__0
    SLICE_X4Y7           LUT6 (Prop_lut6_I2_O)        0.124     6.914 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.310     7.224    storage_11_reg_i_46_n_0
    SLICE_X6Y7           LUT2 (Prop_lut2_I0_O)        0.124     7.348 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.885     8.233    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.493     9.493    eth_tx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.080     9.573    
                         clock uncertainty           -0.069     9.504    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     8.938    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.938    
                         arrival time                          -8.233    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 3.022ns (47.998%)  route 3.274ns (52.002%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 9.527 - 8.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.612     1.612    eth_tx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454     4.066 r  storage_11_reg/DOADO[14]
                         net (fo=1, routed)           1.166     5.232    ethmac_tx_converter_converter_sink_payload_data_reg[16]
    SLICE_X8Y2           LUT6 (Prop_lut6_I0_O)        0.124     5.356 r  ODDR_4_i_8/O
                         net (fo=2, routed)           1.027     6.383    ODDR_4_i_8_n_0
    SLICE_X3Y14          LUT4 (Prop_lut4_I3_O)        0.118     6.501 r  ODDR_4_i_6/O
                         net (fo=1, routed)           0.434     6.934    ODDR_4_i_6_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I3_O)        0.326     7.260 r  ODDR_4_i_2/O
                         net (fo=1, routed)           0.647     7.908    ethmac_tx_gap_inserter_source_payload_data[6]
    OLOGIC_X0Y18         ODDR                                         r  ODDR_4/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.527     9.527    eth_tx_clk
    OLOGIC_X0Y18         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.080     9.607    
                         clock uncertainty           -0.069     9.538    
    OLOGIC_X0Y18         ODDR (Setup_oddr_C_D2)      -0.834     8.704    ODDR_4
  -------------------------------------------------------------------
                         required time                          8.704    
                         arrival time                          -7.908    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 3.029ns (48.829%)  route 3.174ns (51.171%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 9.527 - 8.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.612     1.612    eth_tx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.066 r  storage_11_reg/DOADO[10]
                         net (fo=1, routed)           1.022     5.088    ethmac_tx_converter_converter_sink_payload_data_reg[12]
    SLICE_X8Y1           LUT6 (Prop_lut6_I0_O)        0.124     5.212 r  ODDR_4_i_7/O
                         net (fo=2, routed)           1.194     6.405    ODDR_4_i_7_n_0
    SLICE_X4Y15          LUT4 (Prop_lut4_I3_O)        0.119     6.524 r  ODDR_4_i_4/O
                         net (fo=1, routed)           0.288     6.812    ODDR_4_i_4_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I3_O)        0.332     7.144 r  ODDR_4_i_1/O
                         net (fo=1, routed)           0.671     7.815    ethmac_tx_gap_inserter_source_payload_data[2]
    OLOGIC_X0Y18         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.527     9.527    eth_tx_clk
    OLOGIC_X0Y18         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.080     9.607    
                         clock uncertainty           -0.069     9.538    
    OLOGIC_X0Y18         ODDR (Setup_oddr_C_D1)      -0.834     8.704    ODDR_4
  -------------------------------------------------------------------
                         required time                          8.704    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.393ns  (logic 1.647ns (25.763%)  route 4.746ns (74.237%))
  Logic Levels:           8  (LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 9.493 - 8.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.633     1.633    eth_tx_clk
    SLICE_X6Y10          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.478     2.111 r  xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.684     2.795    xilinxmultiregimpl4_regs1[2]
    SLICE_X6Y10          LUT4 (Prop_lut4_I1_O)        0.301     3.096 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.461     3.557    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.124     3.681 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.637     4.318    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X5Y10          LUT3 (Prop_lut3_I0_O)        0.124     4.442 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.431     4.873    ethmac_padding_inserter_source_valid
    SLICE_X4Y9           LUT3 (Prop_lut3_I0_O)        0.124     4.997 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.469     5.466    ethmac_crc32_inserter_source_valid
    SLICE_X5Y6           LUT4 (Prop_lut4_I1_O)        0.124     5.590 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.179     5.769    ethmac_preamble_inserter_sink_ready
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124     5.893 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.437     6.330    ethmac_tx_converter_converter_mux0
    SLICE_X6Y6           LUT3 (Prop_lut3_I2_O)        0.124     6.454 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.488     6.942    ethmac_tx_converter_converter_mux__0
    SLICE_X7Y8           LUT4 (Prop_lut4_I0_O)        0.124     7.066 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.961     8.026    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.493     9.493    eth_tx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.080     9.573    
                         clock uncertainty           -0.069     9.504    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.938    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.938    
                         arrival time                          -8.026    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 1.647ns (26.071%)  route 4.670ns (73.929%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 9.493 - 8.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.633     1.633    eth_tx_clk
    SLICE_X6Y10          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.478     2.111 r  xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.684     2.795    xilinxmultiregimpl4_regs1[2]
    SLICE_X6Y10          LUT4 (Prop_lut4_I1_O)        0.301     3.096 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.461     3.557    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.124     3.681 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.637     4.318    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X5Y10          LUT3 (Prop_lut3_I0_O)        0.124     4.442 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.431     4.873    ethmac_padding_inserter_source_valid
    SLICE_X4Y9           LUT3 (Prop_lut3_I0_O)        0.124     4.997 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.469     5.466    ethmac_crc32_inserter_source_valid
    SLICE_X5Y6           LUT4 (Prop_lut4_I1_O)        0.124     5.590 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.179     5.769    ethmac_preamble_inserter_sink_ready
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124     5.893 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.437     6.330    ethmac_tx_converter_converter_mux0
    SLICE_X6Y6           LUT3 (Prop_lut3_I2_O)        0.124     6.454 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.483     6.937    ethmac_tx_converter_converter_mux__0
    SLICE_X7Y8           LUT5 (Prop_lut5_I2_O)        0.124     7.061 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.890     7.951    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.493     9.493    eth_tx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.080     9.573    
                         clock uncertainty           -0.069     9.504    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     8.938    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.938    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 1.647ns (26.128%)  route 4.657ns (73.873%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 9.493 - 8.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.633     1.633    eth_tx_clk
    SLICE_X6Y10          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.478     2.111 r  xilinxmultiregimpl4_regs1_reg[2]/Q
                         net (fo=1, routed)           0.684     2.795    xilinxmultiregimpl4_regs1[2]
    SLICE_X6Y10          LUT4 (Prop_lut4_I1_O)        0.301     3.096 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.461     3.557    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.124     3.681 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.637     4.318    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X5Y10          LUT3 (Prop_lut3_I0_O)        0.124     4.442 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.431     4.873    ethmac_padding_inserter_source_valid
    SLICE_X4Y9           LUT3 (Prop_lut3_I0_O)        0.124     4.997 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.469     5.466    ethmac_crc32_inserter_source_valid
    SLICE_X5Y6           LUT4 (Prop_lut4_I1_O)        0.124     5.590 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.179     5.769    ethmac_preamble_inserter_sink_ready
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124     5.893 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.437     6.330    ethmac_tx_converter_converter_mux0
    SLICE_X6Y6           LUT3 (Prop_lut3_I2_O)        0.124     6.454 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.526     6.980    ethmac_tx_converter_converter_mux__0
    SLICE_X7Y6           LUT2 (Prop_lut2_I1_O)        0.124     7.104 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.833     7.937    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.493     9.493    eth_tx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.080     9.573    
                         clock uncertainty           -0.069     9.504    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     8.938    storage_11_reg
  -------------------------------------------------------------------
                         required time                          8.938    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.935ns  (logic 3.180ns (45.851%)  route 3.755ns (54.149%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 9.514 - 8.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.612     1.612    eth_tx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      2.454     4.066 r  storage_11_reg/DOADO[23]
                         net (fo=1, routed)           1.151     5.217    ethmac_tx_converter_converter_sink_payload_data_reg[27]
    SLICE_X8Y4           LUT6 (Prop_lut6_I1_O)        0.124     5.341 r  ODDR_5_i_7/O
                         net (fo=2, routed)           1.325     6.665    ODDR_5_i_7_n_0
    SLICE_X2Y14          LUT5 (Prop_lut5_I0_O)        0.150     6.815 r  ethmac_crc32_inserter_reg[26]_i_2/O
                         net (fo=13, routed)          0.877     7.692    ethmac_crc32_inserter_reg[26]_i_2_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I4_O)        0.328     8.020 r  ethmac_crc32_inserter_reg[11]_i_2/O
                         net (fo=2, routed)           0.403     8.423    ethmac_crc32_inserter_reg[11]_i_2_n_0
    SLICE_X1Y14          LUT2 (Prop_lut2_I0_O)        0.124     8.547 r  ethmac_crc32_inserter_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     8.547    ethmac_crc32_inserter_next_reg[11]
    SLICE_X1Y14          FDSE                                         r  ethmac_crc32_inserter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.514     9.514    eth_tx_clk
    SLICE_X1Y14          FDSE                                         r  ethmac_crc32_inserter_reg_reg[11]/C
                         clock pessimism              0.080     9.594    
                         clock uncertainty           -0.069     9.525    
    SLICE_X1Y14          FDSE (Setup_fdse_C_D)        0.029     9.554    ethmac_crc32_inserter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.554    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 3.043ns (50.088%)  route 3.032ns (49.912%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 9.522 - 8.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.612     1.612    eth_tx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.066 r  storage_11_reg/DOADO[8]
                         net (fo=1, routed)           0.954     5.020    ethmac_tx_converter_converter_sink_payload_data_reg[10]
    SLICE_X8Y1           LUT6 (Prop_lut6_I0_O)        0.124     5.144 r  ODDR_2_i_8/O
                         net (fo=2, routed)           1.080     6.225    ODDR_2_i_8_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.117     6.342 r  ODDR_2_i_4/O
                         net (fo=1, routed)           0.306     6.648    ODDR_2_i_4_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.348     6.996 r  ODDR_2_i_1/O
                         net (fo=1, routed)           0.691     7.687    ethmac_tx_gap_inserter_source_payload_data[0]
    OLOGIC_X0Y22         ODDR                                         r  ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.522     9.522    eth_tx_clk
    OLOGIC_X0Y22         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.080     9.602    
                         clock uncertainty           -0.069     9.533    
    OLOGIC_X0Y22         ODDR (Setup_oddr_C_D1)      -0.834     8.699    ODDR_2
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -7.687    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.929ns  (logic 3.174ns (45.804%)  route 3.755ns (54.196%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 9.514 - 8.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.612     1.612    eth_tx_clk
    RAMB36_X0Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      2.454     4.066 r  storage_11_reg/DOADO[23]
                         net (fo=1, routed)           1.151     5.217    ethmac_tx_converter_converter_sink_payload_data_reg[27]
    SLICE_X8Y4           LUT6 (Prop_lut6_I1_O)        0.124     5.341 r  ODDR_5_i_7/O
                         net (fo=2, routed)           1.325     6.665    ODDR_5_i_7_n_0
    SLICE_X2Y14          LUT5 (Prop_lut5_I0_O)        0.150     6.815 r  ethmac_crc32_inserter_reg[26]_i_2/O
                         net (fo=13, routed)          0.877     7.692    ethmac_crc32_inserter_reg[26]_i_2_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I4_O)        0.328     8.020 r  ethmac_crc32_inserter_reg[11]_i_2/O
                         net (fo=2, routed)           0.403     8.423    ethmac_crc32_inserter_reg[11]_i_2_n_0
    SLICE_X1Y14          LUT2 (Prop_lut2_I0_O)        0.118     8.541 r  ethmac_crc32_inserter_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     8.541    ethmac_crc32_inserter_next_reg[8]
    SLICE_X1Y14          FDSE                                         r  ethmac_crc32_inserter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.514     9.514    eth_tx_clk
    SLICE_X1Y14          FDSE                                         r  ethmac_crc32_inserter_reg_reg[8]/C
                         clock pessimism              0.080     9.594    
                         clock uncertainty           -0.069     9.525    
    SLICE_X1Y14          FDSE (Setup_fdse_C_D)        0.075     9.600    ethmac_crc32_inserter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -8.541    
  -------------------------------------------------------------------
                         slack                                  1.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.591     0.591    eth_tx_clk
    SLICE_X5Y10          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.787    xilinxmultiregimpl4_regs0[4]
    SLICE_X5Y10          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.862     0.862    eth_tx_clk
    SLICE_X5Y10          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.271     0.591    
    SLICE_X5Y10          FDRE (Hold_fdre_C_D)         0.076     0.667    xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.591     0.591    eth_tx_clk
    SLICE_X5Y10          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.787    xilinxmultiregimpl4_regs0[5]
    SLICE_X5Y10          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.862     0.862    eth_tx_clk
    SLICE_X5Y10          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.271     0.591    
    SLICE_X5Y10          FDRE (Hold_fdre_C_D)         0.071     0.662    xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.591     0.591    eth_tx_clk
    SLICE_X4Y10          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.065     0.797    xilinxmultiregimpl4_regs0[0]
    SLICE_X4Y10          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.862     0.862    eth_tx_clk
    SLICE_X4Y10          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.271     0.591    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.075     0.666    xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.591     0.591    eth_tx_clk
    SLICE_X6Y10          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164     0.755 r  xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.810    xilinxmultiregimpl4_regs0[1]
    SLICE_X6Y10          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.862     0.862    eth_tx_clk
    SLICE_X6Y10          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.271     0.591    
    SLICE_X6Y10          FDRE (Hold_fdre_C_D)         0.060     0.651    xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.591     0.591    eth_tx_clk
    SLICE_X6Y10          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164     0.755 r  xilinxmultiregimpl4_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.810    xilinxmultiregimpl4_regs0[2]
    SLICE_X6Y10          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.862     0.862    eth_tx_clk
    SLICE_X6Y10          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
                         clock pessimism             -0.271     0.591    
    SLICE_X6Y10          FDRE (Hold_fdre_C_D)         0.053     0.644    xilinxmultiregimpl4_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.543%)  route 0.154ns (42.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.591     0.591    eth_tx_clk
    SLICE_X2Y15          FDSE                                         r  ethmac_crc32_inserter_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDSE (Prop_fdse_C_Q)         0.164     0.755 r  ethmac_crc32_inserter_reg_reg[16]/Q
                         net (fo=2, routed)           0.154     0.909    p_31_in
    SLICE_X2Y14          LUT4 (Prop_lut4_I3_O)        0.045     0.954 r  ethmac_crc32_inserter_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     0.954    ethmac_crc32_inserter_next_reg[24]
    SLICE_X2Y14          FDSE                                         r  ethmac_crc32_inserter_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.861     0.861    eth_tx_clk
    SLICE_X2Y14          FDSE                                         r  ethmac_crc32_inserter_reg_reg[24]/C
                         clock pessimism             -0.255     0.606    
    SLICE_X2Y14          FDSE (Hold_fdse_C_D)         0.121     0.727    ethmac_crc32_inserter_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.600%)  route 0.174ns (45.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.592     0.592    eth_tx_clk
    SLICE_X6Y8           FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.164     0.756 r  ethmac_tx_cdc_graycounter1_q_binary_reg[4]/Q
                         net (fo=4, routed)           0.174     0.929    ethmac_tx_cdc_graycounter1_q_binary_reg__0[4]
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.045     0.974 r  ethmac_tx_cdc_graycounter1_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.974    ethmac_tx_cdc_graycounter1_q_next[3]
    SLICE_X6Y9           FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.863     0.863    eth_tx_clk
    SLICE_X6Y9           FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[3]/C
                         clock pessimism             -0.255     0.608    
    SLICE_X6Y9           FDRE (Hold_fdre_C_D)         0.121     0.729    ethmac_tx_cdc_graycounter1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ethmac_tx_gap_inserter_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.227ns (63.423%)  route 0.131ns (36.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.590     0.590    eth_tx_clk
    SLICE_X4Y12          FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.128     0.718 f  ethmac_tx_gap_inserter_counter_reg[1]/Q
                         net (fo=4, routed)           0.131     0.849    ethmac_tx_gap_inserter_counter_reg__0[1]
    SLICE_X4Y11          LUT6 (Prop_lut6_I2_O)        0.099     0.948 r  liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.948    liteethmacgap_state_i_1_n_0
    SLICE_X4Y11          FDRE                                         r  liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.862     0.862    eth_tx_clk
    SLICE_X4Y11          FDRE                                         r  liteethmacgap_state_reg/C
                         clock pessimism             -0.255     0.607    
    SLICE_X4Y11          FDRE (Hold_fdre_C_D)         0.092     0.699    liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ethmac_preamble_inserter_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_preamble_inserter_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.397%)  route 0.156ns (45.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.591     0.591    eth_tx_clk
    SLICE_X3Y13          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  ethmac_preamble_inserter_cnt_reg[1]/Q
                         net (fo=5, routed)           0.156     0.888    ethmac_preamble_inserter_cnt[1]
    SLICE_X3Y13          LUT6 (Prop_lut6_I1_O)        0.045     0.933 r  ethmac_preamble_inserter_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.933    ethmac_preamble_inserter_cnt[1]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.861     0.861    eth_tx_clk
    SLICE_X3Y13          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/C
                         clock pessimism             -0.270     0.591    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.092     0.683    ethmac_preamble_inserter_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_gap_inserter_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.423%)  route 0.174ns (48.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.590     0.590    eth_tx_clk
    SLICE_X4Y12          FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.174     0.904    ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X4Y12          LUT4 (Prop_lut4_I1_O)        0.043     0.947 r  ethmac_tx_gap_inserter_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     0.947    p_0_in__6[3]
    SLICE_X4Y12          FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.860     0.860    eth_tx_clk
    SLICE_X4Y12          FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[3]/C
                         clock pessimism             -0.270     0.590    
    SLICE_X4Y12          FDRE (Hold_fdre_C_D)         0.107     0.697    ethmac_tx_gap_inserter_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y0   storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y37  ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y22  ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y13  ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y18  ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y14  ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X28Y16  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X28Y16  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X3Y12   ethmac_crc32_inserter_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X3Y12   ethmac_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X28Y16  FDPE_6/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X28Y16  FDPE_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y12   ethmac_crc32_inserter_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y12   ethmac_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y16   ethmac_crc32_inserter_reg_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y16   ethmac_crc32_inserter_reg_reg[15]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y16   ethmac_crc32_inserter_reg_reg[17]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X1Y16   ethmac_crc32_inserter_reg_reg[22]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X1Y16   ethmac_crc32_inserter_reg_reg[23]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y16   ethmac_crc32_inserter_reg_reg[25]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y16   ethmac_crc32_inserter_reg_reg[15]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y15   ethmac_crc32_inserter_reg_reg[21]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X1Y16   ethmac_crc32_inserter_reg_reg[22]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X1Y16   ethmac_crc32_inserter_reg_reg[23]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y15   ethmac_crc32_inserter_reg_reg[28]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y16   ethmac_crc32_inserter_reg_reg[31]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y16   ethmac_crc32_inserter_reg_reg[5]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y16   ethmac_crc32_inserter_reg_reg[6]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X1Y16   ethmac_crc32_inserter_reg_reg[7]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y16   ethmac_crc32_inserter_reg_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.975ns  (logic 2.729ns (27.359%)  route 7.246ns (72.641%))
  Logic Levels:           12  (LUT3=3 LUT5=6 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4695, routed)        1.551     1.551    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/clk100
    SLICE_X42Y57         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     2.069 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_reg[19]/Q
                         net (fo=9, routed)           1.160     3.229    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/Q[19]
    SLICE_X41Y61         LUT3 (Prop_lut3_I0_O)        0.152     3.381 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/threestagemultiply.mul_result10_i_60/O
                         net (fo=2, routed)           0.449     3.830    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result[19]
    SLICE_X41Y61         LUT5 (Prop_lut5_I0_O)        0.326     4.156 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/threestagemultiply.mul_result10_i_45/O
                         net (fo=1, routed)           0.439     4.595    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/threestagemultiply.mul_result10_i_45_n_0
    SLICE_X44Y61         LUT5 (Prop_lut5_I4_O)        0.124     4.719 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/threestagemultiply.mul_result10_i_13/O
                         net (fo=24, routed)          1.213     5.932    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_o[19]
    SLICE_X55Y59         LUT6 (Prop_lut6_I3_O)        0.124     6.056 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_alu_result_o[24]_i_18/O
                         net (fo=3, routed)           0.600     6.656    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_alu_result_o_reg[12]
    SLICE_X55Y60         LUT3 (Prop_lut3_I0_O)        0.124     6.780 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_alu_result_o[31]_i_25/O
                         net (fo=3, routed)           0.523     7.303    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_alu_result_o_reg[31]_3
    SLICE_X54Y60         LUT5 (Prop_lut5_I0_O)        0.124     7.427 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_alu_result_o[31]_i_17/O
                         net (fo=2, routed)           0.680     8.107    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_alu_result_o[31]_i_17_n_0
    SLICE_X54Y60         LUT3 (Prop_lut3_I2_O)        0.150     8.257 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_alu_result_o[0]_i_9/O
                         net (fo=1, routed)           0.611     8.868    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_reg[1]_1
    SLICE_X54Y61         LUT5 (Prop_lut5_I4_O)        0.328     9.196 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o[0]_i_7/O
                         net (fo=1, routed)           0.613     9.809    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mor1kx_execute_alu/shift_result[0]
    SLICE_X54Y60         LUT5 (Prop_lut5_I0_O)        0.124     9.933 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o[0]_i_6/O
                         net (fo=1, routed)           0.518    10.451    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o[0]_i_6_n_0
    SLICE_X51Y57         LUT5 (Prop_lut5_I4_O)        0.124    10.575 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o[0]_i_4/O
                         net (fo=1, routed)           0.000    10.575    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o[0]_i_4_n_0
    SLICE_X51Y57         MUXF7 (Prop_muxf7_I0_O)      0.212    10.787 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o_reg[0]_i_3/O
                         net (fo=1, routed)           0.440    11.227    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o_reg[0]_i_3_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I4_O)        0.299    11.526 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o[0]_i_1/O
                         net (fo=1, routed)           0.000    11.526    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_jal_result_o_reg[31][0]
    SLICE_X50Y57         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4695, routed)        1.438    11.438    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/clk100
    SLICE_X50Y57         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]/C
                         clock pessimism              0.079    11.517    
                         clock uncertainty           -0.057    11.460    
    SLICE_X50Y57         FDRE (Setup_fdre_C_D)        0.081    11.541    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.541    
                         arrival time                         -11.526    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.847ns  (logic 2.741ns (27.837%)  route 7.106ns (72.163%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 RAMD64E=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4695, routed)        1.556     1.556    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/clk100
    SLICE_X49Y56         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.456     2.012 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[25]/Q
                         net (fo=2, routed)           0.904     2.916    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_eear_reg[31][25]
    SLICE_X49Y49         LUT2 (Prop_lut2_I0_O)        0.124     3.040 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_1_i_23/O
                         net (fo=7, routed)           0.754     3.794    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/store_buffer_wadr[23]
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.918 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.918    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[25][1]
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.319 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.319    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.590 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.662     5.253    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/dbus_adr_reg[28][0]
    SLICE_X45Y47         LUT5 (Prop_lut5_I3_O)        0.373     5.626 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_6/O
                         net (fo=1, routed)           0.151     5.777    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_6_n_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.901 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/access_done_i_4/O
                         net (fo=3, routed)           0.451     6.352    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_reg
    SLICE_X45Y48         LUT6 (Prop_lut6_I2_O)        0.124     6.476 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/atomic_gen.atomic_flag_set_i_4/O
                         net (fo=5, routed)           0.320     6.796    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_valid_o
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124     6.920 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/refill_valid_r[3]_i_2__0/O
                         net (fo=8, routed)           0.455     7.375    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_op_mfspr_o_reg_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.499 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_1/O
                         net (fo=99, routed)          0.444     7.943    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/padv_execute_o
    SLICE_X47Y51         LUT3 (Prop_lut3_I0_O)        0.124     8.067 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mem_reg_0_63_0_2_i_24/O
                         net (fo=12, routed)          0.378     8.444    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_op_lsu_store_o_reg
    SLICE_X47Y50         LUT3 (Prop_lut3_I1_O)        0.124     8.568 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_0_63_0_2_i_10/O
                         net (fo=82, routed)          1.479    10.048    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_18_18/DPRA0
    SLICE_X42Y46         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.172 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_18_18/DP/O
                         net (fo=1, routed)           1.107    11.279    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_18_18_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I0_O)        0.124    11.403 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata[18]_i_1/O
                         net (fo=1, routed)           0.000    11.403    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata0[18]
    SLICE_X47Y43         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4695, routed)        1.451    11.451    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/clk100
    SLICE_X47Y43         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[18]/C
                         clock pessimism              0.000    11.451    
                         clock uncertainty           -0.057    11.395    
    SLICE_X47Y43         FDRE (Setup_fdre_C_D)        0.031    11.426    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         11.426    
                         arrival time                         -11.403    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.171ns  (logic 4.061ns (44.279%)  route 5.110ns (55.721%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 11.435 - 10.000 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4695, routed)        1.607     1.607    sys_clk
    RAMB18_X1Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.061 r  tag_mem_reg/DOADO[0]
                         net (fo=10, routed)          1.203     5.264    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/DOADO[0]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.388 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000     5.388    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_41_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.920 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.920    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_33_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.034 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.698     6.731    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_netsoc_interface0_wb_sdram_ack0
    SLICE_X49Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.855 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.611     7.466    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/fullmemorywe_state_reg[0]
    SLICE_X51Y40         LUT2 (Prop_lut2_I1_O)        0.124     7.590 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_i_48__1/O
                         net (fo=18, routed)          0.643     8.233    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg
    SLICE_X52Y42         LUT2 (Prop_lut2_I1_O)        0.117     8.350 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_30/O
                         net (fo=6, routed)           0.356     8.706    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/refill_valid_reg[3]
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.348     9.054 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_20/O
                         net (fo=4, routed)           0.774     9.828    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_20_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.124     9.952 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_0_2_i_1/O
                         net (fo=28, routed)          0.826    10.778    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/WE
    SLICE_X46Y54         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4695, routed)        1.435    11.435    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/WCLK
    SLICE_X46Y54         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/RAMA/CLK
                         clock pessimism              0.000    11.435    
                         clock uncertainty           -0.057    11.378    
    SLICE_X46Y54         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    10.845    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/RAMA
  -------------------------------------------------------------------
                         required time                         10.845    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.171ns  (logic 4.061ns (44.279%)  route 5.110ns (55.721%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 11.435 - 10.000 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4695, routed)        1.607     1.607    sys_clk
    RAMB18_X1Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.061 r  tag_mem_reg/DOADO[0]
                         net (fo=10, routed)          1.203     5.264    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/DOADO[0]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.388 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000     5.388    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_41_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.920 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.920    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_33_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.034 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.698     6.731    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_netsoc_interface0_wb_sdram_ack0
    SLICE_X49Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.855 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.611     7.466    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/fullmemorywe_state_reg[0]
    SLICE_X51Y40         LUT2 (Prop_lut2_I1_O)        0.124     7.590 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_i_48__1/O
                         net (fo=18, routed)          0.643     8.233    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg
    SLICE_X52Y42         LUT2 (Prop_lut2_I1_O)        0.117     8.350 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_30/O
                         net (fo=6, routed)           0.356     8.706    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/refill_valid_reg[3]
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.348     9.054 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_20/O
                         net (fo=4, routed)           0.774     9.828    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_20_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.124     9.952 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_0_2_i_1/O
                         net (fo=28, routed)          0.826    10.778    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/WE
    SLICE_X46Y54         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4695, routed)        1.435    11.435    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/WCLK
    SLICE_X46Y54         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/RAMB/CLK
                         clock pessimism              0.000    11.435    
                         clock uncertainty           -0.057    11.378    
    SLICE_X46Y54         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    10.845    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/RAMB
  -------------------------------------------------------------------
                         required time                         10.845    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.171ns  (logic 4.061ns (44.279%)  route 5.110ns (55.721%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 11.435 - 10.000 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4695, routed)        1.607     1.607    sys_clk
    RAMB18_X1Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.061 r  tag_mem_reg/DOADO[0]
                         net (fo=10, routed)          1.203     5.264    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/DOADO[0]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.388 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000     5.388    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_41_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.920 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.920    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_33_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.034 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.698     6.731    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_netsoc_interface0_wb_sdram_ack0
    SLICE_X49Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.855 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.611     7.466    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/fullmemorywe_state_reg[0]
    SLICE_X51Y40         LUT2 (Prop_lut2_I1_O)        0.124     7.590 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_i_48__1/O
                         net (fo=18, routed)          0.643     8.233    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg
    SLICE_X52Y42         LUT2 (Prop_lut2_I1_O)        0.117     8.350 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_30/O
                         net (fo=6, routed)           0.356     8.706    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/refill_valid_reg[3]
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.348     9.054 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_20/O
                         net (fo=4, routed)           0.774     9.828    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_20_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.124     9.952 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_0_2_i_1/O
                         net (fo=28, routed)          0.826    10.778    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/WE
    SLICE_X46Y54         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4695, routed)        1.435    11.435    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/WCLK
    SLICE_X46Y54         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/RAMC/CLK
                         clock pessimism              0.000    11.435    
                         clock uncertainty           -0.057    11.378    
    SLICE_X46Y54         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    10.845    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/RAMC
  -------------------------------------------------------------------
                         required time                         10.845    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.171ns  (logic 4.061ns (44.279%)  route 5.110ns (55.721%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 11.435 - 10.000 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4695, routed)        1.607     1.607    sys_clk
    RAMB18_X1Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.061 r  tag_mem_reg/DOADO[0]
                         net (fo=10, routed)          1.203     5.264    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/DOADO[0]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.388 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000     5.388    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_41_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.920 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.920    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_33_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.034 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.698     6.731    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_netsoc_interface0_wb_sdram_ack0
    SLICE_X49Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.855 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.611     7.466    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/fullmemorywe_state_reg[0]
    SLICE_X51Y40         LUT2 (Prop_lut2_I1_O)        0.124     7.590 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_i_48__1/O
                         net (fo=18, routed)          0.643     8.233    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg
    SLICE_X52Y42         LUT2 (Prop_lut2_I1_O)        0.117     8.350 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_30/O
                         net (fo=6, routed)           0.356     8.706    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/refill_valid_reg[3]
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.348     9.054 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_20/O
                         net (fo=4, routed)           0.774     9.828    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_20_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.124     9.952 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_0_2_i_1/O
                         net (fo=28, routed)          0.826    10.778    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/WE
    SLICE_X46Y54         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4695, routed)        1.435    11.435    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/WCLK
    SLICE_X46Y54         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/RAMD/CLK
                         clock pessimism              0.000    11.435    
                         clock uncertainty           -0.057    11.378    
    SLICE_X46Y54         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    10.845    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/RAMD
  -------------------------------------------------------------------
                         required time                         10.845    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 netsoc_netsoc_sdram_bankmachine5_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine4_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.583ns  (logic 3.343ns (34.885%)  route 6.240ns (65.115%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 11.430 - 10.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4695, routed)        1.556     1.556    sys_clk
    SLICE_X39Y31         FDRE                                         r  netsoc_netsoc_sdram_bankmachine5_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     2.012 r  netsoc_netsoc_sdram_bankmachine5_row_reg[2]/Q
                         net (fo=1, routed)           1.111     3.123    netsoc_netsoc_sdram_bankmachine5_row_reg_n_0_[2]
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.124     3.247 r  bankmachine5_state[3]_i_19/O
                         net (fo=1, routed)           0.000     3.247    bankmachine5_state[3]_i_19_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.779 r  bankmachine5_state_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.779    bankmachine5_state_reg[3]_i_12_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.050 r  bankmachine5_state_reg[3]_i_9/CO[0]
                         net (fo=4, routed)           0.316     4.366    netsoc_netsoc_sdram_bankmachine5_row_hit
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.373     4.739 f  netsoc_netsoc_sdram_bankmachine5_twtpcon_ready_i_4/O
                         net (fo=4, routed)           0.674     5.413    netsoc_netsoc_sdram_bankmachine5_twtpcon_ready_i_4_n_0
    SLICE_X43Y24         LUT2 (Prop_lut2_I0_O)        0.119     5.532 f  netsoc_netsoc_sdram_bankmachine5_twtpcon_ready_i_2/O
                         net (fo=7, routed)           0.618     6.150    netsoc_netsoc_sdram_bankmachine5_twtpcon_ready_i_2_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I0_O)        0.332     6.482 f  netsoc_netsoc_sdram_tfawcon_window[0]_i_13/O
                         net (fo=1, routed)           0.643     7.125    netsoc_netsoc_sdram_tfawcon_window[0]_i_13_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.249 r  netsoc_netsoc_sdram_tfawcon_window[0]_i_8/O
                         net (fo=1, routed)           0.000     7.249    netsoc_netsoc_sdram_tfawcon_window[0]_i_8_n_0
    SLICE_X37Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     7.466 r  netsoc_netsoc_sdram_tfawcon_window_reg[0]_i_4/O
                         net (fo=4, routed)           0.329     7.795    netsoc_netsoc_sdram_tfawcon_window_reg[0]_i_4_n_0
    SLICE_X37Y23         LUT5 (Prop_lut5_I4_O)        0.299     8.094 f  netsoc_netsoc_sdram_choose_cmd_grant[2]_i_13/O
                         net (fo=2, routed)           0.409     8.503    netsoc_netsoc_sdram_choose_cmd_grant[2]_i_13_n_0
    SLICE_X39Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.627 f  netsoc_netsoc_sdram_tfawcon_window[0]_i_5/O
                         net (fo=15, routed)          0.824     9.451    netsoc_netsoc_sdram_tfawcon_window[0]_i_5_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.575 f  netsoc_netsoc_sdram_bankmachine4_twtpcon_ready_i_3/O
                         net (fo=7, routed)           0.465    10.040    netsoc_netsoc_sdram_bankmachine4_twtpcon_ready_i_3_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I2_O)        0.124    10.164 r  bankmachine4_state[3]_i_3/O
                         net (fo=1, routed)           0.483    10.647    bankmachine4_state[3]_i_3_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I0_O)        0.124    10.771 r  bankmachine4_state[3]_i_1/O
                         net (fo=4, routed)           0.369    11.139    bankmachine4_next_state
    SLICE_X34Y25         FDRE                                         r  bankmachine4_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4695, routed)        1.430    11.430    sys_clk
    SLICE_X34Y25         FDRE                                         r  bankmachine4_state_reg[0]/C
                         clock pessimism              0.007    11.437    
                         clock uncertainty           -0.057    11.381    
    SLICE_X34Y25         FDRE (Setup_fdre_C_CE)      -0.169    11.212    bankmachine4_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.212    
                         arrival time                         -11.139    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 netsoc_netsoc_sdram_bankmachine5_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine4_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.583ns  (logic 3.343ns (34.885%)  route 6.240ns (65.115%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 11.430 - 10.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4695, routed)        1.556     1.556    sys_clk
    SLICE_X39Y31         FDRE                                         r  netsoc_netsoc_sdram_bankmachine5_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.456     2.012 r  netsoc_netsoc_sdram_bankmachine5_row_reg[2]/Q
                         net (fo=1, routed)           1.111     3.123    netsoc_netsoc_sdram_bankmachine5_row_reg_n_0_[2]
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.124     3.247 r  bankmachine5_state[3]_i_19/O
                         net (fo=1, routed)           0.000     3.247    bankmachine5_state[3]_i_19_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.779 r  bankmachine5_state_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.779    bankmachine5_state_reg[3]_i_12_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.050 r  bankmachine5_state_reg[3]_i_9/CO[0]
                         net (fo=4, routed)           0.316     4.366    netsoc_netsoc_sdram_bankmachine5_row_hit
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.373     4.739 f  netsoc_netsoc_sdram_bankmachine5_twtpcon_ready_i_4/O
                         net (fo=4, routed)           0.674     5.413    netsoc_netsoc_sdram_bankmachine5_twtpcon_ready_i_4_n_0
    SLICE_X43Y24         LUT2 (Prop_lut2_I0_O)        0.119     5.532 f  netsoc_netsoc_sdram_bankmachine5_twtpcon_ready_i_2/O
                         net (fo=7, routed)           0.618     6.150    netsoc_netsoc_sdram_bankmachine5_twtpcon_ready_i_2_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I0_O)        0.332     6.482 f  netsoc_netsoc_sdram_tfawcon_window[0]_i_13/O
                         net (fo=1, routed)           0.643     7.125    netsoc_netsoc_sdram_tfawcon_window[0]_i_13_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.249 r  netsoc_netsoc_sdram_tfawcon_window[0]_i_8/O
                         net (fo=1, routed)           0.000     7.249    netsoc_netsoc_sdram_tfawcon_window[0]_i_8_n_0
    SLICE_X37Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     7.466 r  netsoc_netsoc_sdram_tfawcon_window_reg[0]_i_4/O
                         net (fo=4, routed)           0.329     7.795    netsoc_netsoc_sdram_tfawcon_window_reg[0]_i_4_n_0
    SLICE_X37Y23         LUT5 (Prop_lut5_I4_O)        0.299     8.094 f  netsoc_netsoc_sdram_choose_cmd_grant[2]_i_13/O
                         net (fo=2, routed)           0.409     8.503    netsoc_netsoc_sdram_choose_cmd_grant[2]_i_13_n_0
    SLICE_X39Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.627 f  netsoc_netsoc_sdram_tfawcon_window[0]_i_5/O
                         net (fo=15, routed)          0.824     9.451    netsoc_netsoc_sdram_tfawcon_window[0]_i_5_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.575 f  netsoc_netsoc_sdram_bankmachine4_twtpcon_ready_i_3/O
                         net (fo=7, routed)           0.465    10.040    netsoc_netsoc_sdram_bankmachine4_twtpcon_ready_i_3_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I2_O)        0.124    10.164 r  bankmachine4_state[3]_i_3/O
                         net (fo=1, routed)           0.483    10.647    bankmachine4_state[3]_i_3_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I0_O)        0.124    10.771 r  bankmachine4_state[3]_i_1/O
                         net (fo=4, routed)           0.369    11.139    bankmachine4_next_state
    SLICE_X34Y25         FDRE                                         r  bankmachine4_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4695, routed)        1.430    11.430    sys_clk
    SLICE_X34Y25         FDRE                                         r  bankmachine4_state_reg[1]/C
                         clock pessimism              0.007    11.437    
                         clock uncertainty           -0.057    11.381    
    SLICE_X34Y25         FDRE (Setup_fdre_C_CE)      -0.169    11.212    bankmachine4_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.212    
                         arrival time                         -11.139    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_15_17/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.166ns  (logic 4.061ns (44.307%)  route 5.105ns (55.693%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 11.435 - 10.000 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4695, routed)        1.607     1.607    sys_clk
    RAMB18_X1Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.061 r  tag_mem_reg/DOADO[0]
                         net (fo=10, routed)          1.203     5.264    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/DOADO[0]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.388 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000     5.388    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_41_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.920 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.920    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_33_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.034 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.698     6.731    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_netsoc_interface0_wb_sdram_ack0
    SLICE_X49Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.855 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.611     7.466    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/fullmemorywe_state_reg[0]
    SLICE_X51Y40         LUT2 (Prop_lut2_I1_O)        0.124     7.590 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_i_48__1/O
                         net (fo=18, routed)          0.643     8.233    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg
    SLICE_X52Y42         LUT2 (Prop_lut2_I1_O)        0.117     8.350 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_30/O
                         net (fo=6, routed)           0.356     8.706    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/refill_valid_reg[3]
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.348     9.054 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_20/O
                         net (fo=4, routed)           0.619     9.673    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_20_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124     9.797 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_0_2_i_1/O
                         net (fo=28, routed)          0.975    10.772    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_15_17/WE
    SLICE_X46Y53         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_15_17/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4695, routed)        1.435    11.435    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_15_17/WCLK
    SLICE_X46Y53         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_15_17/RAMA/CLK
                         clock pessimism              0.000    11.435    
                         clock uncertainty           -0.057    11.378    
    SLICE_X46Y53         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    10.845    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_15_17/RAMA
  -------------------------------------------------------------------
                         required time                         10.845    
                         arrival time                         -10.772    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_15_17/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.166ns  (logic 4.061ns (44.307%)  route 5.105ns (55.693%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 11.435 - 10.000 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4695, routed)        1.607     1.607    sys_clk
    RAMB18_X1Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.061 r  tag_mem_reg/DOADO[0]
                         net (fo=10, routed)          1.203     5.264    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/DOADO[0]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.388 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000     5.388    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_41_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.920 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.920    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_33_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.034 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           0.698     6.731    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_netsoc_interface0_wb_sdram_ack0
    SLICE_X49Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.855 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.611     7.466    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/fullmemorywe_state_reg[0]
    SLICE_X51Y40         LUT2 (Prop_lut2_I1_O)        0.124     7.590 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_i_48__1/O
                         net (fo=18, routed)          0.643     8.233    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg
    SLICE_X52Y42         LUT2 (Prop_lut2_I1_O)        0.117     8.350 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_30/O
                         net (fo=6, routed)           0.356     8.706    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/refill_valid_reg[3]
    SLICE_X52Y43         LUT6 (Prop_lut6_I5_O)        0.348     9.054 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_20/O
                         net (fo=4, routed)           0.619     9.673    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_20_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.124     9.797 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_0_2_i_1/O
                         net (fo=28, routed)          0.975    10.772    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_15_17/WE
    SLICE_X46Y53         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_15_17/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4695, routed)        1.435    11.435    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_15_17/WCLK
    SLICE_X46Y53         RAMD64E                                      r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_15_17/RAMB/CLK
                         clock pessimism              0.000    11.435    
                         clock uncertainty           -0.057    11.378    
    SLICE_X46Y53         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    10.845    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_64_127_15_17/RAMB
  -------------------------------------------------------------------
                         required time                         10.845    
                         arrival time                         -10.772    
  -------------------------------------------------------------------
                         slack                                  0.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 netsoc_interface7_bank_bus_dat_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_netsoc_bus_wishbone_dat_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.521%)  route 0.197ns (48.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4695, routed)        0.561     0.561    sys_clk
    SLICE_X34Y37         FDRE                                         r  netsoc_interface7_bank_bus_dat_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  netsoc_interface7_bank_bus_dat_r_reg[6]/Q
                         net (fo=1, routed)           0.197     0.921    netsoc_interface7_bank_bus_dat_r_reg_n_0_[6]
    SLICE_X36Y37         LUT6 (Prop_lut6_I3_O)        0.045     0.966 r  netsoc_netsoc_bus_wishbone_dat_r[6]_i_1/O
                         net (fo=1, routed)           0.000     0.966    netsoc_netsoc_interface_dat_r[6]
    SLICE_X36Y37         FDRE                                         r  netsoc_netsoc_bus_wishbone_dat_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4695, routed)        0.830     0.830    sys_clk
    SLICE_X36Y37         FDRE                                         r  netsoc_netsoc_bus_wishbone_dat_r_reg[6]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.092     0.917    netsoc_netsoc_bus_wishbone_dat_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_phy_storage_full_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.251ns (59.810%)  route 0.169ns (40.190%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4695, routed)        0.559     0.559    sys_clk
    SLICE_X37Y32         FDRE                                         r  netsoc_netsoc_uart_phy_storage_full_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  netsoc_netsoc_uart_phy_storage_full_reg[25]/Q
                         net (fo=3, routed)           0.169     0.868    netsoc_netsoc_uart_phy_storage[25]
    SLICE_X35Y33         LUT2 (Prop_lut2_I1_O)        0.045     0.913 r  netsoc_netsoc_uart_phy_phase_accumulator_rx[27]_i_4/O
                         net (fo=1, routed)           0.000     0.913    netsoc_netsoc_uart_phy_phase_accumulator_rx[27]_i_4_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.978 r  netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.978    netsoc_netsoc_uart_phy_phase_accumulator_rx0[25]
    SLICE_X35Y33         FDRE                                         r  netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4695, routed)        0.826     0.826    sys_clk
    SLICE_X35Y33         FDRE                                         r  netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[25]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.105     0.926    netsoc_netsoc_uart_phy_phase_accumulator_rx_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.256ns (56.647%)  route 0.196ns (43.353%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4695, routed)        0.565     0.565    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/clk100
    SLICE_X35Y49         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_reg[2]/Q
                         net (fo=4, routed)           0.196     0.902    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_execute_o_reg[31][2]
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.017 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/execute_jal_result_o_reg[5]_i_1/O[0]
                         net (fo=2, routed)           0.000     1.017    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_decode_o_reg[31]_0[0]
    SLICE_X38Y50         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4695, routed)        0.828     0.828    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/clk100
    SLICE_X38Y50         FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_reg[2]/C
                         clock pessimism              0.000     0.828    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.130     0.958    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4695, routed)        0.555     0.555    sys_clk
    SLICE_X51Y25         FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     0.936    storage_5_reg_0_7_0_5/ADDRD0
    SLICE_X50Y25         RAMD32                                       r  storage_5_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4695, routed)        0.823     0.823    storage_5_reg_0_7_0_5/WCLK
    SLICE_X50Y25         RAMD32                                       r  storage_5_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.255     0.568    
    SLICE_X50Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_5_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4695, routed)        0.555     0.555    sys_clk
    SLICE_X51Y25         FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     0.936    storage_5_reg_0_7_0_5/ADDRD0
    SLICE_X50Y25         RAMD32                                       r  storage_5_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4695, routed)        0.823     0.823    storage_5_reg_0_7_0_5/WCLK
    SLICE_X50Y25         RAMD32                                       r  storage_5_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.255     0.568    
    SLICE_X50Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_5_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4695, routed)        0.555     0.555    sys_clk
    SLICE_X51Y25         FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     0.936    storage_5_reg_0_7_0_5/ADDRD0
    SLICE_X50Y25         RAMD32                                       r  storage_5_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4695, routed)        0.823     0.823    storage_5_reg_0_7_0_5/WCLK
    SLICE_X50Y25         RAMD32                                       r  storage_5_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.255     0.568    
    SLICE_X50Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_5_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4695, routed)        0.555     0.555    sys_clk
    SLICE_X51Y25         FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     0.936    storage_5_reg_0_7_0_5/ADDRD0
    SLICE_X50Y25         RAMD32                                       r  storage_5_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4695, routed)        0.823     0.823    storage_5_reg_0_7_0_5/WCLK
    SLICE_X50Y25         RAMD32                                       r  storage_5_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.255     0.568    
    SLICE_X50Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_5_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4695, routed)        0.555     0.555    sys_clk
    SLICE_X51Y25         FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     0.936    storage_5_reg_0_7_0_5/ADDRD0
    SLICE_X50Y25         RAMD32                                       r  storage_5_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4695, routed)        0.823     0.823    storage_5_reg_0_7_0_5/WCLK
    SLICE_X50Y25         RAMD32                                       r  storage_5_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.255     0.568    
    SLICE_X50Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_5_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4695, routed)        0.555     0.555    sys_clk
    SLICE_X51Y25         FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     0.936    storage_5_reg_0_7_0_5/ADDRD0
    SLICE_X50Y25         RAMD32                                       r  storage_5_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4695, routed)        0.823     0.823    storage_5_reg_0_7_0_5/WCLK
    SLICE_X50Y25         RAMD32                                       r  storage_5_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.255     0.568    
    SLICE_X50Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.878    storage_5_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4695, routed)        0.555     0.555    sys_clk
    SLICE_X51Y25         FDRE                                         r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  netsoc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     0.936    storage_5_reg_0_7_0_5/ADDRD0
    SLICE_X50Y25         RAMS32                                       r  storage_5_reg_0_7_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4695, routed)        0.823     0.823    storage_5_reg_0_7_0_5/WCLK
    SLICE_X50Y25         RAMS32                                       r  storage_5_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.255     0.568    
    SLICE_X50Y25         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.878    storage_5_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y22   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y23   mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y8   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y8   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y6   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y6   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y24  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y24  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y25  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfb/mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y11  storage_13_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y11  storage_13_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y11  storage_13_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y11  storage_13_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y11  storage_13_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y11  storage_13_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y11  storage_13_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y11  storage_13_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y15  storage_13_reg_0_1_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y15  storage_13_reg_0_1_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y11  storage_13_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y11  storage_13_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y11  storage_13_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y11  storage_13_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y11  storage_13_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y11  storage_13_reg_0_1_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y11  storage_13_reg_0_1_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y11  storage_13_reg_0_1_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y15  storage_13_reg_0_1_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y15  storage_13_reg_0_1_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.670ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.670ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X65Y66         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    H4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     2.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.703    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.753 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.254    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.280 r  BUFG_3/O
                         net (fo=9, routed)           0.586     3.866    clk200_clk
    SLICE_X65Y66         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.866    
                         clock uncertainty           -0.125     3.741    
    SLICE_X65Y66         FDPE (Setup_fdpe_C_D)       -0.005     3.736    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.736    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.670    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.461ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.461ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X29Y17         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, routed)         0.557     2.557    eth_rx_clk
    SLICE_X29Y17         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.557    
                         clock uncertainty           -0.025     2.532    
    SLICE_X29Y17         FDPE (Setup_fdpe_C_D)       -0.005     2.527    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.527    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.461    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.316ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.075     0.075    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X28Y16         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=102, routed)         0.558     2.558    eth_tx_clk
    SLICE_X28Y16         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     2.558    
                         clock uncertainty           -0.161     2.396    
    SLICE_X28Y16         FDPE (Setup_fdpe_C_D)       -0.005     2.391    FDPE_7
  -------------------------------------------------------------------
                         required time                          2.391    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.316    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.385ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.385ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X65Y67         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4695, routed)        0.585     2.585    sys_clk
    SLICE_X65Y67         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.585    
                         clock uncertainty           -0.129     2.455    
    SLICE_X65Y67         FDPE (Setup_fdpe_C_D)       -0.005     2.450    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.450    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.385    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.579 (r) | FAST    |     3.148 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.181 (r) | FAST    |     4.901 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.109 (f) | FAST    |     4.901 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.154 (r) | FAST    |     4.874 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.082 (f) | FAST    |     4.874 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.192 (r) | FAST    |     4.912 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.120 (f) | FAST    |     4.912 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.159 (r) | FAST    |     4.879 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.087 (f) | FAST    |     4.879 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.152 (r) | FAST    |     4.871 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.080 (f) | FAST    |     4.871 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.179 (r) | FAST    |     4.898 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.107 (f) | FAST    |     4.898 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.878 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.878 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.188 (r) | FAST    |     4.907 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.116 (f) | FAST    |     4.907 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.145 (r) | FAST    |     4.857 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.073 (f) | FAST    |     4.857 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.116 (r) | FAST    |     4.833 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.044 (f) | FAST    |     4.833 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.119 (r) | FAST    |     4.833 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.047 (f) | FAST    |     4.833 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.115 (r) | FAST    |     4.833 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.043 (f) | FAST    |     4.833 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.121 (r) | FAST    |     4.834 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.049 (f) | FAST    |     4.834 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.146 (r) | FAST    |     4.859 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.074 (f) | FAST    |     4.859 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.112 (r) | FAST    |     4.831 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.040 (f) | FAST    |     4.831 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.851 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.851 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.804 (r) | SLOW    |     0.409 (r) | FAST    |                   |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.804 (f) | SLOW    |     0.409 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.796 (r) | SLOW    |     0.415 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.796 (f) | SLOW    |     0.415 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.799 (r) | SLOW    |     0.414 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.799 (f) | SLOW    |     0.414 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.786 (r) | SLOW    |     0.425 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.786 (f) | SLOW    |     0.425 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.804 (r) | SLOW    |     0.408 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.804 (f) | SLOW    |     0.408 (f) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     2.005 (r) | SLOW    |    -0.093 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     2.015 (r) | SLOW    |    -0.194 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     1.652 (r) | SLOW    |     0.012 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.118 (r) | SLOW    |    -0.177 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.475 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.389 (r) | SLOW    |      2.499 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.384 (r) | SLOW    |      2.490 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.362 (r) | SLOW    |      2.470 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.423 (r) | SLOW    |      2.527 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.390 (r) | SLOW    |      2.502 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.423 (r) | SLOW    |      2.527 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.406 (r) | SLOW    |      2.510 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.432 (r) | SLOW    |      2.537 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.387 (r) | SLOW    |      2.499 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.378 (r) | SLOW    |      2.489 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.424 (r) | SLOW    |      2.529 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.386 (r) | SLOW    |      2.493 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.426 (r) | SLOW    |      2.530 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.381 (r) | SLOW    |      2.492 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.389 (r) | SLOW    |      2.500 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.474 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.415 (r) | SLOW    |      2.519 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.413 (r) | SLOW    |      2.516 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.522 (r) | SLOW    |      2.472 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.531 (r) | SLOW    |      2.481 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.392 (r) | SLOW    |      2.496 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.433 (r) | SLOW    |      2.539 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.306 (r) | SLOW    |      2.164 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.188 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.307 (r) | SLOW    |      2.156 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.305 (r) | SLOW    |      2.184 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.191 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.164 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.305 (r) | SLOW    |      2.186 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.304 (r) | SLOW    |      2.155 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.290 (r) | SLOW    |      2.184 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.223 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.293 (r) | SLOW    |      2.213 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.223 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.293 (r) | SLOW    |      2.212 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.290 (r) | SLOW    |      2.183 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.226 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.292 (r) | SLOW    |      2.193 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.425 (r) | SLOW    |      2.529 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.366 (r) | SLOW    |      2.475 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.453 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.410 (r) | SLOW    |      2.513 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.929 (r) | SLOW    |      2.756 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.922 (r) | SLOW    |      2.797 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.930 (r) | SLOW    |      2.760 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.796 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     11.289 (r) | SLOW    |      4.981 (r) | FAST    | ethphy_pll_clk_tx90  |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     11.289 (f) | SLOW    |      4.981 (f) | FAST    | ethphy_pll_clk_tx90  |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.854 (r) | SLOW    |      1.847 (r) | FAST    |                      |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.854 (f) | SLOW    |      1.847 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.837 (r) | SLOW    |      1.836 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.837 (f) | SLOW    |      1.836 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.851 (r) | SLOW    |      1.846 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.851 (f) | SLOW    |      1.846 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.844 (r) | SLOW    |      1.840 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.844 (f) | SLOW    |      1.840 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.847 (r) | SLOW    |      1.841 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.847 (f) | SLOW    |      1.841 (f) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      8.115 (r) | SLOW    |      2.292 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      7.500 (r) | SLOW    |      2.062 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      8.408 (r) | SLOW    |      2.385 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      7.964 (r) | SLOW    |      2.245 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      7.490 (r) | SLOW    |      2.050 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      7.349 (r) | SLOW    |      1.965 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      7.955 (r) | SLOW    |      2.241 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      7.350 (r) | SLOW    |      1.961 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.890 (r) | SLOW    |      1.770 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      6.296 (r) | SLOW    |      1.543 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.577 (r) | SLOW    |      1.648 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.436 (r) | SLOW    |      1.598 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.437 (r) | SLOW    |      1.592 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.750 (r) | SLOW    |      1.713 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.438 (r) | SLOW    |      1.605 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.588 (r) | SLOW    |      1.643 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      7.663 (r) | SLOW    |      2.065 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.135 (r) | SLOW    |      1.418 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      7.664 (r) | SLOW    |      2.069 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.136 (r) | SLOW    |      1.416 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |      8.487 (r) | SLOW    |      2.715 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDSE           | -     |      9.094 (r) | SLOW    |      2.857 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.066 (r) | SLOW    |      2.955 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |      8.108 (r) | SLOW    |      2.560 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.125 (r) | SLOW    |      2.830 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |      9.627 (r) | SLOW    |      2.921 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.256 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         6.706 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         4.004 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         7.418 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         3.968 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.775 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         2.031 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.985 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.871 ns
Ideal Clock Offset to Actual Clock: 2.976 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.181 (r) | FAST    |   4.901 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.109 (f) | FAST    |   4.901 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.154 (r) | FAST    |   4.874 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.082 (f) | FAST    |   4.874 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.192 (r) | FAST    |   4.912 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.120 (f) | FAST    |   4.912 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.159 (r) | FAST    |   4.879 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.087 (f) | FAST    |   4.879 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.152 (r) | FAST    |   4.871 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.080 (f) | FAST    |   4.871 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.179 (r) | FAST    |   4.898 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.107 (f) | FAST    |   4.898 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.157 (r) | FAST    |   4.878 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.085 (f) | FAST    |   4.878 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.188 (r) | FAST    |   4.907 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.116 (f) | FAST    |   4.907 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.145 (r) | FAST    |   4.857 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.073 (f) | FAST    |   4.857 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.116 (r) | FAST    |   4.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.044 (f) | FAST    |   4.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.119 (r) | FAST    |   4.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.047 (f) | FAST    |   4.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.115 (r) | FAST    |   4.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.043 (f) | FAST    |   4.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.121 (r) | FAST    |   4.834 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.049 (f) | FAST    |   4.834 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.146 (r) | FAST    |   4.859 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.074 (f) | FAST    |   4.859 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.112 (r) | FAST    |   4.831 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.040 (f) | FAST    |   4.831 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.138 (r) | FAST    |   4.851 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.066 (f) | FAST    |   4.851 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.040 (f) | FAST    |   4.912 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 1.229 ns
Ideal Clock Offset to Actual Clock: -0.189 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.796 (r) | SLOW    |  0.415 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.796 (f) | SLOW    |  0.415 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.799 (r) | SLOW    |  0.414 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.799 (f) | SLOW    |  0.414 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.786 (r) | SLOW    |  0.425 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.786 (f) | SLOW    |  0.425 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.804 (r) | SLOW    |  0.408 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.804 (f) | SLOW    |  0.408 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.804 (r) | SLOW    |  0.425 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.070 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.367 (r) | SLOW    |   2.475 (r) | FAST    |    0.005 |
ddram_a[1]         |   8.389 (r) | SLOW    |   2.499 (r) | FAST    |    0.030 |
ddram_a[2]         |   8.384 (r) | SLOW    |   2.490 (r) | FAST    |    0.022 |
ddram_a[3]         |   8.362 (r) | SLOW    |   2.470 (r) | FAST    |    0.000 |
ddram_a[4]         |   8.423 (r) | SLOW    |   2.527 (r) | FAST    |    0.061 |
ddram_a[5]         |   8.390 (r) | SLOW    |   2.502 (r) | FAST    |    0.033 |
ddram_a[6]         |   8.423 (r) | SLOW    |   2.527 (r) | FAST    |    0.061 |
ddram_a[7]         |   8.406 (r) | SLOW    |   2.510 (r) | FAST    |    0.044 |
ddram_a[8]         |   8.432 (r) | SLOW    |   2.537 (r) | FAST    |    0.070 |
ddram_a[9]         |   8.387 (r) | SLOW    |   2.499 (r) | FAST    |    0.030 |
ddram_a[10]        |   8.378 (r) | SLOW    |   2.489 (r) | FAST    |    0.019 |
ddram_a[11]        |   8.424 (r) | SLOW    |   2.529 (r) | FAST    |    0.062 |
ddram_a[12]        |   8.386 (r) | SLOW    |   2.493 (r) | FAST    |    0.024 |
ddram_a[13]        |   8.426 (r) | SLOW    |   2.530 (r) | FAST    |    0.064 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.432 (r) | SLOW    |   2.470 (r) | FAST    |    0.070 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.026 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.381 (r) | SLOW    |   2.492 (r) | FAST    |    0.018 |
ddram_ba[1]        |   8.389 (r) | SLOW    |   2.500 (r) | FAST    |    0.026 |
ddram_ba[2]        |   8.367 (r) | SLOW    |   2.474 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.389 (r) | SLOW    |   2.474 (r) | FAST    |    0.026 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.060 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.433 (r) | SLOW    |   2.539 (r) | FAST    |    0.060 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.433 (r) | SLOW    |   2.479 (r) | FAST    |    0.060 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.071 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.306 (r) | SLOW    |   2.164 (r) | FAST    |    0.016 |
ddram_dq[1]        |   9.304 (r) | SLOW    |   2.188 (r) | FAST    |    0.033 |
ddram_dq[2]        |   9.307 (r) | SLOW    |   2.156 (r) | FAST    |    0.017 |
ddram_dq[3]        |   9.305 (r) | SLOW    |   2.184 (r) | FAST    |    0.029 |
ddram_dq[4]        |   9.304 (r) | SLOW    |   2.191 (r) | FAST    |    0.036 |
ddram_dq[5]        |   9.304 (r) | SLOW    |   2.164 (r) | FAST    |    0.014 |
ddram_dq[6]        |   9.305 (r) | SLOW    |   2.186 (r) | FAST    |    0.031 |
ddram_dq[7]        |   9.304 (r) | SLOW    |   2.155 (r) | FAST    |    0.014 |
ddram_dq[8]        |   9.290 (r) | SLOW    |   2.184 (r) | FAST    |    0.029 |
ddram_dq[9]        |   9.300 (r) | SLOW    |   2.223 (r) | FAST    |    0.068 |
ddram_dq[10]       |   9.293 (r) | SLOW    |   2.213 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.300 (r) | SLOW    |   2.223 (r) | FAST    |    0.068 |
ddram_dq[12]       |   9.293 (r) | SLOW    |   2.212 (r) | FAST    |    0.057 |
ddram_dq[13]       |   9.290 (r) | SLOW    |   2.183 (r) | FAST    |    0.028 |
ddram_dq[14]       |   9.301 (r) | SLOW    |   2.226 (r) | FAST    |    0.071 |
ddram_dq[15]       |   9.292 (r) | SLOW    |   2.193 (r) | FAST    |    0.038 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.307 (r) | SLOW    |   2.155 (r) | FAST    |    0.071 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 2.113 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   8.115 (r) | SLOW    |   2.292 (r) | FAST    |    1.819 |
ddram_dq[1]        |   7.500 (r) | SLOW    |   2.062 (r) | FAST    |    1.204 |
ddram_dq[2]        |   8.408 (r) | SLOW    |   2.385 (r) | FAST    |    2.113 |
ddram_dq[3]        |   7.964 (r) | SLOW    |   2.245 (r) | FAST    |    1.669 |
ddram_dq[4]        |   7.490 (r) | SLOW    |   2.050 (r) | FAST    |    1.194 |
ddram_dq[5]        |   7.349 (r) | SLOW    |   1.965 (r) | FAST    |    1.054 |
ddram_dq[6]        |   7.955 (r) | SLOW    |   2.241 (r) | FAST    |    1.659 |
ddram_dq[7]        |   7.350 (r) | SLOW    |   1.961 (r) | FAST    |    1.054 |
ddram_dq[8]        |   6.890 (r) | SLOW    |   1.770 (r) | FAST    |    0.594 |
ddram_dq[9]        |   6.296 (r) | SLOW    |   1.543 (r) | FAST    |    0.000 |
ddram_dq[10]       |   6.577 (r) | SLOW    |   1.648 (r) | FAST    |    0.282 |
ddram_dq[11]       |   6.436 (r) | SLOW    |   1.598 (r) | FAST    |    0.140 |
ddram_dq[12]       |   6.437 (r) | SLOW    |   1.592 (r) | FAST    |    0.141 |
ddram_dq[13]       |   6.750 (r) | SLOW    |   1.713 (r) | FAST    |    0.454 |
ddram_dq[14]       |   6.438 (r) | SLOW    |   1.605 (r) | FAST    |    0.142 |
ddram_dq[15]       |   6.588 (r) | SLOW    |   1.643 (r) | FAST    |    0.292 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.408 (r) | SLOW    |   1.543 (r) | FAST    |    2.113 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.040 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.929 (r) | SLOW    |   2.756 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.922 (r) | SLOW    |   2.797 (r) | FAST    |    0.040 |
ddram_dqs_p[0]     |   9.930 (r) | SLOW    |   2.760 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.923 (r) | SLOW    |   2.796 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.930 (r) | SLOW    |   2.756 (r) | FAST    |    0.040 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.529 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.663 (r) | SLOW    |   2.065 (r) | FAST    |    1.528 |
ddram_dqs_n[1]     |   6.135 (r) | SLOW    |   1.418 (r) | FAST    |    0.001 |
ddram_dqs_p[0]     |   7.664 (r) | SLOW    |   2.069 (r) | FAST    |    1.529 |
ddram_dqs_p[1]     |   6.136 (r) | SLOW    |   1.416 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.664 (r) | SLOW    |   1.416 (r) | FAST    |    1.529 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.837 (r) | SLOW    |   1.836 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.837 (f) | SLOW    |   1.836 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.851 (r) | SLOW    |   1.846 (r) | FAST    |    0.015 |
eth_tx_data[1]     |   5.851 (f) | SLOW    |   1.846 (f) | FAST    |    0.015 |
eth_tx_data[2]     |   5.844 (r) | SLOW    |   1.840 (r) | FAST    |    0.007 |
eth_tx_data[2]     |   5.844 (f) | SLOW    |   1.840 (f) | FAST    |    0.007 |
eth_tx_data[3]     |   5.847 (r) | SLOW    |   1.841 (r) | FAST    |    0.010 |
eth_tx_data[3]     |   5.847 (f) | SLOW    |   1.841 (f) | FAST    |    0.010 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.851 (r) | SLOW    |   1.836 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+




