INFO:sim:172 - Generating IP...
Resolving generics for 'clock_50_100'...
Applying external generics to 'clock_50_100'...
Delivering associated files for 'clock_50_100'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for VHDL
   synthesis
Delivering EJava files for 'clock_50_100'...
Delivered 3 files into directory
/home/cleroux/ownCloud/ray_tracer/soc_plasma/synthese/IPBus_ml605_ASIP/ipcore_di
r/tmp/_cg/clock_50_100
Delivered 1 file into directory
/home/cleroux/ownCloud/ray_tracer/soc_plasma/synthese/IPBus_ml605_ASIP/ipcore_di
r/tmp/_cg/clock_50_100
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '7a100t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/.
ERROR:sim - Tcl error detected initializing IP data model:
   syntax error in expression "600,000 / 1200,000": extra tokens at end of
   expression
       while executing
   "expr $c_min_vco_freq / $c_max_vco_freq "
       (procedure "clk_wiz_v3_6_utils::setup_valid_infreq_range_label2" line 16)
       invoked from within
   "clk_wiz_v3_6_utils::setup_valid_infreq_range_label2"
       (file
   "/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/clk_wiz_
   v3_6/gui/clk_wiz_v3_6.tcl" line 1135)
ERROR:sim:938 - Error while preparing for IP customization
ERROR:sim - Failed to initialize IP model.
WARNING:sim:946 - Failed to initialise IP Model for ASY schematic symbol
ERROR:sim:944 - Failed to generate ASY schematic symbol.
ERROR:sim - Failed to generate 'clock_50_100'.  Failed to initialise IP Model
   for ASY schematic symbol

Wrote CGP file for project 'clock_50_100'.
