#ifndef __CAVM_CSRS_APBR_H__
#define __CAVM_CSRS_APBR_H__
/* This file is auto-generated. Do not edit */

/***********************license start***********************************
* Copyright (C) 2018-2022 Marvell
* SPDX-License-Identifier: BSD-3-Clause
* https://spdx.org/licenses
***********************license end**************************************/


/**
 * @file
 *
 * Configuration and status register (CSR) address and type definitions for
 * OcteonTX APBR.
 *
 * This file is auto generated. Do not edit.
 *
 */

/**
 * Enumeration apbr_bar_e
 *
 * APBR Base Address Register Enumeration
 * Enumerates the base address registers.
 */
#define CAVM_APBR_BAR_E_APBRX_PF_BAR0(a) (0x8fb000000000ll + 0x100000ll * (a))
#define CAVM_APBR_BAR_E_APBRX_PF_BAR0_SIZE 0x100000ull

#endif /* __CAVM_CSRS_APBR_H__ */
