Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/Courses/COD/exp/pipeline/MIPS/add_test_isim_beh.exe -prj E:/Courses/COD/exp/pipeline/MIPS/add_test_beh.prj work.add_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Courses/COD/exp/pipeline/MIPS/converter.v" into library work
Analyzing Verilog file "E:/Courses/COD/exp/pipeline/MIPS/Update.v" into library work
Analyzing Verilog file "E:/Courses/COD/exp/pipeline/MIPS/SignExtend32.v" into library work
Analyzing Verilog file "E:/Courses/COD/exp/pipeline/MIPS/REG_FILE.v" into library work
Analyzing Verilog file "E:/Courses/COD/exp/pipeline/MIPS/plus4.v" into library work
Analyzing Verilog file "E:/Courses/COD/exp/pipeline/MIPS/Mux5.v" into library work
Analyzing Verilog file "E:/Courses/COD/exp/pipeline/MIPS/Mux32_4.v" into library work
Analyzing Verilog file "E:/Courses/COD/exp/pipeline/MIPS/Mux32.v" into library work
Analyzing Verilog file "E:/Courses/COD/exp/pipeline/MIPS/MEMWB_R.v" into library work
Analyzing Verilog file "E:/Courses/COD/exp/pipeline/MIPS/ipcore_dir/IROM.v" into library work
Analyzing Verilog file "E:/Courses/COD/exp/pipeline/MIPS/ipcore_dir/DATARAM.v" into library work
Analyzing Verilog file "E:/Courses/COD/exp/pipeline/MIPS/IFID_R.v" into library work
Analyzing Verilog file "E:/Courses/COD/exp/pipeline/MIPS/IDEX_R.v" into library work
Analyzing Verilog file "E:/Courses/COD/exp/pipeline/MIPS/Hazard.v" into library work
Analyzing Verilog file "E:/Courses/COD/exp/pipeline/MIPS/EXMEM_R.v" into library work
Analyzing Verilog file "E:/Courses/COD/exp/pipeline/MIPS/display.v" into library work
Analyzing Verilog file "E:/Courses/COD/exp/pipeline/MIPS/Control.v" into library work
Analyzing Verilog file "E:/Courses/COD/exp/pipeline/MIPS/BranchUnit.v" into library work
Analyzing Verilog file "E:/Courses/COD/exp/pipeline/MIPS/BranchPredictor.v" into library work
Analyzing Verilog file "E:/Courses/COD/exp/pipeline/MIPS/ALU.v" into library work
Analyzing Verilog file "E:/Courses/COD/exp/pipeline/MIPS/top.v" into library work
Analyzing Verilog file "E:/Courses/COD/exp/pipeline/MIPS/add_test.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "E:/Courses/COD/exp/pipeline/MIPS/add_test.v" Line 9: Port digits is not connected to this instance
WARNING:HDLCompiler:189 - "E:/Courses/COD/exp/pipeline/MIPS/top.v" Line 74: Size mismatch in connection of port <l>. Formal port size is 32-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "E:/Courses/COD/exp/pipeline/MIPS/top.v" Line 48: Size mismatch in connection of port <a>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "E:/Courses/COD/exp/pipeline/MIPS/top.v" Line 73: Size mismatch in connection of port <a>. Formal port size is 7-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module converter
Compiling module Plus
Compiling module update
Compiling module SignExtend32
Compiling module BranchPredictor
Compiling module Mux32
Compiling module DIST_MEM_GEN_V7_2(C_FAMILY="spar...
Compiling module IROM
Compiling module IFID_R
Compiling module REG_FILE
Compiling module BranchUnit
Compiling module Control
Compiling module Hazard
Compiling module IDEX_R
Compiling module Mux5
Compiling module Mux32_4
Compiling module ALU
Compiling module EXMEM_R
Compiling module DIST_MEM_GEN_V7_2(C_FAMILY="spar...
Compiling module DATARAM
Compiling module display
Compiling module MEMWB_R
Compiling module top
Compiling module add_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 18 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\add_test_isim_beh.exe.sim\libPortability.dll".
Compiled 25 Verilog Units
Built simulation executable E:/Courses/COD/exp/pipeline/MIPS/add_test_isim_beh.exe
Fuse Memory Usage: 29836 KB
Fuse CPU Usage: 1811 ms
