WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1266158 cumulative IPC: 3.949 (Simulation time: 00 hr 00 min 10 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1266158 cumulative IPC: 3.949 (Simulation time: 00 hr 00 min 10 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 7697043 heartbeat IPC: 1.299 cumulative IPC: 0.7775 (Simulation time: 00 hr 00 min 45 sec)
Simulation finished CPU 0 instructions: 5000003 cycles: 6430887 cumulative IPC: 0.7775 (Simulation time: 00 hr 00 min 45 sec)
Simulation complete CPU 0 instructions: 5000003 cycles: 6430887 cumulative IPC: 0.7775 (Simulation time: 00 hr 00 min 45 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/sphinx3_1339B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7775 instructions: 5000003 cycles: 6430887
CPU 0 Branch Prediction Accuracy: 94.91% MPKI: 4.736 Average ROB Occupancy at Mispredict: 227.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.178
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.48
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0752

LLC TOTAL        ACCESS:      77712 HIT:      12179 MISS:      65533
LLC LOAD         ACCESS:      65682 HIT:       4987 MISS:      60695
LLC RFO          ACCESS:       4659 HIT:        903 MISS:       3756
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       6155 HIT:       6146 MISS:          9
LLC TRANSLATION  ACCESS:       1216 HIT:        143 MISS:       1073
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 367 cycles
cpu0_DTLB TOTAL        ACCESS:    1010370 HIT:     989217 MISS:      21153
cpu0_DTLB LOAD         ACCESS:    1010370 HIT:     989217 MISS:      21153
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 23.57 cycles
cpu0_ITLB TOTAL        ACCESS:        785 HIT:        785 MISS:          0
cpu0_ITLB LOAD         ACCESS:        785 HIT:        785 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1215453 HIT:     527603 MISS:     687850
cpu0_L1D LOAD         ACCESS:    1114835 HIT:     451993 MISS:     662842
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      97689 HIT:      74721 MISS:      22968
cpu0_L1D TRANSLATION  ACCESS:       2929 HIT:        889 MISS:       2040
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 23.08 cycles
cpu0_L1I TOTAL        ACCESS:        888 HIT:        841 MISS:         47
cpu0_L1I LOAD         ACCESS:        888 HIT:        841 MISS:         47
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 121.3 cycles
cpu0_L2C TOTAL        ACCESS:      93380 HIT:      21793 MISS:      71587
cpu0_L2C LOAD         ACCESS:      79654 HIT:      13969 MISS:      65685
cpu0_L2C RFO          ACCESS:       5046 HIT:        387 MISS:       4659
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       6711 HIT:       6684 MISS:         27
cpu0_L2C TRANSLATION  ACCESS:       1969 HIT:        753 MISS:       1216
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 356.9 cycles
cpu0_STLB TOTAL        ACCESS:       7178 HIT:       4248 MISS:       2930
cpu0_STLB LOAD         ACCESS:       7178 HIT:       4248 MISS:       2930
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 220.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      40448
  ROW_BUFFER_MISS:      25027
 AVG DBUS CONGESTED CYCLE: 3.902
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        907
  FULL:       5421
