library ieee;
use ieee.std_logic_1164.all;

entity updown_counter is
generic(W: integer := 4)
port(
	clk: in std_logic;
	reset_n: in std_logic;
	enable: in std_logic;
	up: in std_logic; -- up=1, down=0
	counter: out std_logic_vector(W-1 downto 0)
);
end entity;

architecture sequential of updown is
begin
	counter: process(clk, reset_n, enable) is
		if reset_n = '0' then
			counter <= (others => '0');
		end if
		elsif rising_edge(clk) and enable = '1' then
			counter <= counter + 1;
		end if;
	begin
	end process;
end architecture;