{"vcs1":{"timestamp_begin":1746042197.757516847, "rt":6.61, "ut":6.30, "st":0.23}}
{"vcselab":{"timestamp_begin":1746042204.438713406, "rt":0.28, "ut":0.17, "st":0.10}}
{"link":{"timestamp_begin":1746042204.777609555, "rt":0.28, "ut":0.15, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746042197.452216688}
{"VCS_COMP_START_TIME": 1746042197.452216688}
{"VCS_COMP_END_TIME": 1746042205.126054891}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379444}}
{"vcselab": {"peak_mem": 174920}}
