#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May 12 00:05:58 2023
# Process ID: 19644
# Current directory: C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.runs/synth_1
# Command line: vivado.exe -log OTTER_Wrapper_Programmable.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source OTTER_Wrapper_Programmable.tcl
# Log file: C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.runs/synth_1/OTTER_Wrapper_Programmable.vds
# Journal file: C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source OTTER_Wrapper_Programmable.tcl -notrace
Command: synth_design -top OTTER_Wrapper_Programmable -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17112 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 834.746 ; gain = 233.227
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'OTTER_Wrapper_Programmable' [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/OTTER_Wrapper.sv:28]
	Parameter SWITCHES_AD bound to: 285212672 - type: integer 
	Parameter CLKCNTLO_AD bound to: 289406976 - type: integer 
	Parameter CLKCNTHI_AD bound to: 289406980 - type: integer 
	Parameter LEDS_AD bound to: 285736960 - type: integer 
	Parameter SSEG_AD bound to: 285999104 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'OTTER_MCU' [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/otter_mcu_pipeline_template_v2.sv:52]
INFO: [Synth 8-6157] synthesizing module 'ProgCount' [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/ProgCount.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ProgCount' (1#1) [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/ProgCount.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Mult4to1' [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/Mult4to1.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'Mult4to1' (2#1) [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/Mult4to1.sv:55]
INFO: [Synth 8-6157] synthesizing module 'OTTER_CU_Decoder' [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/CU_Decoder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'OTTER_CU_Decoder' (3#1) [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/CU_Decoder.sv:23]
WARNING: [Synth 8-7023] instance 'CU_DECODER' of module 'OTTER_CU_Decoder' has 15 connections declared, but only 10 given [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/otter_mcu_pipeline_template_v2.sv:154]
INFO: [Synth 8-6157] synthesizing module 'Mult2to1' [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/Mult4to1.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'Mult2to1' (4#1) [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/Mult4to1.sv:68]
INFO: [Synth 8-6157] synthesizing module 'OTTER_registerFile' [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/registerFile.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'OTTER_registerFile' (5#1) [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/registerFile.sv:23]
INFO: [Synth 8-6157] synthesizing module 'OTTER_ALU' [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/ArithLogicUnit.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'OTTER_ALU' (6#1) [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/ArithLogicUnit.sv:22]
INFO: [Synth 8-6157] synthesizing module 'OTTER_mem_byte' [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/bram_dualport_pipeline.sv:97]
	Parameter ACTUAL_WIDTH bound to: 14 - type: integer 
	Parameter NUM_COL bound to: 4 - type: integer 
	Parameter COL_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed | block}" *) [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/bram_dualport_pipeline.sv:133]
INFO: [Synth 8-3876] $readmem data file 'otter_memory.mem' is read successfully [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/bram_dualport_pipeline.sv:136]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/bram_dualport_pipeline.sv:210]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/bram_dualport_pipeline.sv:196]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/bram_dualport_pipeline.sv:154]
INFO: [Synth 8-5772] Detected attribute (* ram_decomp = "power" *) on RAM memory_reg 
INFO: [Synth 8-6155] done synthesizing module 'OTTER_mem_byte' (7#1) [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/bram_dualport_pipeline.sv:97]
WARNING: [Synth 8-6014] Unused sequential element de_ex_inst_reg[rd_used] was removed.  [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/otter_mcu_pipeline_template_v2.sv:175]
WARNING: [Synth 8-6014] Unused sequential element ex_mem_inst_reg[opcode] was removed.  [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/otter_mcu_pipeline_template_v2.sv:262]
WARNING: [Synth 8-6014] Unused sequential element ex_mem_inst_reg[rs1] was removed.  [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/otter_mcu_pipeline_template_v2.sv:262]
WARNING: [Synth 8-6014] Unused sequential element ex_mem_inst_reg[rs2] was removed.  [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/otter_mcu_pipeline_template_v2.sv:262]
WARNING: [Synth 8-6014] Unused sequential element ex_mem_inst_reg[rs1_used] was removed.  [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/otter_mcu_pipeline_template_v2.sv:262]
WARNING: [Synth 8-6014] Unused sequential element ex_mem_inst_reg[rs2_used] was removed.  [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/otter_mcu_pipeline_template_v2.sv:262]
WARNING: [Synth 8-6014] Unused sequential element ex_mem_inst_reg[rd_used] was removed.  [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/otter_mcu_pipeline_template_v2.sv:262]
WARNING: [Synth 8-6014] Unused sequential element ex_mem_inst_reg[alu_fun] was removed.  [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/otter_mcu_pipeline_template_v2.sv:262]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_inst_reg[opcode] was removed.  [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/otter_mcu_pipeline_template_v2.sv:164]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_inst_reg[rs1] was removed.  [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/otter_mcu_pipeline_template_v2.sv:164]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_inst_reg[rs2] was removed.  [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/otter_mcu_pipeline_template_v2.sv:164]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_inst_reg[rs1_used] was removed.  [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/otter_mcu_pipeline_template_v2.sv:164]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_inst_reg[rs2_used] was removed.  [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/otter_mcu_pipeline_template_v2.sv:164]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_inst_reg[rd_used] was removed.  [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/otter_mcu_pipeline_template_v2.sv:164]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_inst_reg[alu_fun] was removed.  [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/otter_mcu_pipeline_template_v2.sv:164]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_inst_reg[memWrite] was removed.  [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/otter_mcu_pipeline_template_v2.sv:164]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_inst_reg[memRead2] was removed.  [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/otter_mcu_pipeline_template_v2.sv:164]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_inst_reg[func3] was removed.  [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/otter_mcu_pipeline_template_v2.sv:164]
INFO: [Synth 8-5772] Detected attribute (* ram_decomp = "power" *) on RAM memory_reg 
WARNING: [Synth 8-3848] Net csr_reg in module/entity OTTER_MCU does not have driver. [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/otter_mcu_pipeline_template_v2.sv:295]
INFO: [Synth 8-6155] done synthesizing module 'OTTER_MCU' (8#1) [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/otter_mcu_pipeline_template_v2.sv:52]
INFO: [Synth 8-6157] synthesizing module 'SevSegDisp' [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/SevSegDisp.sv:23]
INFO: [Synth 8-6157] synthesizing module 'BCD' [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/BCD.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'BCD' (9#1) [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/BCD.sv:23]
INFO: [Synth 8-6157] synthesizing module 'CathodeDriver' [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/CathodeDriver.sv:19]
INFO: [Synth 8-226] default block is never used [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/CathodeDriver.sv:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/CathodeDriver.sv:44]
INFO: [Synth 8-226] default block is never used [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/CathodeDriver.sv:66]
INFO: [Synth 8-226] default block is never used [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/CathodeDriver.sv:88]
INFO: [Synth 8-226] default block is never used [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/CathodeDriver.sv:110]
INFO: [Synth 8-6155] done synthesizing module 'CathodeDriver' (10#1) [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/CathodeDriver.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'SevSegDisp' (11#1) [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/SevSegDisp.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debounce_one_shot' [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/debounce_one_shot.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'debounce_one_shot' (12#1) [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/debounce_one_shot.sv:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/OTTER_Wrapper.sv:103]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/OTTER_Wrapper.sv:112]
INFO: [Synth 8-5772] Detected attribute (* ram_decomp = "power" *) on RAM memory_reg 
WARNING: [Synth 8-3848] Net TX in module/entity OTTER_Wrapper_Programmable does not have driver. [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/OTTER_Wrapper.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'OTTER_Wrapper_Programmable' (13#1) [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/OTTER_Wrapper.sv:28]
WARNING: [Synth 8-3331] design OTTER_CU_Decoder has unconnected port CU_FUNC7[6]
WARNING: [Synth 8-3331] design OTTER_CU_Decoder has unconnected port CU_FUNC7[4]
WARNING: [Synth 8-3331] design OTTER_CU_Decoder has unconnected port CU_FUNC7[3]
WARNING: [Synth 8-3331] design OTTER_CU_Decoder has unconnected port CU_FUNC7[2]
WARNING: [Synth 8-3331] design OTTER_CU_Decoder has unconnected port CU_FUNC7[1]
WARNING: [Synth 8-3331] design OTTER_CU_Decoder has unconnected port CU_FUNC7[0]
WARNING: [Synth 8-3331] design OTTER_MCU has unconnected port INTR
WARNING: [Synth 8-3331] design OTTER_Wrapper_Programmable has unconnected port TX
WARNING: [Synth 8-3331] design OTTER_Wrapper_Programmable has unconnected port RX
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 907.652 ; gain = 306.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 907.652 ; gain = 306.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 907.652 ; gain = 306.133
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 907.652 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/constrs_1/imports/constraint/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/constrs_1/imports/constraint/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/constrs_1/imports/constraint/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/OTTER_Wrapper_Programmable_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/OTTER_Wrapper_Programmable_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1019.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1019.277 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1019.277 ; gain = 417.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1019.277 ; gain = 417.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1019.277 ; gain = 417.758
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CU_ALU_SRCB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CU_RF_WR_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'debounce_one_shot'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_mem_byte:/memory_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_init |                              000 | 00000000000000000000000000000000
              ST_BTN_low |                              001 | 00000000000000000000000000000001
      ST_BTN_low_to_high |                              010 | 00000000000000000000000000000010
             ST_BTN_high |                              011 | 00000000000000000000000000000011
      ST_BTN_high_to_low |                              100 | 00000000000000000000000000000100
             ST_one_shot |                              101 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'debounce_one_shot'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1019.277 ; gain = 417.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 35    
	   2 Input      3 Bit       Adders := 7     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 18    
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 16    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 10    
	   2 Input     32 Bit        Muxes := 19    
	   9 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  19 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 31    
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 21    
	   5 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module OTTER_Wrapper_Programmable 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ProgCount 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Mult4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module OTTER_CU_Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module Mult2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OTTER_registerFile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module OTTER_ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module OTTER_mem_byte 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 5     
	   9 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module OTTER_MCU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 13    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module BCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 34    
	   2 Input      3 Bit       Adders := 7     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 30    
	   2 Input      3 Bit        Muxes := 4     
Module CathodeDriver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  19 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module SevSegDisp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module debounce_one_shot 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "CU_ALU_SRCB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CU_RF_WR_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.srcs/sources_1/imports/source/ArithLogicUnit.sv:41]
DSP Report: Generating DSP ALUOut0, operation Mode is: A*B.
DSP Report: operator ALUOut0 is absorbed into DSP ALUOut0.
DSP Report: operator ALUOut0 is absorbed into DSP ALUOut0.
DSP Report: Generating DSP ALUOut0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUOut0 is absorbed into DSP ALUOut0.
DSP Report: operator ALUOut0 is absorbed into DSP ALUOut0.
DSP Report: Generating DSP ALUOut0, operation Mode is: A*B.
DSP Report: operator ALUOut0 is absorbed into DSP ALUOut0.
DSP Report: operator ALUOut0 is absorbed into DSP ALUOut0.
DSP Report: Generating DSP ALUOut0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUOut0 is absorbed into DSP ALUOut0.
DSP Report: operator ALUOut0 is absorbed into DSP ALUOut0.
WARNING: [Synth 8-3331] design OTTER_CU_Decoder has unconnected port CU_FUNC7[6]
WARNING: [Synth 8-3331] design OTTER_CU_Decoder has unconnected port CU_FUNC7[4]
WARNING: [Synth 8-3331] design OTTER_CU_Decoder has unconnected port CU_FUNC7[3]
WARNING: [Synth 8-3331] design OTTER_CU_Decoder has unconnected port CU_FUNC7[2]
WARNING: [Synth 8-3331] design OTTER_CU_Decoder has unconnected port CU_FUNC7[1]
WARNING: [Synth 8-3331] design OTTER_CU_Decoder has unconnected port CU_FUNC7[0]
WARNING: [Synth 8-3331] design OTTER_MCU has unconnected port INTR
WARNING: [Synth 8-3331] design OTTER_Wrapper_Programmable has unconnected port TX
WARNING: [Synth 8-3331] design OTTER_Wrapper_Programmable has unconnected port RX
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "MCU/memory/memory_reg"
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[0]' (FDE) to 'MCU/de_ex_B_immed_reg[0]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[1]' (FDE) to 'MCU/de_ex_inst_reg[rs2][1]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[2]' (FDE) to 'MCU/de_ex_inst_reg[rs2][2]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[3]' (FDE) to 'MCU/de_ex_inst_reg[rs2][3]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[4]' (FDE) to 'MCU/de_ex_inst_reg[rs2][4]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[5]' (FDE) to 'MCU/de_ex_B_immed_reg[5]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[6]' (FDE) to 'MCU/de_ex_B_immed_reg[6]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[7]' (FDE) to 'MCU/de_ex_B_immed_reg[7]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[8]' (FDE) to 'MCU/de_ex_B_immed_reg[8]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[9]' (FDE) to 'MCU/de_ex_B_immed_reg[9]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[10]' (FDE) to 'MCU/de_ex_B_immed_reg[10]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[11]' (FDE) to 'MCU/de_ex_inst_reg[rs2][0]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[12]' (FDE) to 'MCU/de_ex_inst_reg[func3][0]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[13]' (FDE) to 'MCU/de_ex_inst_reg[func3][1]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[14]' (FDE) to 'MCU/de_ex_inst_reg[func3][2]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[15]' (FDE) to 'MCU/de_ex_inst_reg[rs1][0]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[16]' (FDE) to 'MCU/de_ex_inst_reg[rs1][1]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[17]' (FDE) to 'MCU/de_ex_inst_reg[rs1][2]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[18]' (FDE) to 'MCU/de_ex_inst_reg[rs1][3]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[19]' (FDE) to 'MCU/de_ex_inst_reg[rs1][4]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[20]' (FDE) to 'MCU/de_ex_B_immed_reg[12]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[21]' (FDE) to 'MCU/de_ex_B_immed_reg[12]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[22]' (FDE) to 'MCU/de_ex_B_immed_reg[12]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[23]' (FDE) to 'MCU/de_ex_B_immed_reg[12]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[24]' (FDE) to 'MCU/de_ex_B_immed_reg[12]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[25]' (FDE) to 'MCU/de_ex_B_immed_reg[12]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[26]' (FDE) to 'MCU/de_ex_B_immed_reg[12]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[27]' (FDE) to 'MCU/de_ex_B_immed_reg[12]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[28]' (FDE) to 'MCU/de_ex_B_immed_reg[12]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[29]' (FDE) to 'MCU/de_ex_B_immed_reg[12]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[30]' (FDE) to 'MCU/de_ex_B_immed_reg[12]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_J_immed_reg[31]' (FDE) to 'MCU/de_ex_B_immed_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MCU/\de_ex_B_immed_reg[0] )
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[1]' (FDE) to 'MCU/de_ex_inst_reg[rd][1]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[2]' (FDE) to 'MCU/de_ex_inst_reg[rd][2]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[3]' (FDE) to 'MCU/de_ex_inst_reg[rd][3]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[4]' (FDE) to 'MCU/de_ex_inst_reg[rd][4]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[5]' (FDE) to 'MCU/de_ex_I_immed_reg[5]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[6]' (FDE) to 'MCU/de_ex_I_immed_reg[6]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[7]' (FDE) to 'MCU/de_ex_I_immed_reg[7]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[8]' (FDE) to 'MCU/de_ex_I_immed_reg[8]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[9]' (FDE) to 'MCU/de_ex_I_immed_reg[9]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[10]' (FDE) to 'MCU/de_ex_I_immed_reg[10]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[11]' (FDE) to 'MCU/de_ex_inst_reg[rd][0]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[12]' (FDE) to 'MCU/de_ex_B_immed_reg[13]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[13]' (FDE) to 'MCU/de_ex_B_immed_reg[14]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[14]' (FDE) to 'MCU/de_ex_B_immed_reg[15]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[15]' (FDE) to 'MCU/de_ex_B_immed_reg[16]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[16]' (FDE) to 'MCU/de_ex_B_immed_reg[17]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[17]' (FDE) to 'MCU/de_ex_B_immed_reg[18]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[18]' (FDE) to 'MCU/de_ex_B_immed_reg[19]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[19]' (FDE) to 'MCU/de_ex_B_immed_reg[20]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[20]' (FDE) to 'MCU/de_ex_B_immed_reg[21]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[21]' (FDE) to 'MCU/de_ex_B_immed_reg[22]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[22]' (FDE) to 'MCU/de_ex_B_immed_reg[23]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[23]' (FDE) to 'MCU/de_ex_B_immed_reg[24]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[24]' (FDE) to 'MCU/de_ex_B_immed_reg[25]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[25]' (FDE) to 'MCU/de_ex_B_immed_reg[26]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[26]' (FDE) to 'MCU/de_ex_B_immed_reg[27]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[27]' (FDE) to 'MCU/de_ex_B_immed_reg[28]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[28]' (FDE) to 'MCU/de_ex_B_immed_reg[29]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[29]' (FDE) to 'MCU/de_ex_B_immed_reg[30]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[30]' (FDE) to 'MCU/de_ex_B_immed_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_B_immed_reg[31]' (FDE) to 'MCU/de_ex_I_immed_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_I_immed_reg[0]' (FDE) to 'MCU/de_ex_inst_reg[rs2][0]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_I_immed_reg[1]' (FDE) to 'MCU/de_ex_inst_reg[rs2][1]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_I_immed_reg[2]' (FDE) to 'MCU/de_ex_inst_reg[rs2][2]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_I_immed_reg[3]' (FDE) to 'MCU/de_ex_inst_reg[rs2][3]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_I_immed_reg[4]' (FDE) to 'MCU/de_ex_inst_reg[rs2][4]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_I_immed_reg[11]' (FDE) to 'MCU/de_ex_I_immed_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_I_immed_reg[12]' (FDE) to 'MCU/de_ex_I_immed_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_I_immed_reg[13]' (FDE) to 'MCU/de_ex_I_immed_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_I_immed_reg[14]' (FDE) to 'MCU/de_ex_I_immed_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_I_immed_reg[15]' (FDE) to 'MCU/de_ex_I_immed_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_I_immed_reg[16]' (FDE) to 'MCU/de_ex_I_immed_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_I_immed_reg[17]' (FDE) to 'MCU/de_ex_I_immed_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_I_immed_reg[18]' (FDE) to 'MCU/de_ex_I_immed_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_I_immed_reg[19]' (FDE) to 'MCU/de_ex_I_immed_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_I_immed_reg[20]' (FDE) to 'MCU/de_ex_I_immed_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_I_immed_reg[21]' (FDE) to 'MCU/de_ex_I_immed_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_I_immed_reg[22]' (FDE) to 'MCU/de_ex_I_immed_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_I_immed_reg[23]' (FDE) to 'MCU/de_ex_I_immed_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_I_immed_reg[24]' (FDE) to 'MCU/de_ex_I_immed_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_I_immed_reg[25]' (FDE) to 'MCU/de_ex_I_immed_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_I_immed_reg[26]' (FDE) to 'MCU/de_ex_I_immed_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_I_immed_reg[27]' (FDE) to 'MCU/de_ex_I_immed_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_I_immed_reg[28]' (FDE) to 'MCU/de_ex_I_immed_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_I_immed_reg[29]' (FDE) to 'MCU/de_ex_I_immed_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/de_ex_I_immed_reg[30]' (FDE) to 'MCU/de_ex_I_immed_reg[31]'
WARNING: [Synth 8-3332] Sequential element (DB_I/FSM_sequential_PS_reg[2]) is unused and will be removed from module OTTER_Wrapper_Programmable.
WARNING: [Synth 8-3332] Sequential element (DB_I/FSM_sequential_PS_reg[1]) is unused and will be removed from module OTTER_Wrapper_Programmable.
WARNING: [Synth 8-3332] Sequential element (DB_I/FSM_sequential_PS_reg[0]) is unused and will be removed from module OTTER_Wrapper_Programmable.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\SSG_DISP/CathMod/CATHODES_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 1019.277 ; gain = 417.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|MCU/memory  | memory_reg | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+------------+-----------+----------------------+--------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------+-----------+----------------------+--------------+
|MCU/RF      | RF_reg     | Implied   | 32 x 32              | RAM32M x 12	 | 
+------------+------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|OTTER_ALU   | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|OTTER_ALU   | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|OTTER_ALU   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|OTTER_ALU   | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 1046.770 ; gain = 445.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 1069.000 ; gain = 467.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|MCU/memory  | memory_reg | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------+------------+-----------+----------------------+--------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------+-----------+----------------------+--------------+
|MCU/RF      | RF_reg     | Implied   | 32 x 32              | RAM32M x 12	 | 
+------------+------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'MCU/if_de_pc_reg[12]' (FDE) to 'MCU/memory/memory_reg_mux_sel_reg_4'
INFO: [Synth 8-3886] merging instance 'MCU/if_de_pc_reg[13]' (FDE) to 'MCU/memory/memory_reg_mux_sel_reg_5'
INFO: [Synth 8-3886] merging instance 'MCU/if_de_pc_reg[14]' (FDE) to 'MCU/memory/memory_reg_mux_sel_reg_6'
INFO: [Synth 8-3886] merging instance 'MCU/if_de_pc_reg[15]' (FDE) to 'MCU/memory/memory_reg_mux_sel_reg_7'
INFO: [Synth 8-3886] merging instance 'MCU/mem_wb_aluRes_reg[30]' (FD) to 'MCU/memory/saved_mem_addr2_reg[30]'
INFO: [Synth 8-3886] merging instance 'MCU/mem_wb_aluRes_reg[14]' (FD) to 'MCU/memory/memory_reg_mux_sel_reg_2'
INFO: [Synth 8-3886] merging instance 'MCU/mem_wb_aluRes_reg[26]' (FD) to 'MCU/memory/saved_mem_addr2_reg[26]'
INFO: [Synth 8-3886] merging instance 'MCU/mem_wb_aluRes_reg[28]' (FD) to 'MCU/memory/saved_mem_addr2_reg[28]'
INFO: [Synth 8-3886] merging instance 'MCU/mem_wb_aluRes_reg[12]' (FD) to 'MCU/memory/memory_reg_mux_sel_reg_0'
INFO: [Synth 8-3886] merging instance 'MCU/mem_wb_aluRes_reg[24]' (FD) to 'MCU/memory/saved_mem_addr2_reg[24]'
INFO: [Synth 8-3886] merging instance 'MCU/mem_wb_aluRes_reg[29]' (FD) to 'MCU/memory/saved_mem_addr2_reg[29]'
INFO: [Synth 8-3886] merging instance 'MCU/mem_wb_aluRes_reg[13]' (FD) to 'MCU/memory/memory_reg_mux_sel_reg_1'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MCU/memory/memory_reg_bram_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:49 . Memory (MB): peak = 1153.871 ; gain = 552.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 1159.496 ; gain = 557.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 1159.496 ; gain = 557.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 1159.496 ; gain = 557.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 1159.496 ; gain = 557.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 1159.496 ; gain = 557.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 1159.496 ; gain = 557.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |   105|
|3     |DSP48E1    |     3|
|4     |LUT1       |     8|
|5     |LUT2       |   268|
|6     |LUT3       |   209|
|7     |LUT4       |   234|
|8     |LUT5       |   294|
|9     |LUT6       |   975|
|10    |MUXF7      |   154|
|11    |MUXF8      |    64|
|12    |RAM32M     |    12|
|13    |RAMB36E1   |     1|
|14    |RAMB36E1_1 |     1|
|15    |RAMB36E1_2 |     1|
|16    |RAMB36E1_3 |     1|
|17    |RAMB36E1_4 |    12|
|18    |FDRE       |   625|
|19    |FDSE       |     5|
|20    |IBUF       |    18|
|21    |OBUF       |    28|
|22    |OBUFT      |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------+-------------------+------+
|      |Instance         |Module             |Cells |
+------+-----------------+-------------------+------+
|1     |top              |                   |  3021|
|2     |  DB_R           |debounce_one_shot  |    42|
|3     |  MCU            |OTTER_MCU          |  2694|
|4     |    ALU          |OTTER_ALU          |    22|
|5     |    ALUAinput    |Mult2to1           |    20|
|6     |    ALUBinput    |Mult4to1           |    43|
|7     |    PC           |ProgCount          |   171|
|8     |    PCdatasrc    |Mult4to1_0         |    31|
|9     |    RF           |OTTER_registerFile |    16|
|10    |    memory       |OTTER_mem_byte     |  1851|
|11    |    regWriteback |Mult4to1_1         |   111|
|12    |  SSG_DISP       |SevSegDisp         |    88|
|13    |    CathMod      |CathodeDriver      |    88|
+------+-----------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 1159.496 ; gain = 557.977
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:49 . Memory (MB): peak = 1159.496 ; gain = 446.352
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 1159.496 ; gain = 557.977
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1159.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 354 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1159.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
226 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:01:04 . Memory (MB): peak = 1159.496 ; gain = 854.590
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1159.496 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Joshua Hutchinson/Desktop/School Work/Quarter/Spring 2023/CPE 521/final_project/final_project/final_project.runs/synth_1/OTTER_Wrapper_Programmable.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file OTTER_Wrapper_Programmable_utilization_synth.rpt -pb OTTER_Wrapper_Programmable_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 12 00:07:14 2023...
