#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f931024f40 .scope module, "sub_64bit_tb" "sub_64bit_tb" 2 4;
 .timescale -9 -9;
v000001f9311bed50_0 .var "A", 63 0;
v000001f9311bde50_0 .var "B", 63 0;
v000001f9311bf930_0 .net "Diff", 63 0, L_000001f9311db000;  1 drivers
S_000001f9310250d0 .scope module, "sub_64bit0" "sub_64bit" 2 9, 3 4 0, S_000001f931024f40;
 .timescale -9 -9;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "Diff";
L_000001f9311efaf0 .functor NOT 64, v000001f9311bed50_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_000001f9311f02d0 .functor NOT 64, v000001f9311bde50_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v000001f9311be210_0 .net "A", 63 0, v000001f9311bed50_0;  1 drivers
v000001f9311bdef0_0 .net "B", 63 0, v000001f9311bde50_0;  1 drivers
v000001f9311becb0_0 .net "Diff", 63 0, L_000001f9311db000;  alias, 1 drivers
S_000001f931023ab0 .scope module, "sub0" "adder_64bit" 3 11, 4 4 0, S_000001f9310250d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 64 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v000001f9311be7b0_0 .net "A", 63 0, L_000001f9311efaf0;  1 drivers
v000001f9311beb70_0 .net "B", 63 0, L_000001f9311f02d0;  1 drivers
v000001f9311bfbb0_0 .net "Carry", 7 0, L_000001f9311d9f20;  1 drivers
L_000001f9311f16c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f9311be2b0_0 .net "Cin", 0 0, L_000001f9311f16c8;  1 drivers
v000001f9311c0510_0 .net "Cout", 0 0, L_000001f9311d9a20;  1 drivers
v000001f9311bec10_0 .net "Sum", 63 0, L_000001f9311db000;  alias, 1 drivers
L_000001f9311bacf0 .part L_000001f9311efaf0, 0, 8;
L_000001f9311b8f90 .part L_000001f9311f02d0, 0, 8;
L_000001f9311baf70 .part L_000001f9311efaf0, 8, 8;
L_000001f9311ba1b0 .part L_000001f9311f02d0, 8, 8;
L_000001f9311bb510 .part L_000001f9311d9f20, 0, 1;
L_000001f9311baa70 .part L_000001f9311efaf0, 16, 8;
L_000001f9311babb0 .part L_000001f9311f02d0, 16, 8;
L_000001f9311bac50 .part L_000001f9311d9f20, 1, 1;
L_000001f9311d4700 .part L_000001f9311efaf0, 24, 8;
L_000001f9311d6140 .part L_000001f9311f02d0, 24, 8;
L_000001f9311d56a0 .part L_000001f9311d9f20, 2, 1;
L_000001f9311d5560 .part L_000001f9311efaf0, 32, 8;
L_000001f9311d6320 .part L_000001f9311f02d0, 32, 8;
L_000001f9311d5600 .part L_000001f9311d9f20, 3, 1;
L_000001f9311d6640 .part L_000001f9311efaf0, 40, 8;
L_000001f9311d7180 .part L_000001f9311f02d0, 40, 8;
L_000001f9311d68c0 .part L_000001f9311d9f20, 4, 1;
L_000001f9311d6dc0 .part L_000001f9311efaf0, 48, 8;
L_000001f9311d7360 .part L_000001f9311f02d0, 48, 8;
L_000001f9311d7680 .part L_000001f9311d9f20, 5, 1;
L_000001f9311d90c0 .part L_000001f9311efaf0, 56, 8;
L_000001f9311da1a0 .part L_000001f9311f02d0, 56, 8;
L_000001f9311d9340 .part L_000001f9311d9f20, 6, 1;
LS_000001f9311db000_0_0 .concat8 [ 8 8 8 8], L_000001f9311c0b50, L_000001f9311ba750, L_000001f9311ba250, L_000001f9311d4d40;
LS_000001f9311db000_0_4 .concat8 [ 8 8 8 8], L_000001f9311d54c0, L_000001f9311d8760, L_000001f9311d7b80, L_000001f9311da880;
L_000001f9311db000 .concat8 [ 32 32 0 0], LS_000001f9311db000_0_0, LS_000001f9311db000_0_4;
LS_000001f9311d9f20_0_0 .concat8 [ 1 1 1 1], L_000001f9311bb150, L_000001f9311bad90, L_000001f9311b9fd0, L_000001f9311d4f20;
LS_000001f9311d9f20_0_4 .concat8 [ 1 1 1 1], L_000001f9311d6500, L_000001f9311d72c0, L_000001f9311d8440, L_000001f9311dace0;
L_000001f9311d9f20 .concat8 [ 4 4 0 0], LS_000001f9311d9f20_0_0, LS_000001f9311d9f20_0_4;
L_000001f9311d9a20 .part L_000001f9311d9f20, 7, 1;
S_000001f931023c40 .scope module, "adder0" "adder_8bit" 4 22, 5 5 0, S_000001f931023ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v000001f9311963b0_0 .net "A", 7 0, L_000001f9311bacf0;  1 drivers
v000001f931196590_0 .net "B", 7 0, L_000001f9311b8f90;  1 drivers
v000001f9311957d0_0 .net "Carry", 7 0, L_000001f9311c0bf0;  1 drivers
v000001f931196090_0 .net "Cin", 0 0, L_000001f9311f16c8;  alias, 1 drivers
v000001f931195e10_0 .net "Cout", 0 0, L_000001f9311bb150;  1 drivers
v000001f931195550_0 .net "Sum", 7 0, L_000001f9311c0b50;  1 drivers
L_000001f9311bf250 .part L_000001f9311bacf0, 0, 1;
L_000001f9311be350 .part L_000001f9311b8f90, 0, 1;
L_000001f9311bf890 .part L_000001f9311bacf0, 1, 1;
L_000001f9311bf610 .part L_000001f9311b8f90, 1, 1;
L_000001f9311be8f0 .part L_000001f9311c0bf0, 0, 1;
L_000001f9311be990 .part L_000001f9311bacf0, 2, 1;
L_000001f9311bea30 .part L_000001f9311b8f90, 2, 1;
L_000001f9311bead0 .part L_000001f9311c0bf0, 1, 1;
L_000001f9311bf7f0 .part L_000001f9311bacf0, 3, 1;
L_000001f9311bedf0 .part L_000001f9311b8f90, 3, 1;
L_000001f9311bf2f0 .part L_000001f9311c0bf0, 2, 1;
L_000001f9311bf390 .part L_000001f9311bacf0, 4, 1;
L_000001f9311bf430 .part L_000001f9311b8f90, 4, 1;
L_000001f9311c05b0 .part L_000001f9311c0bf0, 3, 1;
L_000001f9311c0c90 .part L_000001f9311bacf0, 5, 1;
L_000001f9311c0830 .part L_000001f9311b8f90, 5, 1;
L_000001f9311c0790 .part L_000001f9311c0bf0, 4, 1;
L_000001f9311c08d0 .part L_000001f9311bacf0, 6, 1;
L_000001f9311c0970 .part L_000001f9311b8f90, 6, 1;
L_000001f9311c0a10 .part L_000001f9311c0bf0, 5, 1;
L_000001f9311c0650 .part L_000001f9311bacf0, 7, 1;
L_000001f9311c06f0 .part L_000001f9311b8f90, 7, 1;
L_000001f9311c0ab0 .part L_000001f9311c0bf0, 6, 1;
LS_000001f9311c0b50_0_0 .concat8 [ 1 1 1 1], L_000001f93111aef0, L_000001f9311c4310, L_000001f9311c4770, L_000001f9311c48c0;
LS_000001f9311c0b50_0_4 .concat8 [ 1 1 1 1], L_000001f9311c40e0, L_000001f9311c4e70, L_000001f9311c5260, L_000001f9311c51f0;
L_000001f9311c0b50 .concat8 [ 4 4 0 0], LS_000001f9311c0b50_0_0, LS_000001f9311c0b50_0_4;
LS_000001f9311c0bf0_0_0 .concat8 [ 1 1 1 1], L_000001f9311c58f0, L_000001f9311c3f20, L_000001f9311c47e0, L_000001f9311c45b0;
LS_000001f9311c0bf0_0_4 .concat8 [ 1 1 1 1], L_000001f9311c4850, L_000001f9311c4f50, L_000001f9311c4b60, L_000001f9311c4700;
L_000001f9311c0bf0 .concat8 [ 4 4 0 0], LS_000001f9311c0bf0_0_0, LS_000001f9311c0bf0_0_4;
L_000001f9311bb150 .part L_000001f9311c0bf0, 7, 1;
S_000001f931016070 .scope module, "adder0" "adder" 5 15, 6 3 0, S_000001f931023c40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f93111b0b0 .functor XOR 1, L_000001f9311bf250, L_000001f9311be350, C4<0>, C4<0>;
L_000001f93111aef0 .functor XOR 1, L_000001f93111b0b0, L_000001f9311f16c8, C4<0>, C4<0>;
L_000001f93111af60 .functor AND 1, L_000001f9311bf250, L_000001f9311be350, C4<1>, C4<1>;
L_000001f93111ada0 .functor AND 1, L_000001f9311bf250, L_000001f9311f16c8, C4<1>, C4<1>;
L_000001f93111afd0 .functor OR 1, L_000001f93111af60, L_000001f93111ada0, C4<0>, C4<0>;
L_000001f9311c4d20 .functor AND 1, L_000001f9311be350, L_000001f9311f16c8, C4<1>, C4<1>;
L_000001f9311c58f0 .functor OR 1, L_000001f93111afd0, L_000001f9311c4d20, C4<0>, C4<0>;
v000001f931120e70_0 .net "A", 0 0, L_000001f9311bf250;  1 drivers
v000001f931122810_0 .net "B", 0 0, L_000001f9311be350;  1 drivers
v000001f931120290_0 .net "Cin", 0 0, L_000001f9311f16c8;  alias, 1 drivers
v000001f931120f10_0 .net "Cout", 0 0, L_000001f9311c58f0;  1 drivers
v000001f931120330_0 .net "Sum", 0 0, L_000001f93111aef0;  1 drivers
v000001f9311210f0_0 .net *"_ivl_0", 0 0, L_000001f93111b0b0;  1 drivers
v000001f9311203d0_0 .net *"_ivl_10", 0 0, L_000001f9311c4d20;  1 drivers
v000001f931121910_0 .net *"_ivl_4", 0 0, L_000001f93111af60;  1 drivers
v000001f931120b50_0 .net *"_ivl_6", 0 0, L_000001f93111ada0;  1 drivers
v000001f9311205b0_0 .net *"_ivl_8", 0 0, L_000001f93111afd0;  1 drivers
S_000001f931016200 .scope module, "adder1" "adder" 5 16, 6 3 0, S_000001f931023c40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311c53b0 .functor XOR 1, L_000001f9311bf890, L_000001f9311bf610, C4<0>, C4<0>;
L_000001f9311c4310 .functor XOR 1, L_000001f9311c53b0, L_000001f9311be8f0, C4<0>, C4<0>;
L_000001f9311c5490 .functor AND 1, L_000001f9311bf890, L_000001f9311bf610, C4<1>, C4<1>;
L_000001f9311c57a0 .functor AND 1, L_000001f9311bf890, L_000001f9311be8f0, C4<1>, C4<1>;
L_000001f9311c5570 .functor OR 1, L_000001f9311c5490, L_000001f9311c57a0, C4<0>, C4<0>;
L_000001f9311c5650 .functor AND 1, L_000001f9311bf610, L_000001f9311be8f0, C4<1>, C4<1>;
L_000001f9311c3f20 .functor OR 1, L_000001f9311c5570, L_000001f9311c5650, C4<0>, C4<0>;
v000001f931120650_0 .net "A", 0 0, L_000001f9311bf890;  1 drivers
v000001f931120830_0 .net "B", 0 0, L_000001f9311bf610;  1 drivers
v000001f9311208d0_0 .net "Cin", 0 0, L_000001f9311be8f0;  1 drivers
v000001f931120ab0_0 .net "Cout", 0 0, L_000001f9311c3f20;  1 drivers
v000001f931120c90_0 .net "Sum", 0 0, L_000001f9311c4310;  1 drivers
v000001f931121a50_0 .net *"_ivl_0", 0 0, L_000001f9311c53b0;  1 drivers
v000001f931121eb0_0 .net *"_ivl_10", 0 0, L_000001f9311c5650;  1 drivers
v000001f931123710_0 .net *"_ivl_4", 0 0, L_000001f9311c5490;  1 drivers
v000001f9311237b0_0 .net *"_ivl_6", 0 0, L_000001f9311c57a0;  1 drivers
v000001f931123990_0 .net *"_ivl_8", 0 0, L_000001f9311c5570;  1 drivers
S_000001f930fe2de0 .scope module, "adder2" "adder" 5 17, 6 3 0, S_000001f931023c40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311c5180 .functor XOR 1, L_000001f9311be990, L_000001f9311bea30, C4<0>, C4<0>;
L_000001f9311c4770 .functor XOR 1, L_000001f9311c5180, L_000001f9311bead0, C4<0>, C4<0>;
L_000001f9311c5810 .functor AND 1, L_000001f9311be990, L_000001f9311bea30, C4<1>, C4<1>;
L_000001f9311c4a80 .functor AND 1, L_000001f9311be990, L_000001f9311bead0, C4<1>, C4<1>;
L_000001f9311c42a0 .functor OR 1, L_000001f9311c5810, L_000001f9311c4a80, C4<0>, C4<0>;
L_000001f9311c41c0 .functor AND 1, L_000001f9311bea30, L_000001f9311bead0, C4<1>, C4<1>;
L_000001f9311c47e0 .functor OR 1, L_000001f9311c42a0, L_000001f9311c41c0, C4<0>, C4<0>;
v000001f931123a30_0 .net "A", 0 0, L_000001f9311be990;  1 drivers
v000001f931123ad0_0 .net "B", 0 0, L_000001f9311bea30;  1 drivers
v000001f931122e50_0 .net "Cin", 0 0, L_000001f9311bead0;  1 drivers
v000001f931123850_0 .net "Cout", 0 0, L_000001f9311c47e0;  1 drivers
v000001f9311238f0_0 .net "Sum", 0 0, L_000001f9311c4770;  1 drivers
v000001f931123b70_0 .net *"_ivl_0", 0 0, L_000001f9311c5180;  1 drivers
v000001f931123fd0_0 .net *"_ivl_10", 0 0, L_000001f9311c41c0;  1 drivers
v000001f9311229f0_0 .net *"_ivl_4", 0 0, L_000001f9311c5810;  1 drivers
v000001f931122c70_0 .net *"_ivl_6", 0 0, L_000001f9311c4a80;  1 drivers
v000001f931123d50_0 .net *"_ivl_8", 0 0, L_000001f9311c42a0;  1 drivers
S_000001f930fe2f70 .scope module, "adder3" "adder" 5 18, 6 3 0, S_000001f931023c40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311c4ee0 .functor XOR 1, L_000001f9311bf7f0, L_000001f9311bedf0, C4<0>, C4<0>;
L_000001f9311c48c0 .functor XOR 1, L_000001f9311c4ee0, L_000001f9311bf2f0, C4<0>, C4<0>;
L_000001f9311c5030 .functor AND 1, L_000001f9311bf7f0, L_000001f9311bedf0, C4<1>, C4<1>;
L_000001f9311c5960 .functor AND 1, L_000001f9311bf7f0, L_000001f9311bf2f0, C4<1>, C4<1>;
L_000001f9311c5420 .functor OR 1, L_000001f9311c5030, L_000001f9311c5960, C4<0>, C4<0>;
L_000001f9311c4690 .functor AND 1, L_000001f9311bedf0, L_000001f9311bf2f0, C4<1>, C4<1>;
L_000001f9311c45b0 .functor OR 1, L_000001f9311c5420, L_000001f9311c4690, C4<0>, C4<0>;
v000001f931122bd0_0 .net "A", 0 0, L_000001f9311bf7f0;  1 drivers
v000001f931123df0_0 .net "B", 0 0, L_000001f9311bedf0;  1 drivers
v000001f931123f30_0 .net "Cin", 0 0, L_000001f9311bf2f0;  1 drivers
v000001f931122ef0_0 .net "Cout", 0 0, L_000001f9311c45b0;  1 drivers
v000001f931122a90_0 .net "Sum", 0 0, L_000001f9311c48c0;  1 drivers
v000001f931122b30_0 .net *"_ivl_0", 0 0, L_000001f9311c4ee0;  1 drivers
v000001f931122d10_0 .net *"_ivl_10", 0 0, L_000001f9311c4690;  1 drivers
v000001f931123030_0 .net *"_ivl_4", 0 0, L_000001f9311c5030;  1 drivers
v000001f931123c10_0 .net *"_ivl_6", 0 0, L_000001f9311c5960;  1 drivers
v000001f931123cb0_0 .net *"_ivl_8", 0 0, L_000001f9311c5420;  1 drivers
S_000001f931193ab0 .scope module, "adder4" "adder" 5 19, 6 3 0, S_000001f931023c40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311c4d90 .functor XOR 1, L_000001f9311bf390, L_000001f9311bf430, C4<0>, C4<0>;
L_000001f9311c40e0 .functor XOR 1, L_000001f9311c4d90, L_000001f9311c05b0, C4<0>, C4<0>;
L_000001f9311c4380 .functor AND 1, L_000001f9311bf390, L_000001f9311bf430, C4<1>, C4<1>;
L_000001f9311c5500 .functor AND 1, L_000001f9311bf390, L_000001f9311c05b0, C4<1>, C4<1>;
L_000001f9311c56c0 .functor OR 1, L_000001f9311c4380, L_000001f9311c5500, C4<0>, C4<0>;
L_000001f9311c4e00 .functor AND 1, L_000001f9311bf430, L_000001f9311c05b0, C4<1>, C4<1>;
L_000001f9311c4850 .functor OR 1, L_000001f9311c56c0, L_000001f9311c4e00, C4<0>, C4<0>;
v000001f9311233f0_0 .net "A", 0 0, L_000001f9311bf390;  1 drivers
v000001f931123e90_0 .net "B", 0 0, L_000001f9311bf430;  1 drivers
v000001f931124070_0 .net "Cin", 0 0, L_000001f9311c05b0;  1 drivers
v000001f931122db0_0 .net "Cout", 0 0, L_000001f9311c4850;  1 drivers
v000001f9311232b0_0 .net "Sum", 0 0, L_000001f9311c40e0;  1 drivers
v000001f931122f90_0 .net *"_ivl_0", 0 0, L_000001f9311c4d90;  1 drivers
v000001f9311230d0_0 .net *"_ivl_10", 0 0, L_000001f9311c4e00;  1 drivers
v000001f931123170_0 .net *"_ivl_4", 0 0, L_000001f9311c4380;  1 drivers
v000001f931123210_0 .net *"_ivl_6", 0 0, L_000001f9311c5500;  1 drivers
v000001f931123350_0 .net *"_ivl_8", 0 0, L_000001f9311c56c0;  1 drivers
S_000001f931193c40 .scope module, "adder5" "adder" 5 20, 6 3 0, S_000001f931023c40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311c4a10 .functor XOR 1, L_000001f9311c0c90, L_000001f9311c0830, C4<0>, C4<0>;
L_000001f9311c4e70 .functor XOR 1, L_000001f9311c4a10, L_000001f9311c0790, C4<0>, C4<0>;
L_000001f9311c3dd0 .functor AND 1, L_000001f9311c0c90, L_000001f9311c0830, C4<1>, C4<1>;
L_000001f9311c4000 .functor AND 1, L_000001f9311c0c90, L_000001f9311c0790, C4<1>, C4<1>;
L_000001f9311c4af0 .functor OR 1, L_000001f9311c3dd0, L_000001f9311c4000, C4<0>, C4<0>;
L_000001f9311c5730 .functor AND 1, L_000001f9311c0830, L_000001f9311c0790, C4<1>, C4<1>;
L_000001f9311c4f50 .functor OR 1, L_000001f9311c4af0, L_000001f9311c5730, C4<0>, C4<0>;
v000001f931123490_0 .net "A", 0 0, L_000001f9311c0c90;  1 drivers
v000001f9311235d0_0 .net "B", 0 0, L_000001f9311c0830;  1 drivers
v000001f931123530_0 .net "Cin", 0 0, L_000001f9311c0790;  1 drivers
v000001f931123670_0 .net "Cout", 0 0, L_000001f9311c4f50;  1 drivers
v000001f931113210_0 .net "Sum", 0 0, L_000001f9311c4e70;  1 drivers
v000001f931112450_0 .net *"_ivl_0", 0 0, L_000001f9311c4a10;  1 drivers
v000001f931113710_0 .net *"_ivl_10", 0 0, L_000001f9311c5730;  1 drivers
v000001f931113850_0 .net *"_ivl_4", 0 0, L_000001f9311c3dd0;  1 drivers
v000001f9311138f0_0 .net *"_ivl_6", 0 0, L_000001f9311c4000;  1 drivers
v000001f931112810_0 .net *"_ivl_8", 0 0, L_000001f9311c4af0;  1 drivers
S_000001f931193dd0 .scope module, "adder6" "adder" 5 21, 6 3 0, S_000001f931023c40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311c3e40 .functor XOR 1, L_000001f9311c08d0, L_000001f9311c0970, C4<0>, C4<0>;
L_000001f9311c5260 .functor XOR 1, L_000001f9311c3e40, L_000001f9311c0a10, C4<0>, C4<0>;
L_000001f9311c43f0 .functor AND 1, L_000001f9311c08d0, L_000001f9311c0970, C4<1>, C4<1>;
L_000001f9311c4230 .functor AND 1, L_000001f9311c08d0, L_000001f9311c0a10, C4<1>, C4<1>;
L_000001f9311c5880 .functor OR 1, L_000001f9311c43f0, L_000001f9311c4230, C4<0>, C4<0>;
L_000001f9311c4460 .functor AND 1, L_000001f9311c0970, L_000001f9311c0a10, C4<1>, C4<1>;
L_000001f9311c4b60 .functor OR 1, L_000001f9311c5880, L_000001f9311c4460, C4<0>, C4<0>;
v000001f931112950_0 .net "A", 0 0, L_000001f9311c08d0;  1 drivers
v000001f931112bd0_0 .net "B", 0 0, L_000001f9311c0970;  1 drivers
v000001f9310e6960_0 .net "Cin", 0 0, L_000001f9311c0a10;  1 drivers
v000001f9310e6e60_0 .net "Cout", 0 0, L_000001f9311c4b60;  1 drivers
v000001f9310e7360_0 .net "Sum", 0 0, L_000001f9311c5260;  1 drivers
v000001f9310e51a0_0 .net *"_ivl_0", 0 0, L_000001f9311c3e40;  1 drivers
v000001f93106c650_0 .net *"_ivl_10", 0 0, L_000001f9311c4460;  1 drivers
v000001f93106d410_0 .net *"_ivl_4", 0 0, L_000001f9311c43f0;  1 drivers
v000001f931083f20_0 .net *"_ivl_6", 0 0, L_000001f9311c4230;  1 drivers
v000001f931084240_0 .net *"_ivl_8", 0 0, L_000001f9311c5880;  1 drivers
S_000001f931193f60 .scope module, "adder7" "adder" 5 22, 6 3 0, S_000001f931023c40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311c3eb0 .functor XOR 1, L_000001f9311c0650, L_000001f9311c06f0, C4<0>, C4<0>;
L_000001f9311c51f0 .functor XOR 1, L_000001f9311c3eb0, L_000001f9311c0ab0, C4<0>, C4<0>;
L_000001f9311c44d0 .functor AND 1, L_000001f9311c0650, L_000001f9311c06f0, C4<1>, C4<1>;
L_000001f9311c4930 .functor AND 1, L_000001f9311c0650, L_000001f9311c0ab0, C4<1>, C4<1>;
L_000001f9311c55e0 .functor OR 1, L_000001f9311c44d0, L_000001f9311c4930, C4<0>, C4<0>;
L_000001f9311c3f90 .functor AND 1, L_000001f9311c06f0, L_000001f9311c0ab0, C4<1>, C4<1>;
L_000001f9311c4700 .functor OR 1, L_000001f9311c55e0, L_000001f9311c3f90, C4<0>, C4<0>;
v000001f93109d320_0 .net "A", 0 0, L_000001f9311c0650;  1 drivers
v000001f93109c6a0_0 .net "B", 0 0, L_000001f9311c06f0;  1 drivers
v000001f9310bb9a0_0 .net "Cin", 0 0, L_000001f9311c0ab0;  1 drivers
v000001f9310bbb80_0 .net "Cout", 0 0, L_000001f9311c4700;  1 drivers
v000001f9310cce70_0 .net "Sum", 0 0, L_000001f9311c51f0;  1 drivers
v000001f9310cc510_0 .net *"_ivl_0", 0 0, L_000001f9311c3eb0;  1 drivers
v000001f9311946f0_0 .net *"_ivl_10", 0 0, L_000001f9311c3f90;  1 drivers
v000001f931194f10_0 .net *"_ivl_4", 0 0, L_000001f9311c44d0;  1 drivers
v000001f9311943d0_0 .net *"_ivl_6", 0 0, L_000001f9311c4930;  1 drivers
v000001f931196450_0 .net *"_ivl_8", 0 0, L_000001f9311c55e0;  1 drivers
S_000001f931198100 .scope module, "adder1" "adder_8bit" 4 23, 5 5 0, S_000001f931023ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v000001f931197670_0 .net "A", 7 0, L_000001f9311baf70;  1 drivers
v000001f931196950_0 .net "B", 7 0, L_000001f9311ba1b0;  1 drivers
v000001f931196ef0_0 .net "Carry", 7 0, L_000001f9311bb0b0;  1 drivers
v000001f9311972b0_0 .net "Cin", 0 0, L_000001f9311bb510;  1 drivers
v000001f931197530_0 .net "Cout", 0 0, L_000001f9311bad90;  1 drivers
v000001f931197350_0 .net "Sum", 7 0, L_000001f9311ba750;  1 drivers
L_000001f9311b8e50 .part L_000001f9311baf70, 0, 1;
L_000001f9311ba070 .part L_000001f9311ba1b0, 0, 1;
L_000001f9311b9b70 .part L_000001f9311baf70, 1, 1;
L_000001f9311ba6b0 .part L_000001f9311ba1b0, 1, 1;
L_000001f9311b9670 .part L_000001f9311bb0b0, 0, 1;
L_000001f9311b9170 .part L_000001f9311baf70, 2, 1;
L_000001f9311bae30 .part L_000001f9311ba1b0, 2, 1;
L_000001f9311ba610 .part L_000001f9311bb0b0, 1, 1;
L_000001f9311b9490 .part L_000001f9311baf70, 3, 1;
L_000001f9311bab10 .part L_000001f9311ba1b0, 3, 1;
L_000001f9311ba9d0 .part L_000001f9311bb0b0, 2, 1;
L_000001f9311baed0 .part L_000001f9311baf70, 4, 1;
L_000001f9311b9850 .part L_000001f9311ba1b0, 4, 1;
L_000001f9311bb290 .part L_000001f9311bb0b0, 3, 1;
L_000001f9311b97b0 .part L_000001f9311baf70, 5, 1;
L_000001f9311ba110 .part L_000001f9311ba1b0, 5, 1;
L_000001f9311b93f0 .part L_000001f9311bb0b0, 4, 1;
L_000001f9311b9df0 .part L_000001f9311baf70, 6, 1;
L_000001f9311b9030 .part L_000001f9311ba1b0, 6, 1;
L_000001f9311ba2f0 .part L_000001f9311bb0b0, 5, 1;
L_000001f9311b9a30 .part L_000001f9311baf70, 7, 1;
L_000001f9311b9210 .part L_000001f9311ba1b0, 7, 1;
L_000001f9311b9ad0 .part L_000001f9311bb0b0, 6, 1;
LS_000001f9311ba750_0_0 .concat8 [ 1 1 1 1], L_000001f9311c4070, L_000001f9311c4c40, L_000001f9311c5b20, L_000001f9311c9130;
LS_000001f9311ba750_0_4 .concat8 [ 1 1 1 1], L_000001f9311c94b0, L_000001f9311c93d0, L_000001f9311c9910, L_000001f9311c9520;
L_000001f9311ba750 .concat8 [ 4 4 0 0], LS_000001f9311ba750_0_0, LS_000001f9311ba750_0_4;
LS_000001f9311bb0b0_0_0 .concat8 [ 1 1 1 1], L_000001f9311c5340, L_000001f9311c5a40, L_000001f9311c59d0, L_000001f9311c9980;
LS_000001f9311bb0b0_0_4 .concat8 [ 1 1 1 1], L_000001f9311c8d40, L_000001f9311c83a0, L_000001f9311c8560, L_000001f9311c9590;
L_000001f9311bb0b0 .concat8 [ 4 4 0 0], LS_000001f9311bb0b0_0_0, LS_000001f9311bb0b0_0_4;
L_000001f9311bad90 .part L_000001f9311bb0b0, 7, 1;
S_000001f931198290 .scope module, "adder0" "adder" 5 15, 6 3 0, S_000001f931198100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311c4540 .functor XOR 1, L_000001f9311b8e50, L_000001f9311ba070, C4<0>, C4<0>;
L_000001f9311c4070 .functor XOR 1, L_000001f9311c4540, L_000001f9311bb510, C4<0>, C4<0>;
L_000001f9311c4150 .functor AND 1, L_000001f9311b8e50, L_000001f9311ba070, C4<1>, C4<1>;
L_000001f9311c4620 .functor AND 1, L_000001f9311b8e50, L_000001f9311bb510, C4<1>, C4<1>;
L_000001f9311c49a0 .functor OR 1, L_000001f9311c4150, L_000001f9311c4620, C4<0>, C4<0>;
L_000001f9311c4fc0 .functor AND 1, L_000001f9311ba070, L_000001f9311bb510, C4<1>, C4<1>;
L_000001f9311c5340 .functor OR 1, L_000001f9311c49a0, L_000001f9311c4fc0, C4<0>, C4<0>;
v000001f9311968b0_0 .net "A", 0 0, L_000001f9311b8e50;  1 drivers
v000001f931195910_0 .net "B", 0 0, L_000001f9311ba070;  1 drivers
v000001f9311954b0_0 .net "Cin", 0 0, L_000001f9311bb510;  alias, 1 drivers
v000001f931196310_0 .net "Cout", 0 0, L_000001f9311c5340;  1 drivers
v000001f931194d30_0 .net "Sum", 0 0, L_000001f9311c4070;  1 drivers
v000001f931195050_0 .net *"_ivl_0", 0 0, L_000001f9311c4540;  1 drivers
v000001f9311955f0_0 .net *"_ivl_10", 0 0, L_000001f9311c4fc0;  1 drivers
v000001f931196130_0 .net *"_ivl_4", 0 0, L_000001f9311c4150;  1 drivers
v000001f931195690_0 .net *"_ivl_6", 0 0, L_000001f9311c4620;  1 drivers
v000001f9311961d0_0 .net *"_ivl_8", 0 0, L_000001f9311c49a0;  1 drivers
S_000001f931198420 .scope module, "adder1" "adder" 5 16, 6 3 0, S_000001f931198100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311c4bd0 .functor XOR 1, L_000001f9311b9b70, L_000001f9311ba6b0, C4<0>, C4<0>;
L_000001f9311c4c40 .functor XOR 1, L_000001f9311c4bd0, L_000001f9311b9670, C4<0>, C4<0>;
L_000001f9311c4cb0 .functor AND 1, L_000001f9311b9b70, L_000001f9311ba6b0, C4<1>, C4<1>;
L_000001f9311c50a0 .functor AND 1, L_000001f9311b9b70, L_000001f9311b9670, C4<1>, C4<1>;
L_000001f9311c52d0 .functor OR 1, L_000001f9311c4cb0, L_000001f9311c50a0, C4<0>, C4<0>;
L_000001f9311c5110 .functor AND 1, L_000001f9311ba6b0, L_000001f9311b9670, C4<1>, C4<1>;
L_000001f9311c5a40 .functor OR 1, L_000001f9311c52d0, L_000001f9311c5110, C4<0>, C4<0>;
v000001f931194a10_0 .net "A", 0 0, L_000001f9311b9b70;  1 drivers
v000001f931195730_0 .net "B", 0 0, L_000001f9311ba6b0;  1 drivers
v000001f931195c30_0 .net "Cin", 0 0, L_000001f9311b9670;  1 drivers
v000001f931196630_0 .net "Cout", 0 0, L_000001f9311c5a40;  1 drivers
v000001f931194dd0_0 .net "Sum", 0 0, L_000001f9311c4c40;  1 drivers
v000001f931195870_0 .net *"_ivl_0", 0 0, L_000001f9311c4bd0;  1 drivers
v000001f931196270_0 .net *"_ivl_10", 0 0, L_000001f9311c5110;  1 drivers
v000001f9311964f0_0 .net *"_ivl_4", 0 0, L_000001f9311c4cb0;  1 drivers
v000001f931194bf0_0 .net *"_ivl_6", 0 0, L_000001f9311c50a0;  1 drivers
v000001f931194470_0 .net *"_ivl_8", 0 0, L_000001f9311c52d0;  1 drivers
S_000001f9311985b0 .scope module, "adder2" "adder" 5 17, 6 3 0, S_000001f931198100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311c5ab0 .functor XOR 1, L_000001f9311b9170, L_000001f9311bae30, C4<0>, C4<0>;
L_000001f9311c5b20 .functor XOR 1, L_000001f9311c5ab0, L_000001f9311ba610, C4<0>, C4<0>;
L_000001f9311c5b90 .functor AND 1, L_000001f9311b9170, L_000001f9311bae30, C4<1>, C4<1>;
L_000001f9311c5c00 .functor AND 1, L_000001f9311b9170, L_000001f9311ba610, C4<1>, C4<1>;
L_000001f9311c5c70 .functor OR 1, L_000001f9311c5b90, L_000001f9311c5c00, C4<0>, C4<0>;
L_000001f9311c5ce0 .functor AND 1, L_000001f9311bae30, L_000001f9311ba610, C4<1>, C4<1>;
L_000001f9311c59d0 .functor OR 1, L_000001f9311c5c70, L_000001f9311c5ce0, C4<0>, C4<0>;
v000001f9311959b0_0 .net "A", 0 0, L_000001f9311b9170;  1 drivers
v000001f931194510_0 .net "B", 0 0, L_000001f9311bae30;  1 drivers
v000001f9311966d0_0 .net "Cin", 0 0, L_000001f9311ba610;  1 drivers
v000001f931196770_0 .net "Cout", 0 0, L_000001f9311c59d0;  1 drivers
v000001f931195370_0 .net "Sum", 0 0, L_000001f9311c5b20;  1 drivers
v000001f931194150_0 .net *"_ivl_0", 0 0, L_000001f9311c5ab0;  1 drivers
v000001f931196810_0 .net *"_ivl_10", 0 0, L_000001f9311c5ce0;  1 drivers
v000001f9311941f0_0 .net *"_ivl_4", 0 0, L_000001f9311c5b90;  1 drivers
v000001f931194650_0 .net *"_ivl_6", 0 0, L_000001f9311c5c00;  1 drivers
v000001f931194290_0 .net *"_ivl_8", 0 0, L_000001f9311c5c70;  1 drivers
S_000001f931198740 .scope module, "adder3" "adder" 5 18, 6 3 0, S_000001f931198100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311c85d0 .functor XOR 1, L_000001f9311b9490, L_000001f9311bab10, C4<0>, C4<0>;
L_000001f9311c9130 .functor XOR 1, L_000001f9311c85d0, L_000001f9311ba9d0, C4<0>, C4<0>;
L_000001f9311c8790 .functor AND 1, L_000001f9311b9490, L_000001f9311bab10, C4<1>, C4<1>;
L_000001f9311c8800 .functor AND 1, L_000001f9311b9490, L_000001f9311ba9d0, C4<1>, C4<1>;
L_000001f9311c82c0 .functor OR 1, L_000001f9311c8790, L_000001f9311c8800, C4<0>, C4<0>;
L_000001f9311c9050 .functor AND 1, L_000001f9311bab10, L_000001f9311ba9d0, C4<1>, C4<1>;
L_000001f9311c9980 .functor OR 1, L_000001f9311c82c0, L_000001f9311c9050, C4<0>, C4<0>;
v000001f931194ab0_0 .net "A", 0 0, L_000001f9311b9490;  1 drivers
v000001f931195a50_0 .net "B", 0 0, L_000001f9311bab10;  1 drivers
v000001f931195cd0_0 .net "Cin", 0 0, L_000001f9311ba9d0;  1 drivers
v000001f931194330_0 .net "Cout", 0 0, L_000001f9311c9980;  1 drivers
v000001f931195af0_0 .net "Sum", 0 0, L_000001f9311c9130;  1 drivers
v000001f9311950f0_0 .net *"_ivl_0", 0 0, L_000001f9311c85d0;  1 drivers
v000001f9311945b0_0 .net *"_ivl_10", 0 0, L_000001f9311c9050;  1 drivers
v000001f931194790_0 .net *"_ivl_4", 0 0, L_000001f9311c8790;  1 drivers
v000001f931194830_0 .net *"_ivl_6", 0 0, L_000001f9311c8800;  1 drivers
v000001f931195d70_0 .net *"_ivl_8", 0 0, L_000001f9311c82c0;  1 drivers
S_000001f931198920 .scope module, "adder4" "adder" 5 19, 6 3 0, S_000001f931198100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311c9670 .functor XOR 1, L_000001f9311baed0, L_000001f9311b9850, C4<0>, C4<0>;
L_000001f9311c94b0 .functor XOR 1, L_000001f9311c9670, L_000001f9311bb290, C4<0>, C4<0>;
L_000001f9311c7e60 .functor AND 1, L_000001f9311baed0, L_000001f9311b9850, C4<1>, C4<1>;
L_000001f9311c8c60 .functor AND 1, L_000001f9311baed0, L_000001f9311bb290, C4<1>, C4<1>;
L_000001f9311c8e90 .functor OR 1, L_000001f9311c7e60, L_000001f9311c8c60, C4<0>, C4<0>;
L_000001f9311c8170 .functor AND 1, L_000001f9311b9850, L_000001f9311bb290, C4<1>, C4<1>;
L_000001f9311c8d40 .functor OR 1, L_000001f9311c8e90, L_000001f9311c8170, C4<0>, C4<0>;
v000001f931195190_0 .net "A", 0 0, L_000001f9311baed0;  1 drivers
v000001f931194fb0_0 .net "B", 0 0, L_000001f9311b9850;  1 drivers
v000001f9311952d0_0 .net "Cin", 0 0, L_000001f9311bb290;  1 drivers
v000001f9311948d0_0 .net "Cout", 0 0, L_000001f9311c8d40;  1 drivers
v000001f931194e70_0 .net "Sum", 0 0, L_000001f9311c94b0;  1 drivers
v000001f931194970_0 .net *"_ivl_0", 0 0, L_000001f9311c9670;  1 drivers
v000001f931194b50_0 .net *"_ivl_10", 0 0, L_000001f9311c8170;  1 drivers
v000001f931194c90_0 .net *"_ivl_4", 0 0, L_000001f9311c7e60;  1 drivers
v000001f931195230_0 .net *"_ivl_6", 0 0, L_000001f9311c8c60;  1 drivers
v000001f931195410_0 .net *"_ivl_8", 0 0, L_000001f9311c8e90;  1 drivers
S_000001f931199730 .scope module, "adder5" "adder" 5 20, 6 3 0, S_000001f931198100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311c8b80 .functor XOR 1, L_000001f9311b97b0, L_000001f9311ba110, C4<0>, C4<0>;
L_000001f9311c93d0 .functor XOR 1, L_000001f9311c8b80, L_000001f9311b93f0, C4<0>, C4<0>;
L_000001f9311c9360 .functor AND 1, L_000001f9311b97b0, L_000001f9311ba110, C4<1>, C4<1>;
L_000001f9311c8100 .functor AND 1, L_000001f9311b97b0, L_000001f9311b93f0, C4<1>, C4<1>;
L_000001f9311c8330 .functor OR 1, L_000001f9311c9360, L_000001f9311c8100, C4<0>, C4<0>;
L_000001f9311c8950 .functor AND 1, L_000001f9311ba110, L_000001f9311b93f0, C4<1>, C4<1>;
L_000001f9311c83a0 .functor OR 1, L_000001f9311c8330, L_000001f9311c8950, C4<0>, C4<0>;
v000001f931195b90_0 .net "A", 0 0, L_000001f9311b97b0;  1 drivers
v000001f931195eb0_0 .net "B", 0 0, L_000001f9311ba110;  1 drivers
v000001f931195f50_0 .net "Cin", 0 0, L_000001f9311b93f0;  1 drivers
v000001f931195ff0_0 .net "Cout", 0 0, L_000001f9311c83a0;  1 drivers
v000001f931197a30_0 .net "Sum", 0 0, L_000001f9311c93d0;  1 drivers
v000001f931197b70_0 .net *"_ivl_0", 0 0, L_000001f9311c8b80;  1 drivers
v000001f931197c10_0 .net *"_ivl_10", 0 0, L_000001f9311c8950;  1 drivers
v000001f931197210_0 .net *"_ivl_4", 0 0, L_000001f9311c9360;  1 drivers
v000001f9311978f0_0 .net *"_ivl_6", 0 0, L_000001f9311c8100;  1 drivers
v000001f931197cb0_0 .net *"_ivl_8", 0 0, L_000001f9311c8330;  1 drivers
S_000001f931198ab0 .scope module, "adder6" "adder" 5 21, 6 3 0, S_000001f931198100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311c8410 .functor XOR 1, L_000001f9311b9df0, L_000001f9311b9030, C4<0>, C4<0>;
L_000001f9311c9910 .functor XOR 1, L_000001f9311c8410, L_000001f9311ba2f0, C4<0>, C4<0>;
L_000001f9311c8f70 .functor AND 1, L_000001f9311b9df0, L_000001f9311b9030, C4<1>, C4<1>;
L_000001f9311c8a30 .functor AND 1, L_000001f9311b9df0, L_000001f9311ba2f0, C4<1>, C4<1>;
L_000001f9311c9830 .functor OR 1, L_000001f9311c8f70, L_000001f9311c8a30, C4<0>, C4<0>;
L_000001f9311c84f0 .functor AND 1, L_000001f9311b9030, L_000001f9311ba2f0, C4<1>, C4<1>;
L_000001f9311c8560 .functor OR 1, L_000001f9311c9830, L_000001f9311c84f0, C4<0>, C4<0>;
v000001f931196a90_0 .net "A", 0 0, L_000001f9311b9df0;  1 drivers
v000001f9311969f0_0 .net "B", 0 0, L_000001f9311b9030;  1 drivers
v000001f931197170_0 .net "Cin", 0 0, L_000001f9311ba2f0;  1 drivers
v000001f931197710_0 .net "Cout", 0 0, L_000001f9311c8560;  1 drivers
v000001f931197030_0 .net "Sum", 0 0, L_000001f9311c9910;  1 drivers
v000001f931196f90_0 .net *"_ivl_0", 0 0, L_000001f9311c8410;  1 drivers
v000001f931197e90_0 .net *"_ivl_10", 0 0, L_000001f9311c84f0;  1 drivers
v000001f931196b30_0 .net *"_ivl_4", 0 0, L_000001f9311c8f70;  1 drivers
v000001f931197f30_0 .net *"_ivl_6", 0 0, L_000001f9311c8a30;  1 drivers
v000001f931196bd0_0 .net *"_ivl_8", 0 0, L_000001f9311c9830;  1 drivers
S_000001f931198c40 .scope module, "adder7" "adder" 5 22, 6 3 0, S_000001f931198100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311c7df0 .functor XOR 1, L_000001f9311b9a30, L_000001f9311b9210, C4<0>, C4<0>;
L_000001f9311c9520 .functor XOR 1, L_000001f9311c7df0, L_000001f9311b9ad0, C4<0>, C4<0>;
L_000001f9311c8bf0 .functor AND 1, L_000001f9311b9a30, L_000001f9311b9210, C4<1>, C4<1>;
L_000001f9311c9600 .functor AND 1, L_000001f9311b9a30, L_000001f9311b9ad0, C4<1>, C4<1>;
L_000001f9311c9280 .functor OR 1, L_000001f9311c8bf0, L_000001f9311c9600, C4<0>, C4<0>;
L_000001f9311c7ed0 .functor AND 1, L_000001f9311b9210, L_000001f9311b9ad0, C4<1>, C4<1>;
L_000001f9311c9590 .functor OR 1, L_000001f9311c9280, L_000001f9311c7ed0, C4<0>, C4<0>;
v000001f931196c70_0 .net "A", 0 0, L_000001f9311b9a30;  1 drivers
v000001f9311970d0_0 .net "B", 0 0, L_000001f9311b9210;  1 drivers
v000001f931196d10_0 .net "Cin", 0 0, L_000001f9311b9ad0;  1 drivers
v000001f931196db0_0 .net "Cout", 0 0, L_000001f9311c9590;  1 drivers
v000001f931196e50_0 .net "Sum", 0 0, L_000001f9311c9520;  1 drivers
v000001f931197ad0_0 .net *"_ivl_0", 0 0, L_000001f9311c7df0;  1 drivers
v000001f931197fd0_0 .net *"_ivl_10", 0 0, L_000001f9311c7ed0;  1 drivers
v000001f931197d50_0 .net *"_ivl_4", 0 0, L_000001f9311c8bf0;  1 drivers
v000001f931197df0_0 .net *"_ivl_6", 0 0, L_000001f9311c9600;  1 drivers
v000001f931197990_0 .net *"_ivl_8", 0 0, L_000001f9311c9280;  1 drivers
S_000001f931198dd0 .scope module, "adder2" "adder_8bit" 4 24, 5 5 0, S_000001f931023ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v000001f9311a41f0_0 .net "A", 7 0, L_000001f9311baa70;  1 drivers
v000001f9311a4970_0 .net "B", 7 0, L_000001f9311babb0;  1 drivers
v000001f9311a5230_0 .net "Carry", 7 0, L_000001f9311b9f30;  1 drivers
v000001f9311a61d0_0 .net "Cin", 0 0, L_000001f9311bac50;  1 drivers
v000001f9311a5eb0_0 .net "Cout", 0 0, L_000001f9311b9fd0;  1 drivers
v000001f9311a4a10_0 .net "Sum", 7 0, L_000001f9311ba250;  1 drivers
L_000001f9311b90d0 .part L_000001f9311baa70, 0, 1;
L_000001f9311b92b0 .part L_000001f9311babb0, 0, 1;
L_000001f9311ba7f0 .part L_000001f9311baa70, 1, 1;
L_000001f9311ba890 .part L_000001f9311babb0, 1, 1;
L_000001f9311b8db0 .part L_000001f9311b9f30, 0, 1;
L_000001f9311b9530 .part L_000001f9311baa70, 2, 1;
L_000001f9311b95d0 .part L_000001f9311babb0, 2, 1;
L_000001f9311b9350 .part L_000001f9311b9f30, 1, 1;
L_000001f9311bb010 .part L_000001f9311baa70, 3, 1;
L_000001f9311b98f0 .part L_000001f9311babb0, 3, 1;
L_000001f9311b8ef0 .part L_000001f9311b9f30, 2, 1;
L_000001f9311bb1f0 .part L_000001f9311baa70, 4, 1;
L_000001f9311bb330 .part L_000001f9311babb0, 4, 1;
L_000001f9311ba430 .part L_000001f9311b9f30, 3, 1;
L_000001f9311bb470 .part L_000001f9311baa70, 5, 1;
L_000001f9311bb3d0 .part L_000001f9311babb0, 5, 1;
L_000001f9311b9710 .part L_000001f9311b9f30, 4, 1;
L_000001f9311b9990 .part L_000001f9311baa70, 6, 1;
L_000001f9311b9c10 .part L_000001f9311babb0, 6, 1;
L_000001f9311ba930 .part L_000001f9311b9f30, 5, 1;
L_000001f9311b9cb0 .part L_000001f9311baa70, 7, 1;
L_000001f9311b9d50 .part L_000001f9311babb0, 7, 1;
L_000001f9311b9e90 .part L_000001f9311b9f30, 6, 1;
LS_000001f9311ba250_0_0 .concat8 [ 1 1 1 1], L_000001f9311c7f40, L_000001f9311c7fb0, L_000001f9311c8e20, L_000001f9311c92f0;
LS_000001f9311ba250_0_4 .concat8 [ 1 1 1 1], L_000001f9311c9d00, L_000001f9311c9c20, L_000001f9311d0680, L_000001f9311d1480;
L_000001f9311ba250 .concat8 [ 4 4 0 0], LS_000001f9311ba250_0_0, LS_000001f9311ba250_0_4;
LS_000001f9311b9f30_0_0 .concat8 [ 1 1 1 1], L_000001f9311c91a0, L_000001f9311c9750, L_000001f9311c8fe0, L_000001f9311c88e0;
LS_000001f9311b9f30_0_4 .concat8 [ 1 1 1 1], L_000001f9311c9a60, L_000001f9311d0ae0, L_000001f9311d16b0, L_000001f9311d0300;
L_000001f9311b9f30 .concat8 [ 4 4 0 0], LS_000001f9311b9f30_0_0, LS_000001f9311b9f30_0_4;
L_000001f9311b9fd0 .part L_000001f9311b9f30, 7, 1;
S_000001f931198f60 .scope module, "adder0" "adder" 5 15, 6 3 0, S_000001f931198dd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311c96e0 .functor XOR 1, L_000001f9311b90d0, L_000001f9311b92b0, C4<0>, C4<0>;
L_000001f9311c7f40 .functor XOR 1, L_000001f9311c96e0, L_000001f9311bac50, C4<0>, C4<0>;
L_000001f9311c89c0 .functor AND 1, L_000001f9311b90d0, L_000001f9311b92b0, C4<1>, C4<1>;
L_000001f9311c8cd0 .functor AND 1, L_000001f9311b90d0, L_000001f9311bac50, C4<1>, C4<1>;
L_000001f9311c97c0 .functor OR 1, L_000001f9311c89c0, L_000001f9311c8cd0, C4<0>, C4<0>;
L_000001f9311c8aa0 .functor AND 1, L_000001f9311b92b0, L_000001f9311bac50, C4<1>, C4<1>;
L_000001f9311c91a0 .functor OR 1, L_000001f9311c97c0, L_000001f9311c8aa0, C4<0>, C4<0>;
v000001f9311973f0_0 .net "A", 0 0, L_000001f9311b90d0;  1 drivers
v000001f931197490_0 .net "B", 0 0, L_000001f9311b92b0;  1 drivers
v000001f9311975d0_0 .net "Cin", 0 0, L_000001f9311bac50;  alias, 1 drivers
v000001f9311977b0_0 .net "Cout", 0 0, L_000001f9311c91a0;  1 drivers
v000001f931197850_0 .net "Sum", 0 0, L_000001f9311c7f40;  1 drivers
v000001f9311a3430_0 .net *"_ivl_0", 0 0, L_000001f9311c96e0;  1 drivers
v000001f9311a2710_0 .net *"_ivl_10", 0 0, L_000001f9311c8aa0;  1 drivers
v000001f9311a2c10_0 .net *"_ivl_4", 0 0, L_000001f9311c89c0;  1 drivers
v000001f9311a2850_0 .net *"_ivl_6", 0 0, L_000001f9311c8cd0;  1 drivers
v000001f9311a3c50_0 .net *"_ivl_8", 0 0, L_000001f9311c97c0;  1 drivers
S_000001f9311990f0 .scope module, "adder1" "adder" 5 16, 6 3 0, S_000001f931198dd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311c8b10 .functor XOR 1, L_000001f9311ba7f0, L_000001f9311ba890, C4<0>, C4<0>;
L_000001f9311c7fb0 .functor XOR 1, L_000001f9311c8b10, L_000001f9311b8db0, C4<0>, C4<0>;
L_000001f9311c8db0 .functor AND 1, L_000001f9311ba7f0, L_000001f9311ba890, C4<1>, C4<1>;
L_000001f9311c8640 .functor AND 1, L_000001f9311ba7f0, L_000001f9311b8db0, C4<1>, C4<1>;
L_000001f9311c8480 .functor OR 1, L_000001f9311c8db0, L_000001f9311c8640, C4<0>, C4<0>;
L_000001f9311c8020 .functor AND 1, L_000001f9311ba890, L_000001f9311b8db0, C4<1>, C4<1>;
L_000001f9311c9750 .functor OR 1, L_000001f9311c8480, L_000001f9311c8020, C4<0>, C4<0>;
v000001f9311a3250_0 .net "A", 0 0, L_000001f9311ba7f0;  1 drivers
v000001f9311a32f0_0 .net "B", 0 0, L_000001f9311ba890;  1 drivers
v000001f9311a3ed0_0 .net "Cin", 0 0, L_000001f9311b8db0;  1 drivers
v000001f9311a1b30_0 .net "Cout", 0 0, L_000001f9311c9750;  1 drivers
v000001f9311a1a90_0 .net "Sum", 0 0, L_000001f9311c7fb0;  1 drivers
v000001f9311a39d0_0 .net *"_ivl_0", 0 0, L_000001f9311c8b10;  1 drivers
v000001f9311a2a30_0 .net *"_ivl_10", 0 0, L_000001f9311c8020;  1 drivers
v000001f9311a3390_0 .net *"_ivl_4", 0 0, L_000001f9311c8db0;  1 drivers
v000001f9311a3930_0 .net *"_ivl_6", 0 0, L_000001f9311c8640;  1 drivers
v000001f9311a3570_0 .net *"_ivl_8", 0 0, L_000001f9311c8480;  1 drivers
S_000001f931199280 .scope module, "adder2" "adder" 5 17, 6 3 0, S_000001f931198dd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311c8090 .functor XOR 1, L_000001f9311b9530, L_000001f9311b95d0, C4<0>, C4<0>;
L_000001f9311c8e20 .functor XOR 1, L_000001f9311c8090, L_000001f9311b9350, C4<0>, C4<0>;
L_000001f9311c9440 .functor AND 1, L_000001f9311b9530, L_000001f9311b95d0, C4<1>, C4<1>;
L_000001f9311c9210 .functor AND 1, L_000001f9311b9530, L_000001f9311b9350, C4<1>, C4<1>;
L_000001f9311c98a0 .functor OR 1, L_000001f9311c9440, L_000001f9311c9210, C4<0>, C4<0>;
L_000001f9311c8f00 .functor AND 1, L_000001f9311b95d0, L_000001f9311b9350, C4<1>, C4<1>;
L_000001f9311c8fe0 .functor OR 1, L_000001f9311c98a0, L_000001f9311c8f00, C4<0>, C4<0>;
v000001f9311a2670_0 .net "A", 0 0, L_000001f9311b9530;  1 drivers
v000001f9311a1e50_0 .net "B", 0 0, L_000001f9311b95d0;  1 drivers
v000001f9311a1d10_0 .net "Cin", 0 0, L_000001f9311b9350;  1 drivers
v000001f9311a2030_0 .net "Cout", 0 0, L_000001f9311c8fe0;  1 drivers
v000001f9311a2490_0 .net "Sum", 0 0, L_000001f9311c8e20;  1 drivers
v000001f9311a1ef0_0 .net *"_ivl_0", 0 0, L_000001f9311c8090;  1 drivers
v000001f9311a1bd0_0 .net *"_ivl_10", 0 0, L_000001f9311c8f00;  1 drivers
v000001f9311a3b10_0 .net *"_ivl_4", 0 0, L_000001f9311c9440;  1 drivers
v000001f9311a2cb0_0 .net *"_ivl_6", 0 0, L_000001f9311c9210;  1 drivers
v000001f9311a36b0_0 .net *"_ivl_8", 0 0, L_000001f9311c98a0;  1 drivers
S_000001f931199410 .scope module, "adder3" "adder" 5 18, 6 3 0, S_000001f931198dd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311c8870 .functor XOR 1, L_000001f9311bb010, L_000001f9311b98f0, C4<0>, C4<0>;
L_000001f9311c92f0 .functor XOR 1, L_000001f9311c8870, L_000001f9311b8ef0, C4<0>, C4<0>;
L_000001f9311c81e0 .functor AND 1, L_000001f9311bb010, L_000001f9311b98f0, C4<1>, C4<1>;
L_000001f9311c8250 .functor AND 1, L_000001f9311bb010, L_000001f9311b8ef0, C4<1>, C4<1>;
L_000001f9311c86b0 .functor OR 1, L_000001f9311c81e0, L_000001f9311c8250, C4<0>, C4<0>;
L_000001f9311c8720 .functor AND 1, L_000001f9311b98f0, L_000001f9311b8ef0, C4<1>, C4<1>;
L_000001f9311c88e0 .functor OR 1, L_000001f9311c86b0, L_000001f9311c8720, C4<0>, C4<0>;
v000001f9311a3750_0 .net "A", 0 0, L_000001f9311bb010;  1 drivers
v000001f9311a3a70_0 .net "B", 0 0, L_000001f9311b98f0;  1 drivers
v000001f9311a3bb0_0 .net "Cin", 0 0, L_000001f9311b8ef0;  1 drivers
v000001f9311a28f0_0 .net "Cout", 0 0, L_000001f9311c88e0;  1 drivers
v000001f9311a3890_0 .net "Sum", 0 0, L_000001f9311c92f0;  1 drivers
v000001f9311a3cf0_0 .net *"_ivl_0", 0 0, L_000001f9311c8870;  1 drivers
v000001f9311a25d0_0 .net *"_ivl_10", 0 0, L_000001f9311c8720;  1 drivers
v000001f9311a3d90_0 .net *"_ivl_4", 0 0, L_000001f9311c81e0;  1 drivers
v000001f9311a2d50_0 .net *"_ivl_6", 0 0, L_000001f9311c8250;  1 drivers
v000001f9311a2ad0_0 .net *"_ivl_8", 0 0, L_000001f9311c86b0;  1 drivers
S_000001f9311995a0 .scope module, "adder4" "adder" 5 19, 6 3 0, S_000001f931198dd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311c90c0 .functor XOR 1, L_000001f9311bb1f0, L_000001f9311bb330, C4<0>, C4<0>;
L_000001f9311c9d00 .functor XOR 1, L_000001f9311c90c0, L_000001f9311ba430, C4<0>, C4<0>;
L_000001f9311c9b40 .functor AND 1, L_000001f9311bb1f0, L_000001f9311bb330, C4<1>, C4<1>;
L_000001f9311c99f0 .functor AND 1, L_000001f9311bb1f0, L_000001f9311ba430, C4<1>, C4<1>;
L_000001f9311c9bb0 .functor OR 1, L_000001f9311c9b40, L_000001f9311c99f0, C4<0>, C4<0>;
L_000001f9311c9c90 .functor AND 1, L_000001f9311bb330, L_000001f9311ba430, C4<1>, C4<1>;
L_000001f9311c9a60 .functor OR 1, L_000001f9311c9bb0, L_000001f9311c9c90, C4<0>, C4<0>;
v000001f9311a1c70_0 .net "A", 0 0, L_000001f9311bb1f0;  1 drivers
v000001f9311a37f0_0 .net "B", 0 0, L_000001f9311bb330;  1 drivers
v000001f9311a40b0_0 .net "Cin", 0 0, L_000001f9311ba430;  1 drivers
v000001f9311a1db0_0 .net "Cout", 0 0, L_000001f9311c9a60;  1 drivers
v000001f9311a3e30_0 .net "Sum", 0 0, L_000001f9311c9d00;  1 drivers
v000001f9311a31b0_0 .net *"_ivl_0", 0 0, L_000001f9311c90c0;  1 drivers
v000001f9311a1950_0 .net *"_ivl_10", 0 0, L_000001f9311c9c90;  1 drivers
v000001f9311a1f90_0 .net *"_ivl_4", 0 0, L_000001f9311c9b40;  1 drivers
v000001f9311a3f70_0 .net *"_ivl_6", 0 0, L_000001f9311c99f0;  1 drivers
v000001f9311a20d0_0 .net *"_ivl_8", 0 0, L_000001f9311c9bb0;  1 drivers
S_000001f9311ab130 .scope module, "adder5" "adder" 5 20, 6 3 0, S_000001f931198dd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311c9ad0 .functor XOR 1, L_000001f9311bb470, L_000001f9311bb3d0, C4<0>, C4<0>;
L_000001f9311c9c20 .functor XOR 1, L_000001f9311c9ad0, L_000001f9311b9710, C4<0>, C4<0>;
L_000001f9311d1800 .functor AND 1, L_000001f9311bb470, L_000001f9311bb3d0, C4<1>, C4<1>;
L_000001f9311d1410 .functor AND 1, L_000001f9311bb470, L_000001f9311b9710, C4<1>, C4<1>;
L_000001f9311d13a0 .functor OR 1, L_000001f9311d1800, L_000001f9311d1410, C4<0>, C4<0>;
L_000001f9311d0140 .functor AND 1, L_000001f9311bb3d0, L_000001f9311b9710, C4<1>, C4<1>;
L_000001f9311d0ae0 .functor OR 1, L_000001f9311d13a0, L_000001f9311d0140, C4<0>, C4<0>;
v000001f9311a2530_0 .net "A", 0 0, L_000001f9311bb470;  1 drivers
v000001f9311a3610_0 .net "B", 0 0, L_000001f9311bb3d0;  1 drivers
v000001f9311a2990_0 .net "Cin", 0 0, L_000001f9311b9710;  1 drivers
v000001f9311a27b0_0 .net "Cout", 0 0, L_000001f9311d0ae0;  1 drivers
v000001f9311a2b70_0 .net "Sum", 0 0, L_000001f9311c9c20;  1 drivers
v000001f9311a4010_0 .net *"_ivl_0", 0 0, L_000001f9311c9ad0;  1 drivers
v000001f9311a2df0_0 .net *"_ivl_10", 0 0, L_000001f9311d0140;  1 drivers
v000001f9311a2170_0 .net *"_ivl_4", 0 0, L_000001f9311d1800;  1 drivers
v000001f9311a2210_0 .net *"_ivl_6", 0 0, L_000001f9311d1410;  1 drivers
v000001f9311a19f0_0 .net *"_ivl_8", 0 0, L_000001f9311d13a0;  1 drivers
S_000001f9311ab450 .scope module, "adder6" "adder" 5 21, 6 3 0, S_000001f931198dd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311d0a70 .functor XOR 1, L_000001f9311b9990, L_000001f9311b9c10, C4<0>, C4<0>;
L_000001f9311d0680 .functor XOR 1, L_000001f9311d0a70, L_000001f9311ba930, C4<0>, C4<0>;
L_000001f9311d0fb0 .functor AND 1, L_000001f9311b9990, L_000001f9311b9c10, C4<1>, C4<1>;
L_000001f9311d0e60 .functor AND 1, L_000001f9311b9990, L_000001f9311ba930, C4<1>, C4<1>;
L_000001f9311d1020 .functor OR 1, L_000001f9311d0fb0, L_000001f9311d0e60, C4<0>, C4<0>;
L_000001f9311d0b50 .functor AND 1, L_000001f9311b9c10, L_000001f9311ba930, C4<1>, C4<1>;
L_000001f9311d16b0 .functor OR 1, L_000001f9311d1020, L_000001f9311d0b50, C4<0>, C4<0>;
v000001f9311a2e90_0 .net "A", 0 0, L_000001f9311b9990;  1 drivers
v000001f9311a22b0_0 .net "B", 0 0, L_000001f9311b9c10;  1 drivers
v000001f9311a2fd0_0 .net "Cin", 0 0, L_000001f9311ba930;  1 drivers
v000001f9311a2350_0 .net "Cout", 0 0, L_000001f9311d16b0;  1 drivers
v000001f9311a23f0_0 .net "Sum", 0 0, L_000001f9311d0680;  1 drivers
v000001f9311a2f30_0 .net *"_ivl_0", 0 0, L_000001f9311d0a70;  1 drivers
v000001f9311a3070_0 .net *"_ivl_10", 0 0, L_000001f9311d0b50;  1 drivers
v000001f9311a3110_0 .net *"_ivl_4", 0 0, L_000001f9311d0fb0;  1 drivers
v000001f9311a34d0_0 .net *"_ivl_6", 0 0, L_000001f9311d0e60;  1 drivers
v000001f9311a6810_0 .net *"_ivl_8", 0 0, L_000001f9311d1020;  1 drivers
S_000001f9311aa960 .scope module, "adder7" "adder" 5 22, 6 3 0, S_000001f931198dd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311d0a00 .functor XOR 1, L_000001f9311b9cb0, L_000001f9311b9d50, C4<0>, C4<0>;
L_000001f9311d1480 .functor XOR 1, L_000001f9311d0a00, L_000001f9311b9e90, C4<0>, C4<0>;
L_000001f9311d1250 .functor AND 1, L_000001f9311b9cb0, L_000001f9311b9d50, C4<1>, C4<1>;
L_000001f9311d0840 .functor AND 1, L_000001f9311b9cb0, L_000001f9311b9e90, C4<1>, C4<1>;
L_000001f9311d0bc0 .functor OR 1, L_000001f9311d1250, L_000001f9311d0840, C4<0>, C4<0>;
L_000001f9311d1640 .functor AND 1, L_000001f9311b9d50, L_000001f9311b9e90, C4<1>, C4<1>;
L_000001f9311d0300 .functor OR 1, L_000001f9311d0bc0, L_000001f9311d1640, C4<0>, C4<0>;
v000001f9311a5410_0 .net "A", 0 0, L_000001f9311b9cb0;  1 drivers
v000001f9311a68b0_0 .net "B", 0 0, L_000001f9311b9d50;  1 drivers
v000001f9311a6270_0 .net "Cin", 0 0, L_000001f9311b9e90;  1 drivers
v000001f9311a66d0_0 .net "Cout", 0 0, L_000001f9311d0300;  1 drivers
v000001f9311a5b90_0 .net "Sum", 0 0, L_000001f9311d1480;  1 drivers
v000001f9311a54b0_0 .net *"_ivl_0", 0 0, L_000001f9311d0a00;  1 drivers
v000001f9311a4e70_0 .net *"_ivl_10", 0 0, L_000001f9311d1640;  1 drivers
v000001f9311a4150_0 .net *"_ivl_4", 0 0, L_000001f9311d1250;  1 drivers
v000001f9311a48d0_0 .net *"_ivl_6", 0 0, L_000001f9311d0840;  1 drivers
v000001f9311a4470_0 .net *"_ivl_8", 0 0, L_000001f9311d0bc0;  1 drivers
S_000001f9311abf40 .scope module, "adder3" "adder_8bit" 4 25, 5 5 0, S_000001f931023ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v000001f9311a6c70_0 .net "A", 7 0, L_000001f9311d4700;  1 drivers
v000001f9311a8930_0 .net "B", 7 0, L_000001f9311d6140;  1 drivers
v000001f9311a7fd0_0 .net "Carry", 7 0, L_000001f9311d43e0;  1 drivers
v000001f9311a75d0_0 .net "Cin", 0 0, L_000001f9311d56a0;  1 drivers
v000001f9311a87f0_0 .net "Cout", 0 0, L_000001f9311d4f20;  1 drivers
v000001f9311a6d10_0 .net "Sum", 7 0, L_000001f9311d4d40;  1 drivers
L_000001f9311ba390 .part L_000001f9311d4700, 0, 1;
L_000001f9311ba4d0 .part L_000001f9311d6140, 0, 1;
L_000001f9311ba570 .part L_000001f9311d4700, 1, 1;
L_000001f9311d65a0 .part L_000001f9311d6140, 1, 1;
L_000001f9311d59c0 .part L_000001f9311d43e0, 0, 1;
L_000001f9311d4de0 .part L_000001f9311d4700, 2, 1;
L_000001f9311d4660 .part L_000001f9311d6140, 2, 1;
L_000001f9311d3f80 .part L_000001f9311d43e0, 1, 1;
L_000001f9311d4ca0 .part L_000001f9311d4700, 3, 1;
L_000001f9311d5d80 .part L_000001f9311d6140, 3, 1;
L_000001f9311d5880 .part L_000001f9311d43e0, 2, 1;
L_000001f9311d6000 .part L_000001f9311d4700, 4, 1;
L_000001f9311d42a0 .part L_000001f9311d6140, 4, 1;
L_000001f9311d4b60 .part L_000001f9311d43e0, 3, 1;
L_000001f9311d45c0 .part L_000001f9311d4700, 5, 1;
L_000001f9311d5a60 .part L_000001f9311d6140, 5, 1;
L_000001f9311d4e80 .part L_000001f9311d43e0, 4, 1;
L_000001f9311d4020 .part L_000001f9311d4700, 6, 1;
L_000001f9311d4840 .part L_000001f9311d6140, 6, 1;
L_000001f9311d5920 .part L_000001f9311d43e0, 5, 1;
L_000001f9311d4980 .part L_000001f9311d4700, 7, 1;
L_000001f9311d4340 .part L_000001f9311d6140, 7, 1;
L_000001f9311d40c0 .part L_000001f9311d43e0, 6, 1;
LS_000001f9311d4d40_0_0 .concat8 [ 1 1 1 1], L_000001f9311d15d0, L_000001f9311d0c30, L_000001f9311d1560, L_000001f9311d0370;
LS_000001f9311d4d40_0_4 .concat8 [ 1 1 1 1], L_000001f9311d0290, L_000001f9311d1170, L_000001f9311d0d80, L_000001f9311d3080;
L_000001f9311d4d40 .concat8 [ 4 4 0 0], LS_000001f9311d4d40_0_0, LS_000001f9311d4d40_0_4;
LS_000001f9311d43e0_0_0 .concat8 [ 1 1 1 1], L_000001f9311cfff0, L_000001f9311d18e0, L_000001f9311cff10, L_000001f9311d01b0;
LS_000001f9311d43e0_0_4 .concat8 [ 1 1 1 1], L_000001f9311d11e0, L_000001f9311d0920, L_000001f9311d2c20, L_000001f9311d3240;
L_000001f9311d43e0 .concat8 [ 4 4 0 0], LS_000001f9311d43e0_0_0, LS_000001f9311d43e0_0_4;
L_000001f9311d4f20 .part L_000001f9311d43e0, 7, 1;
S_000001f9311ac580 .scope module, "adder0" "adder" 5 15, 6 3 0, S_000001f9311abf40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311d14f0 .functor XOR 1, L_000001f9311ba390, L_000001f9311ba4d0, C4<0>, C4<0>;
L_000001f9311d15d0 .functor XOR 1, L_000001f9311d14f0, L_000001f9311d56a0, C4<0>, C4<0>;
L_000001f9311d19c0 .functor AND 1, L_000001f9311ba390, L_000001f9311ba4d0, C4<1>, C4<1>;
L_000001f9311d1720 .functor AND 1, L_000001f9311ba390, L_000001f9311d56a0, C4<1>, C4<1>;
L_000001f9311d08b0 .functor OR 1, L_000001f9311d19c0, L_000001f9311d1720, C4<0>, C4<0>;
L_000001f9311d12c0 .functor AND 1, L_000001f9311ba4d0, L_000001f9311d56a0, C4<1>, C4<1>;
L_000001f9311cfff0 .functor OR 1, L_000001f9311d08b0, L_000001f9311d12c0, C4<0>, C4<0>;
v000001f9311a4ab0_0 .net "A", 0 0, L_000001f9311ba390;  1 drivers
v000001f9311a57d0_0 .net "B", 0 0, L_000001f9311ba4d0;  1 drivers
v000001f9311a5910_0 .net "Cin", 0 0, L_000001f9311d56a0;  alias, 1 drivers
v000001f9311a5e10_0 .net "Cout", 0 0, L_000001f9311cfff0;  1 drivers
v000001f9311a4290_0 .net "Sum", 0 0, L_000001f9311d15d0;  1 drivers
v000001f9311a4330_0 .net *"_ivl_0", 0 0, L_000001f9311d14f0;  1 drivers
v000001f9311a4510_0 .net *"_ivl_10", 0 0, L_000001f9311d12c0;  1 drivers
v000001f9311a5370_0 .net *"_ivl_4", 0 0, L_000001f9311d19c0;  1 drivers
v000001f9311a43d0_0 .net *"_ivl_6", 0 0, L_000001f9311d1720;  1 drivers
v000001f9311a5cd0_0 .net *"_ivl_8", 0 0, L_000001f9311d08b0;  1 drivers
S_000001f9311ac3f0 .scope module, "adder1" "adder" 5 16, 6 3 0, S_000001f9311abf40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311d1790 .functor XOR 1, L_000001f9311ba570, L_000001f9311d65a0, C4<0>, C4<0>;
L_000001f9311d0c30 .functor XOR 1, L_000001f9311d1790, L_000001f9311d59c0, C4<0>, C4<0>;
L_000001f9311d1330 .functor AND 1, L_000001f9311ba570, L_000001f9311d65a0, C4<1>, C4<1>;
L_000001f9311d0610 .functor AND 1, L_000001f9311ba570, L_000001f9311d59c0, C4<1>, C4<1>;
L_000001f9311d0ed0 .functor OR 1, L_000001f9311d1330, L_000001f9311d0610, C4<0>, C4<0>;
L_000001f9311d1870 .functor AND 1, L_000001f9311d65a0, L_000001f9311d59c0, C4<1>, C4<1>;
L_000001f9311d18e0 .functor OR 1, L_000001f9311d0ed0, L_000001f9311d1870, C4<0>, C4<0>;
v000001f9311a5550_0 .net "A", 0 0, L_000001f9311ba570;  1 drivers
v000001f9311a45b0_0 .net "B", 0 0, L_000001f9311d65a0;  1 drivers
v000001f9311a4650_0 .net "Cin", 0 0, L_000001f9311d59c0;  1 drivers
v000001f9311a5f50_0 .net "Cout", 0 0, L_000001f9311d18e0;  1 drivers
v000001f9311a4b50_0 .net "Sum", 0 0, L_000001f9311d0c30;  1 drivers
v000001f9311a4bf0_0 .net *"_ivl_0", 0 0, L_000001f9311d1790;  1 drivers
v000001f9311a4c90_0 .net *"_ivl_10", 0 0, L_000001f9311d1870;  1 drivers
v000001f9311a4f10_0 .net *"_ivl_4", 0 0, L_000001f9311d1330;  1 drivers
v000001f9311a4d30_0 .net *"_ivl_6", 0 0, L_000001f9311d0610;  1 drivers
v000001f9311a6310_0 .net *"_ivl_8", 0 0, L_000001f9311d0ed0;  1 drivers
S_000001f9311ab900 .scope module, "adder2" "adder" 5 17, 6 3 0, S_000001f9311abf40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311d0ca0 .functor XOR 1, L_000001f9311d4de0, L_000001f9311d4660, C4<0>, C4<0>;
L_000001f9311d1560 .functor XOR 1, L_000001f9311d0ca0, L_000001f9311d3f80, C4<0>, C4<0>;
L_000001f9311d0d10 .functor AND 1, L_000001f9311d4de0, L_000001f9311d4660, C4<1>, C4<1>;
L_000001f9311d1950 .functor AND 1, L_000001f9311d4de0, L_000001f9311d3f80, C4<1>, C4<1>;
L_000001f9311cfe30 .functor OR 1, L_000001f9311d0d10, L_000001f9311d1950, C4<0>, C4<0>;
L_000001f9311cfea0 .functor AND 1, L_000001f9311d4660, L_000001f9311d3f80, C4<1>, C4<1>;
L_000001f9311cff10 .functor OR 1, L_000001f9311cfe30, L_000001f9311cfea0, C4<0>, C4<0>;
v000001f9311a52d0_0 .net "A", 0 0, L_000001f9311d4de0;  1 drivers
v000001f9311a4dd0_0 .net "B", 0 0, L_000001f9311d4660;  1 drivers
v000001f9311a46f0_0 .net "Cin", 0 0, L_000001f9311d3f80;  1 drivers
v000001f9311a5d70_0 .net "Cout", 0 0, L_000001f9311cff10;  1 drivers
v000001f9311a4fb0_0 .net "Sum", 0 0, L_000001f9311d1560;  1 drivers
v000001f9311a5c30_0 .net *"_ivl_0", 0 0, L_000001f9311d0ca0;  1 drivers
v000001f9311a59b0_0 .net *"_ivl_10", 0 0, L_000001f9311cfea0;  1 drivers
v000001f9311a5050_0 .net *"_ivl_4", 0 0, L_000001f9311d0d10;  1 drivers
v000001f9311a4790_0 .net *"_ivl_6", 0 0, L_000001f9311d1950;  1 drivers
v000001f9311a55f0_0 .net *"_ivl_8", 0 0, L_000001f9311cfe30;  1 drivers
S_000001f9311ab5e0 .scope module, "adder3" "adder" 5 18, 6 3 0, S_000001f9311abf40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311d1090 .functor XOR 1, L_000001f9311d4ca0, L_000001f9311d5d80, C4<0>, C4<0>;
L_000001f9311d0370 .functor XOR 1, L_000001f9311d1090, L_000001f9311d5880, C4<0>, C4<0>;
L_000001f9311d0f40 .functor AND 1, L_000001f9311d4ca0, L_000001f9311d5d80, C4<1>, C4<1>;
L_000001f9311cff80 .functor AND 1, L_000001f9311d4ca0, L_000001f9311d5880, C4<1>, C4<1>;
L_000001f9311d0060 .functor OR 1, L_000001f9311d0f40, L_000001f9311cff80, C4<0>, C4<0>;
L_000001f9311d00d0 .functor AND 1, L_000001f9311d5d80, L_000001f9311d5880, C4<1>, C4<1>;
L_000001f9311d01b0 .functor OR 1, L_000001f9311d0060, L_000001f9311d00d0, C4<0>, C4<0>;
v000001f9311a50f0_0 .net "A", 0 0, L_000001f9311d4ca0;  1 drivers
v000001f9311a4830_0 .net "B", 0 0, L_000001f9311d5d80;  1 drivers
v000001f9311a5190_0 .net "Cin", 0 0, L_000001f9311d5880;  1 drivers
v000001f9311a5690_0 .net "Cout", 0 0, L_000001f9311d01b0;  1 drivers
v000001f9311a5730_0 .net "Sum", 0 0, L_000001f9311d0370;  1 drivers
v000001f9311a5870_0 .net *"_ivl_0", 0 0, L_000001f9311d1090;  1 drivers
v000001f9311a5a50_0 .net *"_ivl_10", 0 0, L_000001f9311d00d0;  1 drivers
v000001f9311a5ff0_0 .net *"_ivl_4", 0 0, L_000001f9311d0f40;  1 drivers
v000001f9311a5af0_0 .net *"_ivl_6", 0 0, L_000001f9311cff80;  1 drivers
v000001f9311a6090_0 .net *"_ivl_8", 0 0, L_000001f9311d0060;  1 drivers
S_000001f9311aafa0 .scope module, "adder4" "adder" 5 19, 6 3 0, S_000001f9311abf40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311d0220 .functor XOR 1, L_000001f9311d6000, L_000001f9311d42a0, C4<0>, C4<0>;
L_000001f9311d0290 .functor XOR 1, L_000001f9311d0220, L_000001f9311d4b60, C4<0>, C4<0>;
L_000001f9311d03e0 .functor AND 1, L_000001f9311d6000, L_000001f9311d42a0, C4<1>, C4<1>;
L_000001f9311d0450 .functor AND 1, L_000001f9311d6000, L_000001f9311d4b60, C4<1>, C4<1>;
L_000001f9311d04c0 .functor OR 1, L_000001f9311d03e0, L_000001f9311d0450, C4<0>, C4<0>;
L_000001f9311d0530 .functor AND 1, L_000001f9311d42a0, L_000001f9311d4b60, C4<1>, C4<1>;
L_000001f9311d11e0 .functor OR 1, L_000001f9311d04c0, L_000001f9311d0530, C4<0>, C4<0>;
v000001f9311a6130_0 .net "A", 0 0, L_000001f9311d6000;  1 drivers
v000001f9311a63b0_0 .net "B", 0 0, L_000001f9311d42a0;  1 drivers
v000001f9311a6450_0 .net "Cin", 0 0, L_000001f9311d4b60;  1 drivers
v000001f9311a64f0_0 .net "Cout", 0 0, L_000001f9311d11e0;  1 drivers
v000001f9311a6590_0 .net "Sum", 0 0, L_000001f9311d0290;  1 drivers
v000001f9311a6630_0 .net *"_ivl_0", 0 0, L_000001f9311d0220;  1 drivers
v000001f9311a6770_0 .net *"_ivl_10", 0 0, L_000001f9311d0530;  1 drivers
v000001f9311a8890_0 .net *"_ivl_4", 0 0, L_000001f9311d03e0;  1 drivers
v000001f9311a8a70_0 .net *"_ivl_6", 0 0, L_000001f9311d0450;  1 drivers
v000001f9311a69f0_0 .net *"_ivl_8", 0 0, L_000001f9311d04c0;  1 drivers
S_000001f9311aaaf0 .scope module, "adder5" "adder" 5 20, 6 3 0, S_000001f9311abf40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311d1100 .functor XOR 1, L_000001f9311d45c0, L_000001f9311d5a60, C4<0>, C4<0>;
L_000001f9311d1170 .functor XOR 1, L_000001f9311d1100, L_000001f9311d4e80, C4<0>, C4<0>;
L_000001f9311d05a0 .functor AND 1, L_000001f9311d45c0, L_000001f9311d5a60, C4<1>, C4<1>;
L_000001f9311d06f0 .functor AND 1, L_000001f9311d45c0, L_000001f9311d4e80, C4<1>, C4<1>;
L_000001f9311d0760 .functor OR 1, L_000001f9311d05a0, L_000001f9311d06f0, C4<0>, C4<0>;
L_000001f9311d07d0 .functor AND 1, L_000001f9311d5a60, L_000001f9311d4e80, C4<1>, C4<1>;
L_000001f9311d0920 .functor OR 1, L_000001f9311d0760, L_000001f9311d07d0, C4<0>, C4<0>;
v000001f9311a84d0_0 .net "A", 0 0, L_000001f9311d45c0;  1 drivers
v000001f9311a7f30_0 .net "B", 0 0, L_000001f9311d5a60;  1 drivers
v000001f9311a6bd0_0 .net "Cin", 0 0, L_000001f9311d4e80;  1 drivers
v000001f9311a8b10_0 .net "Cout", 0 0, L_000001f9311d0920;  1 drivers
v000001f9311a8bb0_0 .net "Sum", 0 0, L_000001f9311d1170;  1 drivers
v000001f9311a7b70_0 .net *"_ivl_0", 0 0, L_000001f9311d1100;  1 drivers
v000001f9311a90b0_0 .net *"_ivl_10", 0 0, L_000001f9311d07d0;  1 drivers
v000001f9311a9010_0 .net *"_ivl_4", 0 0, L_000001f9311d05a0;  1 drivers
v000001f9311a86b0_0 .net *"_ivl_6", 0 0, L_000001f9311d06f0;  1 drivers
v000001f9311a8430_0 .net *"_ivl_8", 0 0, L_000001f9311d0760;  1 drivers
S_000001f9311ab770 .scope module, "adder6" "adder" 5 21, 6 3 0, S_000001f9311abf40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311d0990 .functor XOR 1, L_000001f9311d4020, L_000001f9311d4840, C4<0>, C4<0>;
L_000001f9311d0d80 .functor XOR 1, L_000001f9311d0990, L_000001f9311d5920, C4<0>, C4<0>;
L_000001f9311d0df0 .functor AND 1, L_000001f9311d4020, L_000001f9311d4840, C4<1>, C4<1>;
L_000001f9311d2050 .functor AND 1, L_000001f9311d4020, L_000001f9311d5920, C4<1>, C4<1>;
L_000001f9311d32b0 .functor OR 1, L_000001f9311d0df0, L_000001f9311d2050, C4<0>, C4<0>;
L_000001f9311d2bb0 .functor AND 1, L_000001f9311d4840, L_000001f9311d5920, C4<1>, C4<1>;
L_000001f9311d2c20 .functor OR 1, L_000001f9311d32b0, L_000001f9311d2bb0, C4<0>, C4<0>;
v000001f9311a8c50_0 .net "A", 0 0, L_000001f9311d4020;  1 drivers
v000001f9311a6950_0 .net "B", 0 0, L_000001f9311d4840;  1 drivers
v000001f9311a6f90_0 .net "Cin", 0 0, L_000001f9311d5920;  1 drivers
v000001f9311a8250_0 .net "Cout", 0 0, L_000001f9311d2c20;  1 drivers
v000001f9311a6a90_0 .net "Sum", 0 0, L_000001f9311d0d80;  1 drivers
v000001f9311a82f0_0 .net *"_ivl_0", 0 0, L_000001f9311d0990;  1 drivers
v000001f9311a8390_0 .net *"_ivl_10", 0 0, L_000001f9311d2bb0;  1 drivers
v000001f9311a8ed0_0 .net *"_ivl_4", 0 0, L_000001f9311d0df0;  1 drivers
v000001f9311a6b30_0 .net *"_ivl_6", 0 0, L_000001f9311d2050;  1 drivers
v000001f9311a7710_0 .net *"_ivl_8", 0 0, L_000001f9311d32b0;  1 drivers
S_000001f9311aba90 .scope module, "adder7" "adder" 5 22, 6 3 0, S_000001f9311abf40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311d2600 .functor XOR 1, L_000001f9311d4980, L_000001f9311d4340, C4<0>, C4<0>;
L_000001f9311d3080 .functor XOR 1, L_000001f9311d2600, L_000001f9311d40c0, C4<0>, C4<0>;
L_000001f9311d2e50 .functor AND 1, L_000001f9311d4980, L_000001f9311d4340, C4<1>, C4<1>;
L_000001f9311d2440 .functor AND 1, L_000001f9311d4980, L_000001f9311d40c0, C4<1>, C4<1>;
L_000001f9311d2670 .functor OR 1, L_000001f9311d2e50, L_000001f9311d2440, C4<0>, C4<0>;
L_000001f9311d2210 .functor AND 1, L_000001f9311d4340, L_000001f9311d40c0, C4<1>, C4<1>;
L_000001f9311d3240 .functor OR 1, L_000001f9311d2670, L_000001f9311d2210, C4<0>, C4<0>;
v000001f9311a7e90_0 .net "A", 0 0, L_000001f9311d4980;  1 drivers
v000001f9311a8610_0 .net "B", 0 0, L_000001f9311d4340;  1 drivers
v000001f9311a8570_0 .net "Cin", 0 0, L_000001f9311d40c0;  1 drivers
v000001f9311a77b0_0 .net "Cout", 0 0, L_000001f9311d3240;  1 drivers
v000001f9311a81b0_0 .net "Sum", 0 0, L_000001f9311d3080;  1 drivers
v000001f9311a7cb0_0 .net *"_ivl_0", 0 0, L_000001f9311d2600;  1 drivers
v000001f9311a8f70_0 .net *"_ivl_10", 0 0, L_000001f9311d2210;  1 drivers
v000001f9311a8750_0 .net *"_ivl_4", 0 0, L_000001f9311d2e50;  1 drivers
v000001f9311a8cf0_0 .net *"_ivl_6", 0 0, L_000001f9311d2440;  1 drivers
v000001f9311a7030_0 .net *"_ivl_8", 0 0, L_000001f9311d2670;  1 drivers
S_000001f9311ac710 .scope module, "adder4" "adder_8bit" 4 26, 5 5 0, S_000001f931023ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v000001f9311b5eb0_0 .net "A", 7 0, L_000001f9311d5560;  1 drivers
v000001f9311b57d0_0 .net "B", 7 0, L_000001f9311d6320;  1 drivers
v000001f9311b6130_0 .net "Carry", 7 0, L_000001f9311d5740;  1 drivers
v000001f9311b41f0_0 .net "Cin", 0 0, L_000001f9311d5600;  1 drivers
v000001f9311b6310_0 .net "Cout", 0 0, L_000001f9311d6500;  1 drivers
v000001f9311b5190_0 .net "Sum", 7 0, L_000001f9311d54c0;  1 drivers
L_000001f9311d4160 .part L_000001f9311d5560, 0, 1;
L_000001f9311d4520 .part L_000001f9311d6320, 0, 1;
L_000001f9311d5b00 .part L_000001f9311d5560, 1, 1;
L_000001f9311d4fc0 .part L_000001f9311d6320, 1, 1;
L_000001f9311d3e40 .part L_000001f9311d5740, 0, 1;
L_000001f9311d5ba0 .part L_000001f9311d5560, 2, 1;
L_000001f9311d4c00 .part L_000001f9311d6320, 2, 1;
L_000001f9311d5100 .part L_000001f9311d5740, 1, 1;
L_000001f9311d5060 .part L_000001f9311d5560, 3, 1;
L_000001f9311d5380 .part L_000001f9311d6320, 3, 1;
L_000001f9311d51a0 .part L_000001f9311d5740, 2, 1;
L_000001f9311d4480 .part L_000001f9311d5560, 4, 1;
L_000001f9311d4a20 .part L_000001f9311d6320, 4, 1;
L_000001f9311d5240 .part L_000001f9311d5740, 3, 1;
L_000001f9311d61e0 .part L_000001f9311d5560, 5, 1;
L_000001f9311d5e20 .part L_000001f9311d6320, 5, 1;
L_000001f9311d4200 .part L_000001f9311d5740, 4, 1;
L_000001f9311d47a0 .part L_000001f9311d5560, 6, 1;
L_000001f9311d4ac0 .part L_000001f9311d6320, 6, 1;
L_000001f9311d5420 .part L_000001f9311d5740, 5, 1;
L_000001f9311d48e0 .part L_000001f9311d5560, 7, 1;
L_000001f9311d52e0 .part L_000001f9311d6320, 7, 1;
L_000001f9311d5ce0 .part L_000001f9311d5740, 6, 1;
LS_000001f9311d54c0_0_0 .concat8 [ 1 1 1 1], L_000001f9311d22f0, L_000001f9311d3390, L_000001f9311d30f0, L_000001f9311d3550;
LS_000001f9311d54c0_0_4 .concat8 [ 1 1 1 1], L_000001f9311d27c0, L_000001f9311d2830, L_000001f9311d1f00, L_000001f9311d2980;
L_000001f9311d54c0 .concat8 [ 4 4 0 0], LS_000001f9311d54c0_0_0, LS_000001f9311d54c0_0_4;
LS_000001f9311d5740_0_0 .concat8 [ 1 1 1 1], L_000001f9311d2c90, L_000001f9311d24b0, L_000001f9311d2590, L_000001f9311d21a0;
LS_000001f9311d5740_0_4 .concat8 [ 1 1 1 1], L_000001f9311d3010, L_000001f9311d1db0, L_000001f9311d2520, L_000001f9311d3b70;
L_000001f9311d5740 .concat8 [ 4 4 0 0], LS_000001f9311d5740_0_0, LS_000001f9311d5740_0_4;
L_000001f9311d6500 .part L_000001f9311d5740, 7, 1;
S_000001f9311ac0d0 .scope module, "adder0" "adder" 5 15, 6 3 0, S_000001f9311ac710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311d2f30 .functor XOR 1, L_000001f9311d4160, L_000001f9311d4520, C4<0>, C4<0>;
L_000001f9311d22f0 .functor XOR 1, L_000001f9311d2f30, L_000001f9311d5600, C4<0>, C4<0>;
L_000001f9311d2750 .functor AND 1, L_000001f9311d4160, L_000001f9311d4520, C4<1>, C4<1>;
L_000001f9311d3160 .functor AND 1, L_000001f9311d4160, L_000001f9311d5600, C4<1>, C4<1>;
L_000001f9311d1cd0 .functor OR 1, L_000001f9311d2750, L_000001f9311d3160, C4<0>, C4<0>;
L_000001f9311d35c0 .functor AND 1, L_000001f9311d4520, L_000001f9311d5600, C4<1>, C4<1>;
L_000001f9311d2c90 .functor OR 1, L_000001f9311d1cd0, L_000001f9311d35c0, C4<0>, C4<0>;
v000001f9311a7670_0 .net "A", 0 0, L_000001f9311d4160;  1 drivers
v000001f9311a8d90_0 .net "B", 0 0, L_000001f9311d4520;  1 drivers
v000001f9311a7c10_0 .net "Cin", 0 0, L_000001f9311d5600;  alias, 1 drivers
v000001f9311a89d0_0 .net "Cout", 0 0, L_000001f9311d2c90;  1 drivers
v000001f9311a8e30_0 .net "Sum", 0 0, L_000001f9311d22f0;  1 drivers
v000001f9311a6db0_0 .net *"_ivl_0", 0 0, L_000001f9311d2f30;  1 drivers
v000001f9311a7d50_0 .net *"_ivl_10", 0 0, L_000001f9311d35c0;  1 drivers
v000001f9311a6e50_0 .net *"_ivl_4", 0 0, L_000001f9311d2750;  1 drivers
v000001f9311a6ef0_0 .net *"_ivl_6", 0 0, L_000001f9311d3160;  1 drivers
v000001f9311a70d0_0 .net *"_ivl_8", 0 0, L_000001f9311d1cd0;  1 drivers
S_000001f9311abc20 .scope module, "adder1" "adder" 5 16, 6 3 0, S_000001f9311ac710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311d2ec0 .functor XOR 1, L_000001f9311d5b00, L_000001f9311d4fc0, C4<0>, C4<0>;
L_000001f9311d3390 .functor XOR 1, L_000001f9311d2ec0, L_000001f9311d3e40, C4<0>, C4<0>;
L_000001f9311d1e20 .functor AND 1, L_000001f9311d5b00, L_000001f9311d4fc0, C4<1>, C4<1>;
L_000001f9311d1f70 .functor AND 1, L_000001f9311d5b00, L_000001f9311d3e40, C4<1>, C4<1>;
L_000001f9311d3400 .functor OR 1, L_000001f9311d1e20, L_000001f9311d1f70, C4<0>, C4<0>;
L_000001f9311d1aa0 .functor AND 1, L_000001f9311d4fc0, L_000001f9311d3e40, C4<1>, C4<1>;
L_000001f9311d24b0 .functor OR 1, L_000001f9311d3400, L_000001f9311d1aa0, C4<0>, C4<0>;
v000001f9311a7170_0 .net "A", 0 0, L_000001f9311d5b00;  1 drivers
v000001f9311a7210_0 .net "B", 0 0, L_000001f9311d4fc0;  1 drivers
v000001f9311a72b0_0 .net "Cin", 0 0, L_000001f9311d3e40;  1 drivers
v000001f9311a7850_0 .net "Cout", 0 0, L_000001f9311d24b0;  1 drivers
v000001f9311a7350_0 .net "Sum", 0 0, L_000001f9311d3390;  1 drivers
v000001f9311a73f0_0 .net *"_ivl_0", 0 0, L_000001f9311d2ec0;  1 drivers
v000001f9311a7490_0 .net *"_ivl_10", 0 0, L_000001f9311d1aa0;  1 drivers
v000001f9311a7530_0 .net *"_ivl_4", 0 0, L_000001f9311d1e20;  1 drivers
v000001f9311a78f0_0 .net *"_ivl_6", 0 0, L_000001f9311d1f70;  1 drivers
v000001f9311a7990_0 .net *"_ivl_8", 0 0, L_000001f9311d3400;  1 drivers
S_000001f9311aac80 .scope module, "adder2" "adder" 5 17, 6 3 0, S_000001f9311ac710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311d2d70 .functor XOR 1, L_000001f9311d5ba0, L_000001f9311d4c00, C4<0>, C4<0>;
L_000001f9311d30f0 .functor XOR 1, L_000001f9311d2d70, L_000001f9311d5100, C4<0>, C4<0>;
L_000001f9311d2de0 .functor AND 1, L_000001f9311d5ba0, L_000001f9311d4c00, C4<1>, C4<1>;
L_000001f9311d1bf0 .functor AND 1, L_000001f9311d5ba0, L_000001f9311d5100, C4<1>, C4<1>;
L_000001f9311d31d0 .functor OR 1, L_000001f9311d2de0, L_000001f9311d1bf0, C4<0>, C4<0>;
L_000001f9311d1a30 .functor AND 1, L_000001f9311d4c00, L_000001f9311d5100, C4<1>, C4<1>;
L_000001f9311d2590 .functor OR 1, L_000001f9311d31d0, L_000001f9311d1a30, C4<0>, C4<0>;
v000001f9311a7a30_0 .net "A", 0 0, L_000001f9311d5ba0;  1 drivers
v000001f9311a7ad0_0 .net "B", 0 0, L_000001f9311d4c00;  1 drivers
v000001f9311a7df0_0 .net "Cin", 0 0, L_000001f9311d5100;  1 drivers
v000001f9311a8070_0 .net "Cout", 0 0, L_000001f9311d2590;  1 drivers
v000001f9311a8110_0 .net "Sum", 0 0, L_000001f9311d30f0;  1 drivers
v000001f9311a95b0_0 .net *"_ivl_0", 0 0, L_000001f9311d2d70;  1 drivers
v000001f9311a9150_0 .net *"_ivl_10", 0 0, L_000001f9311d1a30;  1 drivers
v000001f9311a96f0_0 .net *"_ivl_4", 0 0, L_000001f9311d2de0;  1 drivers
v000001f9311a91f0_0 .net *"_ivl_6", 0 0, L_000001f9311d1bf0;  1 drivers
v000001f9311a9470_0 .net *"_ivl_8", 0 0, L_000001f9311d31d0;  1 drivers
S_000001f9311aae10 .scope module, "adder3" "adder" 5 18, 6 3 0, S_000001f9311ac710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311d20c0 .functor XOR 1, L_000001f9311d5060, L_000001f9311d5380, C4<0>, C4<0>;
L_000001f9311d3550 .functor XOR 1, L_000001f9311d20c0, L_000001f9311d51a0, C4<0>, C4<0>;
L_000001f9311d2d00 .functor AND 1, L_000001f9311d5060, L_000001f9311d5380, C4<1>, C4<1>;
L_000001f9311d26e0 .functor AND 1, L_000001f9311d5060, L_000001f9311d51a0, C4<1>, C4<1>;
L_000001f9311d3470 .functor OR 1, L_000001f9311d2d00, L_000001f9311d26e0, C4<0>, C4<0>;
L_000001f9311d2130 .functor AND 1, L_000001f9311d5380, L_000001f9311d51a0, C4<1>, C4<1>;
L_000001f9311d21a0 .functor OR 1, L_000001f9311d3470, L_000001f9311d2130, C4<0>, C4<0>;
v000001f9311a9290_0 .net "A", 0 0, L_000001f9311d5060;  1 drivers
v000001f9311a9330_0 .net "B", 0 0, L_000001f9311d5380;  1 drivers
v000001f9311a93d0_0 .net "Cin", 0 0, L_000001f9311d51a0;  1 drivers
v000001f9311a9510_0 .net "Cout", 0 0, L_000001f9311d21a0;  1 drivers
v000001f9311a9790_0 .net "Sum", 0 0, L_000001f9311d3550;  1 drivers
v000001f9311a9830_0 .net *"_ivl_0", 0 0, L_000001f9311d20c0;  1 drivers
v000001f9311a9650_0 .net *"_ivl_10", 0 0, L_000001f9311d2130;  1 drivers
v000001f9311b63b0_0 .net *"_ivl_4", 0 0, L_000001f9311d2d00;  1 drivers
v000001f9311b5ff0_0 .net *"_ivl_6", 0 0, L_000001f9311d26e0;  1 drivers
v000001f9311b61d0_0 .net *"_ivl_8", 0 0, L_000001f9311d3470;  1 drivers
S_000001f9311ab2c0 .scope module, "adder4" "adder" 5 19, 6 3 0, S_000001f9311ac710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311d23d0 .functor XOR 1, L_000001f9311d4480, L_000001f9311d4a20, C4<0>, C4<0>;
L_000001f9311d27c0 .functor XOR 1, L_000001f9311d23d0, L_000001f9311d5240, C4<0>, C4<0>;
L_000001f9311d2a60 .functor AND 1, L_000001f9311d4480, L_000001f9311d4a20, C4<1>, C4<1>;
L_000001f9311d1d40 .functor AND 1, L_000001f9311d4480, L_000001f9311d5240, C4<1>, C4<1>;
L_000001f9311d3320 .functor OR 1, L_000001f9311d2a60, L_000001f9311d1d40, C4<0>, C4<0>;
L_000001f9311d2fa0 .functor AND 1, L_000001f9311d4a20, L_000001f9311d5240, C4<1>, C4<1>;
L_000001f9311d3010 .functor OR 1, L_000001f9311d3320, L_000001f9311d2fa0, C4<0>, C4<0>;
v000001f9311b4830_0 .net "A", 0 0, L_000001f9311d4480;  1 drivers
v000001f9311b6270_0 .net "B", 0 0, L_000001f9311d4a20;  1 drivers
v000001f9311b50f0_0 .net "Cin", 0 0, L_000001f9311d5240;  1 drivers
v000001f9311b4f10_0 .net "Cout", 0 0, L_000001f9311d3010;  1 drivers
v000001f9311b43d0_0 .net "Sum", 0 0, L_000001f9311d27c0;  1 drivers
v000001f9311b5910_0 .net *"_ivl_0", 0 0, L_000001f9311d23d0;  1 drivers
v000001f9311b5370_0 .net *"_ivl_10", 0 0, L_000001f9311d2fa0;  1 drivers
v000001f9311b4010_0 .net *"_ivl_4", 0 0, L_000001f9311d2a60;  1 drivers
v000001f9311b5f50_0 .net *"_ivl_6", 0 0, L_000001f9311d1d40;  1 drivers
v000001f9311b4970_0 .net *"_ivl_8", 0 0, L_000001f9311d3320;  1 drivers
S_000001f9311abdb0 .scope module, "adder5" "adder" 5 20, 6 3 0, S_000001f9311ac710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311d1b10 .functor XOR 1, L_000001f9311d61e0, L_000001f9311d5e20, C4<0>, C4<0>;
L_000001f9311d2830 .functor XOR 1, L_000001f9311d1b10, L_000001f9311d4200, C4<0>, C4<0>;
L_000001f9311d2280 .functor AND 1, L_000001f9311d61e0, L_000001f9311d5e20, C4<1>, C4<1>;
L_000001f9311d34e0 .functor AND 1, L_000001f9311d61e0, L_000001f9311d4200, C4<1>, C4<1>;
L_000001f9311d1b80 .functor OR 1, L_000001f9311d2280, L_000001f9311d34e0, C4<0>, C4<0>;
L_000001f9311d1c60 .functor AND 1, L_000001f9311d5e20, L_000001f9311d4200, C4<1>, C4<1>;
L_000001f9311d1db0 .functor OR 1, L_000001f9311d1b80, L_000001f9311d1c60, C4<0>, C4<0>;
v000001f9311b4fb0_0 .net "A", 0 0, L_000001f9311d61e0;  1 drivers
v000001f9311b4470_0 .net "B", 0 0, L_000001f9311d5e20;  1 drivers
v000001f9311b4a10_0 .net "Cin", 0 0, L_000001f9311d4200;  1 drivers
v000001f9311b4510_0 .net "Cout", 0 0, L_000001f9311d1db0;  1 drivers
v000001f9311b4650_0 .net "Sum", 0 0, L_000001f9311d2830;  1 drivers
v000001f9311b6090_0 .net *"_ivl_0", 0 0, L_000001f9311d1b10;  1 drivers
v000001f9311b6450_0 .net *"_ivl_10", 0 0, L_000001f9311d1c60;  1 drivers
v000001f9311b45b0_0 .net *"_ivl_4", 0 0, L_000001f9311d2280;  1 drivers
v000001f9311b5690_0 .net *"_ivl_6", 0 0, L_000001f9311d34e0;  1 drivers
v000001f9311b5730_0 .net *"_ivl_8", 0 0, L_000001f9311d1b80;  1 drivers
S_000001f9311ac260 .scope module, "adder6" "adder" 5 21, 6 3 0, S_000001f9311ac710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311d1e90 .functor XOR 1, L_000001f9311d47a0, L_000001f9311d4ac0, C4<0>, C4<0>;
L_000001f9311d1f00 .functor XOR 1, L_000001f9311d1e90, L_000001f9311d5420, C4<0>, C4<0>;
L_000001f9311d2910 .functor AND 1, L_000001f9311d47a0, L_000001f9311d4ac0, C4<1>, C4<1>;
L_000001f9311d1fe0 .functor AND 1, L_000001f9311d47a0, L_000001f9311d5420, C4<1>, C4<1>;
L_000001f9311d2b40 .functor OR 1, L_000001f9311d2910, L_000001f9311d1fe0, C4<0>, C4<0>;
L_000001f9311d2360 .functor AND 1, L_000001f9311d4ac0, L_000001f9311d5420, C4<1>, C4<1>;
L_000001f9311d2520 .functor OR 1, L_000001f9311d2b40, L_000001f9311d2360, C4<0>, C4<0>;
v000001f9311b4790_0 .net "A", 0 0, L_000001f9311d47a0;  1 drivers
v000001f9311b5870_0 .net "B", 0 0, L_000001f9311d4ac0;  1 drivers
v000001f9311b55f0_0 .net "Cin", 0 0, L_000001f9311d5420;  1 drivers
v000001f9311b46f0_0 .net "Cout", 0 0, L_000001f9311d2520;  1 drivers
v000001f9311b5d70_0 .net "Sum", 0 0, L_000001f9311d1f00;  1 drivers
v000001f9311b52d0_0 .net *"_ivl_0", 0 0, L_000001f9311d1e90;  1 drivers
v000001f9311b5a50_0 .net *"_ivl_10", 0 0, L_000001f9311d2360;  1 drivers
v000001f9311b5550_0 .net *"_ivl_4", 0 0, L_000001f9311d2910;  1 drivers
v000001f9311b40b0_0 .net *"_ivl_6", 0 0, L_000001f9311d1fe0;  1 drivers
v000001f9311b48d0_0 .net *"_ivl_8", 0 0, L_000001f9311d2b40;  1 drivers
S_000001f9311b6d90 .scope module, "adder7" "adder" 5 22, 6 3 0, S_000001f9311ac710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311d28a0 .functor XOR 1, L_000001f9311d48e0, L_000001f9311d52e0, C4<0>, C4<0>;
L_000001f9311d2980 .functor XOR 1, L_000001f9311d28a0, L_000001f9311d5ce0, C4<0>, C4<0>;
L_000001f9311d29f0 .functor AND 1, L_000001f9311d48e0, L_000001f9311d52e0, C4<1>, C4<1>;
L_000001f9311d2ad0 .functor AND 1, L_000001f9311d48e0, L_000001f9311d5ce0, C4<1>, C4<1>;
L_000001f9311d3780 .functor OR 1, L_000001f9311d29f0, L_000001f9311d2ad0, C4<0>, C4<0>;
L_000001f9311d3a90 .functor AND 1, L_000001f9311d52e0, L_000001f9311d5ce0, C4<1>, C4<1>;
L_000001f9311d3b70 .functor OR 1, L_000001f9311d3780, L_000001f9311d3a90, C4<0>, C4<0>;
v000001f9311b64f0_0 .net "A", 0 0, L_000001f9311d48e0;  1 drivers
v000001f9311b5cd0_0 .net "B", 0 0, L_000001f9311d52e0;  1 drivers
v000001f9311b3f70_0 .net "Cin", 0 0, L_000001f9311d5ce0;  1 drivers
v000001f9311b4ab0_0 .net "Cout", 0 0, L_000001f9311d3b70;  1 drivers
v000001f9311b5e10_0 .net "Sum", 0 0, L_000001f9311d2980;  1 drivers
v000001f9311b5410_0 .net *"_ivl_0", 0 0, L_000001f9311d28a0;  1 drivers
v000001f9311b3e30_0 .net *"_ivl_10", 0 0, L_000001f9311d3a90;  1 drivers
v000001f9311b4150_0 .net *"_ivl_4", 0 0, L_000001f9311d29f0;  1 drivers
v000001f9311b3ed0_0 .net *"_ivl_6", 0 0, L_000001f9311d2ad0;  1 drivers
v000001f9311b59b0_0 .net *"_ivl_8", 0 0, L_000001f9311d3780;  1 drivers
S_000001f9311b8b40 .scope module, "adder5" "adder_8bit" 4 27, 5 5 0, S_000001f931023ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v000001f9311afd30_0 .net "A", 7 0, L_000001f9311d6640;  1 drivers
v000001f9311af330_0 .net "B", 7 0, L_000001f9311d7180;  1 drivers
v000001f9311af8d0_0 .net "Carry", 7 0, L_000001f9311d83a0;  1 drivers
v000001f9311afc90_0 .net "Cin", 0 0, L_000001f9311d68c0;  1 drivers
v000001f9311afe70_0 .net "Cout", 0 0, L_000001f9311d72c0;  1 drivers
v000001f9311affb0_0 .net "Sum", 7 0, L_000001f9311d8760;  1 drivers
L_000001f9311d57e0 .part L_000001f9311d6640, 0, 1;
L_000001f9311d5c40 .part L_000001f9311d7180, 0, 1;
L_000001f9311d5ec0 .part L_000001f9311d6640, 1, 1;
L_000001f9311d5f60 .part L_000001f9311d7180, 1, 1;
L_000001f9311d63c0 .part L_000001f9311d83a0, 0, 1;
L_000001f9311d60a0 .part L_000001f9311d6640, 2, 1;
L_000001f9311d6280 .part L_000001f9311d7180, 2, 1;
L_000001f9311d6460 .part L_000001f9311d83a0, 1, 1;
L_000001f9311d3ee0 .part L_000001f9311d6640, 3, 1;
L_000001f9311d6780 .part L_000001f9311d7180, 3, 1;
L_000001f9311d8da0 .part L_000001f9311d83a0, 2, 1;
L_000001f9311d8080 .part L_000001f9311d6640, 4, 1;
L_000001f9311d7720 .part L_000001f9311d7180, 4, 1;
L_000001f9311d81c0 .part L_000001f9311d83a0, 3, 1;
L_000001f9311d7040 .part L_000001f9311d6640, 5, 1;
L_000001f9311d7400 .part L_000001f9311d7180, 5, 1;
L_000001f9311d8940 .part L_000001f9311d83a0, 4, 1;
L_000001f9311d8d00 .part L_000001f9311d6640, 6, 1;
L_000001f9311d6a00 .part L_000001f9311d7180, 6, 1;
L_000001f9311d86c0 .part L_000001f9311d83a0, 5, 1;
L_000001f9311d89e0 .part L_000001f9311d6640, 7, 1;
L_000001f9311d7fe0 .part L_000001f9311d7180, 7, 1;
L_000001f9311d7e00 .part L_000001f9311d83a0, 6, 1;
LS_000001f9311d8760_0_0 .concat8 [ 1 1 1 1], L_000001f9311d3cc0, L_000001f9311d3940, L_000001f9311e1420, L_000001f9311e1030;
LS_000001f9311d8760_0_4 .concat8 [ 1 1 1 1], L_000001f9311e1490, L_000001f9311e2530, L_000001f9311e20d0, L_000001f9311e2a00;
L_000001f9311d8760 .concat8 [ 4 4 0 0], LS_000001f9311d8760_0_0, LS_000001f9311d8760_0_4;
LS_000001f9311d83a0_0_0 .concat8 [ 1 1 1 1], L_000001f9311d38d0, L_000001f9311d36a0, L_000001f9311e2140, L_000001f9311e1570;
LS_000001f9311d83a0_0_4 .concat8 [ 1 1 1 1], L_000001f9311e21b0, L_000001f9311e1650, L_000001f9311e1b20, L_000001f9311e1730;
L_000001f9311d83a0 .concat8 [ 4 4 0 0], LS_000001f9311d83a0_0_0, LS_000001f9311d83a0_0_4;
L_000001f9311d72c0 .part L_000001f9311d83a0, 7, 1;
S_000001f9311b81e0 .scope module, "adder0" "adder" 5 15, 6 3 0, S_000001f9311b8b40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311d3be0 .functor XOR 1, L_000001f9311d57e0, L_000001f9311d5c40, C4<0>, C4<0>;
L_000001f9311d3cc0 .functor XOR 1, L_000001f9311d3be0, L_000001f9311d68c0, C4<0>, C4<0>;
L_000001f9311d3710 .functor AND 1, L_000001f9311d57e0, L_000001f9311d5c40, C4<1>, C4<1>;
L_000001f9311d37f0 .functor AND 1, L_000001f9311d57e0, L_000001f9311d68c0, C4<1>, C4<1>;
L_000001f9311d3c50 .functor OR 1, L_000001f9311d3710, L_000001f9311d37f0, C4<0>, C4<0>;
L_000001f9311d3d30 .functor AND 1, L_000001f9311d5c40, L_000001f9311d68c0, C4<1>, C4<1>;
L_000001f9311d38d0 .functor OR 1, L_000001f9311d3c50, L_000001f9311d3d30, C4<0>, C4<0>;
v000001f9311b4290_0 .net "A", 0 0, L_000001f9311d57e0;  1 drivers
v000001f9311b4b50_0 .net "B", 0 0, L_000001f9311d5c40;  1 drivers
v000001f9311b4c90_0 .net "Cin", 0 0, L_000001f9311d68c0;  alias, 1 drivers
v000001f9311b5230_0 .net "Cout", 0 0, L_000001f9311d38d0;  1 drivers
v000001f9311b4dd0_0 .net "Sum", 0 0, L_000001f9311d3cc0;  1 drivers
v000001f9311b3d90_0 .net *"_ivl_0", 0 0, L_000001f9311d3be0;  1 drivers
v000001f9311b5af0_0 .net *"_ivl_10", 0 0, L_000001f9311d3d30;  1 drivers
v000001f9311b4bf0_0 .net *"_ivl_4", 0 0, L_000001f9311d3710;  1 drivers
v000001f9311b5050_0 .net *"_ivl_6", 0 0, L_000001f9311d37f0;  1 drivers
v000001f9311b4d30_0 .net *"_ivl_8", 0 0, L_000001f9311d3c50;  1 drivers
S_000001f9311b73d0 .scope module, "adder1" "adder" 5 16, 6 3 0, S_000001f9311b8b40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311d3860 .functor XOR 1, L_000001f9311d5ec0, L_000001f9311d5f60, C4<0>, C4<0>;
L_000001f9311d3940 .functor XOR 1, L_000001f9311d3860, L_000001f9311d63c0, C4<0>, C4<0>;
L_000001f9311d39b0 .functor AND 1, L_000001f9311d5ec0, L_000001f9311d5f60, C4<1>, C4<1>;
L_000001f9311d3b00 .functor AND 1, L_000001f9311d5ec0, L_000001f9311d63c0, C4<1>, C4<1>;
L_000001f9311d3630 .functor OR 1, L_000001f9311d39b0, L_000001f9311d3b00, C4<0>, C4<0>;
L_000001f9311d3a20 .functor AND 1, L_000001f9311d5f60, L_000001f9311d63c0, C4<1>, C4<1>;
L_000001f9311d36a0 .functor OR 1, L_000001f9311d3630, L_000001f9311d3a20, C4<0>, C4<0>;
v000001f9311b4330_0 .net "A", 0 0, L_000001f9311d5ec0;  1 drivers
v000001f9311b5b90_0 .net "B", 0 0, L_000001f9311d5f60;  1 drivers
v000001f9311b5c30_0 .net "Cin", 0 0, L_000001f9311d63c0;  1 drivers
v000001f9311b4e70_0 .net "Cout", 0 0, L_000001f9311d36a0;  1 drivers
v000001f9311b54b0_0 .net "Sum", 0 0, L_000001f9311d3940;  1 drivers
v000001f9311b6590_0 .net *"_ivl_0", 0 0, L_000001f9311d3860;  1 drivers
v000001f9311b6bd0_0 .net *"_ivl_10", 0 0, L_000001f9311d3a20;  1 drivers
v000001f9311b6950_0 .net *"_ivl_4", 0 0, L_000001f9311d39b0;  1 drivers
v000001f9311b6a90_0 .net *"_ivl_6", 0 0, L_000001f9311d3b00;  1 drivers
v000001f9311b6630_0 .net *"_ivl_8", 0 0, L_000001f9311d3630;  1 drivers
S_000001f9311b7880 .scope module, "adder2" "adder" 5 17, 6 3 0, S_000001f9311b8b40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311e1260 .functor XOR 1, L_000001f9311d60a0, L_000001f9311d6280, C4<0>, C4<0>;
L_000001f9311e1420 .functor XOR 1, L_000001f9311e1260, L_000001f9311d6460, C4<0>, C4<0>;
L_000001f9311e1340 .functor AND 1, L_000001f9311d60a0, L_000001f9311d6280, C4<1>, C4<1>;
L_000001f9311e25a0 .functor AND 1, L_000001f9311d60a0, L_000001f9311d6460, C4<1>, C4<1>;
L_000001f9311e1810 .functor OR 1, L_000001f9311e1340, L_000001f9311e25a0, C4<0>, C4<0>;
L_000001f9311e1f80 .functor AND 1, L_000001f9311d6280, L_000001f9311d6460, C4<1>, C4<1>;
L_000001f9311e2140 .functor OR 1, L_000001f9311e1810, L_000001f9311e1f80, C4<0>, C4<0>;
v000001f9311b6c70_0 .net "A", 0 0, L_000001f9311d60a0;  1 drivers
v000001f9311b66d0_0 .net "B", 0 0, L_000001f9311d6280;  1 drivers
v000001f9311b6b30_0 .net "Cin", 0 0, L_000001f9311d6460;  1 drivers
v000001f9311b69f0_0 .net "Cout", 0 0, L_000001f9311e2140;  1 drivers
v000001f9311b6770_0 .net "Sum", 0 0, L_000001f9311e1420;  1 drivers
v000001f9311b6810_0 .net *"_ivl_0", 0 0, L_000001f9311e1260;  1 drivers
v000001f9311b68b0_0 .net *"_ivl_10", 0 0, L_000001f9311e1f80;  1 drivers
v000001f9311aeed0_0 .net *"_ivl_4", 0 0, L_000001f9311e1340;  1 drivers
v000001f9311b0f50_0 .net *"_ivl_6", 0 0, L_000001f9311e25a0;  1 drivers
v000001f9311af470_0 .net *"_ivl_8", 0 0, L_000001f9311e1810;  1 drivers
S_000001f9311b7a10 .scope module, "adder3" "adder" 5 18, 6 3 0, S_000001f9311b8b40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311e23e0 .functor XOR 1, L_000001f9311d3ee0, L_000001f9311d6780, C4<0>, C4<0>;
L_000001f9311e1030 .functor XOR 1, L_000001f9311e23e0, L_000001f9311d8da0, C4<0>, C4<0>;
L_000001f9311e24c0 .functor AND 1, L_000001f9311d3ee0, L_000001f9311d6780, C4<1>, C4<1>;
L_000001f9311e13b0 .functor AND 1, L_000001f9311d3ee0, L_000001f9311d8da0, C4<1>, C4<1>;
L_000001f9311e1960 .functor OR 1, L_000001f9311e24c0, L_000001f9311e13b0, C4<0>, C4<0>;
L_000001f9311e2370 .functor AND 1, L_000001f9311d6780, L_000001f9311d8da0, C4<1>, C4<1>;
L_000001f9311e1570 .functor OR 1, L_000001f9311e1960, L_000001f9311e2370, C4<0>, C4<0>;
v000001f9311b0a50_0 .net "A", 0 0, L_000001f9311d3ee0;  1 drivers
v000001f9311b0b90_0 .net "B", 0 0, L_000001f9311d6780;  1 drivers
v000001f9311b0d70_0 .net "Cin", 0 0, L_000001f9311d8da0;  1 drivers
v000001f9311b0eb0_0 .net "Cout", 0 0, L_000001f9311e1570;  1 drivers
v000001f9311b0af0_0 .net "Sum", 0 0, L_000001f9311e1030;  1 drivers
v000001f9311b0cd0_0 .net *"_ivl_0", 0 0, L_000001f9311e23e0;  1 drivers
v000001f9311b0e10_0 .net *"_ivl_10", 0 0, L_000001f9311e2370;  1 drivers
v000001f9311afa10_0 .net *"_ivl_4", 0 0, L_000001f9311e24c0;  1 drivers
v000001f9311b0ff0_0 .net *"_ivl_6", 0 0, L_000001f9311e13b0;  1 drivers
v000001f9311afab0_0 .net *"_ivl_8", 0 0, L_000001f9311e1960;  1 drivers
S_000001f9311b6f20 .scope module, "adder4" "adder" 5 19, 6 3 0, S_000001f9311b8b40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311e28b0 .functor XOR 1, L_000001f9311d8080, L_000001f9311d7720, C4<0>, C4<0>;
L_000001f9311e1490 .functor XOR 1, L_000001f9311e28b0, L_000001f9311d81c0, C4<0>, C4<0>;
L_000001f9311e1500 .functor AND 1, L_000001f9311d8080, L_000001f9311d7720, C4<1>, C4<1>;
L_000001f9311e1b90 .functor AND 1, L_000001f9311d8080, L_000001f9311d81c0, C4<1>, C4<1>;
L_000001f9311e0fc0 .functor OR 1, L_000001f9311e1500, L_000001f9311e1b90, C4<0>, C4<0>;
L_000001f9311e1f10 .functor AND 1, L_000001f9311d7720, L_000001f9311d81c0, C4<1>, C4<1>;
L_000001f9311e21b0 .functor OR 1, L_000001f9311e0fc0, L_000001f9311e1f10, C4<0>, C4<0>;
v000001f9311b04b0_0 .net "A", 0 0, L_000001f9311d8080;  1 drivers
v000001f9311b0c30_0 .net "B", 0 0, L_000001f9311d7720;  1 drivers
v000001f9311b1450_0 .net "Cin", 0 0, L_000001f9311d81c0;  1 drivers
v000001f9311aee30_0 .net "Cout", 0 0, L_000001f9311e21b0;  1 drivers
v000001f9311b1270_0 .net "Sum", 0 0, L_000001f9311e1490;  1 drivers
v000001f9311b00f0_0 .net *"_ivl_0", 0 0, L_000001f9311e28b0;  1 drivers
v000001f9311aff10_0 .net *"_ivl_10", 0 0, L_000001f9311e1f10;  1 drivers
v000001f9311b1090_0 .net *"_ivl_4", 0 0, L_000001f9311e1500;  1 drivers
v000001f9311b11d0_0 .net *"_ivl_6", 0 0, L_000001f9311e1b90;  1 drivers
v000001f9311b0550_0 .net *"_ivl_8", 0 0, L_000001f9311e0fc0;  1 drivers
S_000001f9311b7ec0 .scope module, "adder5" "adder" 5 20, 6 3 0, S_000001f9311b8b40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311e1ce0 .functor XOR 1, L_000001f9311d7040, L_000001f9311d7400, C4<0>, C4<0>;
L_000001f9311e2530 .functor XOR 1, L_000001f9311e1ce0, L_000001f9311d8940, C4<0>, C4<0>;
L_000001f9311e2610 .functor AND 1, L_000001f9311d7040, L_000001f9311d7400, C4<1>, C4<1>;
L_000001f9311e12d0 .functor AND 1, L_000001f9311d7040, L_000001f9311d8940, C4<1>, C4<1>;
L_000001f9311e15e0 .functor OR 1, L_000001f9311e2610, L_000001f9311e12d0, C4<0>, C4<0>;
L_000001f9311e1ab0 .functor AND 1, L_000001f9311d7400, L_000001f9311d8940, C4<1>, C4<1>;
L_000001f9311e1650 .functor OR 1, L_000001f9311e15e0, L_000001f9311e1ab0, C4<0>, C4<0>;
v000001f9311b09b0_0 .net "A", 0 0, L_000001f9311d7040;  1 drivers
v000001f9311afdd0_0 .net "B", 0 0, L_000001f9311d7400;  1 drivers
v000001f9311b1130_0 .net "Cin", 0 0, L_000001f9311d8940;  1 drivers
v000001f9311b0870_0 .net "Cout", 0 0, L_000001f9311e1650;  1 drivers
v000001f9311af510_0 .net "Sum", 0 0, L_000001f9311e2530;  1 drivers
v000001f9311af970_0 .net *"_ivl_0", 0 0, L_000001f9311e1ce0;  1 drivers
v000001f9311af3d0_0 .net *"_ivl_10", 0 0, L_000001f9311e1ab0;  1 drivers
v000001f9311b0690_0 .net *"_ivl_4", 0 0, L_000001f9311e2610;  1 drivers
v000001f9311b1310_0 .net *"_ivl_6", 0 0, L_000001f9311e12d0;  1 drivers
v000001f9311b0370_0 .net *"_ivl_8", 0 0, L_000001f9311e15e0;  1 drivers
S_000001f9311b8370 .scope module, "adder6" "adder" 5 21, 6 3 0, S_000001f9311b8b40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311e2a70 .functor XOR 1, L_000001f9311d8d00, L_000001f9311d6a00, C4<0>, C4<0>;
L_000001f9311e20d0 .functor XOR 1, L_000001f9311e2a70, L_000001f9311d86c0, C4<0>, C4<0>;
L_000001f9311e1c00 .functor AND 1, L_000001f9311d8d00, L_000001f9311d6a00, C4<1>, C4<1>;
L_000001f9311e2ae0 .functor AND 1, L_000001f9311d8d00, L_000001f9311d86c0, C4<1>, C4<1>;
L_000001f9311e16c0 .functor OR 1, L_000001f9311e1c00, L_000001f9311e2ae0, C4<0>, C4<0>;
L_000001f9311e2060 .functor AND 1, L_000001f9311d6a00, L_000001f9311d86c0, C4<1>, C4<1>;
L_000001f9311e1b20 .functor OR 1, L_000001f9311e16c0, L_000001f9311e2060, C4<0>, C4<0>;
v000001f9311af5b0_0 .net "A", 0 0, L_000001f9311d8d00;  1 drivers
v000001f9311b14f0_0 .net "B", 0 0, L_000001f9311d6a00;  1 drivers
v000001f9311b13b0_0 .net "Cin", 0 0, L_000001f9311d86c0;  1 drivers
v000001f9311afb50_0 .net "Cout", 0 0, L_000001f9311e1b20;  1 drivers
v000001f9311b0910_0 .net "Sum", 0 0, L_000001f9311e20d0;  1 drivers
v000001f9311b05f0_0 .net *"_ivl_0", 0 0, L_000001f9311e2a70;  1 drivers
v000001f9311af6f0_0 .net *"_ivl_10", 0 0, L_000001f9311e2060;  1 drivers
v000001f9311aef70_0 .net *"_ivl_4", 0 0, L_000001f9311e1c00;  1 drivers
v000001f9311aed90_0 .net *"_ivl_6", 0 0, L_000001f9311e2ae0;  1 drivers
v000001f9311af150_0 .net *"_ivl_8", 0 0, L_000001f9311e16c0;  1 drivers
S_000001f9311b8050 .scope module, "adder7" "adder" 5 22, 6 3 0, S_000001f9311b8b40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311e1c70 .functor XOR 1, L_000001f9311d89e0, L_000001f9311d7fe0, C4<0>, C4<0>;
L_000001f9311e2a00 .functor XOR 1, L_000001f9311e1c70, L_000001f9311d7e00, C4<0>, C4<0>;
L_000001f9311e2300 .functor AND 1, L_000001f9311d89e0, L_000001f9311d7fe0, C4<1>, C4<1>;
L_000001f9311e18f0 .functor AND 1, L_000001f9311d89e0, L_000001f9311d7e00, C4<1>, C4<1>;
L_000001f9311e1d50 .functor OR 1, L_000001f9311e2300, L_000001f9311e18f0, C4<0>, C4<0>;
L_000001f9311e26f0 .functor AND 1, L_000001f9311d7fe0, L_000001f9311d7e00, C4<1>, C4<1>;
L_000001f9311e1730 .functor OR 1, L_000001f9311e1d50, L_000001f9311e26f0, C4<0>, C4<0>;
v000001f9311b0410_0 .net "A", 0 0, L_000001f9311d89e0;  1 drivers
v000001f9311afbf0_0 .net "B", 0 0, L_000001f9311d7fe0;  1 drivers
v000001f9311af650_0 .net "Cin", 0 0, L_000001f9311d7e00;  1 drivers
v000001f9311af790_0 .net "Cout", 0 0, L_000001f9311e1730;  1 drivers
v000001f9311af290_0 .net "Sum", 0 0, L_000001f9311e2a00;  1 drivers
v000001f9311af010_0 .net *"_ivl_0", 0 0, L_000001f9311e1c70;  1 drivers
v000001f9311af0b0_0 .net *"_ivl_10", 0 0, L_000001f9311e26f0;  1 drivers
v000001f9311b0050_0 .net *"_ivl_4", 0 0, L_000001f9311e2300;  1 drivers
v000001f9311af1f0_0 .net *"_ivl_6", 0 0, L_000001f9311e18f0;  1 drivers
v000001f9311af830_0 .net *"_ivl_8", 0 0, L_000001f9311e1d50;  1 drivers
S_000001f9311b8820 .scope module, "adder6" "adder_8bit" 4 28, 5 5 0, S_000001f931023ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v000001f9311bbc90_0 .net "A", 7 0, L_000001f9311d6dc0;  1 drivers
v000001f9311bd310_0 .net "B", 7 0, L_000001f9311d7360;  1 drivers
v000001f9311bd1d0_0 .net "Carry", 7 0, L_000001f9311d8300;  1 drivers
v000001f9311bb8d0_0 .net "Cin", 0 0, L_000001f9311d7680;  1 drivers
v000001f9311bd8b0_0 .net "Cout", 0 0, L_000001f9311d8440;  1 drivers
v000001f9311bd630_0 .net "Sum", 7 0, L_000001f9311d7b80;  1 drivers
L_000001f9311d8800 .part L_000001f9311d6dc0, 0, 1;
L_000001f9311d88a0 .part L_000001f9311d7360, 0, 1;
L_000001f9311d6c80 .part L_000001f9311d6dc0, 1, 1;
L_000001f9311d8a80 .part L_000001f9311d7360, 1, 1;
L_000001f9311d7ea0 .part L_000001f9311d8300, 0, 1;
L_000001f9311d8b20 .part L_000001f9311d6dc0, 2, 1;
L_000001f9311d66e0 .part L_000001f9311d7360, 2, 1;
L_000001f9311d6d20 .part L_000001f9311d8300, 1, 1;
L_000001f9311d74a0 .part L_000001f9311d6dc0, 3, 1;
L_000001f9311d8bc0 .part L_000001f9311d7360, 3, 1;
L_000001f9311d77c0 .part L_000001f9311d8300, 2, 1;
L_000001f9311d75e0 .part L_000001f9311d6dc0, 4, 1;
L_000001f9311d8120 .part L_000001f9311d7360, 4, 1;
L_000001f9311d7f40 .part L_000001f9311d8300, 3, 1;
L_000001f9311d8c60 .part L_000001f9311d6dc0, 5, 1;
L_000001f9311d70e0 .part L_000001f9311d7360, 5, 1;
L_000001f9311d6820 .part L_000001f9311d8300, 4, 1;
L_000001f9311d7860 .part L_000001f9311d6dc0, 6, 1;
L_000001f9311d7d60 .part L_000001f9311d7360, 6, 1;
L_000001f9311d7220 .part L_000001f9311d8300, 5, 1;
L_000001f9311d8260 .part L_000001f9311d6dc0, 7, 1;
L_000001f9311d7540 .part L_000001f9311d7360, 7, 1;
L_000001f9311d6960 .part L_000001f9311d8300, 6, 1;
LS_000001f9311d7b80_0_0 .concat8 [ 1 1 1 1], L_000001f9311e2220, L_000001f9311e2920, L_000001f9311e1ff0, L_000001f9311e2df0;
LS_000001f9311d7b80_0_4 .concat8 [ 1 1 1 1], L_000001f9311e2d80, L_000001f9311e2f40, L_000001f9311e0bd0, L_000001f9311e0a10;
L_000001f9311d7b80 .concat8 [ 4 4 0 0], LS_000001f9311d7b80_0_0, LS_000001f9311d7b80_0_4;
LS_000001f9311d8300_0_0 .concat8 [ 1 1 1 1], L_000001f9311e27d0, L_000001f9311e1ea0, L_000001f9311e1110, L_000001f9311e31e0;
LS_000001f9311d8300_0_4 .concat8 [ 1 1 1 1], L_000001f9311e2ed0, L_000001f9311df510, L_000001f9311e0c40, L_000001f9311dfeb0;
L_000001f9311d8300 .concat8 [ 4 4 0 0], LS_000001f9311d8300_0_0, LS_000001f9311d8300_0_4;
L_000001f9311d8440 .part L_000001f9311d8300, 7, 1;
S_000001f9311b89b0 .scope module, "adder0" "adder" 5 15, 6 3 0, S_000001f9311b8820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311e2760 .functor XOR 1, L_000001f9311d8800, L_000001f9311d88a0, C4<0>, C4<0>;
L_000001f9311e2220 .functor XOR 1, L_000001f9311e2760, L_000001f9311d7680, C4<0>, C4<0>;
L_000001f9311e2290 .functor AND 1, L_000001f9311d8800, L_000001f9311d88a0, C4<1>, C4<1>;
L_000001f9311e1180 .functor AND 1, L_000001f9311d8800, L_000001f9311d7680, C4<1>, C4<1>;
L_000001f9311e17a0 .functor OR 1, L_000001f9311e2290, L_000001f9311e1180, C4<0>, C4<0>;
L_000001f9311e1880 .functor AND 1, L_000001f9311d88a0, L_000001f9311d7680, C4<1>, C4<1>;
L_000001f9311e27d0 .functor OR 1, L_000001f9311e17a0, L_000001f9311e1880, C4<0>, C4<0>;
v000001f9311b07d0_0 .net "A", 0 0, L_000001f9311d8800;  1 drivers
v000001f9311b0190_0 .net "B", 0 0, L_000001f9311d88a0;  1 drivers
v000001f9311b0230_0 .net "Cin", 0 0, L_000001f9311d7680;  alias, 1 drivers
v000001f9311b02d0_0 .net "Cout", 0 0, L_000001f9311e27d0;  1 drivers
v000001f9311b0730_0 .net "Sum", 0 0, L_000001f9311e2220;  1 drivers
v000001f9311b3cf0_0 .net *"_ivl_0", 0 0, L_000001f9311e2760;  1 drivers
v000001f9311b19f0_0 .net *"_ivl_10", 0 0, L_000001f9311e1880;  1 drivers
v000001f9311b1c70_0 .net *"_ivl_4", 0 0, L_000001f9311e2290;  1 drivers
v000001f9311b1db0_0 .net *"_ivl_6", 0 0, L_000001f9311e1180;  1 drivers
v000001f9311b3930_0 .net *"_ivl_8", 0 0, L_000001f9311e17a0;  1 drivers
S_000001f9311b7560 .scope module, "adder1" "adder" 5 16, 6 3 0, S_000001f9311b8820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311e19d0 .functor XOR 1, L_000001f9311d6c80, L_000001f9311d8a80, C4<0>, C4<0>;
L_000001f9311e2920 .functor XOR 1, L_000001f9311e19d0, L_000001f9311d7ea0, C4<0>, C4<0>;
L_000001f9311e1a40 .functor AND 1, L_000001f9311d6c80, L_000001f9311d8a80, C4<1>, C4<1>;
L_000001f9311e2450 .functor AND 1, L_000001f9311d6c80, L_000001f9311d7ea0, C4<1>, C4<1>;
L_000001f9311e1dc0 .functor OR 1, L_000001f9311e1a40, L_000001f9311e2450, C4<0>, C4<0>;
L_000001f9311e1e30 .functor AND 1, L_000001f9311d8a80, L_000001f9311d7ea0, C4<1>, C4<1>;
L_000001f9311e1ea0 .functor OR 1, L_000001f9311e1dc0, L_000001f9311e1e30, C4<0>, C4<0>;
v000001f9311b3610_0 .net "A", 0 0, L_000001f9311d6c80;  1 drivers
v000001f9311b2350_0 .net "B", 0 0, L_000001f9311d8a80;  1 drivers
v000001f9311b3070_0 .net "Cin", 0 0, L_000001f9311d7ea0;  1 drivers
v000001f9311b37f0_0 .net "Cout", 0 0, L_000001f9311e1ea0;  1 drivers
v000001f9311b3bb0_0 .net "Sum", 0 0, L_000001f9311e2920;  1 drivers
v000001f9311b3890_0 .net *"_ivl_0", 0 0, L_000001f9311e19d0;  1 drivers
v000001f9311b18b0_0 .net *"_ivl_10", 0 0, L_000001f9311e1e30;  1 drivers
v000001f9311b2170_0 .net *"_ivl_4", 0 0, L_000001f9311e1a40;  1 drivers
v000001f9311b3c50_0 .net *"_ivl_6", 0 0, L_000001f9311e2450;  1 drivers
v000001f9311b3a70_0 .net *"_ivl_8", 0 0, L_000001f9311e1dc0;  1 drivers
S_000001f9311b8690 .scope module, "adder2" "adder" 5 17, 6 3 0, S_000001f9311b8820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311e2840 .functor XOR 1, L_000001f9311d8b20, L_000001f9311d66e0, C4<0>, C4<0>;
L_000001f9311e1ff0 .functor XOR 1, L_000001f9311e2840, L_000001f9311d6d20, C4<0>, C4<0>;
L_000001f9311e2680 .functor AND 1, L_000001f9311d8b20, L_000001f9311d66e0, C4<1>, C4<1>;
L_000001f9311e2990 .functor AND 1, L_000001f9311d8b20, L_000001f9311d6d20, C4<1>, C4<1>;
L_000001f9311e0f50 .functor OR 1, L_000001f9311e2680, L_000001f9311e2990, C4<0>, C4<0>;
L_000001f9311e10a0 .functor AND 1, L_000001f9311d66e0, L_000001f9311d6d20, C4<1>, C4<1>;
L_000001f9311e1110 .functor OR 1, L_000001f9311e0f50, L_000001f9311e10a0, C4<0>, C4<0>;
v000001f9311b2670_0 .net "A", 0 0, L_000001f9311d8b20;  1 drivers
v000001f9311b1b30_0 .net "B", 0 0, L_000001f9311d66e0;  1 drivers
v000001f9311b32f0_0 .net "Cin", 0 0, L_000001f9311d6d20;  1 drivers
v000001f9311b1d10_0 .net "Cout", 0 0, L_000001f9311e1110;  1 drivers
v000001f9311b23f0_0 .net "Sum", 0 0, L_000001f9311e1ff0;  1 drivers
v000001f9311b3110_0 .net *"_ivl_0", 0 0, L_000001f9311e2840;  1 drivers
v000001f9311b39d0_0 .net *"_ivl_10", 0 0, L_000001f9311e10a0;  1 drivers
v000001f9311b31b0_0 .net *"_ivl_4", 0 0, L_000001f9311e2680;  1 drivers
v000001f9311b3750_0 .net *"_ivl_6", 0 0, L_000001f9311e2990;  1 drivers
v000001f9311b1e50_0 .net *"_ivl_8", 0 0, L_000001f9311e0f50;  1 drivers
S_000001f9311b70b0 .scope module, "adder3" "adder" 5 18, 6 3 0, S_000001f9311b8820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311e11f0 .functor XOR 1, L_000001f9311d74a0, L_000001f9311d8bc0, C4<0>, C4<0>;
L_000001f9311e2df0 .functor XOR 1, L_000001f9311e11f0, L_000001f9311d77c0, C4<0>, C4<0>;
L_000001f9311e3100 .functor AND 1, L_000001f9311d74a0, L_000001f9311d8bc0, C4<1>, C4<1>;
L_000001f9311e3170 .functor AND 1, L_000001f9311d74a0, L_000001f9311d77c0, C4<1>, C4<1>;
L_000001f9311e2fb0 .functor OR 1, L_000001f9311e3100, L_000001f9311e3170, C4<0>, C4<0>;
L_000001f9311e2b50 .functor AND 1, L_000001f9311d8bc0, L_000001f9311d77c0, C4<1>, C4<1>;
L_000001f9311e31e0 .functor OR 1, L_000001f9311e2fb0, L_000001f9311e2b50, C4<0>, C4<0>;
v000001f9311b2030_0 .net "A", 0 0, L_000001f9311d74a0;  1 drivers
v000001f9311b3b10_0 .net "B", 0 0, L_000001f9311d8bc0;  1 drivers
v000001f9311b28f0_0 .net "Cin", 0 0, L_000001f9311d77c0;  1 drivers
v000001f9311b2710_0 .net "Cout", 0 0, L_000001f9311e31e0;  1 drivers
v000001f9311b1bd0_0 .net "Sum", 0 0, L_000001f9311e2df0;  1 drivers
v000001f9311b3250_0 .net *"_ivl_0", 0 0, L_000001f9311e11f0;  1 drivers
v000001f9311b2b70_0 .net *"_ivl_10", 0 0, L_000001f9311e2b50;  1 drivers
v000001f9311b1810_0 .net *"_ivl_4", 0 0, L_000001f9311e3100;  1 drivers
v000001f9311b1590_0 .net *"_ivl_6", 0 0, L_000001f9311e3170;  1 drivers
v000001f9311b2210_0 .net *"_ivl_8", 0 0, L_000001f9311e2fb0;  1 drivers
S_000001f9311b7240 .scope module, "adder4" "adder" 5 19, 6 3 0, S_000001f9311b8820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311e2c30 .functor XOR 1, L_000001f9311d75e0, L_000001f9311d8120, C4<0>, C4<0>;
L_000001f9311e2d80 .functor XOR 1, L_000001f9311e2c30, L_000001f9311d7f40, C4<0>, C4<0>;
L_000001f9311e2ca0 .functor AND 1, L_000001f9311d75e0, L_000001f9311d8120, C4<1>, C4<1>;
L_000001f9311e2e60 .functor AND 1, L_000001f9311d75e0, L_000001f9311d7f40, C4<1>, C4<1>;
L_000001f9311e2d10 .functor OR 1, L_000001f9311e2ca0, L_000001f9311e2e60, C4<0>, C4<0>;
L_000001f9311e3250 .functor AND 1, L_000001f9311d8120, L_000001f9311d7f40, C4<1>, C4<1>;
L_000001f9311e2ed0 .functor OR 1, L_000001f9311e2d10, L_000001f9311e3250, C4<0>, C4<0>;
v000001f9311b3390_0 .net "A", 0 0, L_000001f9311d75e0;  1 drivers
v000001f9311b2490_0 .net "B", 0 0, L_000001f9311d8120;  1 drivers
v000001f9311b2850_0 .net "Cin", 0 0, L_000001f9311d7f40;  1 drivers
v000001f9311b2530_0 .net "Cout", 0 0, L_000001f9311e2ed0;  1 drivers
v000001f9311b2e90_0 .net "Sum", 0 0, L_000001f9311e2d80;  1 drivers
v000001f9311b36b0_0 .net *"_ivl_0", 0 0, L_000001f9311e2c30;  1 drivers
v000001f9311b2cb0_0 .net *"_ivl_10", 0 0, L_000001f9311e3250;  1 drivers
v000001f9311b1630_0 .net *"_ivl_4", 0 0, L_000001f9311e2ca0;  1 drivers
v000001f9311b2990_0 .net *"_ivl_6", 0 0, L_000001f9311e2e60;  1 drivers
v000001f9311b2f30_0 .net *"_ivl_8", 0 0, L_000001f9311e2d10;  1 drivers
S_000001f9311b7ba0 .scope module, "adder5" "adder" 5 20, 6 3 0, S_000001f9311b8820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311e2bc0 .functor XOR 1, L_000001f9311d8c60, L_000001f9311d70e0, C4<0>, C4<0>;
L_000001f9311e2f40 .functor XOR 1, L_000001f9311e2bc0, L_000001f9311d6820, C4<0>, C4<0>;
L_000001f9311e3020 .functor AND 1, L_000001f9311d8c60, L_000001f9311d70e0, C4<1>, C4<1>;
L_000001f9311e3090 .functor AND 1, L_000001f9311d8c60, L_000001f9311d6820, C4<1>, C4<1>;
L_000001f9311dfb30 .functor OR 1, L_000001f9311e3020, L_000001f9311e3090, C4<0>, C4<0>;
L_000001f9311e08c0 .functor AND 1, L_000001f9311d70e0, L_000001f9311d6820, C4<1>, C4<1>;
L_000001f9311df510 .functor OR 1, L_000001f9311dfb30, L_000001f9311e08c0, C4<0>, C4<0>;
v000001f9311b25d0_0 .net "A", 0 0, L_000001f9311d8c60;  1 drivers
v000001f9311b20d0_0 .net "B", 0 0, L_000001f9311d70e0;  1 drivers
v000001f9311b2d50_0 .net "Cin", 0 0, L_000001f9311d6820;  1 drivers
v000001f9311b27b0_0 .net "Cout", 0 0, L_000001f9311df510;  1 drivers
v000001f9311b1770_0 .net "Sum", 0 0, L_000001f9311e2f40;  1 drivers
v000001f9311b3430_0 .net *"_ivl_0", 0 0, L_000001f9311e2bc0;  1 drivers
v000001f9311b2a30_0 .net *"_ivl_10", 0 0, L_000001f9311e08c0;  1 drivers
v000001f9311b2ad0_0 .net *"_ivl_4", 0 0, L_000001f9311e3020;  1 drivers
v000001f9311b2c10_0 .net *"_ivl_6", 0 0, L_000001f9311e3090;  1 drivers
v000001f9311b2df0_0 .net *"_ivl_8", 0 0, L_000001f9311dfb30;  1 drivers
S_000001f9311b76f0 .scope module, "adder6" "adder" 5 21, 6 3 0, S_000001f9311b8820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311e0cb0 .functor XOR 1, L_000001f9311d7860, L_000001f9311d7d60, C4<0>, C4<0>;
L_000001f9311e0bd0 .functor XOR 1, L_000001f9311e0cb0, L_000001f9311d7220, C4<0>, C4<0>;
L_000001f9311e0310 .functor AND 1, L_000001f9311d7860, L_000001f9311d7d60, C4<1>, C4<1>;
L_000001f9311e0700 .functor AND 1, L_000001f9311d7860, L_000001f9311d7220, C4<1>, C4<1>;
L_000001f9311e0d20 .functor OR 1, L_000001f9311e0310, L_000001f9311e0700, C4<0>, C4<0>;
L_000001f9311dfd60 .functor AND 1, L_000001f9311d7d60, L_000001f9311d7220, C4<1>, C4<1>;
L_000001f9311e0c40 .functor OR 1, L_000001f9311e0d20, L_000001f9311dfd60, C4<0>, C4<0>;
v000001f9311b1ef0_0 .net "A", 0 0, L_000001f9311d7860;  1 drivers
v000001f9311b1f90_0 .net "B", 0 0, L_000001f9311d7d60;  1 drivers
v000001f9311b22b0_0 .net "Cin", 0 0, L_000001f9311d7220;  1 drivers
v000001f9311b16d0_0 .net "Cout", 0 0, L_000001f9311e0c40;  1 drivers
v000001f9311b2fd0_0 .net "Sum", 0 0, L_000001f9311e0bd0;  1 drivers
v000001f9311b1950_0 .net *"_ivl_0", 0 0, L_000001f9311e0cb0;  1 drivers
v000001f9311b34d0_0 .net *"_ivl_10", 0 0, L_000001f9311dfd60;  1 drivers
v000001f9311b1a90_0 .net *"_ivl_4", 0 0, L_000001f9311e0310;  1 drivers
v000001f9311b3570_0 .net *"_ivl_6", 0 0, L_000001f9311e0700;  1 drivers
v000001f9311bcd70_0 .net *"_ivl_8", 0 0, L_000001f9311e0d20;  1 drivers
S_000001f9311b7d30 .scope module, "adder7" "adder" 5 22, 6 3 0, S_000001f9311b8820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311e0690 .functor XOR 1, L_000001f9311d8260, L_000001f9311d7540, C4<0>, C4<0>;
L_000001f9311e0a10 .functor XOR 1, L_000001f9311e0690, L_000001f9311d6960, C4<0>, C4<0>;
L_000001f9311e0770 .functor AND 1, L_000001f9311d8260, L_000001f9311d7540, C4<1>, C4<1>;
L_000001f9311df580 .functor AND 1, L_000001f9311d8260, L_000001f9311d6960, C4<1>, C4<1>;
L_000001f9311e0af0 .functor OR 1, L_000001f9311e0770, L_000001f9311df580, C4<0>, C4<0>;
L_000001f9311e0ee0 .functor AND 1, L_000001f9311d7540, L_000001f9311d6960, C4<1>, C4<1>;
L_000001f9311dfeb0 .functor OR 1, L_000001f9311e0af0, L_000001f9311e0ee0, C4<0>, C4<0>;
v000001f9311bdd10_0 .net "A", 0 0, L_000001f9311d8260;  1 drivers
v000001f9311bd590_0 .net "B", 0 0, L_000001f9311d7540;  1 drivers
v000001f9311bb6f0_0 .net "Cin", 0 0, L_000001f9311d6960;  1 drivers
v000001f9311bc0f0_0 .net "Cout", 0 0, L_000001f9311dfeb0;  1 drivers
v000001f9311bc230_0 .net "Sum", 0 0, L_000001f9311e0a10;  1 drivers
v000001f9311bc690_0 .net *"_ivl_0", 0 0, L_000001f9311e0690;  1 drivers
v000001f9311bb830_0 .net *"_ivl_10", 0 0, L_000001f9311e0ee0;  1 drivers
v000001f9311bb790_0 .net *"_ivl_4", 0 0, L_000001f9311e0770;  1 drivers
v000001f9311bc370_0 .net *"_ivl_6", 0 0, L_000001f9311df580;  1 drivers
v000001f9311bc2d0_0 .net *"_ivl_8", 0 0, L_000001f9311e0af0;  1 drivers
S_000001f9311b8500 .scope module, "adder7" "adder_8bit" 4 29, 5 5 0, S_000001f931023ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v000001f9311bee90_0 .net "A", 7 0, L_000001f9311d90c0;  1 drivers
v000001f9311be710_0 .net "B", 7 0, L_000001f9311da1a0;  1 drivers
v000001f9311bddb0_0 .net "Carry", 7 0, L_000001f9311da060;  1 drivers
v000001f9311bfb10_0 .net "Cin", 0 0, L_000001f9311d9340;  1 drivers
v000001f9311be170_0 .net "Cout", 0 0, L_000001f9311dace0;  1 drivers
v000001f9311c03d0_0 .net "Sum", 7 0, L_000001f9311da880;  1 drivers
L_000001f9311d84e0 .part L_000001f9311d90c0, 0, 1;
L_000001f9311d7900 .part L_000001f9311da1a0, 0, 1;
L_000001f9311d6e60 .part L_000001f9311d90c0, 1, 1;
L_000001f9311d6aa0 .part L_000001f9311da1a0, 1, 1;
L_000001f9311d6b40 .part L_000001f9311da060, 0, 1;
L_000001f9311d8580 .part L_000001f9311d90c0, 2, 1;
L_000001f9311d79a0 .part L_000001f9311da1a0, 2, 1;
L_000001f9311d6be0 .part L_000001f9311da060, 1, 1;
L_000001f9311d8620 .part L_000001f9311d90c0, 3, 1;
L_000001f9311d6f00 .part L_000001f9311da1a0, 3, 1;
L_000001f9311d6fa0 .part L_000001f9311da060, 2, 1;
L_000001f9311d7a40 .part L_000001f9311d90c0, 4, 1;
L_000001f9311d7ae0 .part L_000001f9311da1a0, 4, 1;
L_000001f9311d7c20 .part L_000001f9311da060, 3, 1;
L_000001f9311d7cc0 .part L_000001f9311d90c0, 5, 1;
L_000001f9311d9de0 .part L_000001f9311da1a0, 5, 1;
L_000001f9311d9e80 .part L_000001f9311da060, 4, 1;
L_000001f9311db5a0 .part L_000001f9311d90c0, 6, 1;
L_000001f9311d92a0 .part L_000001f9311da1a0, 6, 1;
L_000001f9311d9520 .part L_000001f9311da060, 5, 1;
L_000001f9311db140 .part L_000001f9311d90c0, 7, 1;
L_000001f9311da100 .part L_000001f9311da1a0, 7, 1;
L_000001f9311d9fc0 .part L_000001f9311da060, 6, 1;
LS_000001f9311da880_0_0 .concat8 [ 1 1 1 1], L_000001f9311df9e0, L_000001f9311dff20, L_000001f9311dfcf0, L_000001f9311df740;
LS_000001f9311da880_0_4 .concat8 [ 1 1 1 1], L_000001f9311e0000, L_000001f9311dfa50, L_000001f9311e02a0, L_000001f9311f0ab0;
L_000001f9311da880 .concat8 [ 4 4 0 0], LS_000001f9311da880_0_0, LS_000001f9311da880_0_4;
LS_000001f9311da060_0_0 .concat8 [ 1 1 1 1], L_000001f9311e05b0, L_000001f9311df820, L_000001f9311df3c0, L_000001f9311e0070;
LS_000001f9311da060_0_4 .concat8 [ 1 1 1 1], L_000001f9311df970, L_000001f9311e01c0, L_000001f9311f0570, L_000001f9311ef460;
L_000001f9311da060 .concat8 [ 4 4 0 0], LS_000001f9311da060_0_0, LS_000001f9311da060_0_4;
L_000001f9311dace0 .part L_000001f9311da060, 7, 1;
S_000001f9311c29d0 .scope module, "adder0" "adder" 5 15, 6 3 0, S_000001f9311b8500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311df6d0 .functor XOR 1, L_000001f9311d84e0, L_000001f9311d7900, C4<0>, C4<0>;
L_000001f9311df9e0 .functor XOR 1, L_000001f9311df6d0, L_000001f9311d9340, C4<0>, C4<0>;
L_000001f9311dfe40 .functor AND 1, L_000001f9311d84e0, L_000001f9311d7900, C4<1>, C4<1>;
L_000001f9311e07e0 .functor AND 1, L_000001f9311d84e0, L_000001f9311d9340, C4<1>, C4<1>;
L_000001f9311dfc80 .functor OR 1, L_000001f9311dfe40, L_000001f9311e07e0, C4<0>, C4<0>;
L_000001f9311e0a80 .functor AND 1, L_000001f9311d7900, L_000001f9311d9340, C4<1>, C4<1>;
L_000001f9311e05b0 .functor OR 1, L_000001f9311dfc80, L_000001f9311e0a80, C4<0>, C4<0>;
v000001f9311bbfb0_0 .net "A", 0 0, L_000001f9311d84e0;  1 drivers
v000001f9311bbab0_0 .net "B", 0 0, L_000001f9311d7900;  1 drivers
v000001f9311bcc30_0 .net "Cin", 0 0, L_000001f9311d9340;  alias, 1 drivers
v000001f9311bce10_0 .net "Cout", 0 0, L_000001f9311e05b0;  1 drivers
v000001f9311bd450_0 .net "Sum", 0 0, L_000001f9311df9e0;  1 drivers
v000001f9311bdc70_0 .net *"_ivl_0", 0 0, L_000001f9311df6d0;  1 drivers
v000001f9311bb650_0 .net *"_ivl_10", 0 0, L_000001f9311e0a80;  1 drivers
v000001f9311bb970_0 .net *"_ivl_4", 0 0, L_000001f9311dfe40;  1 drivers
v000001f9311bc7d0_0 .net *"_ivl_6", 0 0, L_000001f9311e07e0;  1 drivers
v000001f9311bbbf0_0 .net *"_ivl_8", 0 0, L_000001f9311dfc80;  1 drivers
S_000001f9311c0f40 .scope module, "adder1" "adder" 5 16, 6 3 0, S_000001f9311b8500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311df7b0 .functor XOR 1, L_000001f9311d6e60, L_000001f9311d6aa0, C4<0>, C4<0>;
L_000001f9311dff20 .functor XOR 1, L_000001f9311df7b0, L_000001f9311d6b40, C4<0>, C4<0>;
L_000001f9311df5f0 .functor AND 1, L_000001f9311d6e60, L_000001f9311d6aa0, C4<1>, C4<1>;
L_000001f9311df350 .functor AND 1, L_000001f9311d6e60, L_000001f9311d6b40, C4<1>, C4<1>;
L_000001f9311e0620 .functor OR 1, L_000001f9311df5f0, L_000001f9311df350, C4<0>, C4<0>;
L_000001f9311df660 .functor AND 1, L_000001f9311d6aa0, L_000001f9311d6b40, C4<1>, C4<1>;
L_000001f9311df820 .functor OR 1, L_000001f9311e0620, L_000001f9311df660, C4<0>, C4<0>;
v000001f9311bd770_0 .net "A", 0 0, L_000001f9311d6e60;  1 drivers
v000001f9311bc870_0 .net "B", 0 0, L_000001f9311d6aa0;  1 drivers
v000001f9311bb5b0_0 .net "Cin", 0 0, L_000001f9311d6b40;  1 drivers
v000001f9311bba10_0 .net "Cout", 0 0, L_000001f9311df820;  1 drivers
v000001f9311bd4f0_0 .net "Sum", 0 0, L_000001f9311dff20;  1 drivers
v000001f9311bbdd0_0 .net *"_ivl_0", 0 0, L_000001f9311df7b0;  1 drivers
v000001f9311bbe70_0 .net *"_ivl_10", 0 0, L_000001f9311df660;  1 drivers
v000001f9311bc050_0 .net *"_ivl_4", 0 0, L_000001f9311df5f0;  1 drivers
v000001f9311bc410_0 .net *"_ivl_6", 0 0, L_000001f9311df350;  1 drivers
v000001f9311bceb0_0 .net *"_ivl_8", 0 0, L_000001f9311e0620;  1 drivers
S_000001f9311c2840 .scope module, "adder2" "adder" 5 17, 6 3 0, S_000001f9311b8500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311e0b60 .functor XOR 1, L_000001f9311d8580, L_000001f9311d79a0, C4<0>, C4<0>;
L_000001f9311dfcf0 .functor XOR 1, L_000001f9311e0b60, L_000001f9311d6be0, C4<0>, C4<0>;
L_000001f9311e03f0 .functor AND 1, L_000001f9311d8580, L_000001f9311d79a0, C4<1>, C4<1>;
L_000001f9311e0d90 .functor AND 1, L_000001f9311d8580, L_000001f9311d6be0, C4<1>, C4<1>;
L_000001f9311e0e00 .functor OR 1, L_000001f9311e03f0, L_000001f9311e0d90, C4<0>, C4<0>;
L_000001f9311dff90 .functor AND 1, L_000001f9311d79a0, L_000001f9311d6be0, C4<1>, C4<1>;
L_000001f9311df3c0 .functor OR 1, L_000001f9311e0e00, L_000001f9311dff90, C4<0>, C4<0>;
v000001f9311bc910_0 .net "A", 0 0, L_000001f9311d8580;  1 drivers
v000001f9311bc730_0 .net "B", 0 0, L_000001f9311d79a0;  1 drivers
v000001f9311bbf10_0 .net "Cin", 0 0, L_000001f9311d6be0;  1 drivers
v000001f9311bbb50_0 .net "Cout", 0 0, L_000001f9311df3c0;  1 drivers
v000001f9311bbd30_0 .net "Sum", 0 0, L_000001f9311dfcf0;  1 drivers
v000001f9311bc190_0 .net *"_ivl_0", 0 0, L_000001f9311e0b60;  1 drivers
v000001f9311bd090_0 .net *"_ivl_10", 0 0, L_000001f9311dff90;  1 drivers
v000001f9311bcf50_0 .net *"_ivl_4", 0 0, L_000001f9311e03f0;  1 drivers
v000001f9311bc4b0_0 .net *"_ivl_6", 0 0, L_000001f9311e0d90;  1 drivers
v000001f9311bc550_0 .net *"_ivl_8", 0 0, L_000001f9311e0e00;  1 drivers
S_000001f9311c26b0 .scope module, "adder3" "adder" 5 18, 6 3 0, S_000001f9311b8500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311e0850 .functor XOR 1, L_000001f9311d8620, L_000001f9311d6f00, C4<0>, C4<0>;
L_000001f9311df740 .functor XOR 1, L_000001f9311e0850, L_000001f9311d6fa0, C4<0>, C4<0>;
L_000001f9311e0e70 .functor AND 1, L_000001f9311d8620, L_000001f9311d6f00, C4<1>, C4<1>;
L_000001f9311e0930 .functor AND 1, L_000001f9311d8620, L_000001f9311d6fa0, C4<1>, C4<1>;
L_000001f9311e09a0 .functor OR 1, L_000001f9311e0e70, L_000001f9311e0930, C4<0>, C4<0>;
L_000001f9311df890 .functor AND 1, L_000001f9311d6f00, L_000001f9311d6fa0, C4<1>, C4<1>;
L_000001f9311e0070 .functor OR 1, L_000001f9311e09a0, L_000001f9311df890, C4<0>, C4<0>;
v000001f9311bd6d0_0 .net "A", 0 0, L_000001f9311d8620;  1 drivers
v000001f9311bc5f0_0 .net "B", 0 0, L_000001f9311d6f00;  1 drivers
v000001f9311bccd0_0 .net "Cin", 0 0, L_000001f9311d6fa0;  1 drivers
v000001f9311bc9b0_0 .net "Cout", 0 0, L_000001f9311e0070;  1 drivers
v000001f9311bd810_0 .net "Sum", 0 0, L_000001f9311df740;  1 drivers
v000001f9311bca50_0 .net *"_ivl_0", 0 0, L_000001f9311e0850;  1 drivers
v000001f9311bcaf0_0 .net *"_ivl_10", 0 0, L_000001f9311df890;  1 drivers
v000001f9311bcb90_0 .net *"_ivl_4", 0 0, L_000001f9311e0e70;  1 drivers
v000001f9311bd950_0 .net *"_ivl_6", 0 0, L_000001f9311e0930;  1 drivers
v000001f9311bcff0_0 .net *"_ivl_8", 0 0, L_000001f9311e09a0;  1 drivers
S_000001f9311c1710 .scope module, "adder4" "adder" 5 19, 6 3 0, S_000001f9311b8500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311e00e0 .functor XOR 1, L_000001f9311d7a40, L_000001f9311d7ae0, C4<0>, C4<0>;
L_000001f9311e0000 .functor XOR 1, L_000001f9311e00e0, L_000001f9311d7c20, C4<0>, C4<0>;
L_000001f9311df430 .functor AND 1, L_000001f9311d7a40, L_000001f9311d7ae0, C4<1>, C4<1>;
L_000001f9311df4a0 .functor AND 1, L_000001f9311d7a40, L_000001f9311d7c20, C4<1>, C4<1>;
L_000001f9311e0460 .functor OR 1, L_000001f9311df430, L_000001f9311df4a0, C4<0>, C4<0>;
L_000001f9311df900 .functor AND 1, L_000001f9311d7ae0, L_000001f9311d7c20, C4<1>, C4<1>;
L_000001f9311df970 .functor OR 1, L_000001f9311e0460, L_000001f9311df900, C4<0>, C4<0>;
v000001f9311bd130_0 .net "A", 0 0, L_000001f9311d7a40;  1 drivers
v000001f9311bd270_0 .net "B", 0 0, L_000001f9311d7ae0;  1 drivers
v000001f9311bd3b0_0 .net "Cin", 0 0, L_000001f9311d7c20;  1 drivers
v000001f9311bd9f0_0 .net "Cout", 0 0, L_000001f9311df970;  1 drivers
v000001f9311bda90_0 .net "Sum", 0 0, L_000001f9311e0000;  1 drivers
v000001f9311bdb30_0 .net *"_ivl_0", 0 0, L_000001f9311e00e0;  1 drivers
v000001f9311bdbd0_0 .net *"_ivl_10", 0 0, L_000001f9311df900;  1 drivers
v000001f9311bfd90_0 .net *"_ivl_4", 0 0, L_000001f9311df430;  1 drivers
v000001f9311be3f0_0 .net *"_ivl_6", 0 0, L_000001f9311df4a0;  1 drivers
v000001f9311bfc50_0 .net *"_ivl_8", 0 0, L_000001f9311e0460;  1 drivers
S_000001f9311c2200 .scope module, "adder5" "adder" 5 20, 6 3 0, S_000001f9311b8500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311e0150 .functor XOR 1, L_000001f9311d7cc0, L_000001f9311d9de0, C4<0>, C4<0>;
L_000001f9311dfa50 .functor XOR 1, L_000001f9311e0150, L_000001f9311d9e80, C4<0>, C4<0>;
L_000001f9311dfba0 .functor AND 1, L_000001f9311d7cc0, L_000001f9311d9de0, C4<1>, C4<1>;
L_000001f9311dfac0 .functor AND 1, L_000001f9311d7cc0, L_000001f9311d9e80, C4<1>, C4<1>;
L_000001f9311dfc10 .functor OR 1, L_000001f9311dfba0, L_000001f9311dfac0, C4<0>, C4<0>;
L_000001f9311dfdd0 .functor AND 1, L_000001f9311d9de0, L_000001f9311d9e80, C4<1>, C4<1>;
L_000001f9311e01c0 .functor OR 1, L_000001f9311dfc10, L_000001f9311dfdd0, C4<0>, C4<0>;
v000001f9311bfed0_0 .net "A", 0 0, L_000001f9311d7cc0;  1 drivers
v000001f9311bdf90_0 .net "B", 0 0, L_000001f9311d9de0;  1 drivers
v000001f9311befd0_0 .net "Cin", 0 0, L_000001f9311d9e80;  1 drivers
v000001f9311be030_0 .net "Cout", 0 0, L_000001f9311e01c0;  1 drivers
v000001f9311c0470_0 .net "Sum", 0 0, L_000001f9311dfa50;  1 drivers
v000001f9311be850_0 .net *"_ivl_0", 0 0, L_000001f9311e0150;  1 drivers
v000001f9311bef30_0 .net *"_ivl_10", 0 0, L_000001f9311dfdd0;  1 drivers
v000001f9311bfcf0_0 .net *"_ivl_4", 0 0, L_000001f9311dfba0;  1 drivers
v000001f9311bf4d0_0 .net *"_ivl_6", 0 0, L_000001f9311dfac0;  1 drivers
v000001f9311bfa70_0 .net *"_ivl_8", 0 0, L_000001f9311dfc10;  1 drivers
S_000001f9311c1bc0 .scope module, "adder6" "adder" 5 21, 6 3 0, S_000001f9311b8500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311e0230 .functor XOR 1, L_000001f9311db5a0, L_000001f9311d92a0, C4<0>, C4<0>;
L_000001f9311e02a0 .functor XOR 1, L_000001f9311e0230, L_000001f9311d9520, C4<0>, C4<0>;
L_000001f9311e0380 .functor AND 1, L_000001f9311db5a0, L_000001f9311d92a0, C4<1>, C4<1>;
L_000001f9311e04d0 .functor AND 1, L_000001f9311db5a0, L_000001f9311d9520, C4<1>, C4<1>;
L_000001f9311e0540 .functor OR 1, L_000001f9311e0380, L_000001f9311e04d0, C4<0>, C4<0>;
L_000001f9311f0b20 .functor AND 1, L_000001f9311d92a0, L_000001f9311d9520, C4<1>, C4<1>;
L_000001f9311f0570 .functor OR 1, L_000001f9311e0540, L_000001f9311f0b20, C4<0>, C4<0>;
v000001f9311bf070_0 .net "A", 0 0, L_000001f9311db5a0;  1 drivers
v000001f9311bfe30_0 .net "B", 0 0, L_000001f9311d92a0;  1 drivers
v000001f9311c01f0_0 .net "Cin", 0 0, L_000001f9311d9520;  1 drivers
v000001f9311bff70_0 .net "Cout", 0 0, L_000001f9311f0570;  1 drivers
v000001f9311be0d0_0 .net "Sum", 0 0, L_000001f9311e02a0;  1 drivers
v000001f9311c0010_0 .net *"_ivl_0", 0 0, L_000001f9311e0230;  1 drivers
v000001f9311c0290_0 .net *"_ivl_10", 0 0, L_000001f9311f0b20;  1 drivers
v000001f9311be530_0 .net *"_ivl_4", 0 0, L_000001f9311e0380;  1 drivers
v000001f9311bf9d0_0 .net *"_ivl_6", 0 0, L_000001f9311e04d0;  1 drivers
v000001f9311c00b0_0 .net *"_ivl_8", 0 0, L_000001f9311e0540;  1 drivers
S_000001f9311c1580 .scope module, "adder7" "adder" 5 22, 6 3 0, S_000001f9311b8500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f9311ef8c0 .functor XOR 1, L_000001f9311db140, L_000001f9311da100, C4<0>, C4<0>;
L_000001f9311f0ab0 .functor XOR 1, L_000001f9311ef8c0, L_000001f9311d9fc0, C4<0>, C4<0>;
L_000001f9311f09d0 .functor AND 1, L_000001f9311db140, L_000001f9311da100, C4<1>, C4<1>;
L_000001f9311f0110 .functor AND 1, L_000001f9311db140, L_000001f9311d9fc0, C4<1>, C4<1>;
L_000001f9311ef930 .functor OR 1, L_000001f9311f09d0, L_000001f9311f0110, C4<0>, C4<0>;
L_000001f9311f0b90 .functor AND 1, L_000001f9311da100, L_000001f9311d9fc0, C4<1>, C4<1>;
L_000001f9311ef460 .functor OR 1, L_000001f9311ef930, L_000001f9311f0b90, C4<0>, C4<0>;
v000001f9311be490_0 .net "A", 0 0, L_000001f9311db140;  1 drivers
v000001f9311bf6b0_0 .net "B", 0 0, L_000001f9311da100;  1 drivers
v000001f9311c0150_0 .net "Cin", 0 0, L_000001f9311d9fc0;  1 drivers
v000001f9311bf570_0 .net "Cout", 0 0, L_000001f9311ef460;  1 drivers
v000001f9311be5d0_0 .net "Sum", 0 0, L_000001f9311f0ab0;  1 drivers
v000001f9311bf750_0 .net *"_ivl_0", 0 0, L_000001f9311ef8c0;  1 drivers
v000001f9311bf110_0 .net *"_ivl_10", 0 0, L_000001f9311f0b90;  1 drivers
v000001f9311bf1b0_0 .net *"_ivl_4", 0 0, L_000001f9311f09d0;  1 drivers
v000001f9311be670_0 .net *"_ivl_6", 0 0, L_000001f9311f0110;  1 drivers
v000001f9311c0330_0 .net *"_ivl_8", 0 0, L_000001f9311ef930;  1 drivers
    .scope S_000001f931024f40;
T_0 ;
    %vpi_call 2 12 "$dumpfile", "sub-64bit-tb.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f931024f40 {0 0 0};
    %pushi/vec4 123, 0, 64;
    %store/vec4 v000001f9311bed50_0, 0, 64;
    %pushi/vec4 123, 0, 64;
    %store/vec4 v000001f9311bde50_0, 0, 64;
    %delay 20, 0;
    %vpi_call 2 20 "$display", "%d, %b", v000001f9311bf930_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "sub-64bit-tb.v";
    "./sub-64bit.v";
    "./adder-64bit.v";
    "./adder-8bit.v";
    "./adder.v";
