{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 29 10:14:14 2018 " "Info: Processing started: Mon Oct 29 10:14:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off five_char_dis -c five_char_dis --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off five_char_dis -c five_char_dis --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[16\] HEX2\[3\] 15.880 ns Longest " "Info: Longest tpd from source pin \"SW\[16\]\" to destination pin \"HEX2\[3\]\" is 15.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns SW\[16\] 1 PIN PIN_F16 21 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_F16; Fanout = 21; PIN Node = 'SW\[16\]'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "five_char_dis.vhd" "" { Text "E:/EDA/five_char_display/five_char_dis.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.155 ns) + CELL(0.419 ns) 6.394 ns five_to_one_mult_comp:M2\|Mux1~1 2 COMB LCCOMB_X42_Y33_N16 22 " "Info: 2: + IC(5.155 ns) + CELL(0.419 ns) = 6.394 ns; Loc. = LCCOMB_X42_Y33_N16; Fanout = 22; COMB Node = 'five_to_one_mult_comp:M2\|Mux1~1'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "5.574 ns" { SW[16] five_to_one_mult_comp:M2|Mux1~1 } "NODE_NAME" } } { "../three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.438 ns) 7.525 ns five_to_one_mult_comp:M2\|Mux0~0 3 COMB LCCOMB_X43_Y33_N26 1 " "Info: 3: + IC(0.693 ns) + CELL(0.438 ns) = 7.525 ns; Loc. = LCCOMB_X43_Y33_N26; Fanout = 1; COMB Node = 'five_to_one_mult_comp:M2\|Mux0~0'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { five_to_one_mult_comp:M2|Mux1~1 five_to_one_mult_comp:M2|Mux0~0 } "NODE_NAME" } } { "../three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.438 ns) 8.414 ns five_to_one_mult_comp:M2\|Mux0~1 4 COMB LCCOMB_X43_Y33_N20 1 " "Info: 4: + IC(0.451 ns) + CELL(0.438 ns) = 8.414 ns; Loc. = LCCOMB_X43_Y33_N20; Fanout = 1; COMB Node = 'five_to_one_mult_comp:M2\|Mux0~1'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { five_to_one_mult_comp:M2|Mux0~0 five_to_one_mult_comp:M2|Mux0~1 } "NODE_NAME" } } { "../three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.438 ns) 9.617 ns five_to_one_mult_comp:M2\|Mux0~2 5 COMB LCCOMB_X42_Y32_N4 4 " "Info: 5: + IC(0.765 ns) + CELL(0.438 ns) = 9.617 ns; Loc. = LCCOMB_X42_Y32_N4; Fanout = 4; COMB Node = 'five_to_one_mult_comp:M2\|Mux0~2'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "1.203 ns" { five_to_one_mult_comp:M2|Mux0~1 five_to_one_mult_comp:M2|Mux0~2 } "NODE_NAME" } } { "../three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.271 ns) 10.159 ns seven_seg_comp:H2\|Dispaly~16 6 COMB LCCOMB_X42_Y32_N28 1 " "Info: 6: + IC(0.271 ns) + CELL(0.271 ns) = 10.159 ns; Loc. = LCCOMB_X42_Y32_N28; Fanout = 1; COMB Node = 'seven_seg_comp:H2\|Dispaly~16'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { five_to_one_mult_comp:M2|Mux0~2 seven_seg_comp:H2|Dispaly~16 } "NODE_NAME" } } { "../seven_segment_decoder_comp/seven_seg_comp.vhd" "" { Text "E:/EDA/seven_segment_decoder_comp/seven_seg_comp.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.933 ns) + CELL(2.788 ns) 15.880 ns HEX2\[3\] 7 PIN PIN_AD16 0 " "Info: 7: + IC(2.933 ns) + CELL(2.788 ns) = 15.880 ns; Loc. = PIN_AD16; Fanout = 0; PIN Node = 'HEX2\[3\]'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "5.721 ns" { seven_seg_comp:H2|Dispaly~16 HEX2[3] } "NODE_NAME" } } { "five_char_dis.vhd" "" { Text "E:/EDA/five_char_display/five_char_dis.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.612 ns ( 35.34 % ) " "Info: Total cell delay = 5.612 ns ( 35.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.268 ns ( 64.66 % ) " "Info: Total interconnect delay = 10.268 ns ( 64.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "15.880 ns" { SW[16] five_to_one_mult_comp:M2|Mux1~1 five_to_one_mult_comp:M2|Mux0~0 five_to_one_mult_comp:M2|Mux0~1 five_to_one_mult_comp:M2|Mux0~2 seven_seg_comp:H2|Dispaly~16 HEX2[3] } "NODE_NAME" } } { "e:/quatus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatus/quartus/bin/Technology_Viewer.qrui" "15.880 ns" { SW[16] {} SW[16]~combout {} five_to_one_mult_comp:M2|Mux1~1 {} five_to_one_mult_comp:M2|Mux0~0 {} five_to_one_mult_comp:M2|Mux0~1 {} five_to_one_mult_comp:M2|Mux0~2 {} seven_seg_comp:H2|Dispaly~16 {} HEX2[3] {} } { 0.000ns 0.000ns 5.155ns 0.693ns 0.451ns 0.765ns 0.271ns 2.933ns } { 0.000ns 0.820ns 0.419ns 0.438ns 0.438ns 0.438ns 0.271ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 29 10:14:14 2018 " "Info: Processing ended: Mon Oct 29 10:14:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
