Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 18 17:05:35 2019
| Host         : DESKTOP-EVPNNIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fwrisc_uart_wraper_timing_summary_routed.rpt -pb fwrisc_uart_wraper_timing_summary_routed.pb -rpx fwrisc_uart_wraper_timing_summary_routed.rpx -warn_on_violation
| Design       : fwrisc_uart_wraper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.760        0.000                      0                 1366        0.081        0.000                      0                 1366        2.000        0.000                       0                   499  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clock                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          5.760        0.000                      0                 1366        0.081        0.000                      0                 1366        8.750        0.000                       0                   495  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.767        0.000                      0                 1366        0.081        0.000                      0                 1366        8.750        0.000                       0                   495  
  clkfbout_clk_wiz_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.504ns  (logic 4.631ns (34.295%)  route 8.873ns (65.705%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 18.185 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.675     1.970    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X26Y10         LUT2 (Prop_lut2_I0_O)        0.152     2.122 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.262     3.384    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[1]
    SLICE_X24Y6          LUT6 (Prop_lut6_I1_O)        0.326     3.710 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.766     4.476    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X26Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.983 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.983    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.097 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.097    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.211 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.211    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.325 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.197     6.522    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.646 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.586     7.232    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X20Y9          LUT4 (Prop_lut4_I2_O)        0.124     7.356 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.624     7.980    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y8          LUT5 (Prop_lut5_I2_O)        0.124     8.104 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.233     9.337    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X28Y8          LUT4 (Prop_lut4_I3_O)        0.150     9.487 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_68/O
                         net (fo=1, routed)           0.452     9.939    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_68_n_0
    SLICE_X28Y8          LUT6 (Prop_lut6_I5_O)        0.328    10.267 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_6/O
                         net (fo=2, routed)           1.078    11.344    u_fwrisc_fpga_top/u_core/u_regfile/ra_raddr[0]
    RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.535    18.185    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                         clock pessimism             -0.366    17.819    
                         clock uncertainty           -0.149    17.670    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    17.104    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.104    
                         arrival time                         -11.344    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.282ns  (logic 4.401ns (33.136%)  route 8.881ns (66.864%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.675     1.970    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X26Y10         LUT2 (Prop_lut2_I0_O)        0.152     2.122 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.262     3.384    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[1]
    SLICE_X24Y6          LUT6 (Prop_lut6_I1_O)        0.326     3.710 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.766     4.476    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X26Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.983 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.983    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.097 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.097    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.211 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.211    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.325 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.197     6.522    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.646 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.586     7.232    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X20Y9          LUT4 (Prop_lut4_I2_O)        0.124     7.356 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.624     7.980    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y8          LUT5 (Prop_lut5_I2_O)        0.124     8.104 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.170     9.274    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.398 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.819    10.217    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X27Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.341 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.781    11.122    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.820    
                         clock uncertainty           -0.149    17.671    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    17.139    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.139    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.282ns  (logic 4.401ns (33.136%)  route 8.881ns (66.864%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.675     1.970    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X26Y10         LUT2 (Prop_lut2_I0_O)        0.152     2.122 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.262     3.384    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[1]
    SLICE_X24Y6          LUT6 (Prop_lut6_I1_O)        0.326     3.710 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.766     4.476    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X26Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.983 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.983    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.097 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.097    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.211 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.211    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.325 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.197     6.522    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.646 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.586     7.232    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X20Y9          LUT4 (Prop_lut4_I2_O)        0.124     7.356 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.624     7.980    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y8          LUT5 (Prop_lut5_I2_O)        0.124     8.104 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.170     9.274    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.398 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.819    10.217    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X27Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.341 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.781    11.122    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.820    
                         clock uncertainty           -0.149    17.671    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    17.139    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.139    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.282ns  (logic 4.401ns (33.136%)  route 8.881ns (66.864%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.675     1.970    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X26Y10         LUT2 (Prop_lut2_I0_O)        0.152     2.122 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.262     3.384    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[1]
    SLICE_X24Y6          LUT6 (Prop_lut6_I1_O)        0.326     3.710 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.766     4.476    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X26Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.983 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.983    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.097 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.097    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.211 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.211    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.325 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.197     6.522    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.646 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.586     7.232    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X20Y9          LUT4 (Prop_lut4_I2_O)        0.124     7.356 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.624     7.980    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y8          LUT5 (Prop_lut5_I2_O)        0.124     8.104 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.170     9.274    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.398 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.819    10.217    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X27Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.341 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.781    11.122    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.820    
                         clock uncertainty           -0.149    17.671    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    17.139    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.139    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.282ns  (logic 4.401ns (33.136%)  route 8.881ns (66.864%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.675     1.970    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X26Y10         LUT2 (Prop_lut2_I0_O)        0.152     2.122 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.262     3.384    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[1]
    SLICE_X24Y6          LUT6 (Prop_lut6_I1_O)        0.326     3.710 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.766     4.476    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X26Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.983 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.983    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.097 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.097    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.211 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.211    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.325 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.197     6.522    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.646 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.586     7.232    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X20Y9          LUT4 (Prop_lut4_I2_O)        0.124     7.356 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.624     7.980    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y8          LUT5 (Prop_lut5_I2_O)        0.124     8.104 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.170     9.274    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.398 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.819    10.217    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X27Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.341 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.781    11.122    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.820    
                         clock uncertainty           -0.149    17.671    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    17.139    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.139    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.453ns  (logic 2.822ns (20.977%)  route 10.631ns (79.023%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.673    -2.194    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X19Y12         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y12         FDRE (Prop_fdre_C_Q)         0.419    -1.775 f  u_fwrisc_fpga_top/u_core/instr_reg[2]/Q
                         net (fo=9, routed)           1.349    -0.426    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[30][2]
    SLICE_X19Y7          LUT4 (Prop_lut4_I2_O)        0.327    -0.099 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_16/O
                         net (fo=9, routed)           0.746     0.647    u_fwrisc_fpga_top/u_core/u_regfile/instr_reg[1]
    SLICE_X18Y7          LUT4 (Prop_lut4_I0_O)        0.352     0.999 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_304/O
                         net (fo=17, routed)          1.099     2.098    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_304_n_0
    SLICE_X27Y10         LUT4 (Prop_lut4_I1_O)        0.326     2.424 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_27/O
                         net (fo=1, routed)           0.799     3.223    u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_27_n_0
    SLICE_X23Y6          LUT6 (Prop_lut6_I4_O)        0.124     3.347 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_18/O
                         net (fo=4, routed)           0.670     4.017    u_fwrisc_fpga_top/u_core/u_regfile/alu_op_a[1]
    SLICE_X22Y8          LUT5 (Prop_lut5_I4_O)        0.124     4.141 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.141    u_fwrisc_fpga_top/u_core/u_alu/S[1]
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.368 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.726     5.094    u_fwrisc_fpga_top/u_core/u_regfile/data0[1]
    SLICE_X21Y5          LUT5 (Prop_lut5_I0_O)        0.303     5.397 r  u_fwrisc_fpga_top/u_core/u_regfile/dstrb[0]_i_4/O
                         net (fo=1, routed)           0.403     5.800    u_fwrisc_fpga_top/u_core/u_regfile/dstrb[0]_i_4_n_0
    SLICE_X21Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.924 r  u_fwrisc_fpga_top/u_core/u_regfile/dstrb[0]_i_2/O
                         net (fo=22, routed)          1.239     7.164    u_fwrisc_fpga_top/u_core/u_regfile/dstrb[0]_i_2_n_0
    SLICE_X12Y13         LUT3 (Prop_lut3_I1_O)        0.124     7.288 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_313/O
                         net (fo=2, routed)           0.934     8.222    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_313_n_0
    SLICE_X15Y13         LUT5 (Prop_lut5_I0_O)        0.124     8.346 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_238/O
                         net (fo=8, routed)           0.793     9.140    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_238_n_0
    SLICE_X12Y10         LUT6 (Prop_lut6_I3_O)        0.124     9.264 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_121/O
                         net (fo=1, routed)           0.922    10.185    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_121_n_0
    SLICE_X19Y9          LUT6 (Prop_lut6_I3_O)        0.124    10.309 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_21/O
                         net (fo=2, routed)           0.950    11.259    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[7]
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.503    17.685    
                         clock uncertainty           -0.149    17.537    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[7])
                                                     -0.241    17.296    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.296    
                         arrival time                         -11.259    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.399ns  (logic 2.822ns (21.062%)  route 10.577ns (78.938%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.673    -2.194    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X19Y12         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y12         FDRE (Prop_fdre_C_Q)         0.419    -1.775 f  u_fwrisc_fpga_top/u_core/instr_reg[2]/Q
                         net (fo=9, routed)           1.349    -0.426    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[30][2]
    SLICE_X19Y7          LUT4 (Prop_lut4_I2_O)        0.327    -0.099 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_16/O
                         net (fo=9, routed)           0.746     0.647    u_fwrisc_fpga_top/u_core/u_regfile/instr_reg[1]
    SLICE_X18Y7          LUT4 (Prop_lut4_I0_O)        0.352     0.999 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_304/O
                         net (fo=17, routed)          1.099     2.098    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_304_n_0
    SLICE_X27Y10         LUT4 (Prop_lut4_I1_O)        0.326     2.424 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_27/O
                         net (fo=1, routed)           0.799     3.223    u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_27_n_0
    SLICE_X23Y6          LUT6 (Prop_lut6_I4_O)        0.124     3.347 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_18/O
                         net (fo=4, routed)           0.670     4.017    u_fwrisc_fpga_top/u_core/u_regfile/alu_op_a[1]
    SLICE_X22Y8          LUT5 (Prop_lut5_I4_O)        0.124     4.141 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.141    u_fwrisc_fpga_top/u_core/u_alu/S[1]
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.368 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.726     5.094    u_fwrisc_fpga_top/u_core/u_regfile/data0[1]
    SLICE_X21Y5          LUT5 (Prop_lut5_I0_O)        0.303     5.397 r  u_fwrisc_fpga_top/u_core/u_regfile/dstrb[0]_i_4/O
                         net (fo=1, routed)           0.403     5.800    u_fwrisc_fpga_top/u_core/u_regfile/dstrb[0]_i_4_n_0
    SLICE_X21Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.924 r  u_fwrisc_fpga_top/u_core/u_regfile/dstrb[0]_i_2/O
                         net (fo=22, routed)          1.239     7.164    u_fwrisc_fpga_top/u_core/u_regfile/dstrb[0]_i_2_n_0
    SLICE_X12Y13         LUT3 (Prop_lut3_I1_O)        0.124     7.288 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_313/O
                         net (fo=2, routed)           0.934     8.222    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_313_n_0
    SLICE_X15Y13         LUT5 (Prop_lut5_I0_O)        0.124     8.346 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_238/O
                         net (fo=8, routed)           0.877     9.223    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_238_n_0
    SLICE_X12Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.347 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_115/O
                         net (fo=1, routed)           0.844    10.190    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_115_n_0
    SLICE_X19Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.314 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_19/O
                         net (fo=2, routed)           0.890    11.205    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[9]
    RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.503    17.685    
                         clock uncertainty           -0.149    17.537    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[9])
                                                     -0.241    17.296    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.296    
                         arrival time                         -11.205    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.113ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.185ns  (logic 4.401ns (33.378%)  route 8.784ns (66.622%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.675     1.970    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X26Y10         LUT2 (Prop_lut2_I0_O)        0.152     2.122 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.262     3.384    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[1]
    SLICE_X24Y6          LUT6 (Prop_lut6_I1_O)        0.326     3.710 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.766     4.476    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X26Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.983 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.983    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.097 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.097    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.211 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.211    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.325 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.197     6.522    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.646 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.586     7.232    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X20Y9          LUT4 (Prop_lut4_I2_O)        0.124     7.356 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.624     7.980    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y8          LUT5 (Prop_lut5_I2_O)        0.124     8.104 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.170     9.274    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.398 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.819    10.217    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X27Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.341 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.685    11.026    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.820    
                         clock uncertainty           -0.149    17.671    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    17.139    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.139    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  6.113    

Slack (MET) :             6.113ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.185ns  (logic 4.401ns (33.378%)  route 8.784ns (66.622%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.675     1.970    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X26Y10         LUT2 (Prop_lut2_I0_O)        0.152     2.122 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.262     3.384    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[1]
    SLICE_X24Y6          LUT6 (Prop_lut6_I1_O)        0.326     3.710 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.766     4.476    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X26Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.983 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.983    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.097 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.097    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.211 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.211    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.325 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.197     6.522    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.646 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.586     7.232    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X20Y9          LUT4 (Prop_lut4_I2_O)        0.124     7.356 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.624     7.980    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y8          LUT5 (Prop_lut5_I2_O)        0.124     8.104 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.170     9.274    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.398 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.819    10.217    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X27Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.341 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.685    11.026    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.820    
                         clock uncertainty           -0.149    17.671    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    17.139    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.139    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  6.113    

Slack (MET) :             6.113ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.185ns  (logic 4.401ns (33.378%)  route 8.784ns (66.622%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.675     1.970    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X26Y10         LUT2 (Prop_lut2_I0_O)        0.152     2.122 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.262     3.384    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[1]
    SLICE_X24Y6          LUT6 (Prop_lut6_I1_O)        0.326     3.710 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.766     4.476    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X26Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.983 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.983    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.097 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.097    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.211 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.211    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.325 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.197     6.522    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.646 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.586     7.232    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X20Y9          LUT4 (Prop_lut4_I2_O)        0.124     7.356 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.624     7.980    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y8          LUT5 (Prop_lut5_I2_O)        0.124     8.104 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.170     9.274    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.398 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.819    10.217    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X27Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.341 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.685    11.026    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.820    
                         clock uncertainty           -0.149    17.671    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    17.139    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.139    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  6.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/daddr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/rom_reg_1_2/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.708%)  route 0.182ns (56.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.563    -0.446    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X27Y11         FDRE                                         r  u_fwrisc_fpga_top/u_core/daddr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.305 r  u_fwrisc_fpga_top/u_core/daddr_reg[12]/Q
                         net (fo=14, routed)          0.182    -0.123    u_fwrisc_fpga_top/daddr[12]
    RAMB36_X1Y2          RAMB36E1                                     r  u_fwrisc_fpga_top/rom_reg_1_2/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.873    -0.169    u_fwrisc_fpga_top/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  u_fwrisc_fpga_top/rom_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.219    -0.387    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.204    u_fwrisc_fpga_top/rom_reg_1_2
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.342%)  route 0.282ns (66.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.555    -0.454    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X11Y25         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.313 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.282    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y26         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y26         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.219    -0.440    
    SLICE_X12Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.342%)  route 0.282ns (66.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.555    -0.454    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X11Y25         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.313 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.282    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y26         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y26         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.219    -0.440    
    SLICE_X12Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.342%)  route 0.282ns (66.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.555    -0.454    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X11Y25         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.313 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.282    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y26         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y26         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.219    -0.440    
    SLICE_X12Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.342%)  route 0.282ns (66.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.555    -0.454    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X11Y25         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.313 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.282    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y26         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y26         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.219    -0.440    
    SLICE_X12Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.342%)  route 0.282ns (66.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.555    -0.454    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X11Y25         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.313 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.282    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y26         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y26         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.219    -0.440    
    SLICE_X12Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.342%)  route 0.282ns (66.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.555    -0.454    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X11Y25         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.313 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.282    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y26         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y26         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.219    -0.440    
    SLICE_X12Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.342%)  route 0.282ns (66.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.555    -0.454    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X11Y25         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.313 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.282    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y26         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y26         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.219    -0.440    
    SLICE_X12Y26         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.342%)  route 0.282ns (66.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.555    -0.454    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X11Y25         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.313 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.282    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y26         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y26         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.219    -0.440    
    SLICE_X12Y26         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/program_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/rom_reg_1_1/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.364%)  route 0.177ns (55.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.165ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.567    -0.442    u_fwrisc_fpga_top/clk_out1
    SLICE_X7Y8           FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.301 r  u_fwrisc_fpga_top/program_data_reg[12]/Q
                         net (fo=4, routed)           0.177    -0.124    u_fwrisc_fpga_top/program_data[12]
    RAMB36_X0Y1          RAMB36E1                                     r  u_fwrisc_fpga_top/rom_reg_1_1/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.877    -0.165    u_fwrisc_fpga_top/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  u_fwrisc_fpga_top/rom_reg_1_1/CLKARDCLK
                         clock pessimism             -0.219    -0.383    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155    -0.228    u_fwrisc_fpga_top/rom_reg_1_1
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y6     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y2     u_fwrisc_fpga_top/ram_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y3     u_fwrisc_fpga_top/ram_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y1     u_fwrisc_fpga_top/rom_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y4     u_fwrisc_fpga_top/rom_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y0     u_fwrisc_fpga_top/rom_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y0     u_fwrisc_fpga_top/rom_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y6     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y5     u_fwrisc_fpga_top/ram_2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y3     u_fwrisc_fpga_top/rom_reg_1_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y26    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y26    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  u_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.504ns  (logic 4.631ns (34.295%)  route 8.873ns (65.705%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 18.185 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.675     1.970    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X26Y10         LUT2 (Prop_lut2_I0_O)        0.152     2.122 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.262     3.384    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[1]
    SLICE_X24Y6          LUT6 (Prop_lut6_I1_O)        0.326     3.710 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.766     4.476    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X26Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.983 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.983    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.097 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.097    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.211 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.211    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.325 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.197     6.522    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.646 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.586     7.232    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X20Y9          LUT4 (Prop_lut4_I2_O)        0.124     7.356 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.624     7.980    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y8          LUT5 (Prop_lut5_I2_O)        0.124     8.104 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.233     9.337    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X28Y8          LUT4 (Prop_lut4_I3_O)        0.150     9.487 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_68/O
                         net (fo=1, routed)           0.452     9.939    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_68_n_0
    SLICE_X28Y8          LUT6 (Prop_lut6_I5_O)        0.328    10.267 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_6/O
                         net (fo=2, routed)           1.078    11.344    u_fwrisc_fpga_top/u_core/u_regfile/ra_raddr[0]
    RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.535    18.185    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                         clock pessimism             -0.366    17.819    
                         clock uncertainty           -0.141    17.678    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    17.112    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.112    
                         arrival time                         -11.344    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.282ns  (logic 4.401ns (33.136%)  route 8.881ns (66.864%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.675     1.970    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X26Y10         LUT2 (Prop_lut2_I0_O)        0.152     2.122 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.262     3.384    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[1]
    SLICE_X24Y6          LUT6 (Prop_lut6_I1_O)        0.326     3.710 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.766     4.476    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X26Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.983 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.983    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.097 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.097    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.211 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.211    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.325 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.197     6.522    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.646 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.586     7.232    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X20Y9          LUT4 (Prop_lut4_I2_O)        0.124     7.356 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.624     7.980    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y8          LUT5 (Prop_lut5_I2_O)        0.124     8.104 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.170     9.274    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.398 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.819    10.217    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X27Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.341 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.781    11.122    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.820    
                         clock uncertainty           -0.141    17.679    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    17.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.147    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.282ns  (logic 4.401ns (33.136%)  route 8.881ns (66.864%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.675     1.970    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X26Y10         LUT2 (Prop_lut2_I0_O)        0.152     2.122 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.262     3.384    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[1]
    SLICE_X24Y6          LUT6 (Prop_lut6_I1_O)        0.326     3.710 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.766     4.476    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X26Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.983 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.983    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.097 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.097    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.211 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.211    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.325 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.197     6.522    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.646 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.586     7.232    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X20Y9          LUT4 (Prop_lut4_I2_O)        0.124     7.356 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.624     7.980    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y8          LUT5 (Prop_lut5_I2_O)        0.124     8.104 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.170     9.274    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.398 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.819    10.217    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X27Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.341 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.781    11.122    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.820    
                         clock uncertainty           -0.141    17.679    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    17.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.147    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.282ns  (logic 4.401ns (33.136%)  route 8.881ns (66.864%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.675     1.970    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X26Y10         LUT2 (Prop_lut2_I0_O)        0.152     2.122 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.262     3.384    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[1]
    SLICE_X24Y6          LUT6 (Prop_lut6_I1_O)        0.326     3.710 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.766     4.476    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X26Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.983 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.983    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.097 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.097    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.211 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.211    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.325 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.197     6.522    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.646 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.586     7.232    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X20Y9          LUT4 (Prop_lut4_I2_O)        0.124     7.356 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.624     7.980    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y8          LUT5 (Prop_lut5_I2_O)        0.124     8.104 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.170     9.274    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.398 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.819    10.217    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X27Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.341 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.781    11.122    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.820    
                         clock uncertainty           -0.141    17.679    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    17.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.147    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.282ns  (logic 4.401ns (33.136%)  route 8.881ns (66.864%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.675     1.970    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X26Y10         LUT2 (Prop_lut2_I0_O)        0.152     2.122 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.262     3.384    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[1]
    SLICE_X24Y6          LUT6 (Prop_lut6_I1_O)        0.326     3.710 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.766     4.476    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X26Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.983 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.983    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.097 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.097    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.211 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.211    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.325 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.197     6.522    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.646 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.586     7.232    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X20Y9          LUT4 (Prop_lut4_I2_O)        0.124     7.356 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.624     7.980    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y8          LUT5 (Prop_lut5_I2_O)        0.124     8.104 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.170     9.274    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.398 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.819    10.217    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X27Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.341 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.781    11.122    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.820    
                         clock uncertainty           -0.141    17.679    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    17.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.147    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.044ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.453ns  (logic 2.822ns (20.977%)  route 10.631ns (79.023%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.673    -2.194    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X19Y12         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y12         FDRE (Prop_fdre_C_Q)         0.419    -1.775 f  u_fwrisc_fpga_top/u_core/instr_reg[2]/Q
                         net (fo=9, routed)           1.349    -0.426    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[30][2]
    SLICE_X19Y7          LUT4 (Prop_lut4_I2_O)        0.327    -0.099 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_16/O
                         net (fo=9, routed)           0.746     0.647    u_fwrisc_fpga_top/u_core/u_regfile/instr_reg[1]
    SLICE_X18Y7          LUT4 (Prop_lut4_I0_O)        0.352     0.999 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_304/O
                         net (fo=17, routed)          1.099     2.098    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_304_n_0
    SLICE_X27Y10         LUT4 (Prop_lut4_I1_O)        0.326     2.424 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_27/O
                         net (fo=1, routed)           0.799     3.223    u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_27_n_0
    SLICE_X23Y6          LUT6 (Prop_lut6_I4_O)        0.124     3.347 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_18/O
                         net (fo=4, routed)           0.670     4.017    u_fwrisc_fpga_top/u_core/u_regfile/alu_op_a[1]
    SLICE_X22Y8          LUT5 (Prop_lut5_I4_O)        0.124     4.141 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.141    u_fwrisc_fpga_top/u_core/u_alu/S[1]
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.368 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.726     5.094    u_fwrisc_fpga_top/u_core/u_regfile/data0[1]
    SLICE_X21Y5          LUT5 (Prop_lut5_I0_O)        0.303     5.397 r  u_fwrisc_fpga_top/u_core/u_regfile/dstrb[0]_i_4/O
                         net (fo=1, routed)           0.403     5.800    u_fwrisc_fpga_top/u_core/u_regfile/dstrb[0]_i_4_n_0
    SLICE_X21Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.924 r  u_fwrisc_fpga_top/u_core/u_regfile/dstrb[0]_i_2/O
                         net (fo=22, routed)          1.239     7.164    u_fwrisc_fpga_top/u_core/u_regfile/dstrb[0]_i_2_n_0
    SLICE_X12Y13         LUT3 (Prop_lut3_I1_O)        0.124     7.288 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_313/O
                         net (fo=2, routed)           0.934     8.222    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_313_n_0
    SLICE_X15Y13         LUT5 (Prop_lut5_I0_O)        0.124     8.346 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_238/O
                         net (fo=8, routed)           0.793     9.140    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_238_n_0
    SLICE_X12Y10         LUT6 (Prop_lut6_I3_O)        0.124     9.264 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_121/O
                         net (fo=1, routed)           0.922    10.185    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_121_n_0
    SLICE_X19Y9          LUT6 (Prop_lut6_I3_O)        0.124    10.309 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_21/O
                         net (fo=2, routed)           0.950    11.259    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[7]
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.503    17.685    
                         clock uncertainty           -0.141    17.544    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[7])
                                                     -0.241    17.303    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.303    
                         arrival time                         -11.259    
  -------------------------------------------------------------------
                         slack                                  6.044    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.399ns  (logic 2.822ns (21.062%)  route 10.577ns (78.938%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.673    -2.194    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X19Y12         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y12         FDRE (Prop_fdre_C_Q)         0.419    -1.775 f  u_fwrisc_fpga_top/u_core/instr_reg[2]/Q
                         net (fo=9, routed)           1.349    -0.426    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[30][2]
    SLICE_X19Y7          LUT4 (Prop_lut4_I2_O)        0.327    -0.099 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_16/O
                         net (fo=9, routed)           0.746     0.647    u_fwrisc_fpga_top/u_core/u_regfile/instr_reg[1]
    SLICE_X18Y7          LUT4 (Prop_lut4_I0_O)        0.352     0.999 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_304/O
                         net (fo=17, routed)          1.099     2.098    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_304_n_0
    SLICE_X27Y10         LUT4 (Prop_lut4_I1_O)        0.326     2.424 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_27/O
                         net (fo=1, routed)           0.799     3.223    u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_27_n_0
    SLICE_X23Y6          LUT6 (Prop_lut6_I4_O)        0.124     3.347 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_18/O
                         net (fo=4, routed)           0.670     4.017    u_fwrisc_fpga_top/u_core/u_regfile/alu_op_a[1]
    SLICE_X22Y8          LUT5 (Prop_lut5_I4_O)        0.124     4.141 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.141    u_fwrisc_fpga_top/u_core/u_alu/S[1]
    SLICE_X22Y8          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.368 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.726     5.094    u_fwrisc_fpga_top/u_core/u_regfile/data0[1]
    SLICE_X21Y5          LUT5 (Prop_lut5_I0_O)        0.303     5.397 r  u_fwrisc_fpga_top/u_core/u_regfile/dstrb[0]_i_4/O
                         net (fo=1, routed)           0.403     5.800    u_fwrisc_fpga_top/u_core/u_regfile/dstrb[0]_i_4_n_0
    SLICE_X21Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.924 r  u_fwrisc_fpga_top/u_core/u_regfile/dstrb[0]_i_2/O
                         net (fo=22, routed)          1.239     7.164    u_fwrisc_fpga_top/u_core/u_regfile/dstrb[0]_i_2_n_0
    SLICE_X12Y13         LUT3 (Prop_lut3_I1_O)        0.124     7.288 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_313/O
                         net (fo=2, routed)           0.934     8.222    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_313_n_0
    SLICE_X15Y13         LUT5 (Prop_lut5_I0_O)        0.124     8.346 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_238/O
                         net (fo=8, routed)           0.877     9.223    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_238_n_0
    SLICE_X12Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.347 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_115/O
                         net (fo=1, routed)           0.844    10.190    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_115_n_0
    SLICE_X19Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.314 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_19/O
                         net (fo=2, routed)           0.890    11.205    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[9]
    RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.503    17.685    
                         clock uncertainty           -0.141    17.544    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[9])
                                                     -0.241    17.303    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.303    
                         arrival time                         -11.205    
  -------------------------------------------------------------------
                         slack                                  6.098    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.185ns  (logic 4.401ns (33.378%)  route 8.784ns (66.622%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.675     1.970    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X26Y10         LUT2 (Prop_lut2_I0_O)        0.152     2.122 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.262     3.384    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[1]
    SLICE_X24Y6          LUT6 (Prop_lut6_I1_O)        0.326     3.710 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.766     4.476    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X26Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.983 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.983    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.097 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.097    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.211 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.211    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.325 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.197     6.522    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.646 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.586     7.232    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X20Y9          LUT4 (Prop_lut4_I2_O)        0.124     7.356 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.624     7.980    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y8          LUT5 (Prop_lut5_I2_O)        0.124     8.104 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.170     9.274    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.398 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.819    10.217    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X27Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.341 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.685    11.026    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.820    
                         clock uncertainty           -0.141    17.679    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    17.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.147    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.185ns  (logic 4.401ns (33.378%)  route 8.784ns (66.622%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.675     1.970    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X26Y10         LUT2 (Prop_lut2_I0_O)        0.152     2.122 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.262     3.384    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[1]
    SLICE_X24Y6          LUT6 (Prop_lut6_I1_O)        0.326     3.710 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.766     4.476    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X26Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.983 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.983    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.097 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.097    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.211 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.211    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.325 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.197     6.522    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.646 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.586     7.232    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X20Y9          LUT4 (Prop_lut4_I2_O)        0.124     7.356 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.624     7.980    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y8          LUT5 (Prop_lut5_I2_O)        0.124     8.104 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.170     9.274    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.398 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.819    10.217    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X27Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.341 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.685    11.026    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.820    
                         clock uncertainty           -0.141    17.679    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    17.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.147    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.185ns  (logic 4.401ns (33.378%)  route 8.784ns (66.622%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.675     1.970    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X26Y10         LUT2 (Prop_lut2_I0_O)        0.152     2.122 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.262     3.384    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_1[1]
    SLICE_X24Y6          LUT6 (Prop_lut6_I1_O)        0.326     3.710 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.766     4.476    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X26Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.983 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.983    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.097 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.097    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.211 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.211    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.325 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.197     6.522    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X25Y9          LUT5 (Prop_lut5_I0_O)        0.124     6.646 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.586     7.232    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X20Y9          LUT4 (Prop_lut4_I2_O)        0.124     7.356 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.624     7.980    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X19Y8          LUT5 (Prop_lut5_I2_O)        0.124     8.104 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.170     9.274    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.398 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212/O
                         net (fo=1, routed)           0.819    10.217    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_212_n_0
    SLICE_X27Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.341 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.685    11.026    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.820    
                         clock uncertainty           -0.141    17.679    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    17.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.147    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  6.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/daddr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/rom_reg_1_2/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.708%)  route 0.182ns (56.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.563    -0.446    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X27Y11         FDRE                                         r  u_fwrisc_fpga_top/u_core/daddr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.305 r  u_fwrisc_fpga_top/u_core/daddr_reg[12]/Q
                         net (fo=14, routed)          0.182    -0.123    u_fwrisc_fpga_top/daddr[12]
    RAMB36_X1Y2          RAMB36E1                                     r  u_fwrisc_fpga_top/rom_reg_1_2/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.873    -0.169    u_fwrisc_fpga_top/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  u_fwrisc_fpga_top/rom_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.219    -0.387    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.204    u_fwrisc_fpga_top/rom_reg_1_2
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.342%)  route 0.282ns (66.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.555    -0.454    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X11Y25         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.313 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.282    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y26         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y26         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.219    -0.440    
    SLICE_X12Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.342%)  route 0.282ns (66.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.555    -0.454    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X11Y25         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.313 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.282    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y26         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y26         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.219    -0.440    
    SLICE_X12Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.342%)  route 0.282ns (66.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.555    -0.454    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X11Y25         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.313 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.282    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y26         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y26         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.219    -0.440    
    SLICE_X12Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.342%)  route 0.282ns (66.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.555    -0.454    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X11Y25         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.313 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.282    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y26         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y26         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.219    -0.440    
    SLICE_X12Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.342%)  route 0.282ns (66.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.555    -0.454    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X11Y25         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.313 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.282    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y26         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y26         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.219    -0.440    
    SLICE_X12Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.342%)  route 0.282ns (66.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.555    -0.454    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X11Y25         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.313 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.282    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y26         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y26         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.219    -0.440    
    SLICE_X12Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.342%)  route 0.282ns (66.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.555    -0.454    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X11Y25         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.313 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.282    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y26         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y26         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.219    -0.440    
    SLICE_X12Y26         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.342%)  route 0.282ns (66.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.555    -0.454    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X11Y25         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.313 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.282    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y26         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y26         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.219    -0.440    
    SLICE_X12Y26         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/program_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/rom_reg_1_1/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.364%)  route 0.177ns (55.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.165ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.567    -0.442    u_fwrisc_fpga_top/clk_out1
    SLICE_X7Y8           FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.301 r  u_fwrisc_fpga_top/program_data_reg[12]/Q
                         net (fo=4, routed)           0.177    -0.124    u_fwrisc_fpga_top/program_data[12]
    RAMB36_X0Y1          RAMB36E1                                     r  u_fwrisc_fpga_top/rom_reg_1_1/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.877    -0.165    u_fwrisc_fpga_top/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  u_fwrisc_fpga_top/rom_reg_1_1/CLKARDCLK
                         clock pessimism             -0.219    -0.383    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155    -0.228    u_fwrisc_fpga_top/rom_reg_1_1
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y6     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y2     u_fwrisc_fpga_top/ram_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y3     u_fwrisc_fpga_top/ram_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y1     u_fwrisc_fpga_top/rom_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y4     u_fwrisc_fpga_top/rom_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y0     u_fwrisc_fpga_top/rom_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y0     u_fwrisc_fpga_top/rom_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y6     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y5     u_fwrisc_fpga_top/ram_2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y3     u_fwrisc_fpga_top/rom_reg_1_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y25    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y26    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y26    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  u_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT



