#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000227d3ceda50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000227d3ce3df0 .scope module, "tb_main_mem_fu" "tb_main_mem_fu" 3 29;
 .timescale -9 -12;
P_00000227d3c186b0 .param/l "MEM_ACCESS_DELAY" 0 3 128, +C4<00000000000000000000000000001010>;
P_00000227d3c186e8 .param/l "REG_ACCESS_DELAY" 0 3 208, +C4<00000000000000000000000000000101>;
v00000227d3d197d0_0 .net "addr1", 15 0, v00000227d3cf4820_0;  1 drivers
v00000227d3d180b0_0 .net "addr2", 15 0, v00000227d3cf4b40_0;  1 drivers
v00000227d3d18b50_0 .var "clk", 0 0;
v00000227d3d19a50_0 .var "configs", 15 0;
v00000227d3d18290 .array "main_memory", 0 65535, 31 0;
v00000227d3d194b0_0 .var "on_off", 0 0;
v00000227d3d18bf0_0 .var "r_data1", 31 0;
v00000227d3d186f0_0 .var "r_data2", 31 0;
v00000227d3d18150_0 .var "read_ack1", 0 0;
v00000227d3d19550_0 .var "read_ack2", 0 0;
v00000227d3d18dd0_0 .net "read_en1", 0 0, v00000227d3d19730_0;  1 drivers
v00000227d3d18330_0 .net "read_en2", 0 0, v00000227d3d199b0_0;  1 drivers
v00000227d3d19cd0_0 .var "reg_ack1", 0 0;
v00000227d3d18510_0 .var "reg_ack2", 0 0;
v00000227d3d18ab0_0 .net "reg_data1_in", 31 0, v00000227d3d19870_0;  1 drivers
v00000227d3d18470_0 .var "reg_data1_out", 31 0;
v00000227d3d19910_0 .net "reg_data2_in", 31 0, v00000227d3d183d0_0;  1 drivers
v00000227d3d185b0_0 .var "reg_data2_out", 31 0;
v00000227d3d18c90_0 .net "reg_read1", 0 0, v00000227d3d195f0_0;  1 drivers
v00000227d3d18d30_0 .net "reg_read2", 0 0, v00000227d3d192d0_0;  1 drivers
v00000227d3d18650_0 .net "reg_set1_idx", 2 0, v00000227d3d19050_0;  1 drivers
v00000227d3d188d0_0 .net "reg_set2_idx", 2 0, v00000227d3d19690_0;  1 drivers
v00000227d3d18f10_0 .net "reg_write1", 0 0, v00000227d3d18970_0;  1 drivers
v00000227d3d19af0_0 .net "reg_write2", 0 0, v00000227d3d19410_0;  1 drivers
v00000227d3d18fb0 .array "register_file", 0 5, 31 0;
v00000227d3d190f0_0 .var "reset", 0 0;
v00000227d3d1a520_0 .net "w_data1", 31 0, v00000227d3d19370_0;  1 drivers
v00000227d3d1a8e0_0 .net "w_data2", 31 0, v00000227d3d18010_0;  1 drivers
v00000227d3d1a980_0 .var "write_ack1", 0 0;
v00000227d3d1b920_0 .var "write_ack2", 0 0;
v00000227d3d1ae80_0 .net "write_en1", 0 0, v00000227d3d18790_0;  1 drivers
v00000227d3d1a700_0 .net "write_en2", 0 0, v00000227d3d19b90_0;  1 drivers
E_00000227d3ce7980 .event anyedge, v00000227d3cf4460_0;
S_00000227d3cd3fe0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 292, 3 292 0, S_00000227d3ce3df0;
 .timescale -9 -12;
v00000227d3cf4c80_0 .var/2s "i", 31 0;
S_00000227d3cd4170 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 295, 3 295 0, S_00000227d3ce3df0;
 .timescale -9 -12;
v00000227d3cf4960_0 .var/2s "i", 31 0;
S_00000227d3c32d00 .scope module, "dut" "main_mem_fu" 3 91, 4 31 0, S_00000227d3ce3df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "on_off_i";
    .port_info 3 /INPUT 16 "config_i";
    .port_info 4 /OUTPUT 16 "addr1_o";
    .port_info 5 /OUTPUT 16 "addr2_o";
    .port_info 6 /OUTPUT 1 "read_en1_o";
    .port_info 7 /INPUT 32 "r_data1_i";
    .port_info 8 /INPUT 1 "read_ack1_i";
    .port_info 9 /OUTPUT 1 "read_en2_o";
    .port_info 10 /INPUT 32 "r_data2_i";
    .port_info 11 /INPUT 1 "read_ack2_i";
    .port_info 12 /OUTPUT 1 "write_en1_o";
    .port_info 13 /OUTPUT 32 "w_data1_o";
    .port_info 14 /INPUT 1 "write_ack1_i";
    .port_info 15 /OUTPUT 1 "write_en2_o";
    .port_info 16 /OUTPUT 32 "w_data2_o";
    .port_info 17 /INPUT 1 "write_ack2_i";
    .port_info 18 /OUTPUT 1 "reg_read1_o";
    .port_info 19 /OUTPUT 1 "reg_read2_o";
    .port_info 20 /OUTPUT 1 "reg_write1_o";
    .port_info 21 /OUTPUT 1 "reg_write2_o";
    .port_info 22 /OUTPUT 3 "reg_set1_idx_o";
    .port_info 23 /OUTPUT 3 "reg_set2_idx_o";
    .port_info 24 /OUTPUT 32 "reg_data1_o";
    .port_info 25 /OUTPUT 32 "reg_data2_o";
    .port_info 26 /INPUT 32 "reg_data1_i";
    .port_info 27 /INPUT 32 "reg_data2_i";
    .port_info 28 /INPUT 1 "reg_ack1_i";
    .port_info 29 /INPUT 1 "reg_ack2_i";
P_00000227d3cedbe0 .param/l "addr_size" 0 4 31, +C4<00000000000000000000000000010000>;
P_00000227d3cedc18 .param/l "data_width" 0 4 31, +C4<00000000000000000000000000100000>;
P_00000227d3cedc50 .param/l "num_reg_sets" 0 4 31, +C4<00000000000000000000000000000110>;
P_00000227d3cedc88 .param/l "reg_set_idx_width" 0 4 31, +C4<00000000000000000000000000000011>;
enum00000227d3cb7d00 .enum4 (5)
   "IDLE" 5'b00000,
   "REQ_ADDR" 5'b00001,
   "WAIT_ADDR" 5'b00010,
   "REQ_WDATA" 5'b00011,
   "WAIT_WDATA" 5'b00100,
   "EXEC_WRITE" 5'b00101,
   "WAIT_WRITE_ACK" 5'b00110,
   "EXEC_READ" 5'b00111,
   "WAIT_READ_ACK" 5'b01000,
   "WRITE_RDATA" 5'b01001,
   "WAIT_WACK_RDATA" 5'b01010
 ;
v00000227d3cf4820_0 .var "addr1_o", 15 0;
v00000227d3cf50e0_0 .var "addr1_reg", 15 0;
v00000227d3cf4b40_0 .var "addr2_o", 15 0;
v00000227d3cf4780_0 .var "addr2_reg", 15 0;
v00000227d3cf5180_0 .net "addr_idx_comb", 2 0, L_00000227d3d1b9c0;  1 drivers
v00000227d3cf4be0_0 .var "addr_reg_set", 2 0;
v00000227d3cf4dc0_0 .net "clk_i", 0 0, v00000227d3d18b50_0;  1 drivers
v00000227d3cf5360_0 .net "config_i", 15 0, v00000227d3d19a50_0;  1 drivers
v00000227d3cf4460_0 .var "current_state", 4 0;
v00000227d3cf5220_0 .net "data_idx1_comb", 2 0, L_00000227d3d1bd80;  1 drivers
v00000227d3cf4500_0 .net "data_idx2_comb", 2 0, L_00000227d3d1b1a0;  1 drivers
v00000227d3cf4f00_0 .var "data_reg_idx1", 2 0;
v00000227d3cf4a00_0 .var "data_reg_idx2", 2 0;
v00000227d3cf4640_0 .net "is_read_comb", 0 0, L_00000227d3d1afc0;  1 drivers
v00000227d3cf46e0_0 .var "is_read_reg", 0 0;
v00000227d3cf52c0_0 .var "next_state", 4 0;
v00000227d3cf4e60_0 .net "on_off_i", 0 0, v00000227d3d194b0_0;  1 drivers
v00000227d3cf48c0_0 .net "r_data1_i", 31 0, v00000227d3d18bf0_0;  1 drivers
v00000227d3cf4aa0_0 .var "r_data1_reg", 31 0;
v00000227d3cf4d20_0 .net "r_data2_i", 31 0, v00000227d3d186f0_0;  1 drivers
v00000227d3cf4fa0_0 .var "r_data2_reg", 31 0;
v00000227d3cf5040_0 .net "read_ack1_i", 0 0, v00000227d3d18150_0;  1 drivers
v00000227d3d19c30_0 .net "read_ack2_i", 0 0, v00000227d3d19550_0;  1 drivers
v00000227d3d19730_0 .var "read_en1_o", 0 0;
v00000227d3d199b0_0 .var "read_en2_o", 0 0;
v00000227d3d19d70_0 .net "reg_ack1_i", 0 0, v00000227d3d19cd0_0;  1 drivers
v00000227d3d17f70_0 .net "reg_ack2_i", 0 0, v00000227d3d18510_0;  1 drivers
v00000227d3d19e10_0 .net "reg_data1_i", 31 0, v00000227d3d18470_0;  1 drivers
v00000227d3d19870_0 .var "reg_data1_o", 31 0;
v00000227d3d19190_0 .net "reg_data2_i", 31 0, v00000227d3d185b0_0;  1 drivers
v00000227d3d183d0_0 .var "reg_data2_o", 31 0;
v00000227d3d195f0_0 .var "reg_read1_o", 0 0;
v00000227d3d192d0_0 .var "reg_read2_o", 0 0;
v00000227d3d19050_0 .var "reg_set1_idx_o", 2 0;
v00000227d3d19690_0 .var "reg_set2_idx_o", 2 0;
v00000227d3d18970_0 .var "reg_write1_o", 0 0;
v00000227d3d19410_0 .var "reg_write2_o", 0 0;
v00000227d3d18e70_0 .net "reset_i", 0 0, v00000227d3d190f0_0;  1 drivers
v00000227d3d19370_0 .var "w_data1_o", 31 0;
v00000227d3d18830_0 .var "w_data1_reg", 31 0;
v00000227d3d18010_0 .var "w_data2_o", 31 0;
v00000227d3d19230_0 .var "w_data2_reg", 31 0;
v00000227d3d18a10_0 .net "write_ack1_i", 0 0, v00000227d3d1a980_0;  1 drivers
v00000227d3d181f0_0 .net "write_ack2_i", 0 0, v00000227d3d1b920_0;  1 drivers
v00000227d3d18790_0 .var "write_en1_o", 0 0;
v00000227d3d19b90_0 .var "write_en2_o", 0 0;
E_00000227d3ce79c0/0 .event anyedge, v00000227d3cf4460_0, v00000227d3cf50e0_0, v00000227d3cf4780_0, v00000227d3d18830_0;
E_00000227d3ce79c0/1 .event anyedge, v00000227d3d19230_0, v00000227d3cf4e60_0, v00000227d3cf4be0_0, v00000227d3d19d70_0;
E_00000227d3ce79c0/2 .event anyedge, v00000227d3d17f70_0, v00000227d3cf46e0_0, v00000227d3cf4f00_0, v00000227d3cf4a00_0;
E_00000227d3ce79c0/3 .event anyedge, v00000227d3d18a10_0, v00000227d3d181f0_0, v00000227d3cf5040_0, v00000227d3d19c30_0;
E_00000227d3ce79c0/4 .event anyedge, v00000227d3cf4aa0_0, v00000227d3cf4fa0_0, v00000227d3d18e70_0;
E_00000227d3ce79c0 .event/or E_00000227d3ce79c0/0, E_00000227d3ce79c0/1, E_00000227d3ce79c0/2, E_00000227d3ce79c0/3, E_00000227d3ce79c0/4;
E_00000227d3ce8000 .event posedge, v00000227d3cf4dc0_0;
L_00000227d3d1afc0 .part v00000227d3d19a50_0, 3, 1;
L_00000227d3d1b9c0 .part v00000227d3d19a50_0, 4, 3;
L_00000227d3d1bd80 .part v00000227d3d19a50_0, 7, 3;
L_00000227d3d1b1a0 .part v00000227d3d19a50_0, 10, 3;
    .scope S_00000227d3c32d00;
T_0 ;
    %wait E_00000227d3ce8000;
    %load/vec4 v00000227d3d18e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000227d3cf4460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000227d3cf46e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000227d3cf4be0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000227d3cf4f00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000227d3cf4a00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000227d3cf50e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000227d3cf4780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000227d3d18830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000227d3d19230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000227d3cf4aa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000227d3cf4fa0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000227d3cf52c0_0;
    %assign/vec4 v00000227d3cf4460_0, 0;
    %load/vec4 v00000227d3cf52c0_0;
    %cmpi/e 1, 0, 5;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v00000227d3cf4640_0;
    %assign/vec4 v00000227d3cf46e0_0, 0;
    %load/vec4 v00000227d3cf5180_0;
    %assign/vec4 v00000227d3cf4be0_0, 0;
    %load/vec4 v00000227d3cf5220_0;
    %assign/vec4 v00000227d3cf4f00_0, 0;
    %load/vec4 v00000227d3cf4500_0;
    %assign/vec4 v00000227d3cf4a00_0, 0;
T_0.2 ;
    %load/vec4 v00000227d3cf4460_0;
    %cmpi/e 2, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000227d3d19d70_0;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v00000227d3d17f70_0;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000227d3d19e10_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v00000227d3cf50e0_0, 0;
    %load/vec4 v00000227d3d19e10_0;
    %parti/s 16, 16, 6;
    %assign/vec4 v00000227d3cf4780_0, 0;
T_0.4 ;
    %load/vec4 v00000227d3cf4460_0;
    %cmpi/e 4, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v00000227d3d19d70_0;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.10, 9;
    %load/vec4 v00000227d3d17f70_0;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v00000227d3d19e10_0;
    %assign/vec4 v00000227d3d18830_0, 0;
    %load/vec4 v00000227d3d19190_0;
    %assign/vec4 v00000227d3d19230_0, 0;
T_0.8 ;
    %load/vec4 v00000227d3cf4460_0;
    %cmpi/e 8, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_0.15, 4;
    %load/vec4 v00000227d3cf5040_0;
    %and;
T_0.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.14, 9;
    %load/vec4 v00000227d3d19c30_0;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v00000227d3cf48c0_0;
    %assign/vec4 v00000227d3cf4aa0_0, 0;
    %load/vec4 v00000227d3cf4d20_0;
    %assign/vec4 v00000227d3cf4fa0_0, 0;
T_0.12 ;
    %load/vec4 v00000227d3cf52c0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000227d3cf50e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000227d3cf4780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000227d3d18830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000227d3d19230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000227d3cf4aa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000227d3cf4fa0_0, 0;
T_0.16 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000227d3c32d00;
T_1 ;
Ewait_0 .event/or E_00000227d3ce79c0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000227d3cf4460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000227d3cf52c0_0, 0, 5;
    %jmp T_1.12;
T_1.0 ;
    %load/vec4 v00000227d3cf4460_0;
    %store/vec4 v00000227d3cf52c0_0, 0, 5;
    %load/vec4 v00000227d3cf50e0_0;
    %store/vec4 v00000227d3cf4820_0, 0, 16;
    %load/vec4 v00000227d3cf4780_0;
    %store/vec4 v00000227d3cf4b40_0, 0, 16;
    %load/vec4 v00000227d3d18830_0;
    %store/vec4 v00000227d3d19370_0, 0, 32;
    %load/vec4 v00000227d3d19230_0;
    %store/vec4 v00000227d3d18010_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d19730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d199b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d18790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d19b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d195f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d192d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d18970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d19410_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000227d3d19050_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000227d3d19690_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000227d3d19870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000227d3d183d0_0, 0, 32;
    %load/vec4 v00000227d3cf4e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000227d3cf52c0_0, 0, 5;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000227d3cf52c0_0, 0, 5;
T_1.14 ;
    %jmp T_1.12;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227d3d195f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227d3d192d0_0, 0, 1;
    %load/vec4 v00000227d3cf4be0_0;
    %store/vec4 v00000227d3d19050_0, 0, 3;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v00000227d3cf52c0_0, 0, 5;
    %jmp T_1.12;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227d3d195f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227d3d192d0_0, 0, 1;
    %load/vec4 v00000227d3cf4be0_0;
    %store/vec4 v00000227d3d19050_0, 0, 3;
    %load/vec4 v00000227d3d19d70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.17, 9;
    %load/vec4 v00000227d3d17f70_0;
    %and;
T_1.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d195f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d192d0_0, 0, 1;
    %load/vec4 v00000227d3cf46e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v00000227d3cf52c0_0, 0, 5;
    %jmp T_1.19;
T_1.18 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v00000227d3cf52c0_0, 0, 5;
T_1.19 ;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v00000227d3cf52c0_0, 0, 5;
T_1.16 ;
    %jmp T_1.12;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227d3d195f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227d3d192d0_0, 0, 1;
    %load/vec4 v00000227d3cf4f00_0;
    %store/vec4 v00000227d3d19050_0, 0, 3;
    %load/vec4 v00000227d3cf4a00_0;
    %store/vec4 v00000227d3d19690_0, 0, 3;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v00000227d3cf52c0_0, 0, 5;
    %jmp T_1.12;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227d3d195f0_0, 0, 1;
    %load/vec4 v00000227d3cf4f00_0;
    %store/vec4 v00000227d3d19050_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227d3d192d0_0, 0, 1;
    %load/vec4 v00000227d3cf4a00_0;
    %store/vec4 v00000227d3d19690_0, 0, 3;
    %load/vec4 v00000227d3d19d70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.22, 9;
    %load/vec4 v00000227d3d17f70_0;
    %and;
T_1.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.20, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d195f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d192d0_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000227d3cf52c0_0, 0, 5;
    %jmp T_1.21;
T_1.20 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v00000227d3cf52c0_0, 0, 5;
T_1.21 ;
    %jmp T_1.12;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227d3d18790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227d3d19b90_0, 0, 1;
    %load/vec4 v00000227d3cf50e0_0;
    %store/vec4 v00000227d3cf4820_0, 0, 16;
    %load/vec4 v00000227d3cf4780_0;
    %store/vec4 v00000227d3cf4b40_0, 0, 16;
    %load/vec4 v00000227d3d18830_0;
    %store/vec4 v00000227d3d19370_0, 0, 32;
    %load/vec4 v00000227d3d19230_0;
    %store/vec4 v00000227d3d18010_0, 0, 32;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v00000227d3cf52c0_0, 0, 5;
    %jmp T_1.12;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227d3d18790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227d3d19b90_0, 0, 1;
    %load/vec4 v00000227d3cf50e0_0;
    %store/vec4 v00000227d3cf4820_0, 0, 16;
    %load/vec4 v00000227d3cf4780_0;
    %store/vec4 v00000227d3cf4b40_0, 0, 16;
    %load/vec4 v00000227d3d18830_0;
    %store/vec4 v00000227d3d19370_0, 0, 32;
    %load/vec4 v00000227d3d19230_0;
    %store/vec4 v00000227d3d18010_0, 0, 32;
    %load/vec4 v00000227d3d18a10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.25, 9;
    %load/vec4 v00000227d3d181f0_0;
    %and;
T_1.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.23, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d18790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d19b90_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000227d3cf52c0_0, 0, 5;
    %jmp T_1.24;
T_1.23 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v00000227d3cf52c0_0, 0, 5;
T_1.24 ;
    %jmp T_1.12;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227d3d19730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227d3d199b0_0, 0, 1;
    %load/vec4 v00000227d3cf50e0_0;
    %store/vec4 v00000227d3cf4820_0, 0, 16;
    %load/vec4 v00000227d3cf4780_0;
    %store/vec4 v00000227d3cf4b40_0, 0, 16;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000227d3cf52c0_0, 0, 5;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227d3d19730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227d3d199b0_0, 0, 1;
    %load/vec4 v00000227d3cf50e0_0;
    %store/vec4 v00000227d3cf4820_0, 0, 16;
    %load/vec4 v00000227d3cf4780_0;
    %store/vec4 v00000227d3cf4b40_0, 0, 16;
    %load/vec4 v00000227d3cf5040_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.28, 9;
    %load/vec4 v00000227d3d19c30_0;
    %and;
T_1.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.26, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d19730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d199b0_0, 0, 1;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v00000227d3cf52c0_0, 0, 5;
    %jmp T_1.27;
T_1.26 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000227d3cf52c0_0, 0, 5;
T_1.27 ;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227d3d18970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227d3d19410_0, 0, 1;
    %load/vec4 v00000227d3cf4f00_0;
    %store/vec4 v00000227d3d19050_0, 0, 3;
    %load/vec4 v00000227d3cf4a00_0;
    %store/vec4 v00000227d3d19690_0, 0, 3;
    %load/vec4 v00000227d3cf4aa0_0;
    %store/vec4 v00000227d3d19870_0, 0, 32;
    %load/vec4 v00000227d3cf4fa0_0;
    %store/vec4 v00000227d3d183d0_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v00000227d3cf52c0_0, 0, 5;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227d3d18970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227d3d19410_0, 0, 1;
    %load/vec4 v00000227d3cf4f00_0;
    %store/vec4 v00000227d3d19050_0, 0, 3;
    %load/vec4 v00000227d3cf4a00_0;
    %store/vec4 v00000227d3d19690_0, 0, 3;
    %load/vec4 v00000227d3cf4aa0_0;
    %store/vec4 v00000227d3d19870_0, 0, 32;
    %load/vec4 v00000227d3cf4fa0_0;
    %store/vec4 v00000227d3d183d0_0, 0, 32;
    %load/vec4 v00000227d3d19d70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.31, 9;
    %load/vec4 v00000227d3d17f70_0;
    %and;
T_1.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.29, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d18970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d19410_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000227d3cf52c0_0, 0, 5;
    %jmp T_1.30;
T_1.29 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v00000227d3cf52c0_0, 0, 5;
T_1.30 ;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %load/vec4 v00000227d3d18e70_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.35, 10;
    %load/vec4 v00000227d3cf4e60_0;
    %nor/r;
    %and;
T_1.35;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.34, 9;
    %load/vec4 v00000227d3cf4460_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.34;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.32, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000227d3cf52c0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d19730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d199b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d18790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d19b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d195f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d18970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d192d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d19410_0, 0, 1;
T_1.32 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000227d3ce3df0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d18b50_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v00000227d3d18b50_0;
    %inv;
    %store/vec4 v00000227d3d18b50_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_00000227d3ce3df0;
T_3 ;
    %wait E_0x0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d18150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d19550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d1a980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d1b920_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000227d3d18bf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000227d3d186f0_0, 0, 32;
    %jmp T_3;
    .thread T_3;
    .scope S_00000227d3ce3df0;
T_4 ;
    %wait E_00000227d3ce8000;
    %load/vec4 v00000227d3d18dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %delay 10000, 0;
    %load/vec4 v00000227d3d197d0_0;
    %pad/u 32;
    %cmpi/u 65536, 0, 32;
    %jmp/0xz  T_4.2, 5;
    %load/vec4 v00000227d3d197d0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v00000227d3d18290, 4;
    %assign/vec4 v00000227d3d18bf0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %vpi_call/w 3 149 "$display", "Main Memory Read Error: Address 0x%h out of bounds at time %0t", v00000227d3d197d0_0, $time {0 0 0};
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v00000227d3d18bf0_0, 0;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000227d3d18150_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000227d3d18150_0, 0;
T_4.1 ;
    %load/vec4 v00000227d3d18330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %delay 10000, 0;
    %load/vec4 v00000227d3d180b0_0;
    %pad/u 32;
    %cmpi/u 65536, 0, 32;
    %jmp/0xz  T_4.6, 5;
    %load/vec4 v00000227d3d180b0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v00000227d3d18290, 4;
    %assign/vec4 v00000227d3d186f0_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %vpi_call/w 3 163 "$display", "Main Memory Read Error: Address 0x%h out of bounds at time %0t", v00000227d3d180b0_0, $time {0 0 0};
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v00000227d3d186f0_0, 0;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000227d3d19550_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000227d3d19550_0, 0;
T_4.5 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000227d3ce3df0;
T_5 ;
    %wait E_00000227d3ce8000;
    %load/vec4 v00000227d3d1ae80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %delay 10000, 0;
    %load/vec4 v00000227d3d197d0_0;
    %pad/u 32;
    %cmpi/u 65536, 0, 32;
    %jmp/0xz  T_5.2, 5;
    %load/vec4 v00000227d3d1a520_0;
    %load/vec4 v00000227d3d197d0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227d3d18290, 0, 4;
    %vpi_call/w 3 179 "$display", "Main Memory Write: Addr 0x%h <= Data 0x%h at time %0t", v00000227d3d197d0_0, v00000227d3d1a520_0, $time {0 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 181 "$display", "Main Memory Write Error: Address 0x%h out of bounds at time %0t", v00000227d3d197d0_0, $time {0 0 0};
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000227d3d1a980_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000227d3d1a980_0, 0;
T_5.1 ;
    %load/vec4 v00000227d3d1a700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %delay 10000, 0;
    %load/vec4 v00000227d3d180b0_0;
    %pad/u 32;
    %cmpi/u 65536, 0, 32;
    %jmp/0xz  T_5.6, 5;
    %load/vec4 v00000227d3d1a8e0_0;
    %load/vec4 v00000227d3d180b0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227d3d18290, 0, 4;
    %vpi_call/w 3 193 "$display", "Main Memory Write: Addr 0x%h <= Data 0x%h at time %0t", v00000227d3d180b0_0, v00000227d3d1a8e0_0, $time {0 0 0};
    %jmp T_5.7;
T_5.6 ;
    %vpi_call/w 3 195 "$display", "Main Memory Write Error: Address 0x%h out of bounds at time %0t", v00000227d3d180b0_0, $time {0 0 0};
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000227d3d1b920_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000227d3d1b920_0, 0;
T_5.5 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000227d3ce3df0;
T_6 ;
    %wait E_0x0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d19cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d18510_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000227d3d18470_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000227d3d185b0_0, 0, 32;
    %jmp T_6;
    .thread T_6;
    .scope S_00000227d3ce3df0;
T_7 ;
    %wait E_00000227d3ce8000;
    %load/vec4 v00000227d3d18c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %delay 5000, 0;
    %load/vec4 v00000227d3d18650_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_7.4, 5;
    %pushi/vec4 1, 0, 1;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000227d3d18650_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v00000227d3d18fb0, 4;
    %assign/vec4 v00000227d3d18470_0, 0;
    %load/vec4 v00000227d3d18650_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v00000227d3d18fb0, 4;
    %vpi_call/w 3 227 "$display", "RegFile Read 1: Set %0d, Index 0 -> Data 0x%h at time %0t", v00000227d3d18650_0, S<0,vec4,u32>, $time {1 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 229 "$display", "RegFile Read 1 Error: Set %0d or Index 0 out of bounds at time %0t", v00000227d3d18650_0, $time {0 0 0};
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v00000227d3d18470_0, 0;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000227d3d19cd0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000227d3d19cd0_0, 0;
T_7.1 ;
    %load/vec4 v00000227d3d18d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %delay 5000, 0;
    %load/vec4 v00000227d3d188d0_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_7.9, 5;
    %pushi/vec4 1, 0, 1;
    %and;
T_7.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v00000227d3d188d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v00000227d3d18fb0, 4;
    %assign/vec4 v00000227d3d185b0_0, 0;
    %load/vec4 v00000227d3d188d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v00000227d3d18fb0, 4;
    %vpi_call/w 3 242 "$display", "RegFile Read 2: Set %0d, Index 0 -> Data 0x%h at time %0t", v00000227d3d188d0_0, S<0,vec4,u32>, $time {1 0 0};
    %jmp T_7.8;
T_7.7 ;
    %vpi_call/w 3 244 "$display", "RegFile Read 2 Error: Set %0d or Index 0 out of bounds at time %0t", v00000227d3d188d0_0, $time {0 0 0};
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v00000227d3d185b0_0, 0;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000227d3d18510_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000227d3d18510_0, 0;
T_7.6 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000227d3ce3df0;
T_8 ;
    %wait E_00000227d3ce8000;
    %load/vec4 v00000227d3d18f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %delay 5000, 0;
    %load/vec4 v00000227d3d18650_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_8.4, 5;
    %pushi/vec4 1, 0, 1;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000227d3d18ab0_0;
    %load/vec4 v00000227d3d18650_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227d3d18fb0, 0, 4;
    %vpi_call/w 3 260 "$display", "RegFile Write 1: Set %0d, Index 0 <= Data 0x%h at time %0t", v00000227d3d18650_0, v00000227d3d18ab0_0, $time {0 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 262 "$display", "RegFile Write 1 Error: Set %0d or Index 0 out of bounds at time %0t", v00000227d3d18650_0, $time {0 0 0};
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000227d3d19cd0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000227d3d19cd0_0, 0;
T_8.1 ;
    %load/vec4 v00000227d3d19af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %delay 5000, 0;
    %load/vec4 v00000227d3d188d0_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_8.9, 5;
    %pushi/vec4 1, 0, 1;
    %and;
T_8.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %load/vec4 v00000227d3d19910_0;
    %load/vec4 v00000227d3d188d0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000227d3d18fb0, 0, 4;
    %vpi_call/w 3 273 "$display", "RegFile Write 2: Set %0d, Index 0 <= Data 0x%h at time %0t", v00000227d3d188d0_0, v00000227d3d19910_0, $time {0 0 0};
    %jmp T_8.8;
T_8.7 ;
    %vpi_call/w 3 275 "$display", "RegFile Write 2 Error: Set %0d or Index 0 out of bounds at time %0t", v00000227d3d188d0_0, $time {0 0 0};
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000227d3d18510_0, 0;
    %jmp T_8.6;
T_8.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000227d3d18510_0, 0;
T_8.6 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000227d3ce3df0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227d3d190f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d194b0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000227d3d19a50_0, 0, 16;
    %fork t_1, S_00000227d3cd3fe0;
    %jmp t_0;
    .scope S_00000227d3cd3fe0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000227d3cf4c80_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000227d3cf4c80_0;
    %cmpi/s 65536, 0, 32;
    %jmp/0xz T_9.1, 5;
    %load/vec4 v00000227d3cf4c80_0;
    %ix/getv/s 4, v00000227d3cf4c80_0;
    %store/vec4a v00000227d3d18290, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000227d3cf4c80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000227d3cf4c80_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .scope S_00000227d3ce3df0;
t_0 %join;
    %fork t_3, S_00000227d3cd4170;
    %jmp t_2;
    .scope S_00000227d3cd4170;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000227d3cf4960_0, 0, 32;
T_9.2 ;
    %load/vec4 v00000227d3cf4960_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000227d3cf4960_0;
    %store/vec4a v00000227d3d18fb0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000227d3cf4960_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000227d3cf4960_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %end;
    .scope S_00000227d3ce3df0;
t_2 %join;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d190f0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 303 "$display", "Reset released at time %0t", $time {0 0 0};
    %vpi_call/w 3 306 "$display", "\012--- Starting Write Test Case ---" {0 0 0};
    %pushi/vec4 3344, 0, 16;
    %store/vec4 v00000227d3d19a50_0, 0, 16;
    %pushi/vec4 268701696, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227d3d18fb0, 4, 0;
    %vpi_call/w 3 315 "$display", "Set RegFile[1] to 0x%h (Addresses 0x1000, 0x1004) at time %0t", &A<v00000227d3d18fb0, 0>, $time {0 0 0};
    %pushi/vec4 2864434397, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227d3d18fb0, 4, 0;
    %pushi/vec4 4009693474, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227d3d18fb0, 4, 0;
    %vpi_call/w 3 321 "$display", "Set RegFile[1] to 0x%h (w_data1) at time %0t", &A<v00000227d3d18fb0, 1>, $time {0 0 0};
    %vpi_call/w 3 322 "$display", "Set RegFile[2] to 0x%h (w_data2) at time %0t", &A<v00000227d3d18fb0, 2>, $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227d3d194b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d194b0_0, 0, 1;
T_9.4 ;
    %load/vec4 v00000227d3cf4460_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.5, 6;
    %wait E_00000227d3ce7980;
    %jmp T_9.4;
T_9.5 ;
    %vpi_call/w 3 331 "$display", "Write operation completed at time %0t", $time {0 0 0};
    %delay 10000, 0;
    %ix/load 4, 4096, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000227d3d18290, 4;
    %cmpi/e 2864434397, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.8, 4;
    %ix/load 4, 4100, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000227d3d18290, 4;
    %pushi/vec4 4009693474, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %vpi_call/w 3 336 "$display", "Write Test Case Passed: Main Memory Addr 0x1000 is 0x%h, Addr 0x1004 is 0x%h", &A<v00000227d3d18290, 4096>, &A<v00000227d3d18290, 4100> {0 0 0};
    %jmp T_9.7;
T_9.6 ;
    %vpi_call/w 3 338 "$display", "Write Test Case Failed: Main Memory Addr 0x1000 is 0x%h (Expected 0xAABBCCDD), Addr 0x1004 is 0x%h (Expected 0xEEFF1122)", &A<v00000227d3d18290, 4096>, &A<v00000227d3d18290, 4100> {0 0 0};
T_9.7 ;
    %vpi_call/w 3 343 "$display", "\012--- Starting Read Test Case ---" {0 0 0};
    %pushi/vec4 287454020, 0, 32;
    %ix/load 4, 8192, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227d3d18290, 4, 0;
    %pushi/vec4 1432778632, 0, 32;
    %ix/load 4, 8200, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227d3d18290, 4, 0;
    %vpi_call/w 3 347 "$display", "Initialized Main Memory Addr 0x2000 to 0x%h and Addr 0x2008 to 0x%h for read test", &A<v00000227d3d18290, 8192>, &A<v00000227d3d18290, 8200> {0 0 0};
    %pushi/vec4 6856, 0, 16;
    %store/vec4 v00000227d3d19a50_0, 0, 16;
    %pushi/vec4 537403392, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227d3d18fb0, 4, 0;
    %vpi_call/w 3 357 "$display", "Set RegFile[3] to 0x%h (Addresses 0x2000, 0x2008) at time %0t", &A<v00000227d3d18fb0, 3>, $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227d3d18fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000227d3d18fb0, 4, 0;
    %vpi_call/w 3 363 "$display", "Cleared RegFile[4&5] for read destination" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000227d3d194b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000227d3d194b0_0, 0, 1;
T_9.9 ;
    %load/vec4 v00000227d3cf4460_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.10, 6;
    %wait E_00000227d3ce7980;
    %jmp T_9.9;
T_9.10 ;
    %vpi_call/w 3 372 "$display", "Read operation completed at time %0t", $time {0 0 0};
    %delay 10000, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000227d3d18fb0, 4;
    %cmpi/e 287454020, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.13, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000227d3d18fb0, 4;
    %pushi/vec4 1432778632, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.11, 8;
    %vpi_call/w 3 377 "$display", "Read Test Case Passed: RegFile[4] is 0x%h, RegFile[5] is 0x%h", &A<v00000227d3d18fb0, 4>, &A<v00000227d3d18fb0, 5> {0 0 0};
    %jmp T_9.12;
T_9.11 ;
    %vpi_call/w 3 379 "$display", "Read Test Case Failed: RegFile[4] is 0x%h (Expected 0x11223344), RegFile[5] is 0x%h (Expected 0x55667788)", &A<v00000227d3d18fb0, 4>, &A<v00000227d3d18fb0, 5> {0 0 0};
T_9.12 ;
    %delay 100000, 0;
    %vpi_call/w 3 385 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\main_mem_fu_tb.sv";
    "..\..\..\..\src\s_tile\scalar_fu\main_mem_port\main_mem_fu.sv";
