Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon May 13 19:57:51 2024
| Host         : franz-MS-7C02 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_design_analysis -file ./report/mac_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvc1902
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Router Initial Congestion
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+----------------------------------------------------------------------+
|      Characteristics      |                                Path #1                               |
+---------------------------+----------------------------------------------------------------------+
| Requirement               | 10.000                                                               |
| Path Delay                | 2.132                                                                |
| Logic Delay               | 0.716(34%)                                                           |
| Net Delay                 | 1.416(66%)                                                           |
| Clock Skew                | -0.055                                                               |
| Slack                     | 7.631                                                                |
| Clock Uncertainty         | 0.058                                                                |
| Clock Relationship        | Safely Timed                                                         |
| Clock Delay Group         | Same Clock                                                           |
| Logic Levels              | 5                                                                    |
| Routes                    | 4                                                                    |
| Logical Path              | FDRE/C-(6)-LUT3-(3)-LUTCY2-(1)-LOOKAHEAD8-LOOKAHEAD8-LUT3-(7)-FDRE/R |
| Start Point Clock         | ap_clk                                                               |
| End Point Clock           | ap_clk                                                               |
| DSP Block                 | None                                                                 |
| RAM Registers             | None-None                                                            |
| LOOKAHEAD8                | 2                                                                    |
| LUT Cascades              | 0                                                                    |
| RAM Crossings             | 0                                                                    |
| DSP Crossings             | 0                                                                    |
| NOC Crossings             | 0                                                                    |
| MRMAC Crossings           | 0                                                                    |
| IO Crossings              | 0                                                                    |
| Config Crossings          | 0                                                                    |
| SLR Crossings             | 0                                                                    |
| PBlocks                   | 0                                                                    |
| High Fanout               | 7                                                                    |
| Dont Touch                | 0                                                                    |
| Mark Debug                | 0                                                                    |
| Start Point Pin Primitive | FDRE/C                                                               |
| End Point Pin Primitive   | FDRE/R                                                               |
| Start Point Pin           | i_fu_50_reg[1]/C                                                     |
| End Point Pin             | i_fu_50_reg[4]/R                                                     |
+---------------------------+----------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (8627, 27589)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+----+---+---+----+
| End Point Clock | Requirement | 0 |  1 | 2 | 4 |  5 |
+-----------------+-------------+---+----+---+---+----+
| ap_clk          | 10.000ns    | 4 | 33 | 9 | 7 | 21 |
+-----------------+-------------+---+----+---+---+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 74 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+-----+------------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | RAMB | URAM | DSP | LOOKAHEAD8 | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+-----+------------+-----+------------+
* No congestion windows are found above level 5


4. Router Initial Congestion
----------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+-----+------------+-----+------------+-------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | RAMB | URAM | DSP | LOOKAHEAD8 | SRL | Cell Names | Sub Windows |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+-----+------------+-----+------------+-------------+
* No effective congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


