// Seed: 3062809805
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input wor id_2,
    input wand id_3,
    input wire id_4,
    input supply1 id_5,
    output supply1 id_6,
    output supply0 id_7,
    input wire id_8,
    output wire id_9,
    input wire id_10,
    input supply1 id_11
);
  wire id_13 = id_3#(.id_2(1));
endmodule
module module_1 #(
    parameter id_2 = 32'd73,
    parameter id_5 = 32'd74
) (
    input  tri   id_0,
    output tri0  id_1,
    output wor   _id_2,
    input  uwire id_3
);
  logic [1 'h0 : id_2] _id_5;
  ;
  wire id_6;
  localparam id_7 = 1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_3,
      id_0,
      id_0,
      id_3,
      id_1,
      id_1,
      id_0,
      id_1,
      id_3,
      id_3
  );
  assign modCall_1.id_6 = 0;
  logic [id_5 : -1 'b0] id_8 = id_8;
  wire id_9;
  logic [7:0] id_10;
  assign id_1#(
      .id_7 (id_7),
      .id_10(1),
      .id_8 ((id_7 == -1))
  ) = 1;
  id_11 :
  assert property (@(posedge id_6) id_0)
  else $signed(97);
  ;
  assign id_10[-1] = id_10;
  wire id_12;
  ;
endmodule
