// Seed: 1851701795
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout supply1 id_3;
  input wire id_2;
  inout tri id_1;
  assign id_1 = 1'b0;
  assign id_3 = -1;
  assign id_1 = -1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd38,
    parameter id_5 = 32'd59
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire _id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire _id_1;
  logic [id_1 : id_1] id_15;
  supply1 [id_1  +  id_5 : -1  -  -1] id_16 = -1;
  assign id_15 = id_6;
  module_0 modCall_1 (
      id_6,
      id_12,
      id_6,
      id_9,
      id_4
  );
  assign modCall_1.id_3 = 0;
endmodule
