DECL|Adc12ClockSelection|member|uint32_t Adc12ClockSelection; /*!< ADC1 & ADC2 clock source
DECL|Adc12ClockSelection|member|uint32_t Adc12ClockSelection; /*!< ADC1 & ADC2 clock source
DECL|Adc12ClockSelection|member|uint32_t Adc12ClockSelection; /*!< ADC1 & ADC2 clock source
DECL|Adc12ClockSelection|member|uint32_t Adc12ClockSelection; /*!< ADC1 & ADC2 clock source
DECL|Adc12ClockSelection|member|uint32_t Adc12ClockSelection; /*!< ADC1 & ADC2 clock source
DECL|Adc12ClockSelection|member|uint32_t Adc12ClockSelection; /*!< ADC1 & ADC2 clock source
DECL|Adc12ClockSelection|member|uint32_t Adc12ClockSelection; /*!< ADC1 & ADC2 clock source
DECL|Adc12ClockSelection|member|uint32_t Adc12ClockSelection; /*!< ADC1 & ADC2 clock source
DECL|Adc12ClockSelection|member|uint32_t Adc12ClockSelection; /*!< ADC1 & ADC2 clock source
DECL|Adc1ClockSelection|member|uint32_t Adc1ClockSelection; /*!< ADC1 clock source
DECL|Adc1ClockSelection|member|uint32_t Adc1ClockSelection; /*!< ADC1 clock source
DECL|Adc1ClockSelection|member|uint32_t Adc1ClockSelection; /*!< ADC1 clock source
DECL|Adc1ClockSelection|member|uint32_t Adc1ClockSelection; /*!< ADC1 clock source
DECL|Adc34ClockSelection|member|uint32_t Adc34ClockSelection; /*!< ADC3 & ADC4 clock source
DECL|Adc34ClockSelection|member|uint32_t Adc34ClockSelection; /*!< ADC3 & ADC4 clock source
DECL|Adc34ClockSelection|member|uint32_t Adc34ClockSelection; /*!< ADC3 & ADC4 clock source
DECL|Adc34ClockSelection|member|uint32_t Adc34ClockSelection; /*!< ADC3 & ADC4 clock source
DECL|CecClockSelection|member|uint32_t CecClockSelection; /*!< HDMI CEC clock source
DECL|CecClockSelection|member|uint32_t CecClockSelection; /*!< HDMI CEC clock source
DECL|Hrtim1ClockSelection|member|uint32_t Hrtim1ClockSelection; /*!< HRTIM1 clock source
DECL|I2c1ClockSelection|member|uint32_t I2c1ClockSelection; /*!< I2C1 clock source
DECL|I2c1ClockSelection|member|uint32_t I2c1ClockSelection; /*!< I2C1 clock source
DECL|I2c1ClockSelection|member|uint32_t I2c1ClockSelection; /*!< I2C1 clock source
DECL|I2c1ClockSelection|member|uint32_t I2c1ClockSelection; /*!< I2C1 clock source
DECL|I2c1ClockSelection|member|uint32_t I2c1ClockSelection; /*!< I2C1 clock source
DECL|I2c1ClockSelection|member|uint32_t I2c1ClockSelection; /*!< I2C1 clock source
DECL|I2c1ClockSelection|member|uint32_t I2c1ClockSelection; /*!< I2C1 clock source
DECL|I2c1ClockSelection|member|uint32_t I2c1ClockSelection; /*!< I2C1 clock source
DECL|I2c1ClockSelection|member|uint32_t I2c1ClockSelection; /*!< I2C1 clock source
DECL|I2c1ClockSelection|member|uint32_t I2c1ClockSelection; /*!< I2C1 clock source
DECL|I2c1ClockSelection|member|uint32_t I2c1ClockSelection; /*!< I2C1 clock source
DECL|I2c1ClockSelection|member|uint32_t I2c1ClockSelection; /*!< I2C1 clock source
DECL|I2c1ClockSelection|member|uint32_t I2c1ClockSelection; /*!< I2C1 clock source
DECL|I2c2ClockSelection|member|uint32_t I2c2ClockSelection; /*!< I2C2 clock source
DECL|I2c2ClockSelection|member|uint32_t I2c2ClockSelection; /*!< I2C2 clock source
DECL|I2c2ClockSelection|member|uint32_t I2c2ClockSelection; /*!< I2C2 clock source
DECL|I2c2ClockSelection|member|uint32_t I2c2ClockSelection; /*!< I2C2 clock source
DECL|I2c2ClockSelection|member|uint32_t I2c2ClockSelection; /*!< I2C2 clock source
DECL|I2c2ClockSelection|member|uint32_t I2c2ClockSelection; /*!< I2C2 clock source
DECL|I2c2ClockSelection|member|uint32_t I2c2ClockSelection; /*!< I2C2 clock source
DECL|I2c2ClockSelection|member|uint32_t I2c2ClockSelection; /*!< I2C2 clock source
DECL|I2c2ClockSelection|member|uint32_t I2c2ClockSelection; /*!< I2C2 clock source
DECL|I2c2ClockSelection|member|uint32_t I2c2ClockSelection; /*!< I2C2 clock source
DECL|I2c3ClockSelection|member|uint32_t I2c3ClockSelection; /*!< I2C3 clock source
DECL|I2c3ClockSelection|member|uint32_t I2c3ClockSelection; /*!< I2C3 clock source
DECL|I2c3ClockSelection|member|uint32_t I2c3ClockSelection; /*!< I2C3 clock source
DECL|I2c3ClockSelection|member|uint32_t I2c3ClockSelection; /*!< I2C3 clock source
DECL|I2c3ClockSelection|member|uint32_t I2c3ClockSelection; /*!< I2C3 clock source
DECL|I2sClockSelection|member|uint32_t I2sClockSelection; /*!< I2S clock source
DECL|I2sClockSelection|member|uint32_t I2sClockSelection; /*!< I2S clock source
DECL|I2sClockSelection|member|uint32_t I2sClockSelection; /*!< I2S clock source
DECL|I2sClockSelection|member|uint32_t I2sClockSelection; /*!< I2S clock source
DECL|I2sClockSelection|member|uint32_t I2sClockSelection; /*!< I2S clock source
DECL|I2sClockSelection|member|uint32_t I2sClockSelection; /*!< I2S clock source
DECL|I2sClockSelection|member|uint32_t I2sClockSelection; /*!< I2S clock source
DECL|I2sClockSelection|member|uint32_t I2sClockSelection; /*!< I2S clock source
DECL|IS_RCC_ADC12PLLCLK_DIV|macro|IS_RCC_ADC12PLLCLK_DIV
DECL|IS_RCC_ADC12PLLCLK_DIV|macro|IS_RCC_ADC12PLLCLK_DIV
DECL|IS_RCC_ADC12PLLCLK_DIV|macro|IS_RCC_ADC12PLLCLK_DIV
DECL|IS_RCC_ADC1PCLK2_DIV|macro|IS_RCC_ADC1PCLK2_DIV
DECL|IS_RCC_ADC1PLLCLK_DIV|macro|IS_RCC_ADC1PLLCLK_DIV
DECL|IS_RCC_ADC34PLLCLK_DIV|macro|IS_RCC_ADC34PLLCLK_DIV
DECL|IS_RCC_CECCLKSOURCE|macro|IS_RCC_CECCLKSOURCE
DECL|IS_RCC_HRTIM1CLKSOURCE|macro|IS_RCC_HRTIM1CLKSOURCE
DECL|IS_RCC_I2C2CLKSOURCE|macro|IS_RCC_I2C2CLKSOURCE
DECL|IS_RCC_I2C2CLKSOURCE|macro|IS_RCC_I2C2CLKSOURCE
DECL|IS_RCC_I2C2CLKSOURCE|macro|IS_RCC_I2C2CLKSOURCE
DECL|IS_RCC_I2C2CLKSOURCE|macro|IS_RCC_I2C2CLKSOURCE
DECL|IS_RCC_I2C3CLKSOURCE|macro|IS_RCC_I2C3CLKSOURCE
DECL|IS_RCC_I2C3CLKSOURCE|macro|IS_RCC_I2C3CLKSOURCE
DECL|IS_RCC_I2SCLKSOURCE|macro|IS_RCC_I2SCLKSOURCE
DECL|IS_RCC_I2SCLKSOURCE|macro|IS_RCC_I2SCLKSOURCE
DECL|IS_RCC_I2SCLKSOURCE|macro|IS_RCC_I2SCLKSOURCE
DECL|IS_RCC_LSE_DRIVE|macro|IS_RCC_LSE_DRIVE
DECL|IS_RCC_MCO1SOURCE|macro|IS_RCC_MCO1SOURCE
DECL|IS_RCC_MCO1SOURCE|macro|IS_RCC_MCO1SOURCE
DECL|IS_RCC_MCODIV|macro|IS_RCC_MCODIV
DECL|IS_RCC_MCODIV|macro|IS_RCC_MCODIV
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_SDADCSYSCLK_DIV|macro|IS_RCC_SDADCSYSCLK_DIV
DECL|IS_RCC_TIM15CLKSOURCE|macro|IS_RCC_TIM15CLKSOURCE
DECL|IS_RCC_TIM15CLKSOURCE|macro|IS_RCC_TIM15CLKSOURCE
DECL|IS_RCC_TIM16CLKSOURCE|macro|IS_RCC_TIM16CLKSOURCE
DECL|IS_RCC_TIM16CLKSOURCE|macro|IS_RCC_TIM16CLKSOURCE
DECL|IS_RCC_TIM17CLKSOURCE|macro|IS_RCC_TIM17CLKSOURCE
DECL|IS_RCC_TIM17CLKSOURCE|macro|IS_RCC_TIM17CLKSOURCE
DECL|IS_RCC_TIM1CLKSOURCE|macro|IS_RCC_TIM1CLKSOURCE
DECL|IS_RCC_TIM1CLKSOURCE|macro|IS_RCC_TIM1CLKSOURCE
DECL|IS_RCC_TIM1CLKSOURCE|macro|IS_RCC_TIM1CLKSOURCE
DECL|IS_RCC_TIM1CLKSOURCE|macro|IS_RCC_TIM1CLKSOURCE
DECL|IS_RCC_TIM20CLKSOURCE|macro|IS_RCC_TIM20CLKSOURCE
DECL|IS_RCC_TIM2CLKSOURCE|macro|IS_RCC_TIM2CLKSOURCE
DECL|IS_RCC_TIM3CLKSOURCE|macro|IS_RCC_TIM3CLKSOURCE
DECL|IS_RCC_TIM8CLKSOURCE|macro|IS_RCC_TIM8CLKSOURCE
DECL|IS_RCC_UART4CLKSOURCE|macro|IS_RCC_UART4CLKSOURCE
DECL|IS_RCC_UART4CLKSOURCE|macro|IS_RCC_UART4CLKSOURCE
DECL|IS_RCC_UART5CLKSOURCE|macro|IS_RCC_UART5CLKSOURCE
DECL|IS_RCC_UART5CLKSOURCE|macro|IS_RCC_UART5CLKSOURCE
DECL|IS_RCC_USART1CLKSOURCE|macro|IS_RCC_USART1CLKSOURCE
DECL|IS_RCC_USART1CLKSOURCE|macro|IS_RCC_USART1CLKSOURCE
DECL|IS_RCC_USART1CLKSOURCE|macro|IS_RCC_USART1CLKSOURCE
DECL|IS_RCC_USART1CLKSOURCE|macro|IS_RCC_USART1CLKSOURCE
DECL|IS_RCC_USART1CLKSOURCE|macro|IS_RCC_USART1CLKSOURCE
DECL|IS_RCC_USBCLKSOURCE|macro|IS_RCC_USBCLKSOURCE
DECL|PeriphClockSelection|member|uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
DECL|PeriphClockSelection|member|uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
DECL|PeriphClockSelection|member|uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
DECL|PeriphClockSelection|member|uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
DECL|PeriphClockSelection|member|uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
DECL|PeriphClockSelection|member|uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
DECL|PeriphClockSelection|member|uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
DECL|PeriphClockSelection|member|uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
DECL|PeriphClockSelection|member|uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
DECL|PeriphClockSelection|member|uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
DECL|PeriphClockSelection|member|uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
DECL|PeriphClockSelection|member|uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
DECL|PeriphClockSelection|member|uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
DECL|RCC_ADC12PLLCLK_DIV10|macro|RCC_ADC12PLLCLK_DIV10
DECL|RCC_ADC12PLLCLK_DIV10|macro|RCC_ADC12PLLCLK_DIV10
DECL|RCC_ADC12PLLCLK_DIV10|macro|RCC_ADC12PLLCLK_DIV10
DECL|RCC_ADC12PLLCLK_DIV128|macro|RCC_ADC12PLLCLK_DIV128
DECL|RCC_ADC12PLLCLK_DIV128|macro|RCC_ADC12PLLCLK_DIV128
DECL|RCC_ADC12PLLCLK_DIV128|macro|RCC_ADC12PLLCLK_DIV128
DECL|RCC_ADC12PLLCLK_DIV12|macro|RCC_ADC12PLLCLK_DIV12
DECL|RCC_ADC12PLLCLK_DIV12|macro|RCC_ADC12PLLCLK_DIV12
DECL|RCC_ADC12PLLCLK_DIV12|macro|RCC_ADC12PLLCLK_DIV12
DECL|RCC_ADC12PLLCLK_DIV16|macro|RCC_ADC12PLLCLK_DIV16
DECL|RCC_ADC12PLLCLK_DIV16|macro|RCC_ADC12PLLCLK_DIV16
DECL|RCC_ADC12PLLCLK_DIV16|macro|RCC_ADC12PLLCLK_DIV16
DECL|RCC_ADC12PLLCLK_DIV1|macro|RCC_ADC12PLLCLK_DIV1
DECL|RCC_ADC12PLLCLK_DIV1|macro|RCC_ADC12PLLCLK_DIV1
DECL|RCC_ADC12PLLCLK_DIV1|macro|RCC_ADC12PLLCLK_DIV1
DECL|RCC_ADC12PLLCLK_DIV256|macro|RCC_ADC12PLLCLK_DIV256
DECL|RCC_ADC12PLLCLK_DIV256|macro|RCC_ADC12PLLCLK_DIV256
DECL|RCC_ADC12PLLCLK_DIV256|macro|RCC_ADC12PLLCLK_DIV256
DECL|RCC_ADC12PLLCLK_DIV2|macro|RCC_ADC12PLLCLK_DIV2
DECL|RCC_ADC12PLLCLK_DIV2|macro|RCC_ADC12PLLCLK_DIV2
DECL|RCC_ADC12PLLCLK_DIV2|macro|RCC_ADC12PLLCLK_DIV2
DECL|RCC_ADC12PLLCLK_DIV32|macro|RCC_ADC12PLLCLK_DIV32
DECL|RCC_ADC12PLLCLK_DIV32|macro|RCC_ADC12PLLCLK_DIV32
DECL|RCC_ADC12PLLCLK_DIV32|macro|RCC_ADC12PLLCLK_DIV32
DECL|RCC_ADC12PLLCLK_DIV4|macro|RCC_ADC12PLLCLK_DIV4
DECL|RCC_ADC12PLLCLK_DIV4|macro|RCC_ADC12PLLCLK_DIV4
DECL|RCC_ADC12PLLCLK_DIV4|macro|RCC_ADC12PLLCLK_DIV4
DECL|RCC_ADC12PLLCLK_DIV64|macro|RCC_ADC12PLLCLK_DIV64
DECL|RCC_ADC12PLLCLK_DIV64|macro|RCC_ADC12PLLCLK_DIV64
DECL|RCC_ADC12PLLCLK_DIV64|macro|RCC_ADC12PLLCLK_DIV64
DECL|RCC_ADC12PLLCLK_DIV6|macro|RCC_ADC12PLLCLK_DIV6
DECL|RCC_ADC12PLLCLK_DIV6|macro|RCC_ADC12PLLCLK_DIV6
DECL|RCC_ADC12PLLCLK_DIV6|macro|RCC_ADC12PLLCLK_DIV6
DECL|RCC_ADC12PLLCLK_DIV8|macro|RCC_ADC12PLLCLK_DIV8
DECL|RCC_ADC12PLLCLK_DIV8|macro|RCC_ADC12PLLCLK_DIV8
DECL|RCC_ADC12PLLCLK_DIV8|macro|RCC_ADC12PLLCLK_DIV8
DECL|RCC_ADC12PLLCLK_OFF|macro|RCC_ADC12PLLCLK_OFF
DECL|RCC_ADC12PLLCLK_OFF|macro|RCC_ADC12PLLCLK_OFF
DECL|RCC_ADC12PLLCLK_OFF|macro|RCC_ADC12PLLCLK_OFF
DECL|RCC_ADC1PCLK2_DIV2|macro|RCC_ADC1PCLK2_DIV2
DECL|RCC_ADC1PCLK2_DIV4|macro|RCC_ADC1PCLK2_DIV4
DECL|RCC_ADC1PCLK2_DIV6|macro|RCC_ADC1PCLK2_DIV6
DECL|RCC_ADC1PCLK2_DIV8|macro|RCC_ADC1PCLK2_DIV8
DECL|RCC_ADC1PLLCLK_DIV10|macro|RCC_ADC1PLLCLK_DIV10
DECL|RCC_ADC1PLLCLK_DIV128|macro|RCC_ADC1PLLCLK_DIV128
DECL|RCC_ADC1PLLCLK_DIV12|macro|RCC_ADC1PLLCLK_DIV12
DECL|RCC_ADC1PLLCLK_DIV16|macro|RCC_ADC1PLLCLK_DIV16
DECL|RCC_ADC1PLLCLK_DIV1|macro|RCC_ADC1PLLCLK_DIV1
DECL|RCC_ADC1PLLCLK_DIV256|macro|RCC_ADC1PLLCLK_DIV256
DECL|RCC_ADC1PLLCLK_DIV2|macro|RCC_ADC1PLLCLK_DIV2
DECL|RCC_ADC1PLLCLK_DIV32|macro|RCC_ADC1PLLCLK_DIV32
DECL|RCC_ADC1PLLCLK_DIV4|macro|RCC_ADC1PLLCLK_DIV4
DECL|RCC_ADC1PLLCLK_DIV64|macro|RCC_ADC1PLLCLK_DIV64
DECL|RCC_ADC1PLLCLK_DIV6|macro|RCC_ADC1PLLCLK_DIV6
DECL|RCC_ADC1PLLCLK_DIV8|macro|RCC_ADC1PLLCLK_DIV8
DECL|RCC_ADC1PLLCLK_OFF|macro|RCC_ADC1PLLCLK_OFF
DECL|RCC_ADC34PLLCLK_DIV10|macro|RCC_ADC34PLLCLK_DIV10
DECL|RCC_ADC34PLLCLK_DIV128|macro|RCC_ADC34PLLCLK_DIV128
DECL|RCC_ADC34PLLCLK_DIV12|macro|RCC_ADC34PLLCLK_DIV12
DECL|RCC_ADC34PLLCLK_DIV16|macro|RCC_ADC34PLLCLK_DIV16
DECL|RCC_ADC34PLLCLK_DIV1|macro|RCC_ADC34PLLCLK_DIV1
DECL|RCC_ADC34PLLCLK_DIV256|macro|RCC_ADC34PLLCLK_DIV256
DECL|RCC_ADC34PLLCLK_DIV2|macro|RCC_ADC34PLLCLK_DIV2
DECL|RCC_ADC34PLLCLK_DIV32|macro|RCC_ADC34PLLCLK_DIV32
DECL|RCC_ADC34PLLCLK_DIV4|macro|RCC_ADC34PLLCLK_DIV4
DECL|RCC_ADC34PLLCLK_DIV64|macro|RCC_ADC34PLLCLK_DIV64
DECL|RCC_ADC34PLLCLK_DIV6|macro|RCC_ADC34PLLCLK_DIV6
DECL|RCC_ADC34PLLCLK_DIV8|macro|RCC_ADC34PLLCLK_DIV8
DECL|RCC_ADC34PLLCLK_OFF|macro|RCC_ADC34PLLCLK_OFF
DECL|RCC_CECCLKSOURCE_HSI|macro|RCC_CECCLKSOURCE_HSI
DECL|RCC_CECCLKSOURCE_LSE|macro|RCC_CECCLKSOURCE_LSE
DECL|RCC_HRTIM1CLK_HCLK|macro|RCC_HRTIM1CLK_HCLK
DECL|RCC_HRTIM1CLK_PLLCLK|macro|RCC_HRTIM1CLK_PLLCLK
DECL|RCC_I2C2CLKSOURCE_HSI|macro|RCC_I2C2CLKSOURCE_HSI
DECL|RCC_I2C2CLKSOURCE_HSI|macro|RCC_I2C2CLKSOURCE_HSI
DECL|RCC_I2C2CLKSOURCE_HSI|macro|RCC_I2C2CLKSOURCE_HSI
DECL|RCC_I2C2CLKSOURCE_HSI|macro|RCC_I2C2CLKSOURCE_HSI
DECL|RCC_I2C2CLKSOURCE_SYSCLK|macro|RCC_I2C2CLKSOURCE_SYSCLK
DECL|RCC_I2C2CLKSOURCE_SYSCLK|macro|RCC_I2C2CLKSOURCE_SYSCLK
DECL|RCC_I2C2CLKSOURCE_SYSCLK|macro|RCC_I2C2CLKSOURCE_SYSCLK
DECL|RCC_I2C2CLKSOURCE_SYSCLK|macro|RCC_I2C2CLKSOURCE_SYSCLK
DECL|RCC_I2C3CLKSOURCE_HSI|macro|RCC_I2C3CLKSOURCE_HSI
DECL|RCC_I2C3CLKSOURCE_HSI|macro|RCC_I2C3CLKSOURCE_HSI
DECL|RCC_I2C3CLKSOURCE_SYSCLK|macro|RCC_I2C3CLKSOURCE_SYSCLK
DECL|RCC_I2C3CLKSOURCE_SYSCLK|macro|RCC_I2C3CLKSOURCE_SYSCLK
DECL|RCC_I2SCLKSOURCE_EXT|macro|RCC_I2SCLKSOURCE_EXT
DECL|RCC_I2SCLKSOURCE_EXT|macro|RCC_I2SCLKSOURCE_EXT
DECL|RCC_I2SCLKSOURCE_EXT|macro|RCC_I2SCLKSOURCE_EXT
DECL|RCC_I2SCLKSOURCE_SYSCLK|macro|RCC_I2SCLKSOURCE_SYSCLK
DECL|RCC_I2SCLKSOURCE_SYSCLK|macro|RCC_I2SCLKSOURCE_SYSCLK
DECL|RCC_I2SCLKSOURCE_SYSCLK|macro|RCC_I2SCLKSOURCE_SYSCLK
DECL|RCC_LSEDRIVE_HIGH|macro|RCC_LSEDRIVE_HIGH
DECL|RCC_LSEDRIVE_LOW|macro|RCC_LSEDRIVE_LOW
DECL|RCC_LSEDRIVE_MEDIUMHIGH|macro|RCC_LSEDRIVE_MEDIUMHIGH
DECL|RCC_LSEDRIVE_MEDIUMLOW|macro|RCC_LSEDRIVE_MEDIUMLOW
DECL|RCC_MCO1SOURCE_HSE|macro|RCC_MCO1SOURCE_HSE
DECL|RCC_MCO1SOURCE_HSI|macro|RCC_MCO1SOURCE_HSI
DECL|RCC_MCO1SOURCE_LSE|macro|RCC_MCO1SOURCE_LSE
DECL|RCC_MCO1SOURCE_LSI|macro|RCC_MCO1SOURCE_LSI
DECL|RCC_MCO1SOURCE_NOCLOCK|macro|RCC_MCO1SOURCE_NOCLOCK
DECL|RCC_MCO1SOURCE_PLLCLK_DIV2|macro|RCC_MCO1SOURCE_PLLCLK_DIV2
DECL|RCC_MCO1SOURCE_PLLCLK|macro|RCC_MCO1SOURCE_PLLCLK
DECL|RCC_MCO1SOURCE_SYSCLK|macro|RCC_MCO1SOURCE_SYSCLK
DECL|RCC_MCODIV_128|macro|RCC_MCODIV_128
DECL|RCC_MCODIV_16|macro|RCC_MCODIV_16
DECL|RCC_MCODIV_1|macro|RCC_MCODIV_1
DECL|RCC_MCODIV_1|macro|RCC_MCODIV_1
DECL|RCC_MCODIV_2|macro|RCC_MCODIV_2
DECL|RCC_MCODIV_32|macro|RCC_MCODIV_32
DECL|RCC_MCODIV_4|macro|RCC_MCODIV_4
DECL|RCC_MCODIV_64|macro|RCC_MCODIV_64
DECL|RCC_MCODIV_8|macro|RCC_MCODIV_8
DECL|RCC_PERIPHCLK_ADC12|macro|RCC_PERIPHCLK_ADC12
DECL|RCC_PERIPHCLK_ADC12|macro|RCC_PERIPHCLK_ADC12
DECL|RCC_PERIPHCLK_ADC12|macro|RCC_PERIPHCLK_ADC12
DECL|RCC_PERIPHCLK_ADC12|macro|RCC_PERIPHCLK_ADC12
DECL|RCC_PERIPHCLK_ADC12|macro|RCC_PERIPHCLK_ADC12
DECL|RCC_PERIPHCLK_ADC12|macro|RCC_PERIPHCLK_ADC12
DECL|RCC_PERIPHCLK_ADC12|macro|RCC_PERIPHCLK_ADC12
DECL|RCC_PERIPHCLK_ADC12|macro|RCC_PERIPHCLK_ADC12
DECL|RCC_PERIPHCLK_ADC12|macro|RCC_PERIPHCLK_ADC12
DECL|RCC_PERIPHCLK_ADC1|macro|RCC_PERIPHCLK_ADC1
DECL|RCC_PERIPHCLK_ADC1|macro|RCC_PERIPHCLK_ADC1
DECL|RCC_PERIPHCLK_ADC1|macro|RCC_PERIPHCLK_ADC1
DECL|RCC_PERIPHCLK_ADC1|macro|RCC_PERIPHCLK_ADC1
DECL|RCC_PERIPHCLK_ADC34|macro|RCC_PERIPHCLK_ADC34
DECL|RCC_PERIPHCLK_ADC34|macro|RCC_PERIPHCLK_ADC34
DECL|RCC_PERIPHCLK_ADC34|macro|RCC_PERIPHCLK_ADC34
DECL|RCC_PERIPHCLK_ADC34|macro|RCC_PERIPHCLK_ADC34
DECL|RCC_PERIPHCLK_CEC|macro|RCC_PERIPHCLK_CEC
DECL|RCC_PERIPHCLK_CEC|macro|RCC_PERIPHCLK_CEC
DECL|RCC_PERIPHCLK_HRTIM1|macro|RCC_PERIPHCLK_HRTIM1
DECL|RCC_PERIPHCLK_I2C1|macro|RCC_PERIPHCLK_I2C1
DECL|RCC_PERIPHCLK_I2C1|macro|RCC_PERIPHCLK_I2C1
DECL|RCC_PERIPHCLK_I2C1|macro|RCC_PERIPHCLK_I2C1
DECL|RCC_PERIPHCLK_I2C1|macro|RCC_PERIPHCLK_I2C1
DECL|RCC_PERIPHCLK_I2C1|macro|RCC_PERIPHCLK_I2C1
DECL|RCC_PERIPHCLK_I2C1|macro|RCC_PERIPHCLK_I2C1
DECL|RCC_PERIPHCLK_I2C1|macro|RCC_PERIPHCLK_I2C1
DECL|RCC_PERIPHCLK_I2C1|macro|RCC_PERIPHCLK_I2C1
DECL|RCC_PERIPHCLK_I2C1|macro|RCC_PERIPHCLK_I2C1
DECL|RCC_PERIPHCLK_I2C1|macro|RCC_PERIPHCLK_I2C1
DECL|RCC_PERIPHCLK_I2C1|macro|RCC_PERIPHCLK_I2C1
DECL|RCC_PERIPHCLK_I2C1|macro|RCC_PERIPHCLK_I2C1
DECL|RCC_PERIPHCLK_I2C1|macro|RCC_PERIPHCLK_I2C1
DECL|RCC_PERIPHCLK_I2C2|macro|RCC_PERIPHCLK_I2C2
DECL|RCC_PERIPHCLK_I2C2|macro|RCC_PERIPHCLK_I2C2
DECL|RCC_PERIPHCLK_I2C2|macro|RCC_PERIPHCLK_I2C2
DECL|RCC_PERIPHCLK_I2C2|macro|RCC_PERIPHCLK_I2C2
DECL|RCC_PERIPHCLK_I2C2|macro|RCC_PERIPHCLK_I2C2
DECL|RCC_PERIPHCLK_I2C2|macro|RCC_PERIPHCLK_I2C2
DECL|RCC_PERIPHCLK_I2C2|macro|RCC_PERIPHCLK_I2C2
DECL|RCC_PERIPHCLK_I2C2|macro|RCC_PERIPHCLK_I2C2
DECL|RCC_PERIPHCLK_I2C2|macro|RCC_PERIPHCLK_I2C2
DECL|RCC_PERIPHCLK_I2C2|macro|RCC_PERIPHCLK_I2C2
DECL|RCC_PERIPHCLK_I2C3|macro|RCC_PERIPHCLK_I2C3
DECL|RCC_PERIPHCLK_I2C3|macro|RCC_PERIPHCLK_I2C3
DECL|RCC_PERIPHCLK_I2C3|macro|RCC_PERIPHCLK_I2C3
DECL|RCC_PERIPHCLK_I2C3|macro|RCC_PERIPHCLK_I2C3
DECL|RCC_PERIPHCLK_I2C3|macro|RCC_PERIPHCLK_I2C3
DECL|RCC_PERIPHCLK_I2S|macro|RCC_PERIPHCLK_I2S
DECL|RCC_PERIPHCLK_I2S|macro|RCC_PERIPHCLK_I2S
DECL|RCC_PERIPHCLK_I2S|macro|RCC_PERIPHCLK_I2S
DECL|RCC_PERIPHCLK_I2S|macro|RCC_PERIPHCLK_I2S
DECL|RCC_PERIPHCLK_I2S|macro|RCC_PERIPHCLK_I2S
DECL|RCC_PERIPHCLK_I2S|macro|RCC_PERIPHCLK_I2S
DECL|RCC_PERIPHCLK_I2S|macro|RCC_PERIPHCLK_I2S
DECL|RCC_PERIPHCLK_I2S|macro|RCC_PERIPHCLK_I2S
DECL|RCC_PERIPHCLK_RTC|macro|RCC_PERIPHCLK_RTC
DECL|RCC_PERIPHCLK_RTC|macro|RCC_PERIPHCLK_RTC
DECL|RCC_PERIPHCLK_RTC|macro|RCC_PERIPHCLK_RTC
DECL|RCC_PERIPHCLK_RTC|macro|RCC_PERIPHCLK_RTC
DECL|RCC_PERIPHCLK_RTC|macro|RCC_PERIPHCLK_RTC
DECL|RCC_PERIPHCLK_RTC|macro|RCC_PERIPHCLK_RTC
DECL|RCC_PERIPHCLK_RTC|macro|RCC_PERIPHCLK_RTC
DECL|RCC_PERIPHCLK_RTC|macro|RCC_PERIPHCLK_RTC
DECL|RCC_PERIPHCLK_RTC|macro|RCC_PERIPHCLK_RTC
DECL|RCC_PERIPHCLK_RTC|macro|RCC_PERIPHCLK_RTC
DECL|RCC_PERIPHCLK_RTC|macro|RCC_PERIPHCLK_RTC
DECL|RCC_PERIPHCLK_RTC|macro|RCC_PERIPHCLK_RTC
DECL|RCC_PERIPHCLK_RTC|macro|RCC_PERIPHCLK_RTC
DECL|RCC_PERIPHCLK_SDADC|macro|RCC_PERIPHCLK_SDADC
DECL|RCC_PERIPHCLK_SDADC|macro|RCC_PERIPHCLK_SDADC
DECL|RCC_PERIPHCLK_TIM15|macro|RCC_PERIPHCLK_TIM15
DECL|RCC_PERIPHCLK_TIM15|macro|RCC_PERIPHCLK_TIM15
DECL|RCC_PERIPHCLK_TIM15|macro|RCC_PERIPHCLK_TIM15
DECL|RCC_PERIPHCLK_TIM15|macro|RCC_PERIPHCLK_TIM15
DECL|RCC_PERIPHCLK_TIM15|macro|RCC_PERIPHCLK_TIM15
DECL|RCC_PERIPHCLK_TIM16|macro|RCC_PERIPHCLK_TIM16
DECL|RCC_PERIPHCLK_TIM16|macro|RCC_PERIPHCLK_TIM16
DECL|RCC_PERIPHCLK_TIM16|macro|RCC_PERIPHCLK_TIM16
DECL|RCC_PERIPHCLK_TIM16|macro|RCC_PERIPHCLK_TIM16
DECL|RCC_PERIPHCLK_TIM16|macro|RCC_PERIPHCLK_TIM16
DECL|RCC_PERIPHCLK_TIM17|macro|RCC_PERIPHCLK_TIM17
DECL|RCC_PERIPHCLK_TIM17|macro|RCC_PERIPHCLK_TIM17
DECL|RCC_PERIPHCLK_TIM17|macro|RCC_PERIPHCLK_TIM17
DECL|RCC_PERIPHCLK_TIM17|macro|RCC_PERIPHCLK_TIM17
DECL|RCC_PERIPHCLK_TIM17|macro|RCC_PERIPHCLK_TIM17
DECL|RCC_PERIPHCLK_TIM1|macro|RCC_PERIPHCLK_TIM1
DECL|RCC_PERIPHCLK_TIM1|macro|RCC_PERIPHCLK_TIM1
DECL|RCC_PERIPHCLK_TIM1|macro|RCC_PERIPHCLK_TIM1
DECL|RCC_PERIPHCLK_TIM1|macro|RCC_PERIPHCLK_TIM1
DECL|RCC_PERIPHCLK_TIM1|macro|RCC_PERIPHCLK_TIM1
DECL|RCC_PERIPHCLK_TIM1|macro|RCC_PERIPHCLK_TIM1
DECL|RCC_PERIPHCLK_TIM1|macro|RCC_PERIPHCLK_TIM1
DECL|RCC_PERIPHCLK_TIM1|macro|RCC_PERIPHCLK_TIM1
DECL|RCC_PERIPHCLK_TIM1|macro|RCC_PERIPHCLK_TIM1
DECL|RCC_PERIPHCLK_TIM1|macro|RCC_PERIPHCLK_TIM1
DECL|RCC_PERIPHCLK_TIM1|macro|RCC_PERIPHCLK_TIM1
DECL|RCC_PERIPHCLK_TIM20|macro|RCC_PERIPHCLK_TIM20
DECL|RCC_PERIPHCLK_TIM20|macro|RCC_PERIPHCLK_TIM20
DECL|RCC_PERIPHCLK_TIM2|macro|RCC_PERIPHCLK_TIM2
DECL|RCC_PERIPHCLK_TIM2|macro|RCC_PERIPHCLK_TIM2
DECL|RCC_PERIPHCLK_TIM2|macro|RCC_PERIPHCLK_TIM2
DECL|RCC_PERIPHCLK_TIM34|macro|RCC_PERIPHCLK_TIM34
DECL|RCC_PERIPHCLK_TIM34|macro|RCC_PERIPHCLK_TIM34
DECL|RCC_PERIPHCLK_TIM34|macro|RCC_PERIPHCLK_TIM34
DECL|RCC_PERIPHCLK_TIM8|macro|RCC_PERIPHCLK_TIM8
DECL|RCC_PERIPHCLK_TIM8|macro|RCC_PERIPHCLK_TIM8
DECL|RCC_PERIPHCLK_TIM8|macro|RCC_PERIPHCLK_TIM8
DECL|RCC_PERIPHCLK_TIM8|macro|RCC_PERIPHCLK_TIM8
DECL|RCC_PERIPHCLK_UART4|macro|RCC_PERIPHCLK_UART4
DECL|RCC_PERIPHCLK_UART4|macro|RCC_PERIPHCLK_UART4
DECL|RCC_PERIPHCLK_UART4|macro|RCC_PERIPHCLK_UART4
DECL|RCC_PERIPHCLK_UART4|macro|RCC_PERIPHCLK_UART4
DECL|RCC_PERIPHCLK_UART4|macro|RCC_PERIPHCLK_UART4
DECL|RCC_PERIPHCLK_UART4|macro|RCC_PERIPHCLK_UART4
DECL|RCC_PERIPHCLK_UART5|macro|RCC_PERIPHCLK_UART5
DECL|RCC_PERIPHCLK_UART5|macro|RCC_PERIPHCLK_UART5
DECL|RCC_PERIPHCLK_UART5|macro|RCC_PERIPHCLK_UART5
DECL|RCC_PERIPHCLK_UART5|macro|RCC_PERIPHCLK_UART5
DECL|RCC_PERIPHCLK_UART5|macro|RCC_PERIPHCLK_UART5
DECL|RCC_PERIPHCLK_UART5|macro|RCC_PERIPHCLK_UART5
DECL|RCC_PERIPHCLK_USART1|macro|RCC_PERIPHCLK_USART1
DECL|RCC_PERIPHCLK_USART1|macro|RCC_PERIPHCLK_USART1
DECL|RCC_PERIPHCLK_USART1|macro|RCC_PERIPHCLK_USART1
DECL|RCC_PERIPHCLK_USART1|macro|RCC_PERIPHCLK_USART1
DECL|RCC_PERIPHCLK_USART1|macro|RCC_PERIPHCLK_USART1
DECL|RCC_PERIPHCLK_USART1|macro|RCC_PERIPHCLK_USART1
DECL|RCC_PERIPHCLK_USART1|macro|RCC_PERIPHCLK_USART1
DECL|RCC_PERIPHCLK_USART1|macro|RCC_PERIPHCLK_USART1
DECL|RCC_PERIPHCLK_USART1|macro|RCC_PERIPHCLK_USART1
DECL|RCC_PERIPHCLK_USART1|macro|RCC_PERIPHCLK_USART1
DECL|RCC_PERIPHCLK_USART1|macro|RCC_PERIPHCLK_USART1
DECL|RCC_PERIPHCLK_USART1|macro|RCC_PERIPHCLK_USART1
DECL|RCC_PERIPHCLK_USART1|macro|RCC_PERIPHCLK_USART1
DECL|RCC_PERIPHCLK_USART2|macro|RCC_PERIPHCLK_USART2
DECL|RCC_PERIPHCLK_USART2|macro|RCC_PERIPHCLK_USART2
DECL|RCC_PERIPHCLK_USART2|macro|RCC_PERIPHCLK_USART2
DECL|RCC_PERIPHCLK_USART2|macro|RCC_PERIPHCLK_USART2
DECL|RCC_PERIPHCLK_USART2|macro|RCC_PERIPHCLK_USART2
DECL|RCC_PERIPHCLK_USART2|macro|RCC_PERIPHCLK_USART2
DECL|RCC_PERIPHCLK_USART2|macro|RCC_PERIPHCLK_USART2
DECL|RCC_PERIPHCLK_USART2|macro|RCC_PERIPHCLK_USART2
DECL|RCC_PERIPHCLK_USART3|macro|RCC_PERIPHCLK_USART3
DECL|RCC_PERIPHCLK_USART3|macro|RCC_PERIPHCLK_USART3
DECL|RCC_PERIPHCLK_USART3|macro|RCC_PERIPHCLK_USART3
DECL|RCC_PERIPHCLK_USART3|macro|RCC_PERIPHCLK_USART3
DECL|RCC_PERIPHCLK_USART3|macro|RCC_PERIPHCLK_USART3
DECL|RCC_PERIPHCLK_USART3|macro|RCC_PERIPHCLK_USART3
DECL|RCC_PERIPHCLK_USART3|macro|RCC_PERIPHCLK_USART3
DECL|RCC_PERIPHCLK_USART3|macro|RCC_PERIPHCLK_USART3
DECL|RCC_PERIPHCLK_USB|macro|RCC_PERIPHCLK_USB
DECL|RCC_PERIPHCLK_USB|macro|RCC_PERIPHCLK_USB
DECL|RCC_PERIPHCLK_USB|macro|RCC_PERIPHCLK_USB
DECL|RCC_PERIPHCLK_USB|macro|RCC_PERIPHCLK_USB
DECL|RCC_PERIPHCLK_USB|macro|RCC_PERIPHCLK_USB
DECL|RCC_PERIPHCLK_USB|macro|RCC_PERIPHCLK_USB
DECL|RCC_PeriphCLKInitTypeDef|typedef|}RCC_PeriphCLKInitTypeDef;
DECL|RCC_PeriphCLKInitTypeDef|typedef|}RCC_PeriphCLKInitTypeDef;
DECL|RCC_PeriphCLKInitTypeDef|typedef|}RCC_PeriphCLKInitTypeDef;
DECL|RCC_PeriphCLKInitTypeDef|typedef|}RCC_PeriphCLKInitTypeDef;
DECL|RCC_PeriphCLKInitTypeDef|typedef|}RCC_PeriphCLKInitTypeDef;
DECL|RCC_PeriphCLKInitTypeDef|typedef|}RCC_PeriphCLKInitTypeDef;
DECL|RCC_PeriphCLKInitTypeDef|typedef|}RCC_PeriphCLKInitTypeDef;
DECL|RCC_PeriphCLKInitTypeDef|typedef|}RCC_PeriphCLKInitTypeDef;
DECL|RCC_PeriphCLKInitTypeDef|typedef|}RCC_PeriphCLKInitTypeDef;
DECL|RCC_PeriphCLKInitTypeDef|typedef|}RCC_PeriphCLKInitTypeDef;
DECL|RCC_PeriphCLKInitTypeDef|typedef|}RCC_PeriphCLKInitTypeDef;
DECL|RCC_PeriphCLKInitTypeDef|typedef|}RCC_PeriphCLKInitTypeDef;
DECL|RCC_PeriphCLKInitTypeDef|typedef|}RCC_PeriphCLKInitTypeDef;
DECL|RCC_SDADCSYSCLK_DIV10|macro|RCC_SDADCSYSCLK_DIV10
DECL|RCC_SDADCSYSCLK_DIV12|macro|RCC_SDADCSYSCLK_DIV12
DECL|RCC_SDADCSYSCLK_DIV14|macro|RCC_SDADCSYSCLK_DIV14
DECL|RCC_SDADCSYSCLK_DIV16|macro|RCC_SDADCSYSCLK_DIV16
DECL|RCC_SDADCSYSCLK_DIV1|macro|RCC_SDADCSYSCLK_DIV1
DECL|RCC_SDADCSYSCLK_DIV20|macro|RCC_SDADCSYSCLK_DIV20
DECL|RCC_SDADCSYSCLK_DIV24|macro|RCC_SDADCSYSCLK_DIV24
DECL|RCC_SDADCSYSCLK_DIV28|macro|RCC_SDADCSYSCLK_DIV28
DECL|RCC_SDADCSYSCLK_DIV2|macro|RCC_SDADCSYSCLK_DIV2
DECL|RCC_SDADCSYSCLK_DIV32|macro|RCC_SDADCSYSCLK_DIV32
DECL|RCC_SDADCSYSCLK_DIV36|macro|RCC_SDADCSYSCLK_DIV36
DECL|RCC_SDADCSYSCLK_DIV40|macro|RCC_SDADCSYSCLK_DIV40
DECL|RCC_SDADCSYSCLK_DIV44|macro|RCC_SDADCSYSCLK_DIV44
DECL|RCC_SDADCSYSCLK_DIV48|macro|RCC_SDADCSYSCLK_DIV48
DECL|RCC_SDADCSYSCLK_DIV4|macro|RCC_SDADCSYSCLK_DIV4
DECL|RCC_SDADCSYSCLK_DIV6|macro|RCC_SDADCSYSCLK_DIV6
DECL|RCC_SDADCSYSCLK_DIV8|macro|RCC_SDADCSYSCLK_DIV8
DECL|RCC_TIM15CLK_HCLK|macro|RCC_TIM15CLK_HCLK
DECL|RCC_TIM15CLK_HCLK|macro|RCC_TIM15CLK_HCLK
DECL|RCC_TIM15CLK_PLLCLK|macro|RCC_TIM15CLK_PLLCLK
DECL|RCC_TIM15CLK_PLLCLK|macro|RCC_TIM15CLK_PLLCLK
DECL|RCC_TIM16CLK_HCLK|macro|RCC_TIM16CLK_HCLK
DECL|RCC_TIM16CLK_HCLK|macro|RCC_TIM16CLK_HCLK
DECL|RCC_TIM16CLK_PLLCLK|macro|RCC_TIM16CLK_PLLCLK
DECL|RCC_TIM16CLK_PLLCLK|macro|RCC_TIM16CLK_PLLCLK
DECL|RCC_TIM17CLK_HCLK|macro|RCC_TIM17CLK_HCLK
DECL|RCC_TIM17CLK_HCLK|macro|RCC_TIM17CLK_HCLK
DECL|RCC_TIM17CLK_PLLCLK|macro|RCC_TIM17CLK_PLLCLK
DECL|RCC_TIM17CLK_PLLCLK|macro|RCC_TIM17CLK_PLLCLK
DECL|RCC_TIM1CLK_HCLK|macro|RCC_TIM1CLK_HCLK
DECL|RCC_TIM1CLK_HCLK|macro|RCC_TIM1CLK_HCLK
DECL|RCC_TIM1CLK_HCLK|macro|RCC_TIM1CLK_HCLK
DECL|RCC_TIM1CLK_HCLK|macro|RCC_TIM1CLK_HCLK
DECL|RCC_TIM1CLK_PLLCLK|macro|RCC_TIM1CLK_PLLCLK
DECL|RCC_TIM1CLK_PLLCLK|macro|RCC_TIM1CLK_PLLCLK
DECL|RCC_TIM1CLK_PLLCLK|macro|RCC_TIM1CLK_PLLCLK
DECL|RCC_TIM1CLK_PLLCLK|macro|RCC_TIM1CLK_PLLCLK
DECL|RCC_TIM20CLK_HCLK|macro|RCC_TIM20CLK_HCLK
DECL|RCC_TIM20CLK_PLLCLK|macro|RCC_TIM20CLK_PLLCLK
DECL|RCC_TIM2CLK_HCLK|macro|RCC_TIM2CLK_HCLK
DECL|RCC_TIM2CLK_PLLCLK|macro|RCC_TIM2CLK_PLLCLK
DECL|RCC_TIM34CLK_HCLK|macro|RCC_TIM34CLK_HCLK
DECL|RCC_TIM34CLK_PLLCLK|macro|RCC_TIM34CLK_PLLCLK
DECL|RCC_TIM8CLK_HCLK|macro|RCC_TIM8CLK_HCLK
DECL|RCC_TIM8CLK_PLLCLK|macro|RCC_TIM8CLK_PLLCLK
DECL|RCC_UART4CLKSOURCE_HSI|macro|RCC_UART4CLKSOURCE_HSI
DECL|RCC_UART4CLKSOURCE_HSI|macro|RCC_UART4CLKSOURCE_HSI
DECL|RCC_UART4CLKSOURCE_LSE|macro|RCC_UART4CLKSOURCE_LSE
DECL|RCC_UART4CLKSOURCE_LSE|macro|RCC_UART4CLKSOURCE_LSE
DECL|RCC_UART4CLKSOURCE_PCLK1|macro|RCC_UART4CLKSOURCE_PCLK1
DECL|RCC_UART4CLKSOURCE_PCLK1|macro|RCC_UART4CLKSOURCE_PCLK1
DECL|RCC_UART4CLKSOURCE_SYSCLK|macro|RCC_UART4CLKSOURCE_SYSCLK
DECL|RCC_UART4CLKSOURCE_SYSCLK|macro|RCC_UART4CLKSOURCE_SYSCLK
DECL|RCC_UART5CLKSOURCE_HSI|macro|RCC_UART5CLKSOURCE_HSI
DECL|RCC_UART5CLKSOURCE_HSI|macro|RCC_UART5CLKSOURCE_HSI
DECL|RCC_UART5CLKSOURCE_LSE|macro|RCC_UART5CLKSOURCE_LSE
DECL|RCC_UART5CLKSOURCE_LSE|macro|RCC_UART5CLKSOURCE_LSE
DECL|RCC_UART5CLKSOURCE_PCLK1|macro|RCC_UART5CLKSOURCE_PCLK1
DECL|RCC_UART5CLKSOURCE_PCLK1|macro|RCC_UART5CLKSOURCE_PCLK1
DECL|RCC_UART5CLKSOURCE_SYSCLK|macro|RCC_UART5CLKSOURCE_SYSCLK
DECL|RCC_UART5CLKSOURCE_SYSCLK|macro|RCC_UART5CLKSOURCE_SYSCLK
DECL|RCC_USART1CLKSOURCE_HSI|macro|RCC_USART1CLKSOURCE_HSI
DECL|RCC_USART1CLKSOURCE_HSI|macro|RCC_USART1CLKSOURCE_HSI
DECL|RCC_USART1CLKSOURCE_HSI|macro|RCC_USART1CLKSOURCE_HSI
DECL|RCC_USART1CLKSOURCE_HSI|macro|RCC_USART1CLKSOURCE_HSI
DECL|RCC_USART1CLKSOURCE_HSI|macro|RCC_USART1CLKSOURCE_HSI
DECL|RCC_USART1CLKSOURCE_LSE|macro|RCC_USART1CLKSOURCE_LSE
DECL|RCC_USART1CLKSOURCE_LSE|macro|RCC_USART1CLKSOURCE_LSE
DECL|RCC_USART1CLKSOURCE_LSE|macro|RCC_USART1CLKSOURCE_LSE
DECL|RCC_USART1CLKSOURCE_LSE|macro|RCC_USART1CLKSOURCE_LSE
DECL|RCC_USART1CLKSOURCE_LSE|macro|RCC_USART1CLKSOURCE_LSE
DECL|RCC_USART1CLKSOURCE_PCLK1|macro|RCC_USART1CLKSOURCE_PCLK1
DECL|RCC_USART1CLKSOURCE_PCLK1|macro|RCC_USART1CLKSOURCE_PCLK1
DECL|RCC_USART1CLKSOURCE_PCLK2|macro|RCC_USART1CLKSOURCE_PCLK2
DECL|RCC_USART1CLKSOURCE_PCLK2|macro|RCC_USART1CLKSOURCE_PCLK2
DECL|RCC_USART1CLKSOURCE_PCLK2|macro|RCC_USART1CLKSOURCE_PCLK2
DECL|RCC_USART1CLKSOURCE_SYSCLK|macro|RCC_USART1CLKSOURCE_SYSCLK
DECL|RCC_USART1CLKSOURCE_SYSCLK|macro|RCC_USART1CLKSOURCE_SYSCLK
DECL|RCC_USART1CLKSOURCE_SYSCLK|macro|RCC_USART1CLKSOURCE_SYSCLK
DECL|RCC_USART1CLKSOURCE_SYSCLK|macro|RCC_USART1CLKSOURCE_SYSCLK
DECL|RCC_USART1CLKSOURCE_SYSCLK|macro|RCC_USART1CLKSOURCE_SYSCLK
DECL|RCC_USBCLKSOURCE_PLL_DIV1_5|macro|RCC_USBCLKSOURCE_PLL_DIV1_5
DECL|RCC_USBCLKSOURCE_PLL|macro|RCC_USBCLKSOURCE_PLL
DECL|RTCClockSelection|member|uint32_t RTCClockSelection; /*!< Specifies RTC Clock Prescalers Selection
DECL|RTCClockSelection|member|uint32_t RTCClockSelection; /*!< Specifies RTC Clock Prescalers Selection
DECL|RTCClockSelection|member|uint32_t RTCClockSelection; /*!< Specifies RTC Clock Prescalers Selection
DECL|RTCClockSelection|member|uint32_t RTCClockSelection; /*!< Specifies RTC Clock Prescalers Selection
DECL|RTCClockSelection|member|uint32_t RTCClockSelection; /*!< Specifies RTC Clock Prescalers Selection
DECL|RTCClockSelection|member|uint32_t RTCClockSelection; /*!< Specifies RTC Clock Prescalers Selection
DECL|RTCClockSelection|member|uint32_t RTCClockSelection; /*!< Specifies RTC Clock Prescalers Selection
DECL|RTCClockSelection|member|uint32_t RTCClockSelection; /*!< Specifies RTC Clock Prescalers Selection
DECL|RTCClockSelection|member|uint32_t RTCClockSelection; /*!< Specifies RTC Clock Prescalers Selection
DECL|RTCClockSelection|member|uint32_t RTCClockSelection; /*!< Specifies RTC Clock Prescalers Selection
DECL|RTCClockSelection|member|uint32_t RTCClockSelection; /*!< Specifies RTC Clock Prescalers Selection
DECL|RTCClockSelection|member|uint32_t RTCClockSelection; /*!< Specifies RTC Clock Prescalers Selection
DECL|RTCClockSelection|member|uint32_t RTCClockSelection; /*!< Specifies RTC Clock Prescalers Selection
DECL|SdadcClockSelection|member|uint32_t SdadcClockSelection; /*!< SDADC clock prescaler
DECL|SdadcClockSelection|member|uint32_t SdadcClockSelection; /*!< SDADC clock prescaler
DECL|Tim15ClockSelection|member|uint32_t Tim15ClockSelection; /*!< TIM15 clock source
DECL|Tim15ClockSelection|member|uint32_t Tim15ClockSelection; /*!< TIM15 clock source
DECL|Tim15ClockSelection|member|uint32_t Tim15ClockSelection; /*!< TIM15 clock source
DECL|Tim15ClockSelection|member|uint32_t Tim15ClockSelection; /*!< TIM15 clock source
DECL|Tim15ClockSelection|member|uint32_t Tim15ClockSelection; /*!< TIM15 clock source
DECL|Tim16ClockSelection|member|uint32_t Tim16ClockSelection; /*!< TIM16 clock source
DECL|Tim16ClockSelection|member|uint32_t Tim16ClockSelection; /*!< TIM16 clock source
DECL|Tim16ClockSelection|member|uint32_t Tim16ClockSelection; /*!< TIM16 clock source
DECL|Tim16ClockSelection|member|uint32_t Tim16ClockSelection; /*!< TIM16 clock source
DECL|Tim16ClockSelection|member|uint32_t Tim16ClockSelection; /*!< TIM16 clock source
DECL|Tim17ClockSelection|member|uint32_t Tim17ClockSelection; /*!< TIM17 clock source
DECL|Tim17ClockSelection|member|uint32_t Tim17ClockSelection; /*!< TIM17 clock source
DECL|Tim17ClockSelection|member|uint32_t Tim17ClockSelection; /*!< TIM17 clock source
DECL|Tim17ClockSelection|member|uint32_t Tim17ClockSelection; /*!< TIM17 clock source
DECL|Tim17ClockSelection|member|uint32_t Tim17ClockSelection; /*!< TIM17 clock source
DECL|Tim1ClockSelection|member|uint32_t Tim1ClockSelection; /*!< TIM1 clock source
DECL|Tim1ClockSelection|member|uint32_t Tim1ClockSelection; /*!< TIM1 clock source
DECL|Tim1ClockSelection|member|uint32_t Tim1ClockSelection; /*!< TIM1 clock source
DECL|Tim1ClockSelection|member|uint32_t Tim1ClockSelection; /*!< TIM1 clock source
DECL|Tim1ClockSelection|member|uint32_t Tim1ClockSelection; /*!< TIM1 clock source
DECL|Tim1ClockSelection|member|uint32_t Tim1ClockSelection; /*!< TIM1 clock source
DECL|Tim1ClockSelection|member|uint32_t Tim1ClockSelection; /*!< TIM1 clock source
DECL|Tim1ClockSelection|member|uint32_t Tim1ClockSelection; /*!< TIM1 clock source
DECL|Tim1ClockSelection|member|uint32_t Tim1ClockSelection; /*!< TIM1 clock source
DECL|Tim1ClockSelection|member|uint32_t Tim1ClockSelection; /*!< TIM1 clock source
DECL|Tim1ClockSelection|member|uint32_t Tim1ClockSelection; /*!< TIM1 clock source
DECL|Tim20ClockSelection|member|uint32_t Tim20ClockSelection; /*!< TIM20 clock source
DECL|Tim20ClockSelection|member|uint32_t Tim20ClockSelection; /*!< TIM20 clock source
DECL|Tim2ClockSelection|member|uint32_t Tim2ClockSelection; /*!< TIM2 clock source
DECL|Tim2ClockSelection|member|uint32_t Tim2ClockSelection; /*!< TIM2 clock source
DECL|Tim2ClockSelection|member|uint32_t Tim2ClockSelection; /*!< TIM2 clock source
DECL|Tim34ClockSelection|member|uint32_t Tim34ClockSelection; /*!< TIM3 & TIM4 clock source
DECL|Tim34ClockSelection|member|uint32_t Tim34ClockSelection; /*!< TIM3 & TIM4 clock source
DECL|Tim34ClockSelection|member|uint32_t Tim34ClockSelection; /*!< TIM3 & TIM4 clock source
DECL|Tim8ClockSelection|member|uint32_t Tim8ClockSelection; /*!< TIM8 clock source
DECL|Tim8ClockSelection|member|uint32_t Tim8ClockSelection; /*!< TIM8 clock source
DECL|Tim8ClockSelection|member|uint32_t Tim8ClockSelection; /*!< TIM8 clock source
DECL|Tim8ClockSelection|member|uint32_t Tim8ClockSelection; /*!< TIM8 clock source
DECL|USBClockSelection|member|uint32_t USBClockSelection; /*!< USB clock source
DECL|USBClockSelection|member|uint32_t USBClockSelection; /*!< USB clock source
DECL|USBClockSelection|member|uint32_t USBClockSelection; /*!< USB clock source
DECL|USBClockSelection|member|uint32_t USBClockSelection; /*!< USB clock source
DECL|USBClockSelection|member|uint32_t USBClockSelection; /*!< USB clock source
DECL|USBClockSelection|member|uint32_t USBClockSelection; /*!< USB clock source
DECL|Uart4ClockSelection|member|uint32_t Uart4ClockSelection; /*!< UART4 clock source
DECL|Uart4ClockSelection|member|uint32_t Uart4ClockSelection; /*!< UART4 clock source
DECL|Uart4ClockSelection|member|uint32_t Uart4ClockSelection; /*!< UART4 clock source
DECL|Uart4ClockSelection|member|uint32_t Uart4ClockSelection; /*!< UART4 clock source
DECL|Uart4ClockSelection|member|uint32_t Uart4ClockSelection; /*!< UART4 clock source
DECL|Uart4ClockSelection|member|uint32_t Uart4ClockSelection; /*!< UART4 clock source
DECL|Uart5ClockSelection|member|uint32_t Uart5ClockSelection; /*!< UART5 clock source
DECL|Uart5ClockSelection|member|uint32_t Uart5ClockSelection; /*!< UART5 clock source
DECL|Uart5ClockSelection|member|uint32_t Uart5ClockSelection; /*!< UART5 clock source
DECL|Uart5ClockSelection|member|uint32_t Uart5ClockSelection; /*!< UART5 clock source
DECL|Uart5ClockSelection|member|uint32_t Uart5ClockSelection; /*!< UART5 clock source
DECL|Uart5ClockSelection|member|uint32_t Uart5ClockSelection; /*!< UART5 clock source
DECL|Usart1ClockSelection|member|uint32_t Usart1ClockSelection; /*!< USART1 clock source
DECL|Usart1ClockSelection|member|uint32_t Usart1ClockSelection; /*!< USART1 clock source
DECL|Usart1ClockSelection|member|uint32_t Usart1ClockSelection; /*!< USART1 clock source
DECL|Usart1ClockSelection|member|uint32_t Usart1ClockSelection; /*!< USART1 clock source
DECL|Usart1ClockSelection|member|uint32_t Usart1ClockSelection; /*!< USART1 clock source
DECL|Usart1ClockSelection|member|uint32_t Usart1ClockSelection; /*!< USART1 clock source
DECL|Usart1ClockSelection|member|uint32_t Usart1ClockSelection; /*!< USART1 clock source
DECL|Usart1ClockSelection|member|uint32_t Usart1ClockSelection; /*!< USART1 clock source
DECL|Usart1ClockSelection|member|uint32_t Usart1ClockSelection; /*!< USART1 clock source
DECL|Usart1ClockSelection|member|uint32_t Usart1ClockSelection; /*!< USART1 clock source
DECL|Usart1ClockSelection|member|uint32_t Usart1ClockSelection; /*!< USART1 clock source
DECL|Usart1ClockSelection|member|uint32_t Usart1ClockSelection; /*!< USART1 clock source
DECL|Usart1ClockSelection|member|uint32_t Usart1ClockSelection; /*!< USART1 clock source
DECL|Usart2ClockSelection|member|uint32_t Usart2ClockSelection; /*!< USART2 clock source
DECL|Usart2ClockSelection|member|uint32_t Usart2ClockSelection; /*!< USART2 clock source
DECL|Usart2ClockSelection|member|uint32_t Usart2ClockSelection; /*!< USART2 clock source
DECL|Usart2ClockSelection|member|uint32_t Usart2ClockSelection; /*!< USART2 clock source
DECL|Usart2ClockSelection|member|uint32_t Usart2ClockSelection; /*!< USART2 clock source
DECL|Usart2ClockSelection|member|uint32_t Usart2ClockSelection; /*!< USART2 clock source
DECL|Usart2ClockSelection|member|uint32_t Usart2ClockSelection; /*!< USART2 clock source
DECL|Usart2ClockSelection|member|uint32_t Usart2ClockSelection; /*!< USART2 clock source
DECL|Usart3ClockSelection|member|uint32_t Usart3ClockSelection; /*!< USART3 clock source
DECL|Usart3ClockSelection|member|uint32_t Usart3ClockSelection; /*!< USART3 clock source
DECL|Usart3ClockSelection|member|uint32_t Usart3ClockSelection; /*!< USART3 clock source
DECL|Usart3ClockSelection|member|uint32_t Usart3ClockSelection; /*!< USART3 clock source
DECL|Usart3ClockSelection|member|uint32_t Usart3ClockSelection; /*!< USART3 clock source
DECL|Usart3ClockSelection|member|uint32_t Usart3ClockSelection; /*!< USART3 clock source
DECL|Usart3ClockSelection|member|uint32_t Usart3ClockSelection; /*!< USART3 clock source
DECL|Usart3ClockSelection|member|uint32_t Usart3ClockSelection; /*!< USART3 clock source
DECL|__HAL_RCC_ADC12_CLK_DISABLE|macro|__HAL_RCC_ADC12_CLK_DISABLE
DECL|__HAL_RCC_ADC12_CLK_DISABLE|macro|__HAL_RCC_ADC12_CLK_DISABLE
DECL|__HAL_RCC_ADC12_CLK_ENABLE|macro|__HAL_RCC_ADC12_CLK_ENABLE
DECL|__HAL_RCC_ADC12_CLK_ENABLE|macro|__HAL_RCC_ADC12_CLK_ENABLE
DECL|__HAL_RCC_ADC12_CONFIG|macro|__HAL_RCC_ADC12_CONFIG
DECL|__HAL_RCC_ADC12_CONFIG|macro|__HAL_RCC_ADC12_CONFIG
DECL|__HAL_RCC_ADC12_FORCE_RESET|macro|__HAL_RCC_ADC12_FORCE_RESET
DECL|__HAL_RCC_ADC12_FORCE_RESET|macro|__HAL_RCC_ADC12_FORCE_RESET
DECL|__HAL_RCC_ADC12_IS_CLK_DISABLED|macro|__HAL_RCC_ADC12_IS_CLK_DISABLED
DECL|__HAL_RCC_ADC12_IS_CLK_DISABLED|macro|__HAL_RCC_ADC12_IS_CLK_DISABLED
DECL|__HAL_RCC_ADC12_IS_CLK_ENABLED|macro|__HAL_RCC_ADC12_IS_CLK_ENABLED
DECL|__HAL_RCC_ADC12_IS_CLK_ENABLED|macro|__HAL_RCC_ADC12_IS_CLK_ENABLED
DECL|__HAL_RCC_ADC12_RELEASE_RESET|macro|__HAL_RCC_ADC12_RELEASE_RESET
DECL|__HAL_RCC_ADC12_RELEASE_RESET|macro|__HAL_RCC_ADC12_RELEASE_RESET
DECL|__HAL_RCC_ADC1_CLK_DISABLE|macro|__HAL_RCC_ADC1_CLK_DISABLE
DECL|__HAL_RCC_ADC1_CLK_DISABLE|macro|__HAL_RCC_ADC1_CLK_DISABLE
DECL|__HAL_RCC_ADC1_CLK_DISABLE|macro|__HAL_RCC_ADC1_CLK_DISABLE
DECL|__HAL_RCC_ADC1_CLK_DISABLE|macro|__HAL_RCC_ADC1_CLK_DISABLE
DECL|__HAL_RCC_ADC1_CLK_ENABLE|macro|__HAL_RCC_ADC1_CLK_ENABLE
DECL|__HAL_RCC_ADC1_CLK_ENABLE|macro|__HAL_RCC_ADC1_CLK_ENABLE
DECL|__HAL_RCC_ADC1_CLK_ENABLE|macro|__HAL_RCC_ADC1_CLK_ENABLE
DECL|__HAL_RCC_ADC1_CLK_ENABLE|macro|__HAL_RCC_ADC1_CLK_ENABLE
DECL|__HAL_RCC_ADC1_CONFIG|macro|__HAL_RCC_ADC1_CONFIG
DECL|__HAL_RCC_ADC1_CONFIG|macro|__HAL_RCC_ADC1_CONFIG
DECL|__HAL_RCC_ADC1_FORCE_RESET|macro|__HAL_RCC_ADC1_FORCE_RESET
DECL|__HAL_RCC_ADC1_FORCE_RESET|macro|__HAL_RCC_ADC1_FORCE_RESET
DECL|__HAL_RCC_ADC1_FORCE_RESET|macro|__HAL_RCC_ADC1_FORCE_RESET
DECL|__HAL_RCC_ADC1_FORCE_RESET|macro|__HAL_RCC_ADC1_FORCE_RESET
DECL|__HAL_RCC_ADC1_IS_CLK_DISABLED|macro|__HAL_RCC_ADC1_IS_CLK_DISABLED
DECL|__HAL_RCC_ADC1_IS_CLK_DISABLED|macro|__HAL_RCC_ADC1_IS_CLK_DISABLED
DECL|__HAL_RCC_ADC1_IS_CLK_ENABLED|macro|__HAL_RCC_ADC1_IS_CLK_ENABLED
DECL|__HAL_RCC_ADC1_IS_CLK_ENABLED|macro|__HAL_RCC_ADC1_IS_CLK_ENABLED
DECL|__HAL_RCC_ADC1_RELEASE_RESET|macro|__HAL_RCC_ADC1_RELEASE_RESET
DECL|__HAL_RCC_ADC1_RELEASE_RESET|macro|__HAL_RCC_ADC1_RELEASE_RESET
DECL|__HAL_RCC_ADC1_RELEASE_RESET|macro|__HAL_RCC_ADC1_RELEASE_RESET
DECL|__HAL_RCC_ADC1_RELEASE_RESET|macro|__HAL_RCC_ADC1_RELEASE_RESET
DECL|__HAL_RCC_ADC2_CLK_DISABLE|macro|__HAL_RCC_ADC2_CLK_DISABLE
DECL|__HAL_RCC_ADC2_CLK_DISABLE|macro|__HAL_RCC_ADC2_CLK_DISABLE
DECL|__HAL_RCC_ADC2_CLK_ENABLE|macro|__HAL_RCC_ADC2_CLK_ENABLE
DECL|__HAL_RCC_ADC2_CLK_ENABLE|macro|__HAL_RCC_ADC2_CLK_ENABLE
DECL|__HAL_RCC_ADC2_FORCE_RESET|macro|__HAL_RCC_ADC2_FORCE_RESET
DECL|__HAL_RCC_ADC2_FORCE_RESET|macro|__HAL_RCC_ADC2_FORCE_RESET
DECL|__HAL_RCC_ADC2_RELEASE_RESET|macro|__HAL_RCC_ADC2_RELEASE_RESET
DECL|__HAL_RCC_ADC2_RELEASE_RESET|macro|__HAL_RCC_ADC2_RELEASE_RESET
DECL|__HAL_RCC_ADC34_CLK_DISABLE|macro|__HAL_RCC_ADC34_CLK_DISABLE
DECL|__HAL_RCC_ADC34_CLK_ENABLE|macro|__HAL_RCC_ADC34_CLK_ENABLE
DECL|__HAL_RCC_ADC34_CONFIG|macro|__HAL_RCC_ADC34_CONFIG
DECL|__HAL_RCC_ADC34_FORCE_RESET|macro|__HAL_RCC_ADC34_FORCE_RESET
DECL|__HAL_RCC_ADC34_IS_CLK_DISABLED|macro|__HAL_RCC_ADC34_IS_CLK_DISABLED
DECL|__HAL_RCC_ADC34_IS_CLK_ENABLED|macro|__HAL_RCC_ADC34_IS_CLK_ENABLED
DECL|__HAL_RCC_ADC34_RELEASE_RESET|macro|__HAL_RCC_ADC34_RELEASE_RESET
DECL|__HAL_RCC_CAN1_CLK_DISABLE|macro|__HAL_RCC_CAN1_CLK_DISABLE
DECL|__HAL_RCC_CAN1_CLK_ENABLE|macro|__HAL_RCC_CAN1_CLK_ENABLE
DECL|__HAL_RCC_CAN1_FORCE_RESET|macro|__HAL_RCC_CAN1_FORCE_RESET
DECL|__HAL_RCC_CAN1_IS_CLK_DISABLED|macro|__HAL_RCC_CAN1_IS_CLK_DISABLED
DECL|__HAL_RCC_CAN1_IS_CLK_ENABLED|macro|__HAL_RCC_CAN1_IS_CLK_ENABLED
DECL|__HAL_RCC_CAN1_RELEASE_RESET|macro|__HAL_RCC_CAN1_RELEASE_RESET
DECL|__HAL_RCC_CEC_CLK_DISABLE|macro|__HAL_RCC_CEC_CLK_DISABLE
DECL|__HAL_RCC_CEC_CLK_ENABLE|macro|__HAL_RCC_CEC_CLK_ENABLE
DECL|__HAL_RCC_CEC_CONFIG|macro|__HAL_RCC_CEC_CONFIG
DECL|__HAL_RCC_CEC_FORCE_RESET|macro|__HAL_RCC_CEC_FORCE_RESET
DECL|__HAL_RCC_CEC_IS_CLK_DISABLED|macro|__HAL_RCC_CEC_IS_CLK_DISABLED
DECL|__HAL_RCC_CEC_IS_CLK_ENABLED|macro|__HAL_RCC_CEC_IS_CLK_ENABLED
DECL|__HAL_RCC_CEC_RELEASE_RESET|macro|__HAL_RCC_CEC_RELEASE_RESET
DECL|__HAL_RCC_DAC2_CLK_DISABLE|macro|__HAL_RCC_DAC2_CLK_DISABLE
DECL|__HAL_RCC_DAC2_CLK_DISABLE|macro|__HAL_RCC_DAC2_CLK_DISABLE
DECL|__HAL_RCC_DAC2_CLK_ENABLE|macro|__HAL_RCC_DAC2_CLK_ENABLE
DECL|__HAL_RCC_DAC2_CLK_ENABLE|macro|__HAL_RCC_DAC2_CLK_ENABLE
DECL|__HAL_RCC_DAC2_FORCE_RESET|macro|__HAL_RCC_DAC2_FORCE_RESET
DECL|__HAL_RCC_DAC2_FORCE_RESET|macro|__HAL_RCC_DAC2_FORCE_RESET
DECL|__HAL_RCC_DAC2_IS_CLK_DISABLED|macro|__HAL_RCC_DAC2_IS_CLK_DISABLED
DECL|__HAL_RCC_DAC2_IS_CLK_DISABLED|macro|__HAL_RCC_DAC2_IS_CLK_DISABLED
DECL|__HAL_RCC_DAC2_IS_CLK_ENABLED|macro|__HAL_RCC_DAC2_IS_CLK_ENABLED
DECL|__HAL_RCC_DAC2_IS_CLK_ENABLED|macro|__HAL_RCC_DAC2_IS_CLK_ENABLED
DECL|__HAL_RCC_DAC2_RELEASE_RESET|macro|__HAL_RCC_DAC2_RELEASE_RESET
DECL|__HAL_RCC_DAC2_RELEASE_RESET|macro|__HAL_RCC_DAC2_RELEASE_RESET
DECL|__HAL_RCC_DMA2_CLK_DISABLE|macro|__HAL_RCC_DMA2_CLK_DISABLE
DECL|__HAL_RCC_DMA2_CLK_DISABLE|macro|__HAL_RCC_DMA2_CLK_DISABLE
DECL|__HAL_RCC_DMA2_CLK_ENABLE|macro|__HAL_RCC_DMA2_CLK_ENABLE
DECL|__HAL_RCC_DMA2_CLK_ENABLE|macro|__HAL_RCC_DMA2_CLK_ENABLE
DECL|__HAL_RCC_DMA2_IS_CLK_DISABLED|macro|__HAL_RCC_DMA2_IS_CLK_DISABLED
DECL|__HAL_RCC_DMA2_IS_CLK_DISABLED|macro|__HAL_RCC_DMA2_IS_CLK_DISABLED
DECL|__HAL_RCC_DMA2_IS_CLK_ENABLED|macro|__HAL_RCC_DMA2_IS_CLK_ENABLED
DECL|__HAL_RCC_DMA2_IS_CLK_ENABLED|macro|__HAL_RCC_DMA2_IS_CLK_ENABLED
DECL|__HAL_RCC_FMC_CLK_DISABLE|macro|__HAL_RCC_FMC_CLK_DISABLE
DECL|__HAL_RCC_FMC_CLK_ENABLE|macro|__HAL_RCC_FMC_CLK_ENABLE
DECL|__HAL_RCC_FMC_FORCE_RESET|macro|__HAL_RCC_FMC_FORCE_RESET
DECL|__HAL_RCC_FMC_IS_CLK_DISABLED|macro|__HAL_RCC_FMC_IS_CLK_DISABLED
DECL|__HAL_RCC_FMC_IS_CLK_ENABLED|macro|__HAL_RCC_FMC_IS_CLK_ENABLED
DECL|__HAL_RCC_FMC_RELEASE_RESET|macro|__HAL_RCC_FMC_RELEASE_RESET
DECL|__HAL_RCC_GET_ADC12_SOURCE|macro|__HAL_RCC_GET_ADC12_SOURCE
DECL|__HAL_RCC_GET_ADC12_SOURCE|macro|__HAL_RCC_GET_ADC12_SOURCE
DECL|__HAL_RCC_GET_ADC1_SOURCE|macro|__HAL_RCC_GET_ADC1_SOURCE
DECL|__HAL_RCC_GET_ADC1_SOURCE|macro|__HAL_RCC_GET_ADC1_SOURCE
DECL|__HAL_RCC_GET_ADC34_SOURCE|macro|__HAL_RCC_GET_ADC34_SOURCE
DECL|__HAL_RCC_GET_CEC_SOURCE|macro|__HAL_RCC_GET_CEC_SOURCE
DECL|__HAL_RCC_GET_HRTIM1_SOURCE|macro|__HAL_RCC_GET_HRTIM1_SOURCE
DECL|__HAL_RCC_GET_I2C2_SOURCE|macro|__HAL_RCC_GET_I2C2_SOURCE
DECL|__HAL_RCC_GET_I2C2_SOURCE|macro|__HAL_RCC_GET_I2C2_SOURCE
DECL|__HAL_RCC_GET_I2C2_SOURCE|macro|__HAL_RCC_GET_I2C2_SOURCE
DECL|__HAL_RCC_GET_I2C3_SOURCE|macro|__HAL_RCC_GET_I2C3_SOURCE
DECL|__HAL_RCC_GET_I2C3_SOURCE|macro|__HAL_RCC_GET_I2C3_SOURCE
DECL|__HAL_RCC_GET_I2S_SOURCE|macro|__HAL_RCC_GET_I2S_SOURCE
DECL|__HAL_RCC_GET_I2S_SOURCE|macro|__HAL_RCC_GET_I2S_SOURCE
DECL|__HAL_RCC_GET_SDADC_SOURCE|macro|__HAL_RCC_GET_SDADC_SOURCE
DECL|__HAL_RCC_GET_TIM15_SOURCE|macro|__HAL_RCC_GET_TIM15_SOURCE
DECL|__HAL_RCC_GET_TIM15_SOURCE|macro|__HAL_RCC_GET_TIM15_SOURCE
DECL|__HAL_RCC_GET_TIM16_SOURCE|macro|__HAL_RCC_GET_TIM16_SOURCE
DECL|__HAL_RCC_GET_TIM16_SOURCE|macro|__HAL_RCC_GET_TIM16_SOURCE
DECL|__HAL_RCC_GET_TIM17_SOURCE|macro|__HAL_RCC_GET_TIM17_SOURCE
DECL|__HAL_RCC_GET_TIM17_SOURCE|macro|__HAL_RCC_GET_TIM17_SOURCE
DECL|__HAL_RCC_GET_TIM1_SOURCE|macro|__HAL_RCC_GET_TIM1_SOURCE
DECL|__HAL_RCC_GET_TIM1_SOURCE|macro|__HAL_RCC_GET_TIM1_SOURCE
DECL|__HAL_RCC_GET_TIM1_SOURCE|macro|__HAL_RCC_GET_TIM1_SOURCE
DECL|__HAL_RCC_GET_TIM20_SOURCE|macro|__HAL_RCC_GET_TIM20_SOURCE
DECL|__HAL_RCC_GET_TIM2_SOURCE|macro|__HAL_RCC_GET_TIM2_SOURCE
DECL|__HAL_RCC_GET_TIM34_SOURCE|macro|__HAL_RCC_GET_TIM34_SOURCE
DECL|__HAL_RCC_GET_TIM8_SOURCE|macro|__HAL_RCC_GET_TIM8_SOURCE
DECL|__HAL_RCC_GET_UART4_SOURCE|macro|__HAL_RCC_GET_UART4_SOURCE
DECL|__HAL_RCC_GET_UART5_SOURCE|macro|__HAL_RCC_GET_UART5_SOURCE
DECL|__HAL_RCC_GET_USB_SOURCE|macro|__HAL_RCC_GET_USB_SOURCE
DECL|__HAL_RCC_GPIOE_CLK_DISABLE|macro|__HAL_RCC_GPIOE_CLK_DISABLE
DECL|__HAL_RCC_GPIOE_CLK_DISABLE|macro|__HAL_RCC_GPIOE_CLK_DISABLE
DECL|__HAL_RCC_GPIOE_CLK_ENABLE|macro|__HAL_RCC_GPIOE_CLK_ENABLE
DECL|__HAL_RCC_GPIOE_CLK_ENABLE|macro|__HAL_RCC_GPIOE_CLK_ENABLE
DECL|__HAL_RCC_GPIOE_FORCE_RESET|macro|__HAL_RCC_GPIOE_FORCE_RESET
DECL|__HAL_RCC_GPIOE_FORCE_RESET|macro|__HAL_RCC_GPIOE_FORCE_RESET
DECL|__HAL_RCC_GPIOE_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOE_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOE_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOE_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOE_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOE_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOE_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOE_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOE_RELEASE_RESET|macro|__HAL_RCC_GPIOE_RELEASE_RESET
DECL|__HAL_RCC_GPIOE_RELEASE_RESET|macro|__HAL_RCC_GPIOE_RELEASE_RESET
DECL|__HAL_RCC_GPIOG_CLK_DISABLE|macro|__HAL_RCC_GPIOG_CLK_DISABLE
DECL|__HAL_RCC_GPIOG_CLK_ENABLE|macro|__HAL_RCC_GPIOG_CLK_ENABLE
DECL|__HAL_RCC_GPIOG_FORCE_RESET|macro|__HAL_RCC_GPIOG_FORCE_RESET
DECL|__HAL_RCC_GPIOG_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOG_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOG_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOG_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOG_RELEASE_RESET|macro|__HAL_RCC_GPIOG_RELEASE_RESET
DECL|__HAL_RCC_GPIOH_CLK_DISABLE|macro|__HAL_RCC_GPIOH_CLK_DISABLE
DECL|__HAL_RCC_GPIOH_CLK_ENABLE|macro|__HAL_RCC_GPIOH_CLK_ENABLE
DECL|__HAL_RCC_GPIOH_FORCE_RESET|macro|__HAL_RCC_GPIOH_FORCE_RESET
DECL|__HAL_RCC_GPIOH_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOH_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOH_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOH_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOH_RELEASE_RESET|macro|__HAL_RCC_GPIOH_RELEASE_RESET
DECL|__HAL_RCC_HRTIM1_CLK_DISABLE|macro|__HAL_RCC_HRTIM1_CLK_DISABLE
DECL|__HAL_RCC_HRTIM1_CLK_ENABLE|macro|__HAL_RCC_HRTIM1_CLK_ENABLE
DECL|__HAL_RCC_HRTIM1_CONFIG|macro|__HAL_RCC_HRTIM1_CONFIG
DECL|__HAL_RCC_HRTIM1_FORCE_RESET|macro|__HAL_RCC_HRTIM1_FORCE_RESET
DECL|__HAL_RCC_HRTIM1_IS_CLK_DISABLED|macro|__HAL_RCC_HRTIM1_IS_CLK_DISABLED
DECL|__HAL_RCC_HRTIM1_IS_CLK_ENABLED|macro|__HAL_RCC_HRTIM1_IS_CLK_ENABLED
DECL|__HAL_RCC_HRTIM1_RELEASE_RESET|macro|__HAL_RCC_HRTIM1_RELEASE_RESET
DECL|__HAL_RCC_HSE_GET_PREDIV|macro|__HAL_RCC_HSE_GET_PREDIV
DECL|__HAL_RCC_HSE_PREDIV_CONFIG|macro|__HAL_RCC_HSE_PREDIV_CONFIG
DECL|__HAL_RCC_I2C2_CLK_DISABLE|macro|__HAL_RCC_I2C2_CLK_DISABLE
DECL|__HAL_RCC_I2C2_CLK_DISABLE|macro|__HAL_RCC_I2C2_CLK_DISABLE
DECL|__HAL_RCC_I2C2_CLK_DISABLE|macro|__HAL_RCC_I2C2_CLK_DISABLE
DECL|__HAL_RCC_I2C2_CLK_ENABLE|macro|__HAL_RCC_I2C2_CLK_ENABLE
DECL|__HAL_RCC_I2C2_CLK_ENABLE|macro|__HAL_RCC_I2C2_CLK_ENABLE
DECL|__HAL_RCC_I2C2_CLK_ENABLE|macro|__HAL_RCC_I2C2_CLK_ENABLE
DECL|__HAL_RCC_I2C2_CONFIG|macro|__HAL_RCC_I2C2_CONFIG
DECL|__HAL_RCC_I2C2_CONFIG|macro|__HAL_RCC_I2C2_CONFIG
DECL|__HAL_RCC_I2C2_CONFIG|macro|__HAL_RCC_I2C2_CONFIG
DECL|__HAL_RCC_I2C2_FORCE_RESET|macro|__HAL_RCC_I2C2_FORCE_RESET
DECL|__HAL_RCC_I2C2_FORCE_RESET|macro|__HAL_RCC_I2C2_FORCE_RESET
DECL|__HAL_RCC_I2C2_FORCE_RESET|macro|__HAL_RCC_I2C2_FORCE_RESET
DECL|__HAL_RCC_I2C2_IS_CLK_DISABLED|macro|__HAL_RCC_I2C2_IS_CLK_DISABLED
DECL|__HAL_RCC_I2C2_IS_CLK_DISABLED|macro|__HAL_RCC_I2C2_IS_CLK_DISABLED
DECL|__HAL_RCC_I2C2_IS_CLK_DISABLED|macro|__HAL_RCC_I2C2_IS_CLK_DISABLED
DECL|__HAL_RCC_I2C2_IS_CLK_ENABLED|macro|__HAL_RCC_I2C2_IS_CLK_ENABLED
DECL|__HAL_RCC_I2C2_IS_CLK_ENABLED|macro|__HAL_RCC_I2C2_IS_CLK_ENABLED
DECL|__HAL_RCC_I2C2_IS_CLK_ENABLED|macro|__HAL_RCC_I2C2_IS_CLK_ENABLED
DECL|__HAL_RCC_I2C2_RELEASE_RESET|macro|__HAL_RCC_I2C2_RELEASE_RESET
DECL|__HAL_RCC_I2C2_RELEASE_RESET|macro|__HAL_RCC_I2C2_RELEASE_RESET
DECL|__HAL_RCC_I2C2_RELEASE_RESET|macro|__HAL_RCC_I2C2_RELEASE_RESET
DECL|__HAL_RCC_I2C3_CLK_DISABLE|macro|__HAL_RCC_I2C3_CLK_DISABLE
DECL|__HAL_RCC_I2C3_CLK_DISABLE|macro|__HAL_RCC_I2C3_CLK_DISABLE
DECL|__HAL_RCC_I2C3_CLK_ENABLE|macro|__HAL_RCC_I2C3_CLK_ENABLE
DECL|__HAL_RCC_I2C3_CLK_ENABLE|macro|__HAL_RCC_I2C3_CLK_ENABLE
DECL|__HAL_RCC_I2C3_CONFIG|macro|__HAL_RCC_I2C3_CONFIG
DECL|__HAL_RCC_I2C3_CONFIG|macro|__HAL_RCC_I2C3_CONFIG
DECL|__HAL_RCC_I2C3_FORCE_RESET|macro|__HAL_RCC_I2C3_FORCE_RESET
DECL|__HAL_RCC_I2C3_FORCE_RESET|macro|__HAL_RCC_I2C3_FORCE_RESET
DECL|__HAL_RCC_I2C3_IS_CLK_DISABLED|macro|__HAL_RCC_I2C3_IS_CLK_DISABLED
DECL|__HAL_RCC_I2C3_IS_CLK_DISABLED|macro|__HAL_RCC_I2C3_IS_CLK_DISABLED
DECL|__HAL_RCC_I2C3_IS_CLK_ENABLED|macro|__HAL_RCC_I2C3_IS_CLK_ENABLED
DECL|__HAL_RCC_I2C3_IS_CLK_ENABLED|macro|__HAL_RCC_I2C3_IS_CLK_ENABLED
DECL|__HAL_RCC_I2C3_RELEASE_RESET|macro|__HAL_RCC_I2C3_RELEASE_RESET
DECL|__HAL_RCC_I2C3_RELEASE_RESET|macro|__HAL_RCC_I2C3_RELEASE_RESET
DECL|__HAL_RCC_I2S_CONFIG|macro|__HAL_RCC_I2S_CONFIG
DECL|__HAL_RCC_I2S_CONFIG|macro|__HAL_RCC_I2S_CONFIG
DECL|__HAL_RCC_LSEDRIVE_CONFIG|macro|__HAL_RCC_LSEDRIVE_CONFIG
DECL|__HAL_RCC_PLL_CONFIG|macro|__HAL_RCC_PLL_CONFIG
DECL|__HAL_RCC_PLL_CONFIG|macro|__HAL_RCC_PLL_CONFIG
DECL|__HAL_RCC_SDADC1_CLK_DISABLE|macro|__HAL_RCC_SDADC1_CLK_DISABLE
DECL|__HAL_RCC_SDADC1_CLK_ENABLE|macro|__HAL_RCC_SDADC1_CLK_ENABLE
DECL|__HAL_RCC_SDADC1_FORCE_RESET|macro|__HAL_RCC_SDADC1_FORCE_RESET
DECL|__HAL_RCC_SDADC1_IS_CLK_DISABLED|macro|__HAL_RCC_SDADC1_IS_CLK_DISABLED
DECL|__HAL_RCC_SDADC1_IS_CLK_ENABLED|macro|__HAL_RCC_SDADC1_IS_CLK_ENABLED
DECL|__HAL_RCC_SDADC1_RELEASE_RESET|macro|__HAL_RCC_SDADC1_RELEASE_RESET
DECL|__HAL_RCC_SDADC2_CLK_DISABLE|macro|__HAL_RCC_SDADC2_CLK_DISABLE
DECL|__HAL_RCC_SDADC2_CLK_ENABLE|macro|__HAL_RCC_SDADC2_CLK_ENABLE
DECL|__HAL_RCC_SDADC2_FORCE_RESET|macro|__HAL_RCC_SDADC2_FORCE_RESET
DECL|__HAL_RCC_SDADC2_IS_CLK_DISABLED|macro|__HAL_RCC_SDADC2_IS_CLK_DISABLED
DECL|__HAL_RCC_SDADC2_IS_CLK_ENABLED|macro|__HAL_RCC_SDADC2_IS_CLK_ENABLED
DECL|__HAL_RCC_SDADC2_RELEASE_RESET|macro|__HAL_RCC_SDADC2_RELEASE_RESET
DECL|__HAL_RCC_SDADC3_CLK_DISABLE|macro|__HAL_RCC_SDADC3_CLK_DISABLE
DECL|__HAL_RCC_SDADC3_CLK_ENABLE|macro|__HAL_RCC_SDADC3_CLK_ENABLE
DECL|__HAL_RCC_SDADC3_FORCE_RESET|macro|__HAL_RCC_SDADC3_FORCE_RESET
DECL|__HAL_RCC_SDADC3_IS_CLK_DISABLED|macro|__HAL_RCC_SDADC3_IS_CLK_DISABLED
DECL|__HAL_RCC_SDADC3_IS_CLK_ENABLED|macro|__HAL_RCC_SDADC3_IS_CLK_ENABLED
DECL|__HAL_RCC_SDADC3_RELEASE_RESET|macro|__HAL_RCC_SDADC3_RELEASE_RESET
DECL|__HAL_RCC_SDADC_CONFIG|macro|__HAL_RCC_SDADC_CONFIG
DECL|__HAL_RCC_SPI1_CLK_DISABLE|macro|__HAL_RCC_SPI1_CLK_DISABLE
DECL|__HAL_RCC_SPI1_CLK_DISABLE|macro|__HAL_RCC_SPI1_CLK_DISABLE
DECL|__HAL_RCC_SPI1_CLK_DISABLE|macro|__HAL_RCC_SPI1_CLK_DISABLE
DECL|__HAL_RCC_SPI1_CLK_ENABLE|macro|__HAL_RCC_SPI1_CLK_ENABLE
DECL|__HAL_RCC_SPI1_CLK_ENABLE|macro|__HAL_RCC_SPI1_CLK_ENABLE
DECL|__HAL_RCC_SPI1_CLK_ENABLE|macro|__HAL_RCC_SPI1_CLK_ENABLE
DECL|__HAL_RCC_SPI1_FORCE_RESET|macro|__HAL_RCC_SPI1_FORCE_RESET
DECL|__HAL_RCC_SPI1_FORCE_RESET|macro|__HAL_RCC_SPI1_FORCE_RESET
DECL|__HAL_RCC_SPI1_FORCE_RESET|macro|__HAL_RCC_SPI1_FORCE_RESET
DECL|__HAL_RCC_SPI1_IS_CLK_DISABLED|macro|__HAL_RCC_SPI1_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI1_IS_CLK_DISABLED|macro|__HAL_RCC_SPI1_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI1_IS_CLK_DISABLED|macro|__HAL_RCC_SPI1_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI1_IS_CLK_ENABLED|macro|__HAL_RCC_SPI1_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI1_IS_CLK_ENABLED|macro|__HAL_RCC_SPI1_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI1_IS_CLK_ENABLED|macro|__HAL_RCC_SPI1_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI1_RELEASE_RESET|macro|__HAL_RCC_SPI1_RELEASE_RESET
DECL|__HAL_RCC_SPI1_RELEASE_RESET|macro|__HAL_RCC_SPI1_RELEASE_RESET
DECL|__HAL_RCC_SPI1_RELEASE_RESET|macro|__HAL_RCC_SPI1_RELEASE_RESET
DECL|__HAL_RCC_SPI2_CLK_DISABLE|macro|__HAL_RCC_SPI2_CLK_DISABLE
DECL|__HAL_RCC_SPI2_CLK_DISABLE|macro|__HAL_RCC_SPI2_CLK_DISABLE
DECL|__HAL_RCC_SPI2_CLK_DISABLE|macro|__HAL_RCC_SPI2_CLK_DISABLE
DECL|__HAL_RCC_SPI2_CLK_ENABLE|macro|__HAL_RCC_SPI2_CLK_ENABLE
DECL|__HAL_RCC_SPI2_CLK_ENABLE|macro|__HAL_RCC_SPI2_CLK_ENABLE
DECL|__HAL_RCC_SPI2_CLK_ENABLE|macro|__HAL_RCC_SPI2_CLK_ENABLE
DECL|__HAL_RCC_SPI2_FORCE_RESET|macro|__HAL_RCC_SPI2_FORCE_RESET
DECL|__HAL_RCC_SPI2_FORCE_RESET|macro|__HAL_RCC_SPI2_FORCE_RESET
DECL|__HAL_RCC_SPI2_FORCE_RESET|macro|__HAL_RCC_SPI2_FORCE_RESET
DECL|__HAL_RCC_SPI2_IS_CLK_DISABLED|macro|__HAL_RCC_SPI2_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI2_IS_CLK_DISABLED|macro|__HAL_RCC_SPI2_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI2_IS_CLK_DISABLED|macro|__HAL_RCC_SPI2_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI2_IS_CLK_ENABLED|macro|__HAL_RCC_SPI2_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI2_IS_CLK_ENABLED|macro|__HAL_RCC_SPI2_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI2_IS_CLK_ENABLED|macro|__HAL_RCC_SPI2_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI2_RELEASE_RESET|macro|__HAL_RCC_SPI2_RELEASE_RESET
DECL|__HAL_RCC_SPI2_RELEASE_RESET|macro|__HAL_RCC_SPI2_RELEASE_RESET
DECL|__HAL_RCC_SPI2_RELEASE_RESET|macro|__HAL_RCC_SPI2_RELEASE_RESET
DECL|__HAL_RCC_SPI3_CLK_DISABLE|macro|__HAL_RCC_SPI3_CLK_DISABLE
DECL|__HAL_RCC_SPI3_CLK_DISABLE|macro|__HAL_RCC_SPI3_CLK_DISABLE
DECL|__HAL_RCC_SPI3_CLK_DISABLE|macro|__HAL_RCC_SPI3_CLK_DISABLE
DECL|__HAL_RCC_SPI3_CLK_ENABLE|macro|__HAL_RCC_SPI3_CLK_ENABLE
DECL|__HAL_RCC_SPI3_CLK_ENABLE|macro|__HAL_RCC_SPI3_CLK_ENABLE
DECL|__HAL_RCC_SPI3_CLK_ENABLE|macro|__HAL_RCC_SPI3_CLK_ENABLE
DECL|__HAL_RCC_SPI3_FORCE_RESET|macro|__HAL_RCC_SPI3_FORCE_RESET
DECL|__HAL_RCC_SPI3_FORCE_RESET|macro|__HAL_RCC_SPI3_FORCE_RESET
DECL|__HAL_RCC_SPI3_FORCE_RESET|macro|__HAL_RCC_SPI3_FORCE_RESET
DECL|__HAL_RCC_SPI3_IS_CLK_DISABLED|macro|__HAL_RCC_SPI3_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI3_IS_CLK_DISABLED|macro|__HAL_RCC_SPI3_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI3_IS_CLK_DISABLED|macro|__HAL_RCC_SPI3_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI3_IS_CLK_ENABLED|macro|__HAL_RCC_SPI3_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI3_IS_CLK_ENABLED|macro|__HAL_RCC_SPI3_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI3_IS_CLK_ENABLED|macro|__HAL_RCC_SPI3_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI3_RELEASE_RESET|macro|__HAL_RCC_SPI3_RELEASE_RESET
DECL|__HAL_RCC_SPI3_RELEASE_RESET|macro|__HAL_RCC_SPI3_RELEASE_RESET
DECL|__HAL_RCC_SPI3_RELEASE_RESET|macro|__HAL_RCC_SPI3_RELEASE_RESET
DECL|__HAL_RCC_SPI4_CLK_DISABLE|macro|__HAL_RCC_SPI4_CLK_DISABLE
DECL|__HAL_RCC_SPI4_CLK_ENABLE|macro|__HAL_RCC_SPI4_CLK_ENABLE
DECL|__HAL_RCC_SPI4_FORCE_RESET|macro|__HAL_RCC_SPI4_FORCE_RESET
DECL|__HAL_RCC_SPI4_IS_CLK_DISABLED|macro|__HAL_RCC_SPI4_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI4_IS_CLK_ENABLED|macro|__HAL_RCC_SPI4_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI4_RELEASE_RESET|macro|__HAL_RCC_SPI4_RELEASE_RESET
DECL|__HAL_RCC_TIM12_CLK_DISABLE|macro|__HAL_RCC_TIM12_CLK_DISABLE
DECL|__HAL_RCC_TIM12_CLK_ENABLE|macro|__HAL_RCC_TIM12_CLK_ENABLE
DECL|__HAL_RCC_TIM12_FORCE_RESET|macro|__HAL_RCC_TIM12_FORCE_RESET
DECL|__HAL_RCC_TIM12_IS_CLK_DISABLED|macro|__HAL_RCC_TIM12_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM12_IS_CLK_ENABLED|macro|__HAL_RCC_TIM12_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM12_RELEASE_RESET|macro|__HAL_RCC_TIM12_RELEASE_RESET
DECL|__HAL_RCC_TIM13_CLK_DISABLE|macro|__HAL_RCC_TIM13_CLK_DISABLE
DECL|__HAL_RCC_TIM13_CLK_ENABLE|macro|__HAL_RCC_TIM13_CLK_ENABLE
DECL|__HAL_RCC_TIM13_FORCE_RESET|macro|__HAL_RCC_TIM13_FORCE_RESET
DECL|__HAL_RCC_TIM13_IS_CLK_DISABLED|macro|__HAL_RCC_TIM13_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM13_IS_CLK_ENABLED|macro|__HAL_RCC_TIM13_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM13_RELEASE_RESET|macro|__HAL_RCC_TIM13_RELEASE_RESET
DECL|__HAL_RCC_TIM14_CLK_DISABLE|macro|__HAL_RCC_TIM14_CLK_DISABLE
DECL|__HAL_RCC_TIM14_CLK_ENABLE|macro|__HAL_RCC_TIM14_CLK_ENABLE
DECL|__HAL_RCC_TIM14_FORCE_RESET|macro|__HAL_RCC_TIM14_FORCE_RESET
DECL|__HAL_RCC_TIM14_IS_CLK_DISABLED|macro|__HAL_RCC_TIM14_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM14_IS_CLK_ENABLED|macro|__HAL_RCC_TIM14_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM14_RELEASE_RESET|macro|__HAL_RCC_TIM14_RELEASE_RESET
DECL|__HAL_RCC_TIM15_CONFIG|macro|__HAL_RCC_TIM15_CONFIG
DECL|__HAL_RCC_TIM15_CONFIG|macro|__HAL_RCC_TIM15_CONFIG
DECL|__HAL_RCC_TIM16_CONFIG|macro|__HAL_RCC_TIM16_CONFIG
DECL|__HAL_RCC_TIM16_CONFIG|macro|__HAL_RCC_TIM16_CONFIG
DECL|__HAL_RCC_TIM17_CONFIG|macro|__HAL_RCC_TIM17_CONFIG
DECL|__HAL_RCC_TIM17_CONFIG|macro|__HAL_RCC_TIM17_CONFIG
DECL|__HAL_RCC_TIM18_CLK_DISABLE|macro|__HAL_RCC_TIM18_CLK_DISABLE
DECL|__HAL_RCC_TIM18_CLK_ENABLE|macro|__HAL_RCC_TIM18_CLK_ENABLE
DECL|__HAL_RCC_TIM18_FORCE_RESET|macro|__HAL_RCC_TIM18_FORCE_RESET
DECL|__HAL_RCC_TIM18_IS_CLK_DISABLED|macro|__HAL_RCC_TIM18_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM18_IS_CLK_ENABLED|macro|__HAL_RCC_TIM18_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM18_RELEASE_RESET|macro|__HAL_RCC_TIM18_RELEASE_RESET
DECL|__HAL_RCC_TIM19_CLK_DISABLE|macro|__HAL_RCC_TIM19_CLK_DISABLE
DECL|__HAL_RCC_TIM19_CLK_ENABLE|macro|__HAL_RCC_TIM19_CLK_ENABLE
DECL|__HAL_RCC_TIM19_FORCE_RESET|macro|__HAL_RCC_TIM19_FORCE_RESET
DECL|__HAL_RCC_TIM19_IS_CLK_DISABLED|macro|__HAL_RCC_TIM19_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM19_IS_CLK_ENABLED|macro|__HAL_RCC_TIM19_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM19_RELEASE_RESET|macro|__HAL_RCC_TIM19_RELEASE_RESET
DECL|__HAL_RCC_TIM1_CLK_DISABLE|macro|__HAL_RCC_TIM1_CLK_DISABLE
DECL|__HAL_RCC_TIM1_CLK_ENABLE|macro|__HAL_RCC_TIM1_CLK_ENABLE
DECL|__HAL_RCC_TIM1_CONFIG|macro|__HAL_RCC_TIM1_CONFIG
DECL|__HAL_RCC_TIM1_CONFIG|macro|__HAL_RCC_TIM1_CONFIG
DECL|__HAL_RCC_TIM1_CONFIG|macro|__HAL_RCC_TIM1_CONFIG
DECL|__HAL_RCC_TIM1_FORCE_RESET|macro|__HAL_RCC_TIM1_FORCE_RESET
DECL|__HAL_RCC_TIM1_IS_CLK_DISABLED|macro|__HAL_RCC_TIM1_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM1_IS_CLK_ENABLED|macro|__HAL_RCC_TIM1_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM1_RELEASE_RESET|macro|__HAL_RCC_TIM1_RELEASE_RESET
DECL|__HAL_RCC_TIM20_CLK_DISABLE|macro|__HAL_RCC_TIM20_CLK_DISABLE
DECL|__HAL_RCC_TIM20_CLK_ENABLE|macro|__HAL_RCC_TIM20_CLK_ENABLE
DECL|__HAL_RCC_TIM20_CONFIG|macro|__HAL_RCC_TIM20_CONFIG
DECL|__HAL_RCC_TIM20_FORCE_RESET|macro|__HAL_RCC_TIM20_FORCE_RESET
DECL|__HAL_RCC_TIM20_IS_CLK_DISABLED|macro|__HAL_RCC_TIM20_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM20_IS_CLK_ENABLED|macro|__HAL_RCC_TIM20_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM20_RELEASE_RESET|macro|__HAL_RCC_TIM20_RELEASE_RESET
DECL|__HAL_RCC_TIM2_CONFIG|macro|__HAL_RCC_TIM2_CONFIG
DECL|__HAL_RCC_TIM34_CONFIG|macro|__HAL_RCC_TIM34_CONFIG
DECL|__HAL_RCC_TIM3_CLK_DISABLE|macro|__HAL_RCC_TIM3_CLK_DISABLE
DECL|__HAL_RCC_TIM3_CLK_DISABLE|macro|__HAL_RCC_TIM3_CLK_DISABLE
DECL|__HAL_RCC_TIM3_CLK_DISABLE|macro|__HAL_RCC_TIM3_CLK_DISABLE
DECL|__HAL_RCC_TIM3_CLK_ENABLE|macro|__HAL_RCC_TIM3_CLK_ENABLE
DECL|__HAL_RCC_TIM3_CLK_ENABLE|macro|__HAL_RCC_TIM3_CLK_ENABLE
DECL|__HAL_RCC_TIM3_CLK_ENABLE|macro|__HAL_RCC_TIM3_CLK_ENABLE
DECL|__HAL_RCC_TIM3_FORCE_RESET|macro|__HAL_RCC_TIM3_FORCE_RESET
DECL|__HAL_RCC_TIM3_FORCE_RESET|macro|__HAL_RCC_TIM3_FORCE_RESET
DECL|__HAL_RCC_TIM3_FORCE_RESET|macro|__HAL_RCC_TIM3_FORCE_RESET
DECL|__HAL_RCC_TIM3_IS_CLK_DISABLED|macro|__HAL_RCC_TIM3_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM3_IS_CLK_DISABLED|macro|__HAL_RCC_TIM3_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM3_IS_CLK_DISABLED|macro|__HAL_RCC_TIM3_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM3_IS_CLK_ENABLED|macro|__HAL_RCC_TIM3_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM3_IS_CLK_ENABLED|macro|__HAL_RCC_TIM3_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM3_IS_CLK_ENABLED|macro|__HAL_RCC_TIM3_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM3_RELEASE_RESET|macro|__HAL_RCC_TIM3_RELEASE_RESET
DECL|__HAL_RCC_TIM3_RELEASE_RESET|macro|__HAL_RCC_TIM3_RELEASE_RESET
DECL|__HAL_RCC_TIM3_RELEASE_RESET|macro|__HAL_RCC_TIM3_RELEASE_RESET
DECL|__HAL_RCC_TIM4_CLK_DISABLE|macro|__HAL_RCC_TIM4_CLK_DISABLE
DECL|__HAL_RCC_TIM4_CLK_DISABLE|macro|__HAL_RCC_TIM4_CLK_DISABLE
DECL|__HAL_RCC_TIM4_CLK_ENABLE|macro|__HAL_RCC_TIM4_CLK_ENABLE
DECL|__HAL_RCC_TIM4_CLK_ENABLE|macro|__HAL_RCC_TIM4_CLK_ENABLE
DECL|__HAL_RCC_TIM4_FORCE_RESET|macro|__HAL_RCC_TIM4_FORCE_RESET
DECL|__HAL_RCC_TIM4_FORCE_RESET|macro|__HAL_RCC_TIM4_FORCE_RESET
DECL|__HAL_RCC_TIM4_IS_CLK_DISABLED|macro|__HAL_RCC_TIM4_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM4_IS_CLK_DISABLED|macro|__HAL_RCC_TIM4_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM4_IS_CLK_ENABLED|macro|__HAL_RCC_TIM4_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM4_IS_CLK_ENABLED|macro|__HAL_RCC_TIM4_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM4_RELEASE_RESET|macro|__HAL_RCC_TIM4_RELEASE_RESET
DECL|__HAL_RCC_TIM4_RELEASE_RESET|macro|__HAL_RCC_TIM4_RELEASE_RESET
DECL|__HAL_RCC_TIM5_CLK_DISABLE|macro|__HAL_RCC_TIM5_CLK_DISABLE
DECL|__HAL_RCC_TIM5_CLK_ENABLE|macro|__HAL_RCC_TIM5_CLK_ENABLE
DECL|__HAL_RCC_TIM5_FORCE_RESET|macro|__HAL_RCC_TIM5_FORCE_RESET
DECL|__HAL_RCC_TIM5_IS_CLK_DISABLED|macro|__HAL_RCC_TIM5_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM5_IS_CLK_ENABLED|macro|__HAL_RCC_TIM5_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM5_RELEASE_RESET|macro|__HAL_RCC_TIM5_RELEASE_RESET
DECL|__HAL_RCC_TIM7_CLK_DISABLE|macro|__HAL_RCC_TIM7_CLK_DISABLE
DECL|__HAL_RCC_TIM7_CLK_ENABLE|macro|__HAL_RCC_TIM7_CLK_ENABLE
DECL|__HAL_RCC_TIM7_FORCE_RESET|macro|__HAL_RCC_TIM7_FORCE_RESET
DECL|__HAL_RCC_TIM7_IS_CLK_DISABLED|macro|__HAL_RCC_TIM7_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM7_IS_CLK_ENABLED|macro|__HAL_RCC_TIM7_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM7_RELEASE_RESET|macro|__HAL_RCC_TIM7_RELEASE_RESET
DECL|__HAL_RCC_TIM8_CLK_DISABLE|macro|__HAL_RCC_TIM8_CLK_DISABLE
DECL|__HAL_RCC_TIM8_CLK_ENABLE|macro|__HAL_RCC_TIM8_CLK_ENABLE
DECL|__HAL_RCC_TIM8_CONFIG|macro|__HAL_RCC_TIM8_CONFIG
DECL|__HAL_RCC_TIM8_FORCE_RESET|macro|__HAL_RCC_TIM8_FORCE_RESET
DECL|__HAL_RCC_TIM8_IS_CLK_DISABLED|macro|__HAL_RCC_TIM8_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM8_IS_CLK_ENABLED|macro|__HAL_RCC_TIM8_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM8_RELEASE_RESET|macro|__HAL_RCC_TIM8_RELEASE_RESET
DECL|__HAL_RCC_UART4_CLK_DISABLE|macro|__HAL_RCC_UART4_CLK_DISABLE
DECL|__HAL_RCC_UART4_CLK_ENABLE|macro|__HAL_RCC_UART4_CLK_ENABLE
DECL|__HAL_RCC_UART4_CONFIG|macro|__HAL_RCC_UART4_CONFIG
DECL|__HAL_RCC_UART4_FORCE_RESET|macro|__HAL_RCC_UART4_FORCE_RESET
DECL|__HAL_RCC_UART4_IS_CLK_DISABLED|macro|__HAL_RCC_UART4_IS_CLK_DISABLED
DECL|__HAL_RCC_UART4_IS_CLK_ENABLED|macro|__HAL_RCC_UART4_IS_CLK_ENABLED
DECL|__HAL_RCC_UART4_RELEASE_RESET|macro|__HAL_RCC_UART4_RELEASE_RESET
DECL|__HAL_RCC_UART5_CLK_DISABLE|macro|__HAL_RCC_UART5_CLK_DISABLE
DECL|__HAL_RCC_UART5_CLK_ENABLE|macro|__HAL_RCC_UART5_CLK_ENABLE
DECL|__HAL_RCC_UART5_CONFIG|macro|__HAL_RCC_UART5_CONFIG
DECL|__HAL_RCC_UART5_FORCE_RESET|macro|__HAL_RCC_UART5_FORCE_RESET
DECL|__HAL_RCC_UART5_IS_CLK_DISABLED|macro|__HAL_RCC_UART5_IS_CLK_DISABLED
DECL|__HAL_RCC_UART5_IS_CLK_ENABLED|macro|__HAL_RCC_UART5_IS_CLK_ENABLED
DECL|__HAL_RCC_UART5_RELEASE_RESET|macro|__HAL_RCC_UART5_RELEASE_RESET
DECL|__HAL_RCC_USB_CLK_DISABLE|macro|__HAL_RCC_USB_CLK_DISABLE
DECL|__HAL_RCC_USB_CLK_ENABLE|macro|__HAL_RCC_USB_CLK_ENABLE
DECL|__HAL_RCC_USB_CONFIG|macro|__HAL_RCC_USB_CONFIG
DECL|__HAL_RCC_USB_FORCE_RESET|macro|__HAL_RCC_USB_FORCE_RESET
DECL|__HAL_RCC_USB_IS_CLK_DISABLED|macro|__HAL_RCC_USB_IS_CLK_DISABLED
DECL|__HAL_RCC_USB_IS_CLK_ENABLED|macro|__HAL_RCC_USB_IS_CLK_ENABLED
DECL|__HAL_RCC_USB_RELEASE_RESET|macro|__HAL_RCC_USB_RELEASE_RESET
DECL|__STM32F3xx_HAL_RCC_EX_H|macro|__STM32F3xx_HAL_RCC_EX_H
