/*
 * ## Please DO NOT edit this file!! ##
 * This file is auto-generated from the register source files.
 * Any modifications to this file will be LOST when it is re-generated.
 *
 * ----------------------------------------------------------------
 * Copyright(c) Realtek Semiconductor Corporation, 2009-2016
 * All rights reserved.
 *
 * $Revision: 96837 $
 * $Date: 2019-05-13 19:01:43 +0800 (Mon, 13 May 2019) $
 *
 * Purpose : chip register declaration in the SDK.
 *
 * Feature : chip register declaration
 *
 */

/*
 * Include Files
 */
#include <common/rt_autoconf.h>
#include <hal/chipdef/allreg.h>
#include <hal/chipdef/longan/rtk_longan_reg_struct.h>
#include <hal/chipdef/longan/rtk_longan_regField_list.h>

rtk_reg_t rtk_longan_reg_list[] =
{
#if defined(CONFIG_SDK_CHIP_FEATURE_CHIP_INFORMATION)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MODEL_NAME_INFO_RTL9300 */
        /* offset address */    0x4,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MODEL_NAME_INFO_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_CHIP_INFO_RTL9300 */
        /* offset address */    0x8,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CHIP_INFO_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_CHIP_INFORMATION */
#if defined(CONFIG_SDK_CHIP_FEATURE_RESET)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RST_GLB_CTRL_0_RTL9300 */
        /* offset address */    0xC,
        /* field numbers */     13,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RST_GLB_CTRL_0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RST_GLB_STS_0_RTL9300 */
        /* offset address */    0x10,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RST_GLB_STS_0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RST_GLB_STS_1_RTL9300 */
        /* offset address */    0x14,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RST_GLB_STS_1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RST_GLB_STS_2_RTL9300 */
        /* offset address */    0x18,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RST_GLB_STS_2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RST_GLB_STS_3_RTL9300 */
        /* offset address */    0x1C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RST_GLB_STS_3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_RST_DUR_RTL9300 */
        /* offset address */    0x20,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_RST_DUR_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_RESET */
#if defined(CONFIG_SDK_CHIP_FEATURE_PLL___BIAS)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PLL_GLB_CTRL0_RTL9300 */
        /* offset address */    0xE200,
        /* field numbers */     22,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PLL_GLB_CTRL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PLL_GLB_CTRL1_RTL9300 */
        /* offset address */    0xE204,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PLL_GLB_CTRL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PLL_CPU_CTRL0_RTL9300 */
        /* offset address */    0xE208,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PLL_CPU_CTRL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PLL_CPU_CTRL1_RTL9300 */
        /* offset address */    0xE20C,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PLL_CPU_CTRL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PLL_CPU_MISC_CTRL_RTL9300 */
        /* offset address */    0xE210,
        /* field numbers */     19,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PLL_CPU_MISC_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PLL_SW_CTRL0_RTL9300 */
        /* offset address */    0xE214,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PLL_SW_CTRL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PLL_SW_CTRL1_RTL9300 */
        /* offset address */    0xE218,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PLL_SW_CTRL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PLL_SW_MISC_CTRL_RTL9300 */
        /* offset address */    0xE21C,
        /* field numbers */     18,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PLL_SW_MISC_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PLL_SW_DIV_CTRL_RTL9300 */
        /* offset address */    0xE220,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PLL_SW_DIV_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PLL_125M_CTRL0_RTL9300 */
        /* offset address */    0xE224,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PLL_125M_CTRL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PLL_125M_CTRL1_RTL9300 */
        /* offset address */    0xE228,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PLL_125M_CTRL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PLL_125M_MISC_CTRL_RTL9300 */
        /* offset address */    0xE22C,
        /* field numbers */     20,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PLL_125M_MISC_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PLL_BANDGAP_CTRL_RTL9300 */
        /* offset address */    0xE280,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PLL_BANDGAP_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_XTAL_CML_CTRL__RTL9300 */
        /* offset address */    0xE284,
        /* field numbers */     10,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   XTAL_CML_CTRL__RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PLL_CML_CTRL_RTL9300 */
        /* offset address */    0xE230,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PLL_CML_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_CHIP_PLL_RTL9300 */
        /* offset address */    0xE234,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_CHIP_PLL_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_PLL___BIAS */
#if defined(CONFIG_SDK_CHIP_FEATURE_BIST___BISR)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_BIST_MODE_RTL9300 */
        /* offset address */    0x3A60,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_BIST_MODE_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_DRF_BIST_MODE_RTL9300 */
        /* offset address */    0x3A64,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_DRF_BIST_MODE_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_BIST_RSTN_RTL9300 */
        /* offset address */    0x3A68,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_BIST_RSTN_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_DRF_TEST_RESUME_RTL9300 */
        /* offset address */    0x3A6C,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_DRF_TEST_RESUME_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_GRXF0_RESULT_RTL9300 */
        /* offset address */    0x3A70,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 2,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   MAC_GRXF0_RESULT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_GTXF0_RESULT_RTL9300 */
        /* offset address */    0x3A7C,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 2,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   MAC_GTXF0_RESULT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_TGRXF_RESULT_RTL9300 */
        /* offset address */    0x3A88,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 4,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   MAC_TGRXF_RESULT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_TGTXF_RESULT_RTL9300 */
        /* offset address */    0x3A9C,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 4,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   MAC_TGTXF_RESULT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_GRXF1_RESULT0_RTL9300 */
        /* offset address */    0x3AB0,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_GRXF1_RESULT0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_GTXF1_RESULT0_RTL9300 */
        /* offset address */    0x3AB4,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_GTXF1_RESULT0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_DMY_RESULT_RTL9300 */
        /* offset address */    0x3AB8,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_DMY_RESULT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_LBRXF_RESULT_RTL9300 */
        /* offset address */    0x3ABC,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_LBRXF_RESULT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_DRF_PAUSE_RTL9300 */
        /* offset address */    0x3AC0,
        /* field numbers */     11,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_DRF_PAUSE_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_GRXF0_GTXF0_SRAM_LS_EN_RTL9300 */
        /* offset address */    0x3AC4,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 2,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   MAC_GRXF0_GTXF0_SRAM_LS_EN_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_GRXF0_GTXF0_TIMING_CFG_EN_RTL9300 */
        /* offset address */    0x3AD0,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 2,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   MAC_GRXF0_GTXF0_TIMING_CFG_EN_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_GRXF0_RMA_RTL9300 */
        /* offset address */    0x3ADC,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 2,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   MAC_GRXF0_RMA_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_GRXF0_RMB_RTL9300 */
        /* offset address */    0x3AE8,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 2,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   MAC_GRXF0_RMB_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_GTXF0_RMA_RTL9300 */
        /* offset address */    0x3AF4,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 2,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   MAC_GTXF0_RMA_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_GTXF0_RMB_RTL9300 */
        /* offset address */    0x3B00,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 2,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   MAC_GTXF0_RMB_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_TGRXF_TGTXF_SRAM_LS_EN_RTL9300 */
        /* offset address */    0x3B0C,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 4,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   MAC_TGRXF_TGTXF_SRAM_LS_EN_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_TGRXF_TGTXF_TIMING_CFG_EN_RTL9300 */
        /* offset address */    0x3B20,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 4,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   MAC_TGRXF_TGTXF_TIMING_CFG_EN_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_TGRXF_RMA_RTL9300 */
        /* offset address */    0x3B34,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 4,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   MAC_TGRXF_RMA_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_TGRXF_RMB_RTL9300 */
        /* offset address */    0x3B48,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 4,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   MAC_TGRXF_RMB_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_TGTXF_RMA_RTL9300 */
        /* offset address */    0x3B5C,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 4,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   MAC_TGTXF_RMA_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_TGTXF_RMB_RTL9300 */
        /* offset address */    0x3B70,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 4,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   MAC_TGTXF_RMB_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_GRXF1_GTXF1_SRAM_LS_EN_RTL9300 */
        /* offset address */    0x3B84,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_GRXF1_GTXF1_SRAM_LS_EN_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_GRXF1_GTXF1_TIMING_CFG_EN_RTL9300 */
        /* offset address */    0x3B88,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_GRXF1_GTXF1_TIMING_CFG_EN_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_GRXF1_RMA_RTL9300 */
        /* offset address */    0x3B8C,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_GRXF1_RMA_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_GRXF1_RMB_RTL9300 */
        /* offset address */    0x3B90,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_GRXF1_RMB_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_GTXF1_RMA_RTL9300 */
        /* offset address */    0x3B94,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_GTXF1_RMA_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_GTXF1_RMB_RTL9300 */
        /* offset address */    0x3B98,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_GTXF1_RMB_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_DMY_SRAM_LS_EN_RTL9300 */
        /* offset address */    0x3B9C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_DMY_SRAM_LS_EN_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_DMY_TIMING_CFG_EN_RTL9300 */
        /* offset address */    0x3BA0,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_DMY_TIMING_CFG_EN_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_DMY_RMA_RTL9300 */
        /* offset address */    0x3BA4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_DMY_RMA_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_DMY_RMB_RTL9300 */
        /* offset address */    0x3BA8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_DMY_RMB_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_LBRXF_SRAM_LS_EN_RTL9300 */
        /* offset address */    0x3BAC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_LBRXF_SRAM_LS_EN_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_LBRXF_TIMING_CFG_EN_RTL9300 */
        /* offset address */    0x3BB0,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_LBRXF_TIMING_CFG_EN_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_LBRXF_RMA_RTL9300 */
        /* offset address */    0x3BB4,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_LBRXF_RMA_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_LBRXF_RMB_RTL9300 */
        /* offset address */    0x3BB8,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_LBRXF_RMB_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_BIST_MODE0_RTL9300 */
        /* offset address */    0xAA20,
        /* field numbers */     26,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_BIST_MODE0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_BIST_MODE1_RTL9300 */
        /* offset address */    0xAA24,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_BIST_MODE1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_DRF_BIST_MODE0_RTL9300 */
        /* offset address */    0xAA28,
        /* field numbers */     26,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DRF_BIST_MODE0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_DRF_BIST_MODE1_RTL9300 */
        /* offset address */    0xAA2C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DRF_BIST_MODE1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_DRF_BIST_RESUME0_RTL9300 */
        /* offset address */    0xAA30,
        /* field numbers */     26,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DRF_BIST_RESUME0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_DRF_BIST_RESUME1_RTL9300 */
        /* offset address */    0xAA34,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DRF_BIST_RESUME1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_TIMING_CFG0_RTL9300 */
        /* offset address */    0xAA38,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_TIMING_CFG0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_TIMING_CFG1_RTL9300 */
        /* offset address */    0xAA3C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_TIMING_CFG1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_TIMING_CFG2_RTL9300 */
        /* offset address */    0xAA40,
        /* field numbers */     12,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_TIMING_CFG2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_TIMING_CFG3_RTL9300 */
        /* offset address */    0xAA44,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_TIMING_CFG3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_RM_0_RTL9300 */
        /* offset address */    0xAA48,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_RM_0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_RM_1_RTL9300 */
        /* offset address */    0xAA4C,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_RM_1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_RM_2_RTL9300 */
        /* offset address */    0xAA50,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_RM_2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_RM_3_RTL9300 */
        /* offset address */    0xAA54,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_RM_3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_RM_4_RTL9300 */
        /* offset address */    0xAA58,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_RM_4_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_RM_5_RTL9300 */
        /* offset address */    0xAA5C,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_RM_5_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_RM_6_RTL9300 */
        /* offset address */    0xAA60,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_RM_6_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_RM_7_RTL9300 */
        /* offset address */    0xAA64,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_RM_7_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_RM_8_RTL9300 */
        /* offset address */    0xAA68,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_RM_8_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_RM_9_RTL9300 */
        /* offset address */    0xAA6C,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_RM_9_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_RM_10_RTL9300 */
        /* offset address */    0xAA70,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_RM_10_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_RM_11_RTL9300 */
        /* offset address */    0xAA74,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_RM_11_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_RM_12_RTL9300 */
        /* offset address */    0xAA78,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_RM_12_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_RM_13_RTL9300 */
        /* offset address */    0xAA7C,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_RM_13_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_RM_14_RTL9300 */
        /* offset address */    0xAA80,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_RM_14_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_RM_15_RTL9300 */
        /* offset address */    0xAA84,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_RM_15_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_CAM_TIMING_MDS_0_RTL9300 */
        /* offset address */    0xAA88,
        /* field numbers */     11,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_CAM_TIMING_MDS_0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_CAM_TIMING_MDS_1_RTL9300 */
        /* offset address */    0xAA8C,
        /* field numbers */     11,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_CAM_TIMING_MDS_1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_CAM_TIMING_MDS_3_RTL9300 */
        /* offset address */    0xAA90,
        /* field numbers */     11,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_CAM_TIMING_MDS_3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_CAM_TIMING_MDS_4_RTL9300 */
        /* offset address */    0xAA94,
        /* field numbers */     11,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_CAM_TIMING_MDS_4_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_CAM_TIMING_MDS_5_RTL9300 */
        /* offset address */    0xAA98,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_CAM_TIMING_MDS_5_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_CAM_TIMING_MDS_2_RTL9300 */
        /* offset address */    0xAA9C,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_CAM_TIMING_MDS_2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_CAM_TIMING_RDS_0_RTL9300 */
        /* offset address */    0xAAA0,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_CAM_TIMING_RDS_0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_CAM_TIMING_RDS_1_RTL9300 */
        /* offset address */    0xAAA4,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_CAM_TIMING_RDS_1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_CAM_TIMING_RDS_2_RTL9300 */
        /* offset address */    0xAAA8,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_CAM_TIMING_RDS_2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_CAM_TIMING_RDS_3_RTL9300 */
        /* offset address */    0xAAAC,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_CAM_TIMING_RDS_3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_CAM_TIMING_RDS_6_RTL9300 */
        /* offset address */    0xAAB0,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_CAM_TIMING_RDS_6_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_CAM_TIMING_RDS_7_RTL9300 */
        /* offset address */    0xAAB4,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_CAM_TIMING_RDS_7_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_CAM_TIMING_RDS_4_RTL9300 */
        /* offset address */    0xAAB8,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_CAM_TIMING_RDS_4_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_CAM_TIMING_RDS_5_RTL9300 */
        /* offset address */    0xAABC,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_CAM_TIMING_RDS_5_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_BIST_DONE0_RTL9300 */
        /* offset address */    0xAAC0,
        /* field numbers */     29,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_BIST_DONE0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_BIST_DONE1_RTL9300 */
        /* offset address */    0xAAC4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_BIST_DONE1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_DRF_BIST_PAUSE0_RTL9300 */
        /* offset address */    0xAAC8,
        /* field numbers */     29,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DRF_BIST_PAUSE0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_DRF_BIST_PAUSE1_RTL9300 */
        /* offset address */    0xAACC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DRF_BIST_PAUSE1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_BIST_FAIL0_RTL9300 */
        /* offset address */    0xAAD0,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_BIST_FAIL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_BIST_FAIL1_RTL9300 */
        /* offset address */    0xAAD4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_BIST_FAIL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_BIST_FAIL2_RTL9300 */
        /* offset address */    0xAAD8,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_BIST_FAIL2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_BIST_FAIL3_RTL9300 */
        /* offset address */    0xAADC,
        /* field numbers */     10,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_BIST_FAIL3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_BIST_FAIL4_RTL9300 */
        /* offset address */    0xAAE0,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_BIST_FAIL4_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_BIST_FAIL5_RTL9300 */
        /* offset address */    0xAAE4,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_BIST_FAIL5_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_DRF_BIST_DONE0_RTL9300 */
        /* offset address */    0xAAE8,
        /* field numbers */     29,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DRF_BIST_DONE0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_DRF_BIST_DONE1_RTL9300 */
        /* offset address */    0xAAEC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DRF_BIST_DONE1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_DRF_BIST_FAIL0_RTL9300 */
        /* offset address */    0xAAF0,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DRF_BIST_FAIL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_DRF_BIST_FAIL1_RTL9300 */
        /* offset address */    0xAAF4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DRF_BIST_FAIL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_DRF_BIST_FAIL2_RTL9300 */
        /* offset address */    0xAAF8,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DRF_BIST_FAIL2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_DRF_BIST_FAIL3_RTL9300 */
        /* offset address */    0xAAFC,
        /* field numbers */     10,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DRF_BIST_FAIL3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_DRF_BIST_FAIL4_RTL9300 */
        /* offset address */    0xAB00,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DRF_BIST_FAIL4_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_DRF_BIST_FAIL5_RTL9300 */
        /* offset address */    0xAB04,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DRF_BIST_FAIL5_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ALE_BIST_LS_MODE_RTL9300 */
        /* offset address */    0xAB08,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_BIST_LS_MODE_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_CHIP_BIST_MODE_RTL9300 */
        /* offset address */    0xE100,
        /* field numbers */     13,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CHIP_BIST_MODE_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_CHIP_DRF_BIST_MODE_RTL9300 */
        /* offset address */    0xE104,
        /* field numbers */     12,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CHIP_DRF_BIST_MODE_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_CHIP_BIST_RSTN_RTL9300 */
        /* offset address */    0xE108,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CHIP_BIST_RSTN_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_CHIP_DRF_TEST_RESUME_RTL9300 */
        /* offset address */    0xE10C,
        /* field numbers */     12,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CHIP_DRF_TEST_RESUME_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_CHIP_BIST_DONE_RTL9300 */
        /* offset address */    0xE110,
        /* field numbers */     12,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CHIP_BIST_DONE_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_CHIP_DRF_BIST_DONE_RTL9300 */
        /* offset address */    0xE114,
        /* field numbers */     12,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CHIP_DRF_BIST_DONE_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_CHIP_BIST_FAIL_RTL9300 */
        /* offset address */    0xE118,
        /* field numbers */     12,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CHIP_BIST_FAIL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_CHIP_DRF_BIST_FAIL_RTL9300 */
        /* offset address */    0xE11C,
        /* field numbers */     12,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CHIP_DRF_BIST_FAIL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_CHIP_DRF_START_PAUSE_RTL9300 */
        /* offset address */    0xE120,
        /* field numbers */     12,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CHIP_DRF_START_PAUSE_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_CHIP_ALL_RESULT_RTL9300 */
        /* offset address */    0xE124,
        /* field numbers */     13,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CHIP_ALL_RESULT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_CHIP_SRAM_LS_RTL9300 */
        /* offset address */    0xE128,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CHIP_SRAM_LS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_INGR_BIST_CTRL0_RTL9300 */
        /* offset address */    0xDC00,
        /* field numbers */     16,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   INGR_BIST_CTRL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_INGR_BIST_CTRL1_RTL9300 */
        /* offset address */    0xDC04,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   INGR_BIST_CTRL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_INGR_BIST_RSLT0_RTL9300 */
        /* offset address */    0xDC08,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   INGR_BIST_RSLT0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_INGR_BIST_RSLT1_RTL9300 */
        /* offset address */    0xDC0C,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   INGR_BIST_RSLT1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_INGR_BIST_RSLT2_RTL9300 */
        /* offset address */    0xDC10,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   INGR_BIST_RSLT2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_INGR_BIST_RSLT3_RTL9300 */
        /* offset address */    0xDC14,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   INGR_BIST_RSLT3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_INGR_BIST_RSLT4_RTL9300 */
        /* offset address */    0xDC18,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   INGR_BIST_RSLT4_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_INGR_SRAM_CTRL_RTL9300 */
        /* offset address */    0xDC1C,
        /* field numbers */     11,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   INGR_SRAM_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_INGR_BISR_CTRL_RTL9300 */
        /* offset address */    0xDC20,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   INGR_BISR_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_INGR_BISR_RSLT0_RTL9300 */
        /* offset address */    0xDC24,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   INGR_BISR_RSLT0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_INGR_BISR_RSLT1_RTL9300 */
        /* offset address */    0xDC28,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   INGR_BISR_RSLT1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGR_BIST_CTRL0_RTL9300 */
        /* offset address */    0x7860,
        /* field numbers */     19,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EGR_BIST_CTRL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGR_BIST_CTRL1_RTL9300 */
        /* offset address */    0x7864,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EGR_BIST_CTRL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGR_BIST_RSLT0_RTL9300 */
        /* offset address */    0x7868,
        /* field numbers */     12,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EGR_BIST_RSLT0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGR_BIST_RSLT1_RTL9300 */
        /* offset address */    0x786C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EGR_BIST_RSLT1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGR_BIST_RSLT2_RTL9300 */
        /* offset address */    0x7870,
        /* field numbers */     12,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EGR_BIST_RSLT2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGR_BIST_RSLT3_RTL9300 */
        /* offset address */    0x7874,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EGR_BIST_RSLT3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGR_BIST_RSLT4_RTL9300 */
        /* offset address */    0x7878,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EGR_BIST_RSLT4_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGR_SRAM_CTRL_RTL9300 */
        /* offset address */    0x787C,
        /* field numbers */     13,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EGR_SRAM_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SOC_BIST_CTRL0_RTL9300 */
        /* offset address */    0xE12C,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SOC_BIST_CTRL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SOC_BIST_CTRL1_RTL9300 */
        /* offset address */    0xE130,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SOC_BIST_CTRL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SOC_BIST_CTRL2_RTL9300 */
        /* offset address */    0xE134,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SOC_BIST_CTRL2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SOC_BIST_CTRL3_RTL9300 */
        /* offset address */    0xE138,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SOC_BIST_CTRL3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SOC_BIST_CTRL4_RTL9300 */
        /* offset address */    0xE13C,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SOC_BIST_CTRL4_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SOC_BIST_CTRL5_RTL9300 */
        /* offset address */    0xE140,
        /* field numbers */     17,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SOC_BIST_CTRL5_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SOC_BIST_CTRL6_RTL9300 */
        /* offset address */    0xE144,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SOC_BIST_CTRL6_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SOC_BIST_RSTL0_RTL9300 */
        /* offset address */    0xE148,
        /* field numbers */     22,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SOC_BIST_RSTL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SOC_BIST_RSTL1_RTL9300 */
        /* offset address */    0xE14C,
        /* field numbers */     22,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SOC_BIST_RSTL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SOC_BIST_RSTL2_RTL9300 */
        /* offset address */    0xE150,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SOC_BIST_RSTL2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SOC_BIST_RSTL3_RTL9300 */
        /* offset address */    0xE154,
        /* field numbers */     12,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SOC_BIST_RSTL3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SOC_BIST_MISC0_RTL9300 */
        /* offset address */    0xE158,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SOC_BIST_MISC0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SOC_BIST_MISC1_RTL9300 */
        /* offset address */    0xE168,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SOC_BIST_MISC1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_MAC_BIST_RTL9300 */
        /* offset address */    0x3BBC,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_MAC_BIST_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_ALE_BIST_RTL9300 */
        /* offset address */    0xAB0C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_ALE_BIST_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_CHIP_BIST_RTL9300 */
        /* offset address */    0xE178,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_CHIP_BIST_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_BIST___BISR */
#if defined(CONFIG_SDK_CHIP_FEATURE_INTERFACE)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_IF_CTRL_RTL9300 */
        /* offset address */    0x360,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_IF_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_SLV_I2C_CTRL_RTL9300 */
        /* offset address */    0x364,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_SLV_I2C_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_SLV_TIMEOUT_RTL9300 */
        /* offset address */    0x368,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_SLV_TIMEOUT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_I2C_MST1_CTRL1_RTL9300 */
        /* offset address */    0x36C,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   I2C_MST1_CTRL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_I2C_MST1_CTRL2_RTL9300 */
        /* offset address */    0x370,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   I2C_MST1_CTRL2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_I2C_MST1_DATA_WORD0_RTL9300 */
        /* offset address */    0x374,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   I2C_MST1_DATA_WORD0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_I2C_MST1_DATA_WORD1_RTL9300 */
        /* offset address */    0x378,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   I2C_MST1_DATA_WORD1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_I2C_MST1_DATA_WORD2_RTL9300 */
        /* offset address */    0x37C,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   I2C_MST1_DATA_WORD2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_I2C_MST1_DATA_WORD3_RTL9300 */
        /* offset address */    0x380,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   I2C_MST1_DATA_WORD3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_I2C_MST_GLB_CTRL_RTL9300 */
        /* offset address */    0x384,
        /* field numbers */     17,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   I2C_MST_GLB_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_I2C_MST2_CTRL1_RTL9300 */
        /* offset address */    0x388,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   I2C_MST2_CTRL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_I2C_MST2_CTRL2_RTL9300 */
        /* offset address */    0x38C,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   I2C_MST2_CTRL2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_I2C_MST2_DATA_WORD0_RTL9300 */
        /* offset address */    0x390,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   I2C_MST2_DATA_WORD0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_I2C_MST2_DATA_WORD1_RTL9300 */
        /* offset address */    0x394,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   I2C_MST2_DATA_WORD1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_I2C_MST2_DATA_WORD2_RTL9300 */
        /* offset address */    0x398,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   I2C_MST2_DATA_WORD2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_I2C_MST2_DATA_WORD3_RTL9300 */
        /* offset address */    0x39C,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   I2C_MST2_DATA_WORD3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPI_CTRL1_RTL9300 */
        /* offset address */    0x3A0,
        /* field numbers */     11,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPI_CTRL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPI_CTRL2_RTL9300 */
        /* offset address */    0x3A4,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPI_CTRL2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPI_ADDR_RTL9300 */
        /* offset address */    0x3A8,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPI_ADDR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPI_DATA_RTL9300 */
        /* offset address */    0x460,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 127,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SPI_DATA_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_P0_INTF_CTRL_RTL9300 */
        /* offset address */    0x24,
        /* field numbers */     1,
        /* port index */        0, 27,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        6,
        /* register fields */   P0_INTF_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_GPIO_SEL_CTRL_RTL9300 */
        /* offset address */    0x200,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   GPIO_SEL_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_JTAG_SEL_CTRL_RTL9300 */
        /* offset address */    0x204,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   JTAG_SEL_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_REG_IF_RTL9300 */
        /* offset address */    0x3AC,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_REG_IF_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_INTERFACE */
#if defined(CONFIG_SDK_CHIP_FEATURE_LED)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_GLB_CTRL_RTL9300 */
        /* offset address */    0xCC00,
        /* field numbers */     16,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_GLB_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_PORT_NUM_CTRL_RTL9300 */
        /* offset address */    0xCC04,
        /* field numbers */     1,
        /* port index */        0, 27,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   LED_PORT_NUM_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_SET3_1_CTRL_RTL9300 */
        /* offset address */    0xCC0C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_SET3_1_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_SET3_0_CTRL_RTL9300 */
        /* offset address */    0xCC10,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_SET3_0_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_SET2_1_CTRL_RTL9300 */
        /* offset address */    0xCC14,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_SET2_1_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_SET2_0_CTRL_RTL9300 */
        /* offset address */    0xCC18,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_SET2_0_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_SET1_1_CTRL_RTL9300 */
        /* offset address */    0xCC1C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_SET1_1_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_SET1_0_CTRL_RTL9300 */
        /* offset address */    0xCC20,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_SET1_0_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_SET0_1_CTRL_RTL9300 */
        /* offset address */    0xCC24,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_SET0_1_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_SET0_0_CTRL_RTL9300 */
        /* offset address */    0xCC28,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_SET0_0_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_PORT_COPR_SET_SEL_CTRL_RTL9300 */
        /* offset address */    0xCC2C,
        /* field numbers */     1,
        /* port index */        0, 27,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   LED_PORT_COPR_SET_SEL_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_PORT_FIB_SET_SEL_CTRL_RTL9300 */
        /* offset address */    0xCC34,
        /* field numbers */     1,
        /* port index */        0, 27,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   LED_PORT_FIB_SET_SEL_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_PORT_COPR_MASK_CTRL_RTL9300 */
        /* offset address */    0xCC3C,
        /* field numbers */     1,
        /* port index */        0, 27,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   LED_PORT_COPR_MASK_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_PORT_FIB_MASK_CTRL_RTL9300 */
        /* offset address */    0xCC40,
        /* field numbers */     1,
        /* port index */        0, 27,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   LED_PORT_FIB_MASK_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_PORT_COMBO_MASK_CTRL_RTL9300 */
        /* offset address */    0xCC44,
        /* field numbers */     1,
        /* port index */        0, 27,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   LED_PORT_COMBO_MASK_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SW_LED_LOAD_RTL9300 */
        /* offset address */    0xCC48,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SW_LED_LOAD_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_PORT_SW_EN_CTRL_RTL9300 */
        /* offset address */    0xCC4C,
        /* field numbers */     1,
        /* port index */        0, 27,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        4,
        /* register fields */   LED_PORT_SW_EN_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_PORT_SW_CTRL_RTL9300 */
        /* offset address */    0xCC5C,
        /* field numbers */     9,
        /* port index */        0, 27,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   LED_PORT_SW_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_INDRT_ACCESS_CTRL_RTL9300 */
        /* offset address */    0xCCCC,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_INDRT_ACCESS_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_LOAD_LV1_10G_RTL9300 */
        /* offset address */    0xCCD0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV1_10G_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_LOAD_LV2_10G_RTL9300 */
        /* offset address */    0xCCD4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV2_10G_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_LOAD_LV3_10G_RTL9300 */
        /* offset address */    0xCCD8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV3_10G_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_LOAD_LV1_5G_RTL9300 */
        /* offset address */    0xCCDC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV1_5G_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_LOAD_LV2_5G_RTL9300 */
        /* offset address */    0xCCE0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV2_5G_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_LOAD_LV3_5G_RTL9300 */
        /* offset address */    0xCCE4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV3_5G_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_LOAD_LV1_2P5G_RTL9300 */
        /* offset address */    0xCCE8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV1_2P5G_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_LOAD_LV2_2P5G_RTL9300 */
        /* offset address */    0xCCEC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV2_2P5G_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_LOAD_LV3_2P5G_RTL9300 */
        /* offset address */    0xCCF0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV3_2P5G_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_LOAD_LV1_1G_RTL9300 */
        /* offset address */    0xCCF4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV1_1G_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_LOAD_LV2_1G_RTL9300 */
        /* offset address */    0xCCF8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV2_1G_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_LOAD_LV3_1G_RTL9300 */
        /* offset address */    0xCCFC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV3_1G_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_LOAD_LV1_500M_RTL9300 */
        /* offset address */    0xCD00,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV1_500M_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_LOAD_LV2_500M_RTL9300 */
        /* offset address */    0xCD04,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV2_500M_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_LOAD_LV3_500M_RTL9300 */
        /* offset address */    0xCD08,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV3_500M_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_LOAD_LV1_100M_RTL9300 */
        /* offset address */    0xCD0C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV1_100M_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_LOAD_LV2_100M_RTL9300 */
        /* offset address */    0xCD10,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV2_100M_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_LOAD_LV3_100M_RTL9300 */
        /* offset address */    0xCD14,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV3_100M_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_LOAD_LV1_10M_RTL9300 */
        /* offset address */    0xCD18,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV1_10M_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_LOAD_LV2_10M_RTL9300 */
        /* offset address */    0xCD1C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV2_10M_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_LOAD_LV3_10M_RTL9300 */
        /* offset address */    0xCD20,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV3_10M_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LED_P_LOAD_CTRL_RTL9300 */
        /* offset address */    0xCD24,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_P_LOAD_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EXT_GPIO_GLB_CTRL_RTL9300 */
        /* offset address */    0xC600,
        /* field numbers */     11,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EXT_GPIO_GLB_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EXT_GPIO_TRIG_RTL9300 */
        /* offset address */    0xC604,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EXT_GPIO_TRIG_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EXT_GPIO_DIR_CTRL_1_RTL9300 */
        /* offset address */    0xC608,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EXT_GPIO_DIR_CTRL_1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EXT_GPIO_DIR_CTRL_2_RTL9300 */
        /* offset address */    0xC60C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EXT_GPIO_DIR_CTRL_2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EXT_GPIO_DIR_CTRL_3_RTL9300 */
        /* offset address */    0xC610,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EXT_GPIO_DIR_CTRL_3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EXT_GPIO_DATA_CTRL_1_RTL9300 */
        /* offset address */    0xC614,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EXT_GPIO_DATA_CTRL_1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EXT_GPIO_DATA_CTRL_2_RTL9300 */
        /* offset address */    0xC618,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EXT_GPIO_DATA_CTRL_2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EXT_GPIO_DATA_CTRL_3_RTL9300 */
        /* offset address */    0xC61C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EXT_GPIO_DATA_CTRL_3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EXT_GPIO_INDRT_ACCESS_CTRL_RTL9300 */
        /* offset address */    0xC620,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EXT_GPIO_INDRT_ACCESS_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_GLB_CTRL_RTL9300 */
        /* offset address */    0xC624,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_GLB_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_LED_RTL9300 */
        /* offset address */    0xCD28,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_LED_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_LED */
#if defined(CONFIG_SDK_CHIP_FEATURE_INTERRUPT)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_IMR_GLB_RTL9300 */
        /* offset address */    0xC628,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   IMR_GLB_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_IMR_PORT_LINK_STS_CHG_RTL9300 */
        /* offset address */    0xC62C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   IMR_PORT_LINK_STS_CHG_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_IMR_RSVD_RTL9300 */
        /* offset address */    0xC630,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   IMR_RSVD_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_IMR_SERDES_LINK_FAULT_P_RTL9300 */
        /* offset address */    0xC634,
        /* field numbers */     29,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   IMR_SERDES_LINK_FAULT_P_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_IMR_SERDES_RX_SYM_ERR_RTL9300 */
        /* offset address */    0xC638,
        /* field numbers */     13,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   IMR_SERDES_RX_SYM_ERR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_IMR_OAM_DYGASP_RTL9300 */
        /* offset address */    0xC63C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   IMR_OAM_DYGASP_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_IMR_EXT_GPIO0_RTL9300 */
        /* offset address */    0xC640,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   IMR_EXT_GPIO0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_IMR_EXT_GPIO1_RTL9300 */
        /* offset address */    0xC644,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   IMR_EXT_GPIO1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_IMR_TM_RLFD_RTL9300 */
        /* offset address */    0xC648,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   IMR_TM_RLFD_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_IMR_AUTO_REC_RTL9300 */
        /* offset address */    0xC64C,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   IMR_AUTO_REC_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_IMR_SDS_UPD_PHYSTS0_RTL9300 */
        /* offset address */    0xC650,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   IMR_SDS_UPD_PHYSTS0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_IMR_ROUT_LPBUF_RTL9300 */
        /* offset address */    0xC654,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   IMR_ROUT_LPBUF_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ISR_GLB_RTL9300 */
        /* offset address */    0xC658,
        /* field numbers */     23,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ISR_GLB_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ISR_SW_INT_MODE_RTL9300 */
        /* offset address */    0xC65C,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ISR_SW_INT_MODE_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ISR_PORT_LINK_STS_CHG_RTL9300 */
        /* offset address */    0xC660,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ISR_PORT_LINK_STS_CHG_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ISR_RSVD_RTL9300 */
        /* offset address */    0xC664,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ISR_RSVD_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ISR_SERDES_LINK_FAULT_P_RTL9300 */
        /* offset address */    0xC668,
        /* field numbers */     29,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ISR_SERDES_LINK_FAULT_P_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ISR_SERDES_RX_SYM_ERR_RTL9300 */
        /* offset address */    0xC66C,
        /* field numbers */     13,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ISR_SERDES_RX_SYM_ERR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ISR_OAM_DYGASP_RTL9300 */
        /* offset address */    0xC670,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ISR_OAM_DYGASP_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ISR_EXT_GPIO0_RTL9300 */
        /* offset address */    0xC674,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ISR_EXT_GPIO0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ISR_EXT_GPIO1_RTL9300 */
        /* offset address */    0xC678,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ISR_EXT_GPIO1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ISR_EXT_GPIO_MODE0_RTL9300 */
        /* offset address */    0xC67C,
        /* field numbers */     16,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ISR_EXT_GPIO_MODE0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ISR_EXT_GPIO_MODE1_RTL9300 */
        /* offset address */    0xC680,
        /* field numbers */     16,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ISR_EXT_GPIO_MODE1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ISR_EXT_GPIO_MODE2_RTL9300 */
        /* offset address */    0xC684,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ISR_EXT_GPIO_MODE2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ISR_TM_RLFD_RTL9300 */
        /* offset address */    0xC688,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ISR_TM_RLFD_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ISR_AUTO_REC_RTL9300 */
        /* offset address */    0xC68C,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ISR_AUTO_REC_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ISR_SDS_UPD_PHYSTS_RTL9300 */
        /* offset address */    0xC690,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ISR_SDS_UPD_PHYSTS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ISR_ROUT_LPBUF_RTL9300 */
        /* offset address */    0xC694,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ISR_ROUT_LPBUF_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_INTERRUPT */
#if defined(CONFIG_SDK_CHIP_FEATURE_HW_MISC_)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EFUSE_ACCESS_EN_RTL9300 */
        /* offset address */    0xC698,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EFUSE_ACCESS_EN_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EFUSE_ACCESS_CTRL_RTL9300 */
        /* offset address */    0xC69C,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EFUSE_ACCESS_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EFUSE_WDATA_CTRL_RTL9300 */
        /* offset address */    0xC6A0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EFUSE_WDATA_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EFUSE_RDATA_CTRL_RTL9300 */
        /* offset address */    0xC6A4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EFUSE_RDATA_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_CALIB_CTRL_1_RTL9300 */
        /* offset address */    0xC6A8,
        /* field numbers */     11,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CALIB_CTRL_1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_CALIB_CTRL_2_RTL9300 */
        /* offset address */    0xC6AC,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CALIB_CTRL_2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_CALIB_CTRL_3_RTL9300 */
        /* offset address */    0xC6B0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CALIB_CTRL_3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_CALIB_CTRL_4_RTL9300 */
        /* offset address */    0xC6B4,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CALIB_CTRL_4_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPD_SENSOR0_CTRL_RTL9300 */
        /* offset address */    0x3C,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPD_SENSOR0_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPD_SENSOR1_CTRL_RTL9300 */
        /* offset address */    0x40,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPD_SENSOR1_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPD_SENSOR2_CTRL_RTL9300 */
        /* offset address */    0x44,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPD_SENSOR2_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPD_SENSOR3_CTRL_RTL9300 */
        /* offset address */    0x48,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPD_SENSOR3_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPD_SENSOR0_RESULT_RTL9300 */
        /* offset address */    0x4C,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPD_SENSOR0_RESULT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPD_SENSOR1_RESULT_RTL9300 */
        /* offset address */    0x50,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPD_SENSOR1_RESULT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPD_SENSOR2_RESULT_RTL9300 */
        /* offset address */    0x54,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPD_SENSOR2_RESULT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPD_SENSOR3_RESULT_RTL9300 */
        /* offset address */    0x58,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPD_SENSOR3_RESULT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPD_DEBUG_RTL9300 */
        /* offset address */    0x5C,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPD_DEBUG_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_THERMAL_METER_CTRL_0_RTL9300 */
        /* offset address */    0x60,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   THERMAL_METER_CTRL_0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_THERMAL_METER_CTRL_1_RTL9300 */
        /* offset address */    0x64,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   THERMAL_METER_CTRL_1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_THERMAL_METER_CTRL_2_RTL9300 */
        /* offset address */    0x68,
        /* field numbers */     10,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   THERMAL_METER_CTRL_2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_THERMAL_METER_RESULT_0_RTL9300 */
        /* offset address */    0x6C,
        /* field numbers */     10,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   THERMAL_METER_RESULT_0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_THERMAL_METER_RESULT_1_RTL9300 */
        /* offset address */    0x70,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   THERMAL_METER_RESULT_1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_IO_DRIVING_ABILITY_CTRL0_RTL9300 */
        /* offset address */    0x208,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   IO_DRIVING_ABILITY_CTRL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_IO_DRIVING_ABILITY_CTRL1_RTL9300 */
        /* offset address */    0x20C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   IO_DRIVING_ABILITY_CTRL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_IO_DRIVING_ABILITY_CTRL2_RTL9300 */
        /* offset address */    0x180,
        /* field numbers */     19,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   IO_DRIVING_ABILITY_CTRL2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_IO_DRIVING_ABILITY_CTRL3_RTL9300 */
        /* offset address */    0x210,
        /* field numbers */     21,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   IO_DRIVING_ABILITY_CTRL3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_IO_DRIVING_ABILITY_CTRL4_RTL9300 */
        /* offset address */    0x214,
        /* field numbers */     21,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   IO_DRIVING_ABILITY_CTRL4_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_IO_DRIVING_ABILITY_CTRL5_RTL9300 */
        /* offset address */    0x218,
        /* field numbers */     17,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   IO_DRIVING_ABILITY_CTRL5_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_IO_DRIVING_ABILITY_CTRL6_RTL9300 */
        /* offset address */    0x21C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   IO_DRIVING_ABILITY_CTRL6_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_IO_DRIVING_ABILITY_CTRL7_RTL9300 */
        /* offset address */    0x220,
        /* field numbers */     11,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   IO_DRIVING_ABILITY_CTRL7_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_IO_DRIVING_ABILITY_CTRL8_RTL9300 */
        /* offset address */    0x224,
        /* field numbers */     19,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   IO_DRIVING_ABILITY_CTRL8_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FT_SCAN_MODE_RTL9300 */
        /* offset address */    0x74,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   FT_SCAN_MODE_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SOC_DEBUG_RTL9300 */
        /* offset address */    0x100,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SOC_DEBUG_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_BOND_DBG_RTL9300 */
        /* offset address */    0x228,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BOND_DBG_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STRP_DBG_RTL9300 */
        /* offset address */    0x22C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STRP_DBG_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DBG_MODE_RTL9300 */
        /* offset address */    0xC6B8,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DBG_MODE_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DBG_SEL0_RTL9300 */
        /* offset address */    0xC6BC,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DBG_SEL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DBG_SEL1_RTL9300 */
        /* offset address */    0xC6C0,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DBG_SEL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DBG_SEL2_RTL9300 */
        /* offset address */    0xC6C4,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DBG_SEL2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DBG_SEL3_RTL9300 */
        /* offset address */    0xC6C8,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DBG_SEL3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DBG_SIG_SEL0_RTL9300 */
        /* offset address */    0xC6CC,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DBG_SIG_SEL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DBG_SIG_SEL1_RTL9300 */
        /* offset address */    0xC6D0,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DBG_SIG_SEL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DBG_SIG_SEL2_RTL9300 */
        /* offset address */    0xC6D4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DBG_SIG_SEL2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DBG_SIG_SEL3_RTL9300 */
        /* offset address */    0xC6D8,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DBG_SIG_SEL3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DBG_VAL_RTL9300 */
        /* offset address */    0xC6DC,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DBG_VAL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_CHIP_MISC_RTL9300 */
        /* offset address */    0x78,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_CHIP_MISC_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_CHIP_MISC_R_RTL9300 */
        /* offset address */    0x230,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_CHIP_MISC_R_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_HW_MISC_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_NIC___DMA)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMA_IF_RX_BASE_DESC_ADDR_CTRL_RTL9300 */
        /* offset address */    0xDF00,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 31,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   DMA_IF_RX_BASE_DESC_ADDR_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMA_IF_RX_CUR_DESC_ADDR_CTRL_RTL9300 */
        /* offset address */    0xDF80,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 31,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   DMA_IF_RX_CUR_DESC_ADDR_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMA_IF_TX_BASE_DESC_ADDR_CTRL_RTL9300 */
        /* offset address */    0xE000,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 1,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   DMA_IF_TX_BASE_DESC_ADDR_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMA_IF_TX_CUR_DESC_ADDR_CTRL_RTL9300 */
        /* offset address */    0xE008,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 1,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   DMA_IF_TX_CUR_DESC_ADDR_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMA_IF_INTR_RX_RUNOUT_MSK_RTL9300 */
        /* offset address */    0xE010,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMA_IF_INTR_RX_RUNOUT_MSK_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMA_IF_INTR_RX_DONE_MSK_RTL9300 */
        /* offset address */    0xE014,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMA_IF_INTR_RX_DONE_MSK_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMA_IF_INTR_TX_DONE_MSK_RTL9300 */
        /* offset address */    0xE018,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMA_IF_INTR_TX_DONE_MSK_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMA_IF_INTR_RX_RUNOUT_STS_RTL9300 */
        /* offset address */    0xE01C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMA_IF_INTR_RX_RUNOUT_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMA_IF_INTR_RX_DONE_STS_RTL9300 */
        /* offset address */    0xE020,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMA_IF_INTR_RX_DONE_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMA_IF_INTR_TX_DONE_STS_RTL9300 */
        /* offset address */    0xE024,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMA_IF_INTR_TX_DONE_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMA_IF_CTRL_RTL9300 */
        /* offset address */    0xE028,
        /* field numbers */     10,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMA_IF_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMA_IF_PKT_CTRL_RTL9300 */
        /* offset address */    0xCE00,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMA_IF_PKT_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMA_IF_RX_RING_SIZE_RTL9300 */
        /* offset address */    0x7C60,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 31,
        /* portlist index */    0,
        /* bit offset */        10,
        /* register fields */   DMA_IF_RX_RING_SIZE_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMA_IF_RX_RING_CNTR_RTL9300 */
        /* offset address */    0x7C8C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 31,
        /* portlist index */    0,
        /* bit offset */        10,
        /* register fields */   DMA_IF_RX_RING_CNTR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMA_IF_PHYSICAL_ADDR_MSK_RTL9300 */
        /* offset address */    0xE02C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMA_IF_PHYSICAL_ADDR_MSK_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_NIC_DBG_SEL_0_RTL9300 */
        /* offset address */    0xE030,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   NIC_DBG_SEL_0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_NIC_DBG_SEL_1_RTL9300 */
        /* offset address */    0xE034,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   NIC_DBG_SEL_1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_NIC_BIST_CTRL_0_RTL9300 */
        /* offset address */    0xE038,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   NIC_BIST_CTRL_0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_NIC_BIST_CTRL_1_RTL9300 */
        /* offset address */    0xE03C,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   NIC_BIST_CTRL_1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_NIC_RTL9300 */
        /* offset address */    0xE040,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_NIC_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_NIC___DMA */
#if defined(CONFIG_SDK_CHIP_FEATURE_APPLICATION_TRAP)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPCL_SWITCH_IPV4_ADDR_CTRL_RTL9300 */
        /* offset address */    0xA220,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPCL_SWITCH_IPV4_ADDR_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPCL_SWITCH_IPV6_ADDR_CTRL_RTL9300 */
        /* offset address */    0xA224,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        128,
        /* register fields */   SPCL_SWITCH_IPV6_ADDR_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPCL_TRAP_CAPWAP_PORT_CTRL_RTL9300 */
        /* offset address */    0xA234,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPCL_TRAP_CAPWAP_PORT_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPCL_TRAP_CTRL_RTL9300 */
        /* offset address */    0xA238,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPCL_TRAP_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPCL_TRAP_PORT_CTRL_RTL9300 */
        /* offset address */    0xA1A0,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   SPCL_TRAP_PORT_CTRL_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_APPLICATION_TRAP */
#if defined(CONFIG_SDK_CHIP_FEATURE_TABLE_ACCESS)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TBL_ACCESS_L2_CTRL_RTL9300 */
        /* offset address */    0xB320,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TBL_ACCESS_L2_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TBL_ACCESS_L2_METHOD_CTRL0_RTL9300 */
        /* offset address */    0xB324,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TBL_ACCESS_L2_METHOD_CTRL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TBL_ACCESS_L2_METHOD_CTRL1_RTL9300 */
        /* offset address */    0xB328,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   TBL_ACCESS_L2_METHOD_CTRL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TBL_ACCESS_L2_METHOD_CTRL2_RTL9300 */
        /* offset address */    0xB330,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TBL_ACCESS_L2_METHOD_CTRL2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TBL_ACCESS_L2_DATA_RTL9300 */
        /* offset address */    0xB334,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 2,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   TBL_ACCESS_L2_DATA_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TBL_ACCESS_CTRL_0_RTL9300 */
        /* offset address */    0xB340,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TBL_ACCESS_CTRL_0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TBL_ACCESS_DATA_0_RTL9300 */
        /* offset address */    0xB344,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 18,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   TBL_ACCESS_DATA_0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TBL_ACCESS_CTRL_1_RTL9300 */
        /* offset address */    0xB3A0,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TBL_ACCESS_CTRL_1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TBL_ACCESS_DATA_1_RTL9300 */
        /* offset address */    0xB3A4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 19,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   TBL_ACCESS_DATA_1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TBL_ACCESS_CTRL_2_RTL9300 */
        /* offset address */    0xCE04,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TBL_ACCESS_CTRL_2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TBL_ACCESS_DATA_2_RTL9300 */
        /* offset address */    0xCE08,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 5,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   TBL_ACCESS_DATA_2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TBL_ACCESS_HSB_CTRL_RTL9300 */
        /* offset address */    0xD600,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TBL_ACCESS_HSB_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TBL_ACCESS_HSB_DATA_RTL9300 */
        /* offset address */    0xD604,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 29,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   TBL_ACCESS_HSB_DATA_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TBL_ACCESS_HSA_CTRL_RTL9300 */
        /* offset address */    0x7880,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TBL_ACCESS_HSA_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TBL_ACCESS_HSA_DATA_RTL9300 */
        /* offset address */    0x7884,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 21,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   TBL_ACCESS_HSA_DATA_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_ALE_TAB_RTL9300 */
        /* offset address */    0xB390,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_ALE_TAB_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_RT_TAB_RTL9300 */
        /* offset address */    0xB3F4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_RT_TAB_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_PKT_ENCAP_RTL9300 */
        /* offset address */    0xCE20,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_PKT_ENCAP_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_TABLE_ACCESS */
#if defined(CONFIG_SDK_CHIP_FEATURE_MAC_CONTROL)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_GLB_CTRL_RTL9300 */
        /* offset address */    0xC6E0,
        /* field numbers */     13,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_GLB_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_PORT_CTRL_RTL9300 */
        /* offset address */    0x3260,
        /* field numbers */     4,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   MAC_PORT_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HALF_CHG_CTRL_RTL9300 */
        /* offset address */    0x3264,
        /* field numbers */     7,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   HALF_CHG_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_EEPROM_DOWN_LOAD_CNTRL_RTL9300 */
        /* offset address */    0xC6E4,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_EEPROM_DOWN_LOAD_CNTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_EEPROM_DOWN_LOAD_STS_RTL9300 */
        /* offset address */    0xC6E8,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_EEPROM_DOWN_LOAD_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_EEPROM_DOWN_LOAD_MAC_POS_RTL9300 */
        /* offset address */    0xC6EC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_EEPROM_DOWN_LOAD_MAC_POS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_EEPROM_DOWN_LOAD_SERDES_POS_RTL9300 */
        /* offset address */    0xC6F0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_EEPROM_DOWN_LOAD_SERDES_POS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_EEPROM_DOWN_LOAD_PHY_POS_RTL9300 */
        /* offset address */    0xC6F4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_EEPROM_DOWN_LOAD_PHY_POS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_EEPROM_DOWN_LOAD_GROUP_MAC_POS_RTL9300 */
        /* offset address */    0xC6F8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_EEPROM_DOWN_LOAD_GROUP_MAC_POS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_GLB_CTRL_RTL9300 */
        /* offset address */    0xCA00,
        /* field numbers */     26,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_GLB_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_MAC_TYPE_CTRL_RTL9300 */
        /* offset address */    0xCA04,
        /* field numbers */     11,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_MAC_TYPE_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_PORT0_15_POLLING_SEL_RTL9300 */
        /* offset address */    0xCA08,
        /* field numbers */     16,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_PORT0_15_POLLING_SEL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_PORT16_27_POLLING_SEL_RTL9300 */
        /* offset address */    0xCA0C,
        /* field numbers */     13,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_PORT16_27_POLLING_SEL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_PRVTE_POLLING_CTRL_RTL9300 */
        /* offset address */    0xCA10,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_PRVTE_POLLING_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MDIO_FREE_CNT_CTRL_RTL9300 */
        /* offset address */    0xCA14,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MDIO_FREE_CNT_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_10GPHY_POLLING_SEL_0_RTL9300 */
        /* offset address */    0xCA18,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_10GPHY_POLLING_SEL_0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_FORCE_MODE_CTRL_RTL9300 */
        /* offset address */    0xCA1C,
        /* field numbers */     16,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   MAC_FORCE_MODE_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_POLL_CTRL_RTL9300 */
        /* offset address */    0xCA90,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_POLL_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_REG_CHK1_CTRL0_RTL9300 */
        /* offset address */    0xCA94,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_REG_CHK1_CTRL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_REG_CHK1_CTRL1_RTL9300 */
        /* offset address */    0xCA98,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_REG_CHK1_CTRL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_REG_CHK1_PMSK_RTL9300 */
        /* offset address */    0xCA9C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_REG_CHK1_PMSK_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_REG_CHK1_DATA_RTL9300 */
        /* offset address */    0xCAA0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_REG_CHK1_DATA_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_REG_CHK1_DATA_10G_RTL9300 */
        /* offset address */    0xCAA4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_REG_CHK1_DATA_10G_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_REG_CHK1_RESULT_RTL9300 */
        /* offset address */    0xCAA8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_REG_CHK1_RESULT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_REG_CHK2_CTRL0_RTL9300 */
        /* offset address */    0xCAAC,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_REG_CHK2_CTRL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_REG_CHK2_CTRL1_RTL9300 */
        /* offset address */    0xCAB0,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_REG_CHK2_CTRL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_REG_CHK2_PMSK_RTL9300 */
        /* offset address */    0xCAB4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_REG_CHK2_PMSK_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_REG_CHK2_DATA_RTL9300 */
        /* offset address */    0xCAB8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_REG_CHK2_DATA_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_REG_CHK2_DATA_10G_RTL9300 */
        /* offset address */    0xCABC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_REG_CHK2_DATA_10G_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_REG_CHK2_RESULT_RTL9300 */
        /* offset address */    0xCAC0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_REG_CHK2_RESULT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_REG_CHK3_CTRL0_RTL9300 */
        /* offset address */    0xCAC4,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_REG_CHK3_CTRL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_REG_CHK3_CTRL1_RTL9300 */
        /* offset address */    0xCAC8,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_REG_CHK3_CTRL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_REG_CHK3_PMSK_RTL9300 */
        /* offset address */    0xCACC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_REG_CHK3_PMSK_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_REG_CHK3_DATA_RTL9300 */
        /* offset address */    0xCAD0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_REG_CHK3_DATA_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_REG_CHK3_DATA_10G_RTL9300 */
        /* offset address */    0xCAD4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_REG_CHK3_DATA_10G_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_REG_CHK3_RESULT_RTL9300 */
        /* offset address */    0xCAD8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_REG_CHK3_RESULT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_REG_CHK4_CTRL0_RTL9300 */
        /* offset address */    0xCADC,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_REG_CHK4_CTRL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_REG_CHK4_CTRL1_RTL9300 */
        /* offset address */    0xCAE0,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_REG_CHK4_CTRL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_REG_CHK4_PMSK_RTL9300 */
        /* offset address */    0xCAE4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_REG_CHK4_PMSK_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_REG_CHK4_DATA_RTL9300 */
        /* offset address */    0xCAE8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_REG_CHK4_DATA_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_REG_CHK4_DATA_10G_RTL9300 */
        /* offset address */    0xCAEC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_REG_CHK4_DATA_10G_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_REG_CHK4_RESULT_RTL9300 */
        /* offset address */    0xCAF0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_REG_CHK4_RESULT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_REG_CHK5_CTRL0_RTL9300 */
        /* offset address */    0xCAF4,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_REG_CHK5_CTRL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_REG_CHK5_CTRL1_RTL9300 */
        /* offset address */    0xCAF8,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_REG_CHK5_CTRL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_REG_CHK5_PMSK_RTL9300 */
        /* offset address */    0xCAFC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_REG_CHK5_PMSK_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_REG_CHK5_DATA_RTL9300 */
        /* offset address */    0xCB00,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_REG_CHK5_DATA_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_REG_CHK5_DATA_10G_RTL9300 */
        /* offset address */    0xCB04,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_REG_CHK5_DATA_10G_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_REG_CHK5_RESULT_RTL9300 */
        /* offset address */    0xCB08,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_REG_CHK5_RESULT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LINK_DELAY_CTRL_RTL9300 */
        /* offset address */    0xCB0C,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LINK_DELAY_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_LINK_STS_RTL9300 */
        /* offset address */    0xCB10,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_LINK_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_LINK_MEDIA_STS_RTL9300 */
        /* offset address */    0xCB14,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_LINK_MEDIA_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_LINK_SPD_STS_RTL9300 */
        /* offset address */    0xCB18,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        4,
        /* register fields */   MAC_LINK_SPD_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_LINK_DUP_STS_RTL9300 */
        /* offset address */    0xCB28,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_LINK_DUP_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_TX_PAUSE_STS_RTL9300 */
        /* offset address */    0xCB2C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_TX_PAUSE_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_RX_PAUSE_STS_RTL9300 */
        /* offset address */    0xCB30,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_RX_PAUSE_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_EEE_ABLTY_RTL9300 */
        /* offset address */    0xCB34,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_EEE_ABLTY_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_MSTR_SLV_STS_RTL9300 */
        /* offset address */    0xCB38,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_MSTR_SLV_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_MSTR_SLV_FAULT_STS_RTL9300 */
        /* offset address */    0xCB3C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_MSTR_SLV_FAULT_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PHY_LINK_STS_RTL9300 */
        /* offset address */    0xCB40,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PHY_LINK_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PHY_LINK_MEDIA_STS_RTL9300 */
        /* offset address */    0xCB44,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PHY_LINK_MEDIA_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PHY_LINK_SPD_STS_RTL9300 */
        /* offset address */    0xCB48,
        /* field numbers */     1,
        /* port index */        0, 27,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        4,
        /* register fields */   PHY_LINK_SPD_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PHY_LINK_DUP_STS_RTL9300 */
        /* offset address */    0xCB58,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PHY_LINK_DUP_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PHY_TX_PAUSE_STS_RTL9300 */
        /* offset address */    0xCB5C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PHY_TX_PAUSE_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PHY_RX_PAUSE_STS_RTL9300 */
        /* offset address */    0xCB60,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PHY_RX_PAUSE_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PHY_EEE_ABLTY_RTL9300 */
        /* offset address */    0xCB64,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PHY_EEE_ABLTY_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PHY_MSTR_SLV_STS_RTL9300 */
        /* offset address */    0xCB68,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PHY_MSTR_SLV_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PHY_MSTR_SLV_FAULT_STS_RTL9300 */
        /* offset address */    0xCB6C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PHY_MSTR_SLV_FAULT_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_ACCESS_PHY_CTRL_0_RTL9300 */
        /* offset address */    0xCB70,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_ACCESS_PHY_CTRL_0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_ACCESS_PHY_CTRL_1_RTL9300 */
        /* offset address */    0xCB74,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_ACCESS_PHY_CTRL_1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_ACCESS_PHY_CTRL_2_RTL9300 */
        /* offset address */    0xCB78,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_ACCESS_PHY_CTRL_2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_ACCESS_PHY_CTRL_3_RTL9300 */
        /* offset address */    0xCB7C,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_ACCESS_PHY_CTRL_3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_PORT0_5_ADDR_CTRL_RTL9300 */
        /* offset address */    0xCB80,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_PORT0_5_ADDR_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_PORT6_11_ADDR_CTRL_RTL9300 */
        /* offset address */    0xCB84,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_PORT6_11_ADDR_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_PORT12_17_ADDR_CTRL_RTL9300 */
        /* offset address */    0xCB88,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_PORT12_17_ADDR_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_PORT18_23_ADDR_CTRL_RTL9300 */
        /* offset address */    0xCB8C,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_PORT18_23_ADDR_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_PORT24_27_ADDR_CTRL_RTL9300 */
        /* offset address */    0xCB90,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_PORT24_27_ADDR_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SDS_MODE_ADJ_CTRL_RTL9300 */
        /* offset address */    0xCB94,
        /* field numbers */     18,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SDS_MODE_ADJ_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_CTRL_RTL9300 */
        /* offset address */    0xCB98,
        /* field numbers */     10,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_EFUSE_CTRL_RTL9300 */
        /* offset address */    0xC6FC,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_EFUSE_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_BONDING_REDEFINE_REG_RTL9300 */
        /* offset address */    0x7C,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BONDING_REDEFINE_REG_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_L2_GLOBAL_CTRL0_RTL9300 */
        /* offset address */    0xC700,
        /* field numbers */     18,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_L2_GLOBAL_CTRL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_L2_GLOBAL_CTRL1_RTL9300 */
        /* offset address */    0xC704,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_L2_GLOBAL_CTRL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_L2_PORT_CTRL_RTL9300 */
        /* offset address */    0x3268,
        /* field numbers */     7,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   MAC_L2_PORT_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_L2_PADDING_SEL_RTL9300 */
        /* offset address */    0xC708,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_L2_PADDING_SEL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_L2_CPU_PORT_CTRL_RTL9300 */
        /* offset address */    0xC70C,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_L2_CPU_PORT_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_L2_CPU_TAG_ID_CTRL_RTL9300 */
        /* offset address */    0xC710,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_L2_CPU_TAG_ID_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_L2_ADDR_CTRL_RTL9300 */
        /* offset address */    0xC714,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   MAC_L2_ADDR_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_L2_PORT_MAX_LEN_CTRL_RTL9300 */
        /* offset address */    0x326C,
        /* field numbers */     4,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   MAC_L2_PORT_MAX_LEN_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_L2_CPU_MAX_LEN_CTRL_RTL9300 */
        /* offset address */    0xA3A0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_L2_CPU_MAX_LEN_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_SSC_CTRL_0_RTL9300 */
        /* offset address */    0x280,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_SSC_CTRL_0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_SSC_CTRL_1_RTL9300 */
        /* offset address */    0x284,
        /* field numbers */     12,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_SSC_CTRL_1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_SSC_CTRL_2_RTL9300 */
        /* offset address */    0x288,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_SSC_CTRL_2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_SSC_CTRL_3_RTL9300 */
        /* offset address */    0x28C,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_SSC_CTRL_3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_SSC_CTRL_4_RTL9300 */
        /* offset address */    0x290,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_SSC_CTRL_4_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EXT_SMI_ACCESS_CTRL_RTL9300 */
        /* offset address */    0xCB9C,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EXT_SMI_ACCESS_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_PER_PORT_MAC_RTL9300 */
        /* offset address */    0x3270,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   DMY_REG0_PER_PORT_MAC_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_ALE_GLB_RTL9300 */
        /* offset address */    0xA3A4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_ALE_GLB_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG1_GLB_CTRL_RTL9300 */
        /* offset address */    0xC71C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG1_GLB_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_SMI_CTRL_RTL9300 */
        /* offset address */    0xCBA0,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_SMI_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_CHIP_AFE_RTL9300 */
        /* offset address */    0xE288,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_CHIP_AFE_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RLFD_CTRL_RTL9300 */
        /* offset address */    0xCBA4,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RLFD_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RLFD_10G_ADDR_RTL9300 */
        /* offset address */    0xCBA8,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RLFD_10G_ADDR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_UNI_DIR_CTRL_RTL9300 */
        /* offset address */    0xCBAC,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   UNI_DIR_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_10GPHY_POLLING_SEL_1_RTL9300 */
        /* offset address */    0xCBB0,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_10GPHY_POLLING_SEL_1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_10GPHY_POLLING_REG0_CFG_RTL9300 */
        /* offset address */    0xCBB4,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_10GPHY_POLLING_REG0_CFG_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_10GPHY_POLLING_REG9_CFG_RTL9300 */
        /* offset address */    0xCBB8,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_10GPHY_POLLING_REG9_CFG_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SMI_10GPHY_POLLING_REG10_CFG_RTL9300 */
        /* offset address */    0xCBBC,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_10GPHY_POLLING_REG10_CFG_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_MAC_CONTROL */
#if defined(CONFIG_SDK_CHIP_FEATURE_PHY___SERDES)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FIB0_INTF_CTRL_RTL9300 */
        /* offset address */    0x184,
        /* field numbers */     1,
        /* port index */        0, 3,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        8,
        /* register fields */   FIB0_INTF_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FIB4_INTF_CTRL_RTL9300 */
        /* offset address */    0x294,
        /* field numbers */     1,
        /* port index */        4, 9,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        8,
        /* register fields */   FIB4_INTF_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FIB10_INTF_CTRL_RTL9300 */
        /* offset address */    0x188,
        /* field numbers */     1,
        /* port index */        10, 11,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        8,
        /* register fields */   FIB10_INTF_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SDS_CFG_REG0_RTL9300 */
        /* offset address */    0x18C,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SDS_CFG_REG0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SDS_CFG_REG1_RTL9300 */
        /* offset address */    0x29C,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SDS_CFG_REG1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SDS_CFG_REG2_RTL9300 */
        /* offset address */    0x190,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SDS_CFG_REG2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SDS_MODE_SEL_0_RTL9300 */
        /* offset address */    0x194,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SDS_MODE_SEL_0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SDS_MODE_SEL_1_RTL9300 */
        /* offset address */    0x2A0,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SDS_MODE_SEL_1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SDS_MODE_SEL_2_RTL9300 */
        /* offset address */    0x2A4,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SDS_MODE_SEL_2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SDS_MODE_SEL_3_RTL9300 */
        /* offset address */    0x198,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SDS_MODE_SEL_3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SDS_INDACS_CMD_RTL9300 */
        /* offset address */    0x3B0,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SDS_INDACS_CMD_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SDS_INDACS_DATA_RTL9300 */
        /* offset address */    0x3B4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SDS_INDACS_DATA_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SDS_OUI_RTL9300 */
        /* offset address */    0x80,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SDS_OUI_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SDS_VERSION_RTL9300 */
        /* offset address */    0x84,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SDS_VERSION_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SDS_INTF_CTRL0_RTL9300 */
        /* offset address */    0x19C,
        /* field numbers */     21,
        /* port index */        0, 3,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SDS_INTF_CTRL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SDS_INTF_CTRL1_RTL9300 */
        /* offset address */    0x2A8,
        /* field numbers */     21,
        /* port index */        4, 9,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SDS_INTF_CTRL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SDS_INTF_CTRL2_RTL9300 */
        /* offset address */    0x1AC,
        /* field numbers */     12,
        /* port index */        10, 11,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SDS_INTF_CTRL2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_WRAP_SDS_INTF_CTRL0_RTL9300 */
        /* offset address */    0x1B4,
        /* field numbers */     5,
        /* port index */        0, 1,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   WRAP_SDS_INTF_CTRL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_WRAP_SDS_INTF_CTRL1_RTL9300 */
        /* offset address */    0x2C0,
        /* field numbers */     5,
        /* port index */        2, 4,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   WRAP_SDS_INTF_CTRL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_WRAP_SDS_INTF_CTRL3_RTL9300 */
        /* offset address */    0x1BC,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   WRAP_SDS_INTF_CTRL3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_WRAP_SDS_INTF_CTRL4_RTL9300 */
        /* offset address */    0x1C0,
        /* field numbers */     4,
        /* port index */        0, 1,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   WRAP_SDS_INTF_CTRL4_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_WRAP_SDS_INTF_CTRL5_RTL9300 */
        /* offset address */    0x2CC,
        /* field numbers */     4,
        /* port index */        2, 4,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   WRAP_SDS_INTF_CTRL5_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_WRAP_SDS_INTF_CTRL6_RTL9300 */
        /* offset address */    0x1C8,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   WRAP_SDS_INTF_CTRL6_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RG2X_RG1X_CEN_RTL9300 */
        /* offset address */    0xE28C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RG2X_RG1X_CEN_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RG0X_CEN_RTT_RTL9300 */
        /* offset address */    0xE290,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RG0X_CEN_RTT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SDS_SUBMODE_CTRL0_RTL9300 */
        /* offset address */    0x1CC,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SDS_SUBMODE_CTRL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SDS_SUBMODE_CTRL1_RTL9300 */
        /* offset address */    0x2D8,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SDS_SUBMODE_CTRL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_CHIP_CHIP_AFE_RTL9300 */
        /* offset address */    0xE294,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_CHIP_CHIP_AFE_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_PHY___SERDES */
#if defined(CONFIG_SDK_CHIP_FEATURE_POWER_SAVING)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEE_TX_Q_CTRL_RTL9300 */
        /* offset address */    0x78DC,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEE_TX_Q_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEE_TX_MINIFG_CTRL0_RTL9300 */
        /* offset address */    0xC720,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEE_TX_MINIFG_CTRL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEE_TX_MINIFG_CTRL1_RTL9300 */
        /* offset address */    0xC724,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEE_TX_MINIFG_CTRL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEE_TX_MINIFG_CTRL2_RTL9300 */
        /* offset address */    0xC728,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEE_TX_MINIFG_CTRL2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEE_TX_CTRL_RTL9300 */
        /* offset address */    0xC72C,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEE_TX_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEE_TX_TIMER_100M_CTRL_RTL9300 */
        /* offset address */    0xC730,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEE_TX_TIMER_100M_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEE_TX_TIMER_GELITE_CTRL_RTL9300 */
        /* offset address */    0xC734,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEE_TX_TIMER_GELITE_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEE_TX_TIMER_GIGA_CTRL_RTL9300 */
        /* offset address */    0xC738,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEE_TX_TIMER_GIGA_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEE_TX_TIMER_2P5G_CTRL_RTL9300 */
        /* offset address */    0xC73C,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEE_TX_TIMER_2P5G_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEE_TX_TIMER_5G_CTRL_RTL9300 */
        /* offset address */    0xC740,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEE_TX_TIMER_5G_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEE_TX_TIMER_10G_CTRL_RTL9300 */
        /* offset address */    0xC744,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEE_TX_TIMER_10G_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEE_CTRL_RTL9300 */
        /* offset address */    0x3274,
        /* field numbers */     3,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   EEE_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEE_RX_GELITE_CTRL_RTL9300 */
        /* offset address */    0xC748,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEE_RX_GELITE_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEE_RX_GE_CTRL_RTL9300 */
        /* offset address */    0xC74C,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEE_RX_GE_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEE_RX_2P5G_CTRL_RTL9300 */
        /* offset address */    0xC750,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEE_RX_2P5G_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEE_RX_5G_CTRL_RTL9300 */
        /* offset address */    0xC754,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEE_RX_5G_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEE_RX_10G_CTRL_RTL9300 */
        /* offset address */    0xC758,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEE_RX_10G_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEEP_PORT_CTRL_RTL9300 */
        /* offset address */    0x3278,
        /* field numbers */     8,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   EEEP_PORT_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEEP_GBL_CTRL_RTL9300 */
        /* offset address */    0xC75C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_GBL_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEEP_TIMER_UNIT_CTRL_RTL9300 */
        /* offset address */    0xC760,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_TIMER_UNIT_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEEP_TX_RATE_100M_CTRL_RTL9300 */
        /* offset address */    0xC764,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_TX_RATE_100M_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEEP_TX_RATE_500M_CTRL_RTL9300 */
        /* offset address */    0xC768,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_TX_RATE_500M_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEEP_TX_RATE_GIGA_CTRL_RTL9300 */
        /* offset address */    0xC76C,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_TX_RATE_GIGA_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEEP_TX_WAKE_TIMER_CTRL_RTL9300 */
        /* offset address */    0xC770,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_TX_WAKE_TIMER_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEEP_RX_RATE_100M_CTRL_RTL9300 */
        /* offset address */    0xC774,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_RX_RATE_100M_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEEP_RX_RATE_500M_CTRL_RTL9300 */
        /* offset address */    0xC778,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_RX_RATE_500M_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEEP_RX_RATE_GIGA_CTRL_RTL9300 */
        /* offset address */    0xC77C,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_RX_RATE_GIGA_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEEP_RX_SLEEP_STEP_CTRL_RTL9300 */
        /* offset address */    0xC780,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_RX_SLEEP_STEP_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEEP_RX_TIMER_100M_CTRL_RTL9300 */
        /* offset address */    0xC784,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_RX_TIMER_100M_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEEP_RX_TIMER_500M_CTRL0_RTL9300 */
        /* offset address */    0xC788,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_RX_TIMER_500M_CTRL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEEP_RX_TIMER_500M_CTRL1_RTL9300 */
        /* offset address */    0xC78C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_RX_TIMER_500M_CTRL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEEP_RX_TIMER_GIGA_CTRL0_RTL9300 */
        /* offset address */    0xC790,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_RX_TIMER_GIGA_CTRL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEEP_RX_TIMER_GIGA_CTRL1_RTL9300 */
        /* offset address */    0xC794,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_RX_TIMER_GIGA_CTRL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEEP_RX_IDLE_TIMER_CTRL_RTL9300 */
        /* offset address */    0xC798,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_RX_IDLE_TIMER_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EEEP_TX_IDLE_TIMER_CTRL_RTL9300 */
        /* offset address */    0xC79C,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_TX_IDLE_TIMER_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PS_GATCLK_MASK_RTL9300 */
        /* offset address */    0xC7A0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PS_GATCLK_MASK_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PS_GATCLK_EN_RTL9300 */
        /* offset address */    0xC7A4,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PS_GATCLK_EN_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PS_GATCLK_CTRL_RTL9300 */
        /* offset address */    0xC7A8,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PS_GATCLK_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PS_SOC_CTRL_RTL9300 */
        /* offset address */    0x104,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PS_SOC_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_CHIP_MISC_T_RTL9300 */
        /* offset address */    0x108,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_CHIP_MISC_T_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_POWER_SAVING */
#if defined(CONFIG_SDK_CHIP_FEATURE_802_1Q_VLAN___QINQ)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_VLAN_TAG_TPID_CTRL_RTL9300 */
        /* offset address */    0xC7AC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   VLAN_TAG_TPID_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_VLAN_ETAG_TPID_CTRL_RTL9300 */
        /* offset address */    0xD67C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   VLAN_ETAG_TPID_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_VLAN_PORT_ITAG_TPID_CMP_MSK_RTL9300 */
        /* offset address */    0x327C,
        /* field numbers */     2,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   VLAN_PORT_ITAG_TPID_CMP_MSK_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_VLAN_PORT_OTAG_TPID_CMP_MSK_RTL9300 */
        /* offset address */    0x3280,
        /* field numbers */     2,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   VLAN_PORT_OTAG_TPID_CMP_MSK_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_VLAN_PORT_ETAG_TPID_CMP_RTL9300 */
        /* offset address */    0xD680,
        /* field numbers */     2,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   VLAN_PORT_ETAG_TPID_CMP_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_VLAN_PORT_AFT_RTL9300 */
        /* offset address */    0x8260,
        /* field numbers */     5,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   VLAN_PORT_AFT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_VLAN_CTRL_RTL9300 */
        /* offset address */    0x82D4,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   VLAN_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_VLAN_PORT_PB_VLAN_RTL9300 */
        /* offset address */    0x82D8,
        /* field numbers */     5,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   VLAN_PORT_PB_VLAN_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_VLAN_PORT_FWD_CTRL_RTL9300 */
        /* offset address */    0x834C,
        /* field numbers */     5,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   VLAN_PORT_FWD_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_VLAN_APP_PKT_CTRL_RTL9300 */
        /* offset address */    0xA23C,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   VLAN_APP_PKT_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_VLAN_PORT_IGR_FLTR_RTL9300 */
        /* offset address */    0x83C0,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   VLAN_PORT_IGR_FLTR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_VLAN_PORT_EGR_FLTR_RTL9300 */
        /* offset address */    0x83C8,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   VLAN_PORT_EGR_FLTR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_VLAN_PORT_TAG_STS_CTRL_RTL9300 */
        /* offset address */    0xCE24,
        /* field numbers */     7,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   VLAN_PORT_TAG_STS_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_VLAN_PORT_EGR_TPID_CTRL_RTL9300 */
        /* offset address */    0xCE98,
        /* field numbers */     5,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   VLAN_PORT_EGR_TPID_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_VLAN_RTL9300 */
        /* offset address */    0x83CC,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_VLAN_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG1_VLAN_RTL9300 */
        /* offset address */    0x83D0,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG1_VLAN_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG1_PKT_ENCAP_RTL9300 */
        /* offset address */    0xCF0C,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG1_PKT_ENCAP_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_802_1Q_VLAN___QINQ */
#if defined(CONFIG_SDK_CHIP_FEATURE_VLAN_PROFILE)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_VLAN_PROFILE_SET_RTL9300 */
        /* offset address */    0x9C60,
        /* field numbers */     34,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        160,
        /* register fields */   VLAN_PROFILE_SET_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_VLAN_PROFILE_RTL9300 */
        /* offset address */    0x9D00,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_VLAN_PROFILE_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_VLAN_PROFILE */
#if defined(CONFIG_SDK_CHIP_FEATURE__IEEE802_1V__PROTOCOL_BASED_VLAN)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_VLAN_PPB_VLAN_SET_RTL9300 */
        /* offset address */    0x83D4,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   VLAN_PPB_VLAN_SET_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_VLAN_PORT_PPB_VLAN_SET_RTL9300 */
        /* offset address */    0x83F4,
        /* field numbers */     6,
        /* port index */        0, 28,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   VLAN_PORT_PPB_VLAN_SET_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG2_VLAN_RTL9300 */
        /* offset address */    0x8794,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG2_VLAN_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE__IEEE802_1V__PROTOCOL_BASED_VLAN */
#if defined(CONFIG_SDK_CHIP_FEATURE_VLAN_RANGE_CHECK)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_VLAN_IGR_VID_RNG_CHK_SET_0_RTL9300 */
        /* offset address */    0x9660,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 31,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   VLAN_IGR_VID_RNG_CHK_SET_0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_VLAN_IGR_VID_RNG_CHK_SET_1_RTL9300 */
        /* offset address */    0x96E0,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 31,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   VLAN_IGR_VID_RNG_CHK_SET_1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_VLAN_EGR_VID_RNG_CHK_SET_0_RTL9300 */
        /* offset address */    0xCF10,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 31,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   VLAN_EGR_VID_RNG_CHK_SET_0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_VLAN_EGR_VID_RNG_CHK_SET_1_RTL9300 */
        /* offset address */    0xCF90,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 31,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   VLAN_EGR_VID_RNG_CHK_SET_1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_VLAN_IVC_RTL9300 */
        /* offset address */    0x9760,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_VLAN_IVC_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_VLAN_RANGE_CHECK */
#if defined(CONFIG_SDK_CHIP_FEATURE_VLAN_TRANSLATION)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_VLAN_IVC_BLK_CTRL_RTL9300 */
        /* offset address */    0x9764,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   VLAN_IVC_BLK_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_VLAN_PORT_L2TBL_CNVT_CTRL_RTL9300 */
        /* offset address */    0x8E60,
        /* field numbers */     4,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   VLAN_PORT_L2TBL_CNVT_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_VLAN_TRUNK_L2TBL_CNVT_CTRL_RTL9300 */
        /* offset address */    0x8ED4,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 63,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   VLAN_TRUNK_L2TBL_CNVT_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_VLAN_IVC_CTRL_RTL9300 */
        /* offset address */    0x9768,
        /* field numbers */     7,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   VLAN_IVC_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_VLAN_EVC_CTRL_RTL9300 */
        /* offset address */    0xD010,
        /* field numbers */     5,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   VLAN_EVC_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_VLAN_IVC_ENTRY_INDICATION_RTL9300 */
        /* offset address */    0x97DC,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 1023,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   VLAN_IVC_ENTRY_INDICATION_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_VLAN_EVC_ENTRY_INDICATION_RTL9300 */
        /* offset address */    0xD084,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 511,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   VLAN_EVC_ENTRY_INDICATION_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_L2_RTL9300 */
        /* offset address */    0x8FD4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_L2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG2_PKT_ENCAP_RTL9300 */
        /* offset address */    0xD0C4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG2_PKT_ENCAP_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_VLAN_TRANSLATION */
#if defined(CONFIG_SDK_CHIP_FEATURE_RMA)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMA_CTRL_0_RTL9300 */
        /* offset address */    0x9E60,
        /* field numbers */     16,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RMA_CTRL_0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMA_CTRL_1_RTL9300 */
        /* offset address */    0x9E64,
        /* field numbers */     16,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RMA_CTRL_1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMA_CTRL_2_RTL9300 */
        /* offset address */    0x9E68,
        /* field numbers */     16,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RMA_CTRL_2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMA_MIRROR_CTRL_RTL9300 */
        /* offset address */    0x9E6C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RMA_MIRROR_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMA_SMAC_LRN_CTRL_RTL9300 */
        /* offset address */    0x9E70,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 47,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   RMA_SMAC_LRN_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMA_MGN_LRN_CTRL_RTL9300 */
        /* offset address */    0x9E78,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RMA_MGN_LRN_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMA_PORT_BPDU_CTRL_RTL9300 */
        /* offset address */    0x9E7C,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   RMA_PORT_BPDU_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMA_PORT_PTP_CTRL_RTL9300 */
        /* offset address */    0x9E88,
        /* field numbers */     3,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   RMA_PORT_PTP_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMA_PORT_LLDP_CTRL_RTL9300 */
        /* offset address */    0x9EFC,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   RMA_PORT_LLDP_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMA_PORT_EAPOL_CTRL_RTL9300 */
        /* offset address */    0x9F08,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   RMA_PORT_EAPOL_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMA_FLD_PMSK_RTL9300 */
        /* offset address */    0x9F14,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RMA_FLD_PMSK_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMA_BPDU_FLD_PMSK_RTL9300 */
        /* offset address */    0x9F18,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RMA_BPDU_FLD_PMSK_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMA_EAPOL_FLD_PMSK_RTL9300 */
        /* offset address */    0x9F1C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RMA_EAPOL_FLD_PMSK_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMA_USR_DEF_FLD_PMSK_RTL9300 */
        /* offset address */    0x9F20,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RMA_USR_DEF_FLD_PMSK_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMA_LLDP_FLD_PMSK_RTL9300 */
        /* offset address */    0x9F24,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RMA_LLDP_FLD_PMSK_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMA_USR_DEF_CTRL_RTL9300 */
        /* offset address */    0x9F28,
        /* field numbers */     14,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        160,
        /* register fields */   RMA_USR_DEF_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_RMA_RTL9300 */
        /* offset address */    0x9F78,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_RMA_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_RMA */
#if defined(CONFIG_SDK_CHIP_FEATURE_LINK_AGGREGATION)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TRK_ID_CTRL_RTL9300 */
        /* offset address */    0xA3A8,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 28,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   TRK_ID_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TRK_MBR_CTRL_RTL9300 */
        /* offset address */    0xA41C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 28,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   TRK_MBR_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TRK_HASH_CTRL_RTL9300 */
        /* offset address */    0x9F80,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 1,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   TRK_HASH_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TRK_CTRL_RTL9300 */
        /* offset address */    0x9F88,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TRK_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TRK_SHFT_CTRL_RTL9300 */
        /* offset address */    0x9F8C,
        /* field numbers */     11,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TRK_SHFT_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TRK_LOCAL_TBL_REFRESH_RTL9300 */
        /* offset address */    0x9F90,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TRK_LOCAL_TBL_REFRESH_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TRK_LOCAL_TBL_RTL9300 */
        /* offset address */    0x9F94,
        /* field numbers */     16,
        /* port index */        0, 0,
        /* array index */       0, 28,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   TRK_LOCAL_TBL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TRK_STK_CTRL_RTL9300 */
        /* offset address */    0xA07C,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 1,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   TRK_STK_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LOCAL_PORT_TRK_MAP_RTL9300 */
        /* offset address */    0xD0C8,
        /* field numbers */     3,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   LOCAL_PORT_TRK_MAP_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_TRUNK_RTL9300 */
        /* offset address */    0xA084,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_TRUNK_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_LINK_AGGREGATION */
#if defined(CONFIG_SDK_CHIP_FEATURE_SPANNING_TREE)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ST_CTRL_RTL9300 */
        /* offset address */    0x8798,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ST_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG3_VLAN_RTL9300 */
        /* offset address */    0x879C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG3_VLAN_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_SPANNING_TREE */
#if defined(CONFIG_SDK_CHIP_FEATURE_PORT_ISOLATION)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PORT_ISO_RESTRICT_ROUTE_CTRL_RTL9300 */
        /* offset address */    0xA8A0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PORT_ISO_RESTRICT_ROUTE_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PORT_ISO_VB_ISO_PMSK_CTRL_RTL9300 */
        /* offset address */    0xA940,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 15,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   PORT_ISO_VB_ISO_PMSK_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PORT_ISO_VB_EGR_CTRL_RTL9300 */
        /* offset address */    0xA9C0,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   PORT_ISO_VB_EGR_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_PORT_ISO_RTL9300 */
        /* offset address */    0xA8A4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_PORT_ISO_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_VLAN_ISO_RTL9300 */
        /* offset address */    0xA9C4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_VLAN_ISO_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_PORT_ISOLATION */
#if defined(CONFIG_SDK_CHIP_FEATURE_MAC_FORWARDING_CONTROL)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_CTRL_RTL9300 */
        /* offset address */    0x8FD8,
        /* field numbers */     11,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_AGE_CTRL_RTL9300 */
        /* offset address */    0x8FDC,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_AGE_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_PORT_AGE_CTRL_RTL9300 */
        /* offset address */    0x8FE0,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   L2_PORT_AGE_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_TRK_AGE_CTRL_RTL9300 */
        /* offset address */    0x8FE4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 63,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   L2_TRK_AGE_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_PORT_SALRN_RTL9300 */
        /* offset address */    0x8FEC,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   L2_PORT_SALRN_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_PORT_NEW_SA_FWD_RTL9300 */
        /* offset address */    0x8FF4,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   L2_PORT_NEW_SA_FWD_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_DYN_PORT_MV_ACT_RTL9300 */
        /* offset address */    0x9000,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   L2_DYN_PORT_MV_ACT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_DYN_PORT_MV_LRN_RTL9300 */
        /* offset address */    0x900C,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   L2_DYN_PORT_MV_LRN_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_STT_PORT_MV_ACT_RTL9300 */
        /* offset address */    0x9010,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   L2_STT_PORT_MV_ACT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_STT_PORT_MV_LRN_RTL9300 */
        /* offset address */    0x901C,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   L2_STT_PORT_MV_LRN_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_STT_TRK_MV_ACT_RTL9300 */
        /* offset address */    0x9020,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 63,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   L2_STT_TRK_MV_ACT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_STT_TRK_MV_LRN_RTL9300 */
        /* offset address */    0x903C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 63,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   L2_STT_TRK_MV_LRN_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_GLB_STT_PORT_MV_ACT_RTL9300 */
        /* offset address */    0x9044,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_GLB_STT_PORT_MV_ACT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_GLB_STT_PORT_MV_LRN_RTL9300 */
        /* offset address */    0x9048,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_GLB_STT_PORT_MV_LRN_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_PORT_MV_FORBID_RTL9300 */
        /* offset address */    0x904C,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   L2_PORT_MV_FORBID_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_TRK_MV_FORBID_RTL9300 */
        /* offset address */    0x9050,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 63,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   L2_TRK_MV_FORBID_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_PORT_MV_FORBID_CTRL_RTL9300 */
        /* offset address */    0x9058,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_PORT_MV_FORBID_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_PORT_SABLK_CTRL_RTL9300 */
        /* offset address */    0x905C,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   L2_PORT_SABLK_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_PORT_DABLK_CTRL_RTL9300 */
        /* offset address */    0x9060,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   L2_PORT_DABLK_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_UNKN_UC_FLD_PMSK_RTL9300 */
        /* offset address */    0x9064,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_UNKN_UC_FLD_PMSK_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_BC_FLD_PMSK_RTL9300 */
        /* offset address */    0x9068,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_BC_FLD_PMSK_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_PORT_UC_LM_ACT_RTL9300 */
        /* offset address */    0x906C,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   L2_PORT_UC_LM_ACT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_PORT_L2_MC_LM_ACT_RTL9300 */
        /* offset address */    0x9078,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   L2_PORT_L2_MC_LM_ACT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_PORT_IP4_MC_LM_ACT_RTL9300 */
        /* offset address */    0x9084,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   L2_PORT_IP4_MC_LM_ACT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_PORT_IP6_MC_LM_ACT_RTL9300 */
        /* offset address */    0x9090,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   L2_PORT_IP6_MC_LM_ACT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_LRN_CONSTRT_CTRL_RTL9300 */
        /* offset address */    0x909C,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_LRN_CONSTRT_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_LRN_CONSTRT_CNT_RTL9300 */
        /* offset address */    0x90A0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_LRN_CONSTRT_CNT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_LRN_PORT_CONSTRT_CTRL_RTL9300 */
        /* offset address */    0x90A4,
        /* field numbers */     3,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   L2_LRN_PORT_CONSTRT_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_LRN_PORT_CONSTRT_CNT_RTL9300 */
        /* offset address */    0x9118,
        /* field numbers */     2,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   L2_LRN_PORT_CONSTRT_CNT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_LRN_TRK_CONSTRT_CTRL_RTL9300 */
        /* offset address */    0x918C,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 63,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   L2_LRN_TRK_CONSTRT_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_LRN_TRK_CONSTRT_CNT_RTL9300 */
        /* offset address */    0x928C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 63,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   L2_LRN_TRK_CONSTRT_CNT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_LRN_VLAN_CONSTRT_ENTRY_RTL9300 */
        /* offset address */    0x938C,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   L2_LRN_VLAN_CONSTRT_ENTRY_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_LRN_VLAN_CONSTRT_CNT_RTL9300 */
        /* offset address */    0x93CC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   L2_LRN_VLAN_CONSTRT_CNT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_VLAN_CONSTRT_CTRL_RTL9300 */
        /* offset address */    0x93EC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_VLAN_CONSTRT_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_CONSTRT_PORT_CNT_DBG_RTL9300 */
        /* offset address */    0x93F0,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   L2_CONSTRT_PORT_CNT_DBG_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_CONSTRT_TRK_CNT_DBG_RTL9300 */
        /* offset address */    0x93F4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 63,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   L2_CONSTRT_TRK_CNT_DBG_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_CONSTRT_SYS_CNT_DBG_RTL9300 */
        /* offset address */    0x93FC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_CONSTRT_SYS_CNT_DBG_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_CONSTRT_VLAN_CNT_DBG_RTL9300 */
        /* offset address */    0x9400,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   L2_CONSTRT_VLAN_CNT_DBG_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_TBL_FLUSH_CTRL_RTL9300 */
        /* offset address */    0x9404,
        /* field numbers */     12,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   L2_TBL_FLUSH_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_SRC_P_FLTR_RTL9300 */
        /* offset address */    0x940C,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   L2_SRC_P_FLTR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_SA_ACT_REF_RTL9300 */
        /* offset address */    0x9410,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   L2_SA_ACT_REF_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_HASH_FULL_CNT_RTL9300 */
        /* offset address */    0x9414,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_HASH_FULL_CNT_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_MAC_FORWARDING_CONTROL */
#if defined(CONFIG_SDK_CHIP_FEATURE_L2_ENTRY_NOTIFICATION)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_NTFY_CTRL_RTL9300 */
        /* offset address */    0xEB00,
        /* field numbers */     12,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_NTFY_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_NTFY_PKT_CTRL_RTL9300 */
        /* offset address */    0xC300,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_NTFY_PKT_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_NTFY_PKT_TIMEOUT_RTL9300 */
        /* offset address */    0xEB04,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_NTFY_PKT_TIMEOUT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_NTFY_PKT_MAC_RTL9300 */
        /* offset address */    0xC304,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        128,
        /* register fields */   L2_NTFY_PKT_MAC_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_NTFY_PKT_ITAG_0_RTL9300 */
        /* offset address */    0xD13C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_NTFY_PKT_ITAG_0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_NTFY_PKT_ITAG_1_RTL9300 */
        /* offset address */    0xD140,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_NTFY_PKT_ITAG_1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_NTFY_RST_RTL9300 */
        /* offset address */    0xEB08,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_NTFY_RST_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_NTFY_PKT_MAGIC_NUM_RTL9300 */
        /* offset address */    0xC314,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_NTFY_PKT_MAGIC_NUM_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_NTFY_PKT_LOCAL_THR_RTL9300 */
        /* offset address */    0xDC2C,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_NTFY_PKT_LOCAL_THR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_NTFY_PKT_REMOTEL_THR_RTL9300 */
        /* offset address */    0xDC30,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_NTFY_PKT_REMOTEL_THR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_NTFY_REMOTEL_CONGEST_RTL9300 */
        /* offset address */    0xDC34,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_NTFY_REMOTEL_CONGEST_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_NOTIFY_RING_BASE_ADDR_RTL9300 */
        /* offset address */    0xE044,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_NOTIFY_RING_BASE_ADDR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_NOTIFY_RING_CUR_ADDR_RTL9300 */
        /* offset address */    0xE048,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_NOTIFY_RING_CUR_ADDR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_NOTIFY_IF_INTR_MSK_RTL9300 */
        /* offset address */    0xE04C,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_NOTIFY_IF_INTR_MSK_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L2_NOTIFY_IF_INTR_STS_RTL9300 */
        /* offset address */    0xE050,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_NOTIFY_IF_INTR_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMA_L2MSG_TMROUT_RTL9300 */
        /* offset address */    0xE054,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMA_L2MSG_TMROUT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMA_L2MSG_CNT_SEL_RTL9300 */
        /* offset address */    0xE058,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMA_L2MSG_CNT_SEL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMA_RDMA_CNT_SEL_RTL9300 */
        /* offset address */    0xE05C,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMA_RDMA_CNT_SEL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG1_NIC_RTL9300 */
        /* offset address */    0xE060,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG1_NIC_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_SPC_PORT_RTL9300 */
        /* offset address */    0xC318,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_SPC_PORT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_NIC_SYS_RTL9300 */
        /* offset address */    0xEB0C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_NIC_SYS_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_L2_ENTRY_NOTIFICATION */
#if defined(CONFIG_SDK_CHIP_FEATURE_L2_MISC_)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MAC_TX_DISABLE_RTL9300 */
        /* offset address */    0xA490,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_TX_DISABLE_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_L2_MISC_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_STORM_CONTROL__B_M_UM_DLF_)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STORM_CTRL_RTL9300 */
        /* offset address */    0x8A60,
        /* field numbers */     12,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STORM_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STORM_LB_CTRL_RTL9300 */
        /* offset address */    0x8A64,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STORM_LB_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STORM_LB_PPS_CTRL_RTL9300 */
        /* offset address */    0x8A68,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STORM_LB_PPS_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STORM_LB_PROTO_CTRL_RTL9300 */
        /* offset address */    0x98A0,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STORM_LB_PROTO_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STORM_PORT_CTRL_RTL9300 */
        /* offset address */    0x8A6C,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   STORM_PORT_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STORM_PORT_UC_CTRL_RTL9300 */
        /* offset address */    0x8A70,
        /* field numbers */     6,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   STORM_PORT_UC_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STORM_PORT_UC_LB_RST_RTL9300 */
        /* offset address */    0x8B58,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   STORM_PORT_UC_LB_RST_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STORM_PORT_UC_EXCEED_FLAG_RTL9300 */
        /* offset address */    0x8B5C,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   STORM_PORT_UC_EXCEED_FLAG_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STORM_PORT_MC_CTRL_RTL9300 */
        /* offset address */    0x8B60,
        /* field numbers */     6,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   STORM_PORT_MC_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STORM_PORT_MC_LB_RST_RTL9300 */
        /* offset address */    0x8C48,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   STORM_PORT_MC_LB_RST_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STORM_PORT_MC_EXCEED_FLAG_RTL9300 */
        /* offset address */    0x8C4C,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   STORM_PORT_MC_EXCEED_FLAG_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STORM_PORT_BC_CTRL_RTL9300 */
        /* offset address */    0x8C50,
        /* field numbers */     5,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   STORM_PORT_BC_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STORM_PORT_BC_LB_RST_RTL9300 */
        /* offset address */    0x8D38,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   STORM_PORT_BC_LB_RST_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STORM_PORT_BC_EXCEED_FLAG_RTL9300 */
        /* offset address */    0x8D3C,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   STORM_PORT_BC_EXCEED_FLAG_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STORM_PORT_PROTO_DHCP_CTRL_RTL9300 */
        /* offset address */    0x98A4,
        /* field numbers */     5,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   STORM_PORT_PROTO_DHCP_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STORM_PORT_PROTO_DHCP_LB_RST_RTL9300 */
        /* offset address */    0x9918,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   STORM_PORT_PROTO_DHCP_LB_RST_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STORM_PORT_PROTO_DHCP_EXCEED_FLAG_RTL9300 */
        /* offset address */    0x991C,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   STORM_PORT_PROTO_DHCP_EXCEED_FLAG_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STORM_PORT_PROTO_BPDU_CTRL_RTL9300 */
        /* offset address */    0x9920,
        /* field numbers */     5,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   STORM_PORT_PROTO_BPDU_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STORM_PORT_PROTO_BPDU_LB_RST_RTL9300 */
        /* offset address */    0x9994,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   STORM_PORT_PROTO_BPDU_LB_RST_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STORM_PORT_PROTO_BPDU_EXCEED_FLAG_RTL9300 */
        /* offset address */    0x9998,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   STORM_PORT_PROTO_BPDU_EXCEED_FLAG_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STORM_PORT_PROTO_IGMP_CTRL_RTL9300 */
        /* offset address */    0x999C,
        /* field numbers */     5,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   STORM_PORT_PROTO_IGMP_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STORM_PORT_PROTO_IGMP_LB_RST_RTL9300 */
        /* offset address */    0x9A10,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   STORM_PORT_PROTO_IGMP_LB_RST_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STORM_PORT_PROTO_IGMP_EXCEED_FLAG_RTL9300 */
        /* offset address */    0x9A14,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   STORM_PORT_PROTO_IGMP_EXCEED_FLAG_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STORM_PORT_PROTO_ARP_CTRL_RTL9300 */
        /* offset address */    0x9A18,
        /* field numbers */     5,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   STORM_PORT_PROTO_ARP_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STORM_PORT_PROTO_ARP_LB_RST_RTL9300 */
        /* offset address */    0x9A8C,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   STORM_PORT_PROTO_ARP_LB_RST_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STORM_PORT_PROTO_ARP_EXCEED_FLAG_RTL9300 */
        /* offset address */    0x9A90,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   STORM_PORT_PROTO_ARP_EXCEED_FLAG_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_STORM_RTL9300 */
        /* offset address */    0x8D40,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_STORM_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG1_STORM_RTL9300 */
        /* offset address */    0x8D44,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG1_STORM_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_PRESTORM_RTL9300 */
        /* offset address */    0x9A94,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_PRESTORM_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_STORM_CONTROL__B_M_UM_DLF_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_INGRESS_BANDWIDTH_CONTROL)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_IGBW_CTRL_RTL9300 */
        /* offset address */    0x8060,
        /* field numbers */     10,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   IGBW_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_IGBW_LB_CTRL_RTL9300 */
        /* offset address */    0x8064,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   IGBW_LB_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_IGBW_PORT_CTRL_RTL9300 */
        /* offset address */    0x8068,
        /* field numbers */     3,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   IGBW_PORT_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_IGBW_PORT_BURST_CTRL_RTL9300 */
        /* offset address */    0x80DC,
        /* field numbers */     4,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   IGBW_PORT_BURST_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_IGBW_PORT_LB_RST_RTL9300 */
        /* offset address */    0x81C4,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   IGBW_PORT_LB_RST_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_IGBW_PORT_EXCEED_FLAG_RTL9300 */
        /* offset address */    0x81C8,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   IGBW_PORT_EXCEED_FLAG_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_IGBW_PORT_FC_CTRL_RTL9300 */
        /* offset address */    0x81CC,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   IGBW_PORT_FC_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_INBW_RTL9300 */
        /* offset address */    0x81D0,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_INBW_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_INGRESS_BANDWIDTH_CONTROL */
#if defined(CONFIG_SDK_CHIP_FEATURE_EGRESS_BANDWIDTH_CONTROL)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGBW_ENCAP_CTRL_RTL9300 */
        /* offset address */    0x78E0,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EGBW_ENCAP_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGBW_CTRL_RTL9300 */
        /* offset address */    0x78E4,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EGBW_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGBW_CPU_PPS_LB_CTRL_RTL9300 */
        /* offset address */    0x78E8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EGBW_CPU_PPS_LB_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGBW_LB_CTRL_RTL9300 */
        /* offset address */    0x78EC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EGBW_LB_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGBW_PORT_CTRL_RTL9300 */
        /* offset address */    0x7660,
        /* field numbers */     5,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   EGBW_PORT_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGBW_PORT_LB_RST_RTL9300 */
        /* offset address */    0x78F0,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   EGBW_PORT_LB_RST_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGBW_PORT_Q_MAX_LB_CTRL_SET0_RTL9300 */
        /* offset address */    0x3C60,
        /* field numbers */     5,
        /* port index */        0, 23,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   EGBW_PORT_Q_MAX_LB_CTRL_SET0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGBW_PORT_Q_MAX_LB_CTRL_SET1_RTL9300 */
        /* offset address */    0xE300,
        /* field numbers */     5,
        /* port index */        24, 27,
        /* array index */       0, 11,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   EGBW_PORT_Q_MAX_LB_CTRL_SET1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGBW_PORT_Q_MAX_LB_RST_SET0_RTL9300 */
        /* offset address */    0x3CA0,
        /* field numbers */     1,
        /* port index */        0, 23,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   EGBW_PORT_Q_MAX_LB_RST_SET0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGBW_PORT_Q_MAX_LB_RST_SET1_RTL9300 */
        /* offset address */    0xE480,
        /* field numbers */     1,
        /* port index */        24, 27,
        /* array index */       0, 11,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   EGBW_PORT_Q_MAX_LB_RST_SET1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGBW_CPU_Q_MAX_LB_CTRL_RTL9300 */
        /* offset address */    0x7CB8,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 31,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   EGBW_CPU_Q_MAX_LB_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGBW_CPU_Q_MAX_LB_RST_RTL9300 */
        /* offset address */    0x7DB8,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 31,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   EGBW_CPU_Q_MAX_LB_RST_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGBW_PORT_Q_ASSURED_FIX_BURST_CTRL_SET0_RTL9300 */
        /* offset address */    0x3CA4,
        /* field numbers */     2,
        /* port index */        0, 23,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   EGBW_PORT_Q_ASSURED_FIX_BURST_CTRL_SET0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGBW_PORT_Q_ASSURED_FIX_BURST_CTRL_SET1_RTL9300 */
        /* offset address */    0xE490,
        /* field numbers */     2,
        /* port index */        24, 27,
        /* array index */       0, 11,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   EGBW_PORT_Q_ASSURED_FIX_BURST_CTRL_SET1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGBW_PORT_Q_ASSURED_LB_CTRL_SET0_RTL9300 */
        /* offset address */    0x3CC4,
        /* field numbers */     3,
        /* port index */        0, 23,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   EGBW_PORT_Q_ASSURED_LB_CTRL_SET0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGBW_PORT_Q_ASSURED_LB_CTRL_SET1_RTL9300 */
        /* offset address */    0xE550,
        /* field numbers */     3,
        /* port index */        24, 27,
        /* array index */       0, 11,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   EGBW_PORT_Q_ASSURED_LB_CTRL_SET1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGBW_PORT_Q_FIX_LB_CTRL_SET0_RTL9300 */
        /* offset address */    0x3CE4,
        /* field numbers */     3,
        /* port index */        0, 23,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   EGBW_PORT_Q_FIX_LB_CTRL_SET0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGBW_PORT_Q_FIX_LB_CTRL_SET1_RTL9300 */
        /* offset address */    0xE610,
        /* field numbers */     3,
        /* port index */        24, 27,
        /* array index */       0, 11,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   EGBW_PORT_Q_FIX_LB_CTRL_SET1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGBW_PORT_Q_ASSURED_FIX_LB_RST_SET0_RTL9300 */
        /* offset address */    0x3D04,
        /* field numbers */     1,
        /* port index */        0, 23,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   EGBW_PORT_Q_ASSURED_FIX_LB_RST_SET0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGBW_PORT_Q_ASSURED_FIX_LB_RST_SET1_RTL9300 */
        /* offset address */    0xE6D0,
        /* field numbers */     1,
        /* port index */        24, 27,
        /* array index */       0, 11,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   EGBW_PORT_Q_ASSURED_FIX_LB_RST_SET1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGBW_RATE_10M_CTRL_RTL9300 */
        /* offset address */    0x78F4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EGBW_RATE_10M_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGBW_RATE_100M_CTRL_RTL9300 */
        /* offset address */    0x78F8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EGBW_RATE_100M_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGBW_RATE_1G_CTRL_RTL9300 */
        /* offset address */    0x78FC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EGBW_RATE_1G_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGBW_RATE_500M_CTRL_RTL9300 */
        /* offset address */    0x7900,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EGBW_RATE_500M_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGBW_RATE_10G_CTRL_RTL9300 */
        /* offset address */    0x7904,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EGBW_RATE_10G_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGBW_RATE_2500M_CTRL_RTL9300 */
        /* offset address */    0x7908,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EGBW_RATE_2500M_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGBW_RATE_1250M_CTRL_RTL9300 */
        /* offset address */    0x790C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EGBW_RATE_1250M_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGBW_RATE_5G_CTRL_RTL9300 */
        /* offset address */    0x7910,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EGBW_RATE_5G_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_EGBW_RATE_SXG_CTRL_RTL9300 */
        /* offset address */    0x7914,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EGBW_RATE_SXG_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_EGRESS_CTRL_RTL9300 */
        /* offset address */    0x7918,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_EGRESS_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_P28_TXQ_REG_RTL9300 */
        /* offset address */    0x7DBC,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_P28_TXQ_REG_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_EGRESS_BANDWIDTH_CONTROL */
#if defined(CONFIG_SDK_CHIP_FEATURE_METER_MARKER)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_METER_GLB_CTRL_RTL9300 */
        /* offset address */    0xA0A0,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   METER_GLB_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_METER_LB_EXCEED_STS_RTL9300 */
        /* offset address */    0xA0A4,
        /* field numbers */     1,
        /* port index */        0, 15,
        /* array index */       0, 15,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   METER_LB_EXCEED_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_METER_LB_GLB_EXCEED_STS_RTL9300 */
        /* offset address */    0xA0E4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   METER_LB_GLB_EXCEED_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_METER_CNTR_CTRL_RTL9300 */
        /* offset address */    0xA0E8,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   METER_CNTR_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_METER_GREEN_CNTR_STS_RTL9300 */
        /* offset address */    0xA0EC,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   METER_GREEN_CNTR_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_METER_YELLOW_CNTR_STS_RTL9300 */
        /* offset address */    0xA0F0,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   METER_YELLOW_CNTR_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_METER_RED_CNTR_STS_RTL9300 */
        /* offset address */    0xA0F4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   METER_RED_CNTR_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_METER_TOTAL_CNTR_STS_RTL9300 */
        /* offset address */    0xA0F8,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   METER_TOTAL_CNTR_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_METER_LB_CTRL_RTL9300 */
        /* offset address */    0xA0FC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   METER_LB_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_METER_LB_PPS_CTRL_RTL9300 */
        /* offset address */    0xA100,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   METER_LB_PPS_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_ALE_METER_RTL9300 */
        /* offset address */    0xA104,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_ALE_METER_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_METER_MARKER */
#if defined(CONFIG_SDK_CHIP_FEATURE_FLOWCONTROL___BACKPRESSURE)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_CTRL_RTL9300 */
        /* offset address */    0xD800,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   FC_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_PORT_ACT_CTRL_RTL9300 */
        /* offset address */    0xD804,
        /* field numbers */     3,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   FC_PORT_ACT_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_GLB_SYS_UTIL_THR_RTL9300 */
        /* offset address */    0xD878,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   FC_GLB_SYS_UTIL_THR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_GLB_DROP_THR_RTL9300 */
        /* offset address */    0xD87C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   FC_GLB_DROP_THR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_GLB_HI_THR_RTL9300 */
        /* offset address */    0xD880,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   FC_GLB_HI_THR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_GLB_LO_THR_RTL9300 */
        /* offset address */    0xD884,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   FC_GLB_LO_THR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_GLB_FCOFF_HI_THR_RTL9300 */
        /* offset address */    0xD888,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   FC_GLB_FCOFF_HI_THR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_GLB_FCOFF_LO_THR_RTL9300 */
        /* offset address */    0xD88C,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   FC_GLB_FCOFF_LO_THR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_JUMBO_HI_THR_RTL9300 */
        /* offset address */    0xD890,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   FC_JUMBO_HI_THR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_JUMBO_LO_THR_RTL9300 */
        /* offset address */    0xD894,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   FC_JUMBO_LO_THR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_JUMBO_FCOFF_HI_THR_RTL9300 */
        /* offset address */    0xD898,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   FC_JUMBO_FCOFF_HI_THR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_JUMBO_FCOFF_LO_THR_RTL9300 */
        /* offset address */    0xD89C,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   FC_JUMBO_FCOFF_LO_THR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_JUMBO_THR_ADJUST_RTL9300 */
        /* offset address */    0xD8A0,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   FC_JUMBO_THR_ADJUST_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_PORT_HI_THR_RTL9300 */
        /* offset address */    0xD8A4,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   FC_PORT_HI_THR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_PORT_LO_THR_RTL9300 */
        /* offset address */    0xD8B4,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   FC_PORT_LO_THR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_PORT_FCOFF_HI_THR_RTL9300 */
        /* offset address */    0xD8C4,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   FC_PORT_FCOFF_HI_THR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_PORT_FCOFF_LO_THR_RTL9300 */
        /* offset address */    0xD8D4,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   FC_PORT_FCOFF_LO_THR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_PORT_GUAR_THR_RTL9300 */
        /* offset address */    0xD8E4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   FC_PORT_GUAR_THR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_PORT_THR_SET_SEL_RTL9300 */
        /* offset address */    0xD8F4,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   FC_PORT_THR_SET_SEL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_PORT_EGR_DROP_CTRL_RTL9300 */
        /* offset address */    0xC380,
        /* field numbers */     3,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   FC_PORT_EGR_DROP_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_HOL_PRVNT_CTRL_RTL9300 */
        /* offset address */    0xC3F4,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   FC_HOL_PRVNT_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_PORT_Q_EGR_DROP_CTRL_SET0_RTL9300 */
        /* offset address */    0xC3F8,
        /* field numbers */     1,
        /* port index */        0, 23,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   FC_PORT_Q_EGR_DROP_CTRL_SET0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_PORT_Q_EGR_DROP_CTRL_SET1_RTL9300 */
        /* offset address */    0xC458,
        /* field numbers */     1,
        /* port index */        24, 27,
        /* array index */       0, 11,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   FC_PORT_Q_EGR_DROP_CTRL_SET1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_CPU_Q_EGR_DROP_CTRL_RTL9300 */
        /* offset address */    0xC468,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 31,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   FC_CPU_Q_EGR_DROP_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_PORT_Q_EGR_FORCE_DROP_CTRL_SET0_RTL9300 */
        /* offset address */    0xC46C,
        /* field numbers */     1,
        /* port index */        0, 23,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   FC_PORT_Q_EGR_FORCE_DROP_CTRL_SET0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_PORT_Q_EGR_FORCE_DROP_CTRL_SET1_RTL9300 */
        /* offset address */    0xC4CC,
        /* field numbers */     1,
        /* port index */        24, 27,
        /* array index */       0, 11,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   FC_PORT_Q_EGR_FORCE_DROP_CTRL_SET1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_CPU_Q_EGR_FORCE_DROP_CTRL_RTL9300 */
        /* offset address */    0xC4DC,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 31,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   FC_CPU_Q_EGR_FORCE_DROP_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_Q_EGR_DROP_THR_RTL9300 */
        /* offset address */    0x791C,
        /* field numbers */     4,
        /* port index */        0, 11,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   FC_Q_EGR_DROP_THR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_CPU_Q_EGR_DROP_THR_RTL9300 */
        /* offset address */    0x7DC0,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 31,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   FC_CPU_Q_EGR_DROP_THR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_PORT_EGR_DROP_THR_SET_SEL_RTL9300 */
        /* offset address */    0x79DC,
        /* field numbers */     1,
        /* port index */        0, 27,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   FC_PORT_EGR_DROP_THR_SET_SEL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_LB_PORT_CTRL_RTL9300 */
        /* offset address */    0xC4E0,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   FC_LB_PORT_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_LB_PORT_Q_EGR_DROP_THR_RTL9300 */
        /* offset address */    0x79E4,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   FC_LB_PORT_Q_EGR_DROP_THR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_GLB_PAGE_CNT_RTL9300 */
        /* offset address */    0xD8FC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   FC_GLB_PAGE_CNT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_PORT_PAGE_CNT_RTL9300 */
        /* offset address */    0xD900,
        /* field numbers */     2,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   FC_PORT_PAGE_CNT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_GLB_PAGE_PEAKCNT_RTL9300 */
        /* offset address */    0xD974,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   FC_GLB_PAGE_PEAKCNT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_PORT_CUR_PAGE_CNT_RTL9300 */
        /* offset address */    0xD978,
        /* field numbers */     2,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   FC_PORT_CUR_PAGE_CNT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_PORT_PEAK_PAGE_CNT_RTL9300 */
        /* offset address */    0xD9EC,
        /* field numbers */     4,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   FC_PORT_PEAK_PAGE_CNT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_PORT_EGR_PAGE_CNT_RTL9300 */
        /* offset address */    0x7668,
        /* field numbers */     4,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   FC_PORT_EGR_PAGE_CNT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_PORT_Q_EGR_PAGE_CNT_SET0_RTL9300 */
        /* offset address */    0x3D08,
        /* field numbers */     4,
        /* port index */        0, 23,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   FC_PORT_Q_EGR_PAGE_CNT_SET0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_PORT_Q_EGR_PAGE_CNT_SET1_RTL9300 */
        /* offset address */    0xE6E0,
        /* field numbers */     4,
        /* port index */        24, 27,
        /* array index */       0, 11,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   FC_PORT_Q_EGR_PAGE_CNT_SET1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_CPU_Q_EGR_PAGE_CNT_RTL9300 */
        /* offset address */    0x7E40,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 31,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   FC_CPU_Q_EGR_PAGE_CNT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_PORT_Q_EGR_PKT_CNT_SET0_RTL9300 */
        /* offset address */    0x3D28,
        /* field numbers */     4,
        /* port index */        0, 23,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   FC_PORT_Q_EGR_PKT_CNT_SET0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_PORT_Q_EGR_PKT_CNT_SET1_RTL9300 */
        /* offset address */    0xE7A0,
        /* field numbers */     4,
        /* port index */        24, 27,
        /* array index */       0, 11,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   FC_PORT_Q_EGR_PKT_CNT_SET1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_CPU_Q_EGR_PKT_CNT_RTL9300 */
        /* offset address */    0x7EC0,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 31,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   FC_CPU_Q_EGR_PKT_CNT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_LB_PORT_EGR_PAGE_CNT_RTL9300 */
        /* offset address */    0x79E8,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   FC_LB_PORT_EGR_PAGE_CNT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_LB_PORT_EGR_PKT_CNT_RTL9300 */
        /* offset address */    0x79EC,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   FC_LB_PORT_EGR_PKT_CNT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_REPCT_Q_HSM_THR_RTL9300 */
        /* offset address */    0xAB20,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 1,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   FC_REPCT_Q_HSM_THR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_REPCT_Q_HSA_THR_RTL9300 */
        /* offset address */    0x79F0,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 1,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   FC_REPCT_Q_HSA_THR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_PORT_REPCT_FC_EN_RTL9300 */
        /* offset address */    0xAB28,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   FC_PORT_REPCT_FC_EN_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_REPCT_Q_PORT_SEL_EN_RTL9300 */
        /* offset address */    0xAB2C,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   FC_REPCT_Q_PORT_SEL_EN_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_REPCT_Q_PORT_SEL_RTL9300 */
        /* offset address */    0xAB30,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   FC_REPCT_Q_PORT_SEL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_REPCT_Q_INT_PRI_MAPPING_RTL9300 */
        /* offset address */    0xAB34,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   FC_REPCT_Q_INT_PRI_MAPPING_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_REPCT_Q_HSM_CNT_RTL9300 */
        /* offset address */    0xAB38,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 1,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   FC_REPCT_Q_HSM_CNT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_FC_REPCT_Q_HSA_CNT_RTL9300 */
        /* offset address */    0x79F8,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 1,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   FC_REPCT_Q_HSA_CNT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ETE_FC_CTRL_RTL9300 */
        /* offset address */    0xDC38,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ETE_FC_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ETE_FC_CASCADE_PORT_DROP_THR_RTL9300 */
        /* offset address */    0xDC3C,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ETE_FC_CASCADE_PORT_DROP_THR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ETE_FC_ON_REMOTE_PORT_THR_RTL9300 */
        /* offset address */    0xDC40,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 1,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   ETE_FC_ON_REMOTE_PORT_THR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ETE_FC_OFF_REMOTE_PORT_THR_RTL9300 */
        /* offset address */    0xDC48,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 1,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   ETE_FC_OFF_REMOTE_PORT_THR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ETE_FC_REMOTE_PORT_GUAR_THR_RTL9300 */
        /* offset address */    0xDC50,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 1,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   ETE_FC_REMOTE_PORT_GUAR_THR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ETE_FC_REMOTE_PORT_THR_SET_SEL_RTL9300 */
        /* offset address */    0xDC58,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   ETE_FC_REMOTE_PORT_THR_SET_SEL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ETE_FC_REMOTE_TX_PAUSE_STS_RTL9300 */
        /* offset address */    0x3BC0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ETE_FC_REMOTE_TX_PAUSE_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ETE_FC_REMOTE_CONGEST_STS_RTL9300 */
        /* offset address */    0xDC5C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ETE_FC_REMOTE_CONGEST_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ETE_FC_SPECIAL_PAUSE_DMAC_RTL9300 */
        /* offset address */    0x3BC4,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   ETE_FC_SPECIAL_PAUSE_DMAC_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ETE_FC_SPECIAL_PAUSE_SMAC_RTL9300 */
        /* offset address */    0x3BCC,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   ETE_FC_SPECIAL_PAUSE_SMAC_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ETE_FC_REMOTE_PORT_PAGE_CNT_RTL9300 */
        /* offset address */    0xDC60,
        /* field numbers */     4,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   ETE_FC_REMOTE_PORT_PAGE_CNT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ETE_FC_PORT_PAGE_CNT_ERROR_RTL9300 */
        /* offset address */    0xDCD4,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   ETE_FC_PORT_PAGE_CNT_ERROR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ETE_FC_REMOTE_PORT_PAGE_CNT_ERROR_RTL9300 */
        /* offset address */    0xDCD8,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   ETE_FC_REMOTE_PORT_PAGE_CNT_ERROR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ETE_FC_L2NTFY_PORT_PAGE_CNT_RTL9300 */
        /* offset address */    0xDCDC,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ETE_FC_L2NTFY_PORT_PAGE_CNT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ETE_FC_REMOTE_L2NTFY_PORT_PAGE_CNT_RTL9300 */
        /* offset address */    0xDCE0,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ETE_FC_REMOTE_L2NTFY_PORT_PAGE_CNT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ETE_FC_L2NTFY_PORT_PAGE_CNT_ERROR_RTL9300 */
        /* offset address */    0xDCE4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ETE_FC_L2NTFY_PORT_PAGE_CNT_ERROR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ETE_FC_REMOTE_L2NTFY_PORT_PAGE_CNT_ERROR_RTL9300 */
        /* offset address */    0xDCE8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ETE_FC_REMOTE_L2NTFY_PORT_PAGE_CNT_ERROR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ETE_FC_PAUSE_FRAME_PORT_CONGEST_STS_RTL9300 */
        /* offset address */    0x3BD4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ETE_FC_PAUSE_FRAME_PORT_CONGEST_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_PER_PORT_TXQ_REG_28P_RTL9300 */
        /* offset address */    0x67E0,
        /* field numbers */     1,
        /* port index */        0, 27,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   DMY_REG0_PER_PORT_TXQ_REG_28P_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_PER_PORT_TXQ_REG_29P_RTL9300 */
        /* offset address */    0x766C,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   DMY_REG0_PER_PORT_TXQ_REG_29P_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG1_EGRESS_CTRL_RTL9300 */
        /* offset address */    0x7A00,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG1_EGRESS_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG1_P28_TXQ_REG_RTL9300 */
        /* offset address */    0x7F40,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG1_P28_TXQ_REG_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_RT_REG_RTL9300 */
        /* offset address */    0xAB40,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_RT_REG_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_EGRESS_DROP_RTL9300 */
        /* offset address */    0xC4E4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_EGRESS_DROP_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_INGRESS_CTRL_RTL9300 */
        /* offset address */    0xDA60,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_INGRESS_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG1_INGRESS_CTRL_RTL9300 */
        /* offset address */    0xDA64,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG1_INGRESS_CTRL_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_FLOWCONTROL___BACKPRESSURE */
#if defined(CONFIG_SDK_CHIP_FEATURE_CONGESTION_AVOIDANCE)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SWRED_PORT_CTRL_RTL9300 */
        /* offset address */    0x7A04,
        /* field numbers */     1,
        /* port index */        0, 27,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   SWRED_PORT_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SWRED_QUEUE_DROP_CTRL_RTL9300 */
        /* offset address */    0x7A08,
        /* field numbers */     3,
        /* port index */        0, 11,
        /* array index */       0, 2,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SWRED_QUEUE_DROP_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SWRED_DROP_CNTR_PIDX_RTL9300 */
        /* offset address */    0xB5A0,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        5,
        /* register fields */   SWRED_DROP_CNTR_PIDX_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SWRED_DROP_CNTR_CIDX_RTL9300 */
        /* offset address */    0xB5A4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   SWRED_DROP_CNTR_CIDX_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SWRED_DROP_CNTR_RTL9300 */
        /* offset address */    0xB5A8,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        16,
        /* register fields */   SWRED_DROP_CNTR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SWRED_DROP_CNTR_RST_RTL9300 */
        /* offset address */    0xB5B0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SWRED_DROP_CNTR_RST_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SC_P_CTRL_RTL9300 */
        /* offset address */    0x7A98,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SC_P_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SC_P_EN_RTL9300 */
        /* offset address */    0x3284,
        /* field numbers */     6,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SC_P_EN_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_ALE_DBG_CNT_RTL9300 */
        /* offset address */    0xB5B4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_ALE_DBG_CNT_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_CONGESTION_AVOIDANCE */
#if defined(CONFIG_SDK_CHIP_FEATURE_INGRESS_PRIORITY_DECISION)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PRI_SEL_CTRL_RTL9300 */
        /* offset address */    0x9AE0,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PRI_SEL_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PRI_SEL_PORT_CTRL_RTL9300 */
        /* offset address */    0x9AE4,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   PRI_SEL_PORT_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PRI_SEL_REMAP_PORT_RTL9300 */
        /* offset address */    0x9AE8,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   PRI_SEL_REMAP_PORT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PRI_SEL_REMAP_IPRI_CFI0_RTL9300 */
        /* offset address */    0x9AF4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   PRI_SEL_REMAP_IPRI_CFI0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PRI_SEL_REMAP_IPRI_CFI1_RTL9300 */
        /* offset address */    0x9AF8,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   PRI_SEL_REMAP_IPRI_CFI1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PRI_SEL_REMAP_OPRI_DEI0_RTL9300 */
        /* offset address */    0x9AFC,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   PRI_SEL_REMAP_OPRI_DEI0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PRI_SEL_REMAP_OPRI_DEI1_RTL9300 */
        /* offset address */    0x9B00,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   PRI_SEL_REMAP_OPRI_DEI1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PRI_SEL_REMAP_DSCP_RTL9300 */
        /* offset address */    0x9B04,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 63,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   PRI_SEL_REMAP_DSCP_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PRI_SEL_PORT_TBL_IDX_CTRL_RTL9300 */
        /* offset address */    0x9B20,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   PRI_SEL_PORT_TBL_IDX_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PRI_SEL_TBL_CTRL_RTL9300 */
        /* offset address */    0x9B28,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   PRI_SEL_TBL_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DP_SEL_REMAP_ITAG_CFI0_RTL9300 */
        /* offset address */    0x9B38,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   DP_SEL_REMAP_ITAG_CFI0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DP_SEL_REMAP_ITAG_CFI1_RTL9300 */
        /* offset address */    0x9B3C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   DP_SEL_REMAP_ITAG_CFI1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DP_SEL_REMAP_OTAG_DEI0_RTL9300 */
        /* offset address */    0x9B40,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   DP_SEL_REMAP_OTAG_DEI0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DP_SEL_REMAP_OTAG_DEI1_RTL9300 */
        /* offset address */    0x9B44,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   DP_SEL_REMAP_OTAG_DEI1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DP_SEL_REMAP_DSCP_RTL9300 */
        /* offset address */    0x9B48,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 63,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   DP_SEL_REMAP_DSCP_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DP_SEL_PORT_TBL_CTRL_RTL9300 */
        /* offset address */    0x9B58,
        /* field numbers */     6,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   DP_SEL_PORT_TBL_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_INGPRI_RTL9300 */
        /* offset address */    0x9BCC,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_INGPRI_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_INGRESS_PRIORITY_DECISION */
#if defined(CONFIG_SDK_CHIP_FEATURE_SCHEDULING___QUEUE_MANAGEMENT)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_QM_INTPRI2QID_CTRL_RTL9300 */
        /* offset address */    0xA320,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   QM_INTPRI2QID_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_QM_CPUQID2QID_CTRL_RTL9300 */
        /* offset address */    0xA324,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 31,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   QM_CPUQID2QID_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_QM_CPUQID2XGQID_CTRL_RTL9300 */
        /* offset address */    0xA334,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 31,
        /* portlist index */    0,
        /* bit offset */        4,
        /* register fields */   QM_CPUQID2XGQID_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_QM_RSN2CPUQID_CTRL_0_RTL9300 */
        /* offset address */    0xA344,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   QM_RSN2CPUQID_CTRL_0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_QM_RSN2CPUQID_CTRL_1_RTL9300 */
        /* offset address */    0xA348,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   QM_RSN2CPUQID_CTRL_1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_QM_RSN2CPUQID_CTRL_2_RTL9300 */
        /* offset address */    0xA34C,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   QM_RSN2CPUQID_CTRL_2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_QM_RSN2CPUQID_CTRL_3_RTL9300 */
        /* offset address */    0xA350,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   QM_RSN2CPUQID_CTRL_3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_QM_RSN2CPUQID_CTRL_4_RTL9300 */
        /* offset address */    0xA354,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   QM_RSN2CPUQID_CTRL_4_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_QM_RSN2CPUQID_CTRL_5_RTL9300 */
        /* offset address */    0xA358,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   QM_RSN2CPUQID_CTRL_5_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_QM_RSN2CPUQID_CTRL_6_RTL9300 */
        /* offset address */    0xA35C,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   QM_RSN2CPUQID_CTRL_6_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_QM_RSN2CPUQID_CTRL_7_RTL9300 */
        /* offset address */    0xA360,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   QM_RSN2CPUQID_CTRL_7_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_QM_RSN2CPUQID_CTRL_8_RTL9300 */
        /* offset address */    0xA364,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   QM_RSN2CPUQID_CTRL_8_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_QM_FLAG2CPUQID_CTRL_0_RTL9300 */
        /* offset address */    0xA368,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   QM_FLAG2CPUQID_CTRL_0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_QM_FLAG2CPUQID_CTRL_1_RTL9300 */
        /* offset address */    0xA36C,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   QM_FLAG2CPUQID_CTRL_1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SCHED_PORT_Q_CTRL_SET0_RTL9300 */
        /* offset address */    0x3D48,
        /* field numbers */     3,
        /* port index */        0, 23,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SCHED_PORT_Q_CTRL_SET0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SCHED_PORT_Q_CTRL_SET1_RTL9300 */
        /* offset address */    0xE860,
        /* field numbers */     3,
        /* port index */        24, 27,
        /* array index */       0, 11,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SCHED_PORT_Q_CTRL_SET1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SCHED_CPU_Q_CTRL_RTL9300 */
        /* offset address */    0x7F44,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 31,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SCHED_CPU_Q_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SCHED_PORT_ALGO_CTRL_RTL9300 */
        /* offset address */    0x7A9C,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   SCHED_PORT_ALGO_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG2_EGRESS_CTRL_RTL9300 */
        /* offset address */    0x7AA0,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG2_EGRESS_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_QUEUE_RTL9300 */
        /* offset address */    0xA370,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_QUEUE_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_PER_PORT_TXQ_REG_24P_RTL9300 */
        /* offset address */    0x3D68,
        /* field numbers */     1,
        /* port index */        0, 23,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   DMY_REG0_PER_PORT_TXQ_REG_24P_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_PORT_TXQ_REG_4P_RTL9300 */
        /* offset address */    0xE920,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_PORT_TXQ_REG_4P_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG1_PORT_TXQ_REG_4P_RTL9300 */
        /* offset address */    0xE924,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG1_PORT_TXQ_REG_4P_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG2_PORT_TXQ_REG_4P_RTL9300 */
        /* offset address */    0xE928,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG2_PORT_TXQ_REG_4P_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG3_PORT_TXQ_REG_4P_RTL9300 */
        /* offset address */    0xE92C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG3_PORT_TXQ_REG_4P_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_SCHEDULING___QUEUE_MANAGEMENT */
#if defined(CONFIG_SDK_CHIP_FEATURE_REMARKING)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMK_CTRL_RTL9300 */
        /* offset address */    0xD144,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RMK_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMK_PORT_CTRL_RTL9300 */
        /* offset address */    0xD148,
        /* field numbers */     6,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   RMK_PORT_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMK_INTPRI2IPRI_CTRL_RTL9300 */
        /* offset address */    0xD1BC,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   RMK_INTPRI2IPRI_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMK_IPRI2IPRI_CTRL_RTL9300 */
        /* offset address */    0xD1C0,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   RMK_IPRI2IPRI_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMK_OPRI2IPRI_CTRL_RTL9300 */
        /* offset address */    0xD1C4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   RMK_OPRI2IPRI_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMK_DSCP2IPRI_CTRL_RTL9300 */
        /* offset address */    0xD1C8,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 63,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   RMK_DSCP2IPRI_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMK_INTPRI2OPRI_CTRL_RTL9300 */
        /* offset address */    0xD1E4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   RMK_INTPRI2OPRI_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMK_IPRI2OPRI_CTRL_RTL9300 */
        /* offset address */    0xD1E8,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   RMK_IPRI2OPRI_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMK_OPRI2OPRI_CTRL_RTL9300 */
        /* offset address */    0xD1EC,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   RMK_OPRI2OPRI_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMK_DSCP2OPRI_CTRL_RTL9300 */
        /* offset address */    0xD1F0,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 63,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   RMK_DSCP2OPRI_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMK_INTPRI2DEI_CTRL_RTL9300 */
        /* offset address */    0xD20C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   RMK_INTPRI2DEI_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMK_DP2DEI_CTRL_RTL9300 */
        /* offset address */    0xD210,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 2,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   RMK_DP2DEI_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMK_INTPRI2DSCP_CTRL_RTL9300 */
        /* offset address */    0xD214,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        6,
        /* register fields */   RMK_INTPRI2DSCP_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMK_IPRI2DSCP_CTRL_RTL9300 */
        /* offset address */    0xD21C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        6,
        /* register fields */   RMK_IPRI2DSCP_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMK_OPRI2DSCP_CTRL_RTL9300 */
        /* offset address */    0xD224,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        6,
        /* register fields */   RMK_OPRI2DSCP_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMK_DSCP2DSCP_CTRL_RTL9300 */
        /* offset address */    0xD22C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 63,
        /* portlist index */    0,
        /* bit offset */        6,
        /* register fields */   RMK_DSCP2DSCP_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RMK_DPINTPRI2DSCP_CTRL_RTL9300 */
        /* offset address */    0xD260,
        /* field numbers */     1,
        /* port index */        0, 2,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        6,
        /* register fields */   RMK_DPINTPRI2DSCP_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG3_PKT_ENCAP_RTL9300 */
        /* offset address */    0xD278,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG3_PKT_ENCAP_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_REMARKING */
#if defined(CONFIG_SDK_CHIP_FEATURE_802_1QAV)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_AVB_PORT_CLASS_A_EN_RTL9300 */
        /* offset address */    0xA240,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   AVB_PORT_CLASS_A_EN_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_AVB_PORT_CLASS_B_EN_RTL9300 */
        /* offset address */    0xA244,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   AVB_PORT_CLASS_B_EN_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_AVB_CTRL_RTL9300 */
        /* offset address */    0xA248,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   AVB_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_EAVSPE_RTL9300 */
        /* offset address */    0xA24C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_EAVSPE_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_802_1QAV */
#if defined(CONFIG_SDK_CHIP_FEATURE_LAYER_3_ROUTING)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L3_IP_ROUTE_CTRL_RTL9300 */
        /* offset address */    0xAB44,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L3_IP_ROUTE_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L3_HOST_TBL_CTRL_RTL9300 */
        /* offset address */    0xAB48,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L3_HOST_TBL_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L3_IPUC_ROUTE_CTRL_RTL9300 */
        /* offset address */    0xAB4C,
        /* field numbers */     11,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L3_IPUC_ROUTE_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L3_IP6UC_ROUTE_CTRL_RTL9300 */
        /* offset address */    0xAB50,
        /* field numbers */     12,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L3_IP6UC_ROUTE_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L3_IPMC_ROUTE_CTRL_RTL9300 */
        /* offset address */    0xAB54,
        /* field numbers */     11,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L3_IPMC_ROUTE_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L3_IP6MC_ROUTE_CTRL_RTL9300 */
        /* offset address */    0xAB58,
        /* field numbers */     13,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L3_IP6MC_ROUTE_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L3_IP_MTU_CTRL_RTL9300 */
        /* offset address */    0xAB5C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        16,
        /* register fields */   L3_IP_MTU_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L3_IP6_MTU_CTRL_RTL9300 */
        /* offset address */    0xAB6C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        16,
        /* register fields */   L3_IP6_MTU_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L3_PORT_IP_ROUTE_CTRL_RTL9300 */
        /* offset address */    0xAB7C,
        /* field numbers */     5,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   L3_PORT_IP_ROUTE_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L3_PORT_IP6_ROUTE_CTRL_RTL9300 */
        /* offset address */    0xABF0,
        /* field numbers */     5,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   L3_PORT_IP6_ROUTE_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L3_ENTRY_COUNTER_CTRL_RTL9300 */
        /* offset address */    0xAC64,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   L3_ENTRY_COUNTER_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L3_ENTRY_COUNTER_DATA_RTL9300 */
        /* offset address */    0xAC74,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   L3_ENTRY_COUNTER_DATA_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L3_ENTRY_MV_CTRL_RTL9300 */
        /* offset address */    0xAC94,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L3_ENTRY_MV_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L3_ENTRY_MV_PARAM_RTL9300 */
        /* offset address */    0xAC98,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L3_ENTRY_MV_PARAM_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L3_HW_LU_KEY_CTRL_RTL9300 */
        /* offset address */    0xAC9C,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L3_HW_LU_KEY_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L3_HW_LU_KEY_IP_CTRL_RTL9300 */
        /* offset address */    0xACA0,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        128,
        /* register fields */   L3_HW_LU_KEY_IP_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L3_HW_LU_KEY_DIP_CTRL_RTL9300 */
        /* offset address */    0xACB0,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        128,
        /* register fields */   L3_HW_LU_KEY_DIP_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_L3_HW_LU_CTRL_RTL9300 */
        /* offset address */    0xACC0,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L3_HW_LU_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG1_RT_REG_RTL9300 */
        /* offset address */    0xACC4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG1_RT_REG_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG2_RT_REG_RTL9300 */
        /* offset address */    0xACC8,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG2_RT_REG_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG3_RT_REG_RTL9300 */
        /* offset address */    0xACCC,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG3_RT_REG_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_LAYER_3_ROUTING */
#if defined(CONFIG_SDK_CHIP_FEATURE_MIB_CONTROL)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_RST_RTL9300 */
        /* offset address */    0x3240,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_RST_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PORT_RST_RTL9300 */
        /* offset address */    0x3244,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PORT_RST_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_CTRL_RTL9300 */
        /* offset address */    0x3248,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_CNT_SET1_CTRL_RTL9300 */
        /* offset address */    0x324C,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_CNT_SET1_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_CNT_SET0_CTRL_RTL9300 */
        /* offset address */    0x3250,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_CNT_SET0_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_MIB_CTRL_RTL9300 */
        /* offset address */    0x3254,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_MIB_CTRL_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_MIB_CONTROL */
#if defined(CONFIG_SDK_CHIP_FEATURE_MIB_COUNTER)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS_RTL9300 */
        /* offset address */    0x660,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PORT_MIB_CNTR_RTL9300 */
        /* offset address */    0x664,
        /* field numbers */     54,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2048,
        /* register fields */   STAT_PORT_MIB_CNTR_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_MIB_COUNTER */
#if defined(CONFIG_SDK_CHIP_FEATURE_PRIVATE_COUNTER)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PORT_PRVTE_CNTR_RTL9300 */
        /* offset address */    0x2364,
        /* field numbers */     21,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1024,
        /* register fields */   STAT_PORT_PRVTE_CNTR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PORT_PRVTE_E_Q_RST_RTL9300 */
        /* offset address */    0xB9A0,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PORT_PRVTE_E_Q_RST_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PORT_E_DROP_CNTR0_RTL9300 */
        /* offset address */    0xB9A4,
        /* field numbers */     2,
        /* port index */        0, 23,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   STAT_PORT_E_DROP_CNTR0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PORT_E_DROP_CNTR1_RTL9300 */
        /* offset address */    0xBCA4,
        /* field numbers */     2,
        /* port index */        24, 27,
        /* array index */       0, 11,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   STAT_PORT_E_DROP_CNTR1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PORT_E_DROP_CNTR2_RTL9300 */
        /* offset address */    0xBD64,
        /* field numbers */     2,
        /* port index */        28, 28,
        /* array index */       0, 31,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   STAT_PORT_E_DROP_CNTR2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_ALE_EGR_CNT_RTL9300 */
        /* offset address */    0xBDE4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_ALE_EGR_CNT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG1_ALE_EGR_CNT_RTL9300 */
        /* offset address */    0xBDE8,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG1_ALE_EGR_CNT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG2_ALE_EGR_CNT_RTL9300 */
        /* offset address */    0xBDEC,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG2_ALE_EGR_CNT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG3_ALE_EGR_CNT_RTL9300 */
        /* offset address */    0xBDF0,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG3_ALE_EGR_CNT_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_PRIVATE_COUNTER */
#if defined(CONFIG_SDK_CHIP_FEATURE_DEBUG_COUNTER)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER0_RTL9300 */
        /* offset address */    0xB5B8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER1_RTL9300 */
        /* offset address */    0xB5BC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER2_RTL9300 */
        /* offset address */    0xB5C0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER3_RTL9300 */
        /* offset address */    0xB5C4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER4_RTL9300 */
        /* offset address */    0xB5C8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER4_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER5_RTL9300 */
        /* offset address */    0xB5CC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER5_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER6_RTL9300 */
        /* offset address */    0xB5D0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER6_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER7_RTL9300 */
        /* offset address */    0xB5D4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER7_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER8_RTL9300 */
        /* offset address */    0xB5D8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER8_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER9_RTL9300 */
        /* offset address */    0xB5DC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER9_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER10_RTL9300 */
        /* offset address */    0xB5E0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER10_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER11_RTL9300 */
        /* offset address */    0xB5E4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER11_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER12_RTL9300 */
        /* offset address */    0xB5E8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER12_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER13_RTL9300 */
        /* offset address */    0xB5EC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER13_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER14_RTL9300 */
        /* offset address */    0xB5F0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER14_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER15_RTL9300 */
        /* offset address */    0xB5F4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER15_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER16_RTL9300 */
        /* offset address */    0xB5F8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER16_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER17_RTL9300 */
        /* offset address */    0xB5FC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER17_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER18_RTL9300 */
        /* offset address */    0xB600,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER18_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER19_RTL9300 */
        /* offset address */    0xB604,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER19_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER20_RTL9300 */
        /* offset address */    0xB608,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER20_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER21_RTL9300 */
        /* offset address */    0xB60C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER21_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER22_RTL9300 */
        /* offset address */    0xB610,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER22_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER23_RTL9300 */
        /* offset address */    0xB614,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER23_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER24_RTL9300 */
        /* offset address */    0xB618,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER24_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER25_RTL9300 */
        /* offset address */    0xB61C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER25_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER26_RTL9300 */
        /* offset address */    0xB620,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER26_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER27_RTL9300 */
        /* offset address */    0xB624,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER27_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER28_RTL9300 */
        /* offset address */    0xB628,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER28_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER29_RTL9300 */
        /* offset address */    0xB62C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER29_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER30_RTL9300 */
        /* offset address */    0xB630,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER30_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER31_RTL9300 */
        /* offset address */    0xB634,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER31_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER32_RTL9300 */
        /* offset address */    0xB638,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER32_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER33_RTL9300 */
        /* offset address */    0xB63C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER33_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER34_RTL9300 */
        /* offset address */    0xB640,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER34_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER35_RTL9300 */
        /* offset address */    0xB644,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER35_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER36_RTL9300 */
        /* offset address */    0xB648,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER36_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER37_RTL9300 */
        /* offset address */    0xB64C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER37_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER38_RTL9300 */
        /* offset address */    0xB650,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER38_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER39_RTL9300 */
        /* offset address */    0xB654,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER39_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER40_RTL9300 */
        /* offset address */    0xB658,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER40_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER41_RTL9300 */
        /* offset address */    0xB65C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER41_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER42_RTL9300 */
        /* offset address */    0xB660,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER42_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER43_RTL9300 */
        /* offset address */    0xB664,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER43_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER44_RTL9300 */
        /* offset address */    0xB668,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER44_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER45_RTL9300 */
        /* offset address */    0xB66C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER45_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER46_RTL9300 */
        /* offset address */    0xB670,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER46_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER47_RTL9300 */
        /* offset address */    0xB674,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER47_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER48_RTL9300 */
        /* offset address */    0xB678,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER48_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER49_RTL9300 */
        /* offset address */    0xB67C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER49_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER50_RTL9300 */
        /* offset address */    0xB680,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER50_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER51_RTL9300 */
        /* offset address */    0xB684,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER51_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER52_RTL9300 */
        /* offset address */    0xB688,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER52_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER53_RTL9300 */
        /* offset address */    0xB68C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER53_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER54_RTL9300 */
        /* offset address */    0xB690,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER54_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER55_RTL9300 */
        /* offset address */    0xB694,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER55_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER56_RTL9300 */
        /* offset address */    0xB698,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER56_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER57_RTL9300 */
        /* offset address */    0xB69C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER57_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER58_RTL9300 */
        /* offset address */    0xB6A0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER58_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER59_RTL9300 */
        /* offset address */    0xB6A4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER59_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER60_RTL9300 */
        /* offset address */    0xB6A8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER60_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER61_RTL9300 */
        /* offset address */    0xB6AC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER61_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER62_RTL9300 */
        /* offset address */    0xB6B0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER62_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER63_RTL9300 */
        /* offset address */    0xB6B4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER63_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER64_RTL9300 */
        /* offset address */    0xB6B8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER64_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER65_RTL9300 */
        /* offset address */    0xB6BC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER65_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER66_RTL9300 */
        /* offset address */    0xB6C0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER66_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER67_RTL9300 */
        /* offset address */    0xB6C4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER67_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER68_RTL9300 */
        /* offset address */    0xB6C8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER68_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER69_RTL9300 */
        /* offset address */    0xB6CC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER69_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER70_RTL9300 */
        /* offset address */    0xB6D0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER70_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER71_RTL9300 */
        /* offset address */    0xB6D4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER71_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER72_RTL9300 */
        /* offset address */    0xB6D8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER72_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER73_RTL9300 */
        /* offset address */    0xB6DC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER73_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER74_RTL9300 */
        /* offset address */    0xB6E0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER74_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER75_RTL9300 */
        /* offset address */    0xB6E4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER75_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER76_RTL9300 */
        /* offset address */    0xB6E8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER76_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER77_RTL9300 */
        /* offset address */    0xB6EC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER77_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER78_RTL9300 */
        /* offset address */    0xB6F0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER78_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER79_RTL9300 */
        /* offset address */    0xB6F4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER79_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER80_RTL9300 */
        /* offset address */    0xB6F8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER80_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER81_RTL9300 */
        /* offset address */    0xB6FC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER81_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER82_RTL9300 */
        /* offset address */    0xB700,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER82_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER83_RTL9300 */
        /* offset address */    0xB704,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER83_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STAT_PRVTE_DROP_COUNTER84_RTL9300 */
        /* offset address */    0xB708,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER84_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_DEBUG_COUNTER */
#if defined(CONFIG_SDK_CHIP_FEATURE_MIRRORING)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MIR_CTRL_RTL9300 */
        /* offset address */    0xA2A0,
        /* field numbers */     10,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   MIR_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MIR_SPM_CTRL_RTL9300 */
        /* offset address */    0xA2B0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   MIR_SPM_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MIR_DPM_CTRL_RTL9300 */
        /* offset address */    0xA2C0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   MIR_DPM_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MIR_SAMPLE_RATE_CTRL_RTL9300 */
        /* offset address */    0xA2D0,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        16,
        /* register fields */   MIR_SAMPLE_RATE_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MIR_QID_CTRL_RTL9300 */
        /* offset address */    0xA2D8,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MIR_QID_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_MIRROR_RTL9300 */
        /* offset address */    0xA2DC,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_MIRROR_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_MIRRORING */
#if defined(CONFIG_SDK_CHIP_FEATURE_RSPAN)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MIR_RSPAN_VLAN_CTRL_RTL9300 */
        /* offset address */    0xD27C,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   MIR_RSPAN_VLAN_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MIR_RSPAN_TX_CTRL_RTL9300 */
        /* offset address */    0xD28C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   MIR_RSPAN_TX_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_MIR_RSPAN_RX_TAG_RM_CTRL_RTL9300 */
        /* offset address */    0xD290,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   MIR_RSPAN_RX_TAG_RM_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG4_PKT_ENCAP_RTL9300 */
        /* offset address */    0xD294,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG4_PKT_ENCAP_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG5_PKT_ENCAP_RTL9300 */
        /* offset address */    0xD298,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG5_PKT_ENCAP_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_RSPAN */
#if defined(CONFIG_SDK_CHIP_FEATURE_SFLOW)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SFLOW_CTRL_RTL9300 */
        /* offset address */    0xBEA0,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SFLOW_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SFLOW_PORT_RATE_CTRL_RTL9300 */
        /* offset address */    0xBEA4,
        /* field numbers */     2,
        /* port index */        0, 27,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SFLOW_PORT_RATE_CTRL_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_SFLOW */
#if defined(CONFIG_SDK_CHIP_FEATURE_PIE_TEMPLATE)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PIE_BLK_LOOKUP_CTRL_RTL9300 */
        /* offset address */    0xA5A0,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 15,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   PIE_BLK_LOOKUP_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PIE_BLK_PHASE_CTRL_RTL9300 */
        /* offset address */    0xA5A4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 15,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   PIE_BLK_PHASE_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PIE_TMPLTE_CTRL_RTL9300 */
        /* offset address */    0xA5A8,
        /* field numbers */     1,
        /* port index */        5, 9,
        /* array index */       0, 11,
        /* portlist index */    0,
        /* bit offset */        6,
        /* register fields */   PIE_TMPLTE_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PIE_BLK_GROUP_CTRL_RTL9300 */
        /* offset address */    0xA5E4,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 15,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   PIE_BLK_GROUP_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PIE_BLK_TMPLTE_CTRL_RTL9300 */
        /* offset address */    0xA624,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 15,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   PIE_BLK_TMPLTE_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PIE_MV_CTRL_RTL9300 */
        /* offset address */    0xA664,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PIE_MV_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PIE_MV_LEN_CTRL_RTL9300 */
        /* offset address */    0xA668,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PIE_MV_LEN_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PIE_CLR_CTRL_RTL9300 */
        /* offset address */    0xA66C,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PIE_CLR_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PIE_RULE_HIT_INDICATION_RTL9300 */
        /* offset address */    0xA670,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 63,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   PIE_RULE_HIT_INDICATION_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PIE_GLB_HIT_INDICATION_RTL9300 */
        /* offset address */    0xA770,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 1,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   PIE_GLB_HIT_INDICATION_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PIE_MISC_RTL9300 */
        /* offset address */    0xA778,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PIE_MISC_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PIE_CTRL_RTL9300 */
        /* offset address */    0xA77C,
        /* field numbers */     19,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PIE_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_ALE_ACL_GLB_RTL9300 */
        /* offset address */    0xA780,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_ALE_ACL_GLB_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_PIE_TEMPLATE */
#if defined(CONFIG_SDK_CHIP_FEATURE_ACL)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ACL_PORT_LOOKUP_CTRL_RTL9300 */
        /* offset address */    0xA784,
        /* field numbers */     2,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   ACL_PORT_LOOKUP_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ACL_CTRL_RTL9300 */
        /* offset address */    0xA494,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ACL_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG1_ALE_ACL_GLB_RTL9300 */
        /* offset address */    0xA7F8,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG1_ALE_ACL_GLB_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_ACL */
#if defined(CONFIG_SDK_CHIP_FEATURE_RANGE_CHECK__PORT_VLAN_IP_L4PORT_)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RNG_CHK_CTRL_RTL9300 */
        /* offset address */    0x9D60,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 15,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   RNG_CHK_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RNG_CHK_IP_CTRL_RTL9300 */
        /* offset address */    0x9DE0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   RNG_CHK_IP_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RNG_CHK_IP_RNG_RTL9300 */
        /* offset address */    0x9E00,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   RNG_CHK_IP_RNG_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_ACL_RANGE_RTL9300 */
        /* offset address */    0x9E40,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_ACL_RANGE_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_RANGE_CHECK__PORT_VLAN_IP_L4PORT_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_ATTACK_PREVENTION)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ATK_PRVNT_PORT_EN_RTL9300 */
        /* offset address */    0xA1A8,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   ATK_PRVNT_PORT_EN_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ATK_PRVNT_CTRL_RTL9300 */
        /* offset address */    0xA1AC,
        /* field numbers */     20,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ATK_PRVNT_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ATK_PRVNT_ACT_RTL9300 */
        /* offset address */    0xA1B0,
        /* field numbers */     19,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ATK_PRVNT_ACT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ATK_PRVNT_IPV6_CTRL_RTL9300 */
        /* offset address */    0xA1B4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ATK_PRVNT_IPV6_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ATK_PRVNT_ICMP_CTRL_RTL9300 */
        /* offset address */    0xA1B8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ATK_PRVNT_ICMP_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ATK_PRVNT_TCP_CTRL_RTL9300 */
        /* offset address */    0xA1BC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ATK_PRVNT_TCP_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ATK_PRVNT_SMURF_CTRL_RTL9300 */
        /* offset address */    0xA1C0,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ATK_PRVNT_SMURF_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ATK_PRVNT_STS_RTL9300 */
        /* offset address */    0xA1C4,
        /* field numbers */     20,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ATK_PRVNT_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ATK_PRVNT_ARP_INVLD_PORT_ACT_RTL9300 */
        /* offset address */    0xA1C8,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   ATK_PRVNT_ARP_INVLD_PORT_ACT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_ATTACK_RTL9300 */
        /* offset address */    0xA1D0,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_ATTACK_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_ATTACK_PREVENTION */
#if defined(CONFIG_SDK_CHIP_FEATURE_OAM)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_OAM_CTRL_RTL9300 */
        /* offset address */    0xA120,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   OAM_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_OAM_PORT_ACT_CTRL_RTL9300 */
        /* offset address */    0xA124,
        /* field numbers */     3,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   OAM_PORT_ACT_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_OAM_GLB_DYING_GASP_CTRL_RTL9300 */
        /* offset address */    0xC7BC,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   OAM_GLB_DYING_GASP_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_OAM_PORT_DYING_GASP_CTRL_RTL9300 */
        /* offset address */    0x7AA4,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   OAM_PORT_DYING_GASP_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DYING_GASP_POLARITY_CTRL_RTL9300 */
        /* offset address */    0xC7C0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DYING_GASP_POLARITY_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_OAM_RTL9300 */
        /* offset address */    0xA198,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_OAM_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_OAM */
#if defined(CONFIG_SDK_CHIP_FEATURE_RLDP___RLPP)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RLDP_RLPP_CTRL_RTL9300 */
        /* offset address */    0xA250,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RLDP_RLPP_CTRL_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_RLDP___RLPP */
#if defined(CONFIG_SDK_CHIP_FEATURE_DEVICE_CONTROL)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STK_GLB_CTRL_RTL9300 */
        /* offset address */    0xA498,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STK_GLB_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STK_DEV_PORT_MAP_CTRL_RTL9300 */
        /* offset address */    0xA49C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 15,
        /* portlist index */    0,
        /* bit offset */        4,
        /* register fields */   STK_DEV_PORT_MAP_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STK_NON_UNICAST_BLOCK_CTRL_RTL9300 */
        /* offset address */    0xA4A4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 15,
        /* portlist index */    0,
        /* bit offset */        4,
        /* register fields */   STK_NON_UNICAST_BLOCK_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STK_CASCADE_CTRL_RTL9300 */
        /* offset address */    0xA4AC,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STK_CASCADE_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STK_ONE_HOP_REDIR_PM_CTRL_RTL9300 */
        /* offset address */    0xA4B0,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        4,
        /* register fields */   STK_ONE_HOP_REDIR_PM_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_STK_DBG_CTRL_RTL9300 */
        /* offset address */    0x3BD8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STK_DBG_CTRL_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_DEVICE_CONTROL */
#if defined(CONFIG_SDK_CHIP_FEATURE_PARSER)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PARSER_FIELD_SELTOR_CTRL_RTL9300 */
        /* offset address */    0xD6F4,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 11,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   PARSER_FIELD_SELTOR_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PARSER_CTRL_RTL9300 */
        /* offset address */    0xD724,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PARSER_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PARSER_DROP_REASON_RTL9300 */
        /* offset address */    0x3288,
        /* field numbers */     2,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   PARSER_DROP_REASON_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_PKT_PARSER_RTL9300 */
        /* offset address */    0xD728,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_PKT_PARSER_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_PARSER */
#if defined(CONFIG_SDK_CHIP_FEATURE_PARSER_HSB)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSB_DATA0_RTL9300 */
        /* offset address */    0xB4A0,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSB_DATA1_RTL9300 */
        /* offset address */    0xB4A4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSB_DATA2_RTL9300 */
        /* offset address */    0xB4A8,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSB_DATA3_RTL9300 */
        /* offset address */    0xB4AC,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSB_DATA4_RTL9300 */
        /* offset address */    0xB4B0,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA4_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSB_DATA5_RTL9300 */
        /* offset address */    0xB4B4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA5_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSB_DATA6_RTL9300 */
        /* offset address */    0xB4B8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA6_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSB_DATA7_RTL9300 */
        /* offset address */    0xB4BC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA7_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSB_DATA8_RTL9300 */
        /* offset address */    0xB4C0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA8_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSB_DATA9_RTL9300 */
        /* offset address */    0xB4C4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA9_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSB_DATA10_RTL9300 */
        /* offset address */    0xB4C8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA10_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSB_DATA11_RTL9300 */
        /* offset address */    0xB4CC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA11_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSB_DATA12_RTL9300 */
        /* offset address */    0xB4D0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA12_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSB_DATA13_RTL9300 */
        /* offset address */    0xB4D4,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA13_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSB_DATA14_RTL9300 */
        /* offset address */    0xB4D8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA14_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSB_DATA15_RTL9300 */
        /* offset address */    0xB4DC,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA15_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSB_DATA16_RTL9300 */
        /* offset address */    0xB4E0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA16_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSB_DATA17_RTL9300 */
        /* offset address */    0xB4E4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA17_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSB_DATA18_RTL9300 */
        /* offset address */    0xB4E8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA18_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSB_DATA19_RTL9300 */
        /* offset address */    0xB4EC,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA19_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSB_DATA20_RTL9300 */
        /* offset address */    0xB4F0,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA20_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSB_DATA21_RTL9300 */
        /* offset address */    0xB4F4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA21_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSB_DATA22_RTL9300 */
        /* offset address */    0xB4F8,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA22_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSB_DATA23_RTL9300 */
        /* offset address */    0xB4FC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA23_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSB_DATA24_RTL9300 */
        /* offset address */    0xB500,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA24_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSB_DATA25_RTL9300 */
        /* offset address */    0xB504,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA25_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSB_DATA26_RTL9300 */
        /* offset address */    0xB508,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA26_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSB_DATA27_RTL9300 */
        /* offset address */    0xB50C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA27_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSB_DATA28_RTL9300 */
        /* offset address */    0xB510,
        /* field numbers */     24,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA28_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSB_DATA29_RTL9300 */
        /* offset address */    0xB514,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA29_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_HSB_RTL9300 */
        /* offset address */    0xB518,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_HSB_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_PARSER_HSB */
#if defined(CONFIG_SDK_CHIP_FEATURE_HSM)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM0_DATA0_RTL9300 */
        /* offset address */    0xB7A0,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM0_DATA0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM0_DATA1_RTL9300 */
        /* offset address */    0xB7A4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM0_DATA1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM0_DATA2_RTL9300 */
        /* offset address */    0xB7A8,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM0_DATA2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM0_DATA3_RTL9300 */
        /* offset address */    0xB7AC,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM0_DATA3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM0_DATA4_RTL9300 */
        /* offset address */    0xB7B0,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM0_DATA4_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM0_DATA5_RTL9300 */
        /* offset address */    0xB7B4,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM0_DATA5_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM0_DATA6_RTL9300 */
        /* offset address */    0xB7B8,
        /* field numbers */     13,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM0_DATA6_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM0_DATA7_RTL9300 */
        /* offset address */    0xB7BC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM0_DATA7_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM0_DATA8_RTL9300 */
        /* offset address */    0xB7C0,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM0_DATA8_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM0_DATA9_RTL9300 */
        /* offset address */    0xB7C4,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM0_DATA9_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM0_DATA10_RTL9300 */
        /* offset address */    0xB7C8,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM0_DATA10_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM0_DATA11_RTL9300 */
        /* offset address */    0xB7CC,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM0_DATA11_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM0_DATA12_RTL9300 */
        /* offset address */    0xB7D0,
        /* field numbers */     13,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM0_DATA12_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM0_DATA13_RTL9300 */
        /* offset address */    0xB7D4,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM0_DATA13_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM0_DATA14_RTL9300 */
        /* offset address */    0xB7D8,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM0_DATA14_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM0_DATA15_RTL9300 */
        /* offset address */    0xB7DC,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM0_DATA15_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM0_DATA16_RTL9300 */
        /* offset address */    0xB7E0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM0_DATA16_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM0_DATA17_RTL9300 */
        /* offset address */    0xB7E4,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM0_DATA17_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM1_DATA0_RTL9300 */
        /* offset address */    0xB7E8,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM1_DATA0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM1_DATA1_RTL9300 */
        /* offset address */    0xB7EC,
        /* field numbers */     10,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM1_DATA1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM1_DATA2_RTL9300 */
        /* offset address */    0xB7F0,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM1_DATA2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM1_DATA3_RTL9300 */
        /* offset address */    0xB7F4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM1_DATA3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM1_DATA4_RTL9300 */
        /* offset address */    0xB7F8,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM1_DATA4_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM1_DATA5_RTL9300 */
        /* offset address */    0xB7FC,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM1_DATA5_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM1_DATA6_RTL9300 */
        /* offset address */    0xB800,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM1_DATA6_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM1_DATA7_RTL9300 */
        /* offset address */    0xB804,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM1_DATA7_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM1_DATA8_RTL9300 */
        /* offset address */    0xB808,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM1_DATA8_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM1_DATA9_RTL9300 */
        /* offset address */    0xB80C,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM1_DATA9_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM1_DATA10_RTL9300 */
        /* offset address */    0xB810,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM1_DATA10_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM1_DATA11_RTL9300 */
        /* offset address */    0xB814,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM1_DATA11_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM1_DATA12_RTL9300 */
        /* offset address */    0xB818,
        /* field numbers */     10,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM1_DATA12_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM1_DATA13_RTL9300 */
        /* offset address */    0xB81C,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM1_DATA13_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM1_DATA14_RTL9300 */
        /* offset address */    0xB820,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM1_DATA14_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM1_DATA15_RTL9300 */
        /* offset address */    0xB824,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM1_DATA15_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM1_DATA16_RTL9300 */
        /* offset address */    0xB828,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM1_DATA16_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM2_DATA0_RTL9300 */
        /* offset address */    0xB82C,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM2_DATA0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM2_DATA1_RTL9300 */
        /* offset address */    0xB830,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM2_DATA1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM2_DATA2_RTL9300 */
        /* offset address */    0xB834,
        /* field numbers */     11,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM2_DATA2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM2_DATA3_RTL9300 */
        /* offset address */    0xB838,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM2_DATA3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM2_DATA4_RTL9300 */
        /* offset address */    0xB83C,
        /* field numbers */     13,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM2_DATA4_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM2_DATA5_RTL9300 */
        /* offset address */    0xB840,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM2_DATA5_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM2_DATA6_RTL9300 */
        /* offset address */    0xB844,
        /* field numbers */     16,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM2_DATA6_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM2_DATA7_RTL9300 */
        /* offset address */    0xB848,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM2_DATA7_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM2_DATA8_RTL9300 */
        /* offset address */    0xB84C,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM2_DATA8_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM2_DATA9_RTL9300 */
        /* offset address */    0xB850,
        /* field numbers */     18,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM2_DATA9_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM2_DATA10_RTL9300 */
        /* offset address */    0xB854,
        /* field numbers */     13,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM2_DATA10_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM2_DATA11_RTL9300 */
        /* offset address */    0xB858,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM2_DATA11_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM2_DATA12_RTL9300 */
        /* offset address */    0xB85C,
        /* field numbers */     10,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM2_DATA12_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM2_DATA13_RTL9300 */
        /* offset address */    0xB860,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM2_DATA13_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM2_DATA14_RTL9300 */
        /* offset address */    0xB864,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM2_DATA14_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM2_DATA15_RTL9300 */
        /* offset address */    0xB868,
        /* field numbers */     10,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM2_DATA15_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM2_DATA16_RTL9300 */
        /* offset address */    0xB86C,
        /* field numbers */     23,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM2_DATA16_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM2_DATA17_RTL9300 */
        /* offset address */    0xB870,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM2_DATA17_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM2_DATA18_RTL9300 */
        /* offset address */    0xB874,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM2_DATA18_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM2_DATA19_RTL9300 */
        /* offset address */    0xB878,
        /* field numbers */     10,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM2_DATA19_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM2_DATA20_RTL9300 */
        /* offset address */    0xB87C,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM2_DATA20_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM2_DATA21_RTL9300 */
        /* offset address */    0xB880,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM2_DATA21_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM2_DATA22_RTL9300 */
        /* offset address */    0xB884,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM2_DATA22_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM2_DATA23_RTL9300 */
        /* offset address */    0xB888,
        /* field numbers */     14,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM2_DATA23_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM2_DATA24_RTL9300 */
        /* offset address */    0xB88C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM2_DATA24_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM2_DATA25_RTL9300 */
        /* offset address */    0xB890,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM2_DATA25_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM2_DATA26_RTL9300 */
        /* offset address */    0xB894,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM2_DATA26_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM2_DATA27_RTL9300 */
        /* offset address */    0xB898,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM2_DATA27_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM3_DATA0_RTL9300 */
        /* offset address */    0xB89C,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM3_DATA0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM3_DATA1_RTL9300 */
        /* offset address */    0xB8A0,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM3_DATA1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM3_DATA2_RTL9300 */
        /* offset address */    0xB8A4,
        /* field numbers */     11,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM3_DATA2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM3_DATA3_RTL9300 */
        /* offset address */    0xB8A8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM3_DATA3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM3_DATA4_RTL9300 */
        /* offset address */    0xB8AC,
        /* field numbers */     13,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM3_DATA4_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM3_DATA5_RTL9300 */
        /* offset address */    0xB8B0,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM3_DATA5_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM3_DATA6_RTL9300 */
        /* offset address */    0xB8B4,
        /* field numbers */     16,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM3_DATA6_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM3_DATA7_RTL9300 */
        /* offset address */    0xB8B8,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM3_DATA7_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM3_DATA8_RTL9300 */
        /* offset address */    0xB8BC,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM3_DATA8_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM3_DATA9_RTL9300 */
        /* offset address */    0xB8C0,
        /* field numbers */     18,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM3_DATA9_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM3_DATA10_RTL9300 */
        /* offset address */    0xB8C4,
        /* field numbers */     13,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM3_DATA10_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM3_DATA11_RTL9300 */
        /* offset address */    0xB8C8,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM3_DATA11_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM3_DATA12_RTL9300 */
        /* offset address */    0xB8CC,
        /* field numbers */     10,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM3_DATA12_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM3_DATA13_RTL9300 */
        /* offset address */    0xB8D0,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM3_DATA13_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM3_DATA14_RTL9300 */
        /* offset address */    0xB8D4,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM3_DATA14_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM3_DATA15_RTL9300 */
        /* offset address */    0xB8D8,
        /* field numbers */     10,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM3_DATA15_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM3_DATA16_RTL9300 */
        /* offset address */    0xB8DC,
        /* field numbers */     23,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM3_DATA16_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM3_DATA17_RTL9300 */
        /* offset address */    0xB8E0,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM3_DATA17_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM3_DATA18_RTL9300 */
        /* offset address */    0xB8E4,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM3_DATA18_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM3_DATA19_RTL9300 */
        /* offset address */    0xB8E8,
        /* field numbers */     10,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM3_DATA19_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM3_DATA20_RTL9300 */
        /* offset address */    0xB8EC,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM3_DATA20_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM3_DATA21_RTL9300 */
        /* offset address */    0xB8F0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM3_DATA21_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM3_DATA22_RTL9300 */
        /* offset address */    0xB8F4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM3_DATA22_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM3_DATA23_RTL9300 */
        /* offset address */    0xB8F8,
        /* field numbers */     14,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM3_DATA23_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM3_DATA24_RTL9300 */
        /* offset address */    0xB8FC,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM3_DATA24_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM3_DATA25_RTL9300 */
        /* offset address */    0xB900,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM3_DATA25_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM3_DATA26_RTL9300 */
        /* offset address */    0xB904,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM3_DATA26_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSM3_DATA27_RTL9300 */
        /* offset address */    0xB908,
        /* field numbers */     15,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM3_DATA27_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_HSM_RTL9300 */
        /* offset address */    0xB90C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_HSM_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG1_HSM_RTL9300 */
        /* offset address */    0xB910,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG1_HSM_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG2_HSM_RTL9300 */
        /* offset address */    0xB914,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG2_HSM_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG3_HSM_RTL9300 */
        /* offset address */    0xB918,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG3_HSM_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_HSM */
#if defined(CONFIG_SDK_CHIP_FEATURE_MODIFIER_HSA)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSA_DATA0_RTL9300 */
        /* offset address */    0xB520,
        /* field numbers */     15,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSA_DATA1_RTL9300 */
        /* offset address */    0xB524,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSA_DATA2_RTL9300 */
        /* offset address */    0xB528,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSA_DATA3_RTL9300 */
        /* offset address */    0xB52C,
        /* field numbers */     16,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSA_DATA4_RTL9300 */
        /* offset address */    0xB530,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA4_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSA_DATA5_RTL9300 */
        /* offset address */    0xB534,
        /* field numbers */     13,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA5_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSA_DATA6_RTL9300 */
        /* offset address */    0xB538,
        /* field numbers */     12,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA6_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSA_DATA7_RTL9300 */
        /* offset address */    0xB53C,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA7_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSA_DATA8_RTL9300 */
        /* offset address */    0xB540,
        /* field numbers */     12,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA8_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSA_DATA9_RTL9300 */
        /* offset address */    0xB544,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA9_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSA_DATA10_RTL9300 */
        /* offset address */    0xB548,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA10_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSA_DATA11_RTL9300 */
        /* offset address */    0xB54C,
        /* field numbers */     14,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA11_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSA_DATA12_RTL9300 */
        /* offset address */    0xB550,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA12_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSA_DATA13_RTL9300 */
        /* offset address */    0xB554,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA13_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSA_DATA14_RTL9300 */
        /* offset address */    0xB558,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA14_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSA_DATA15_RTL9300 */
        /* offset address */    0xB55C,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA15_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSA_DATA16_RTL9300 */
        /* offset address */    0xB560,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA16_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSA_DATA17_RTL9300 */
        /* offset address */    0xB564,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA17_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSA_DATA18_RTL9300 */
        /* offset address */    0xB568,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA18_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSA_DATA19_RTL9300 */
        /* offset address */    0xB56C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA19_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSA_DATA20_RTL9300 */
        /* offset address */    0xB570,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA20_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_HSA_DATA21_RTL9300 */
        /* offset address */    0xB574,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA21_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_HSA_RTL9300 */
        /* offset address */    0xB578,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_HSA_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_MODIFIER_HSA */
#if defined(CONFIG_SDK_CHIP_FEATURE_DEBUGGING__ALE__LOOPBACK__DROP_MECHANISM__FC_AND_QM_)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TEST_MODE_ALE_CTRL_RTL9300 */
        /* offset address */    0xB51C,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TEST_MODE_ALE_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TEST_MODE_ALE_HSB_MULTI_CTRL_RTL9300 */
        /* offset address */    0xD72C,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TEST_MODE_ALE_HSB_MULTI_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TEST_MODE_ALE_HSA_MULTI_CTRL_RTL9300 */
        /* offset address */    0x7AA8,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TEST_MODE_ALE_HSA_MULTI_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG4_RT_REG_RTL9300 */
        /* offset address */    0xACD0,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG4_RT_REG_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TEST_MODE_ALE_LOOPBACK_CTRL_RTL9300 */
        /* offset address */    0x7AAC,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TEST_MODE_ALE_LOOPBACK_CTRL_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_DEBUGGING__ALE__LOOPBACK__DROP_MECHANISM__FC_AND_QM_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_SMART_PACKET_GENERATOR)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPG_GLB_CTRL_RTL9300 */
        /* offset address */    0x7AB0,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPG_GLB_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PKB_ACC_DEBUG_CTRL_RTL9300 */
        /* offset address */    0xDCEC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PKB_ACC_DEBUG_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPG_PORT_TX_GRP_CTRL_RTL9300 */
        /* offset address */    0x7AB4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPG_PORT_TX_GRP_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPG_GLOBAL_STS_RTL9300 */
        /* offset address */    0x7AB8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPG_GLOBAL_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPG_PORT_IPG_CTRL_RTL9300 */
        /* offset address */    0x328C,
        /* field numbers */     2,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SPG_PORT_IPG_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPG_PORT_PKT_CNT_H_RTL9300 */
        /* offset address */    0x67E4,
        /* field numbers */     1,
        /* port index */        0, 27,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SPG_PORT_PKT_CNT_H_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPG_PORT_PKT_CNT_L_RTL9300 */
        /* offset address */    0x67E8,
        /* field numbers */     1,
        /* port index */        0, 27,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SPG_PORT_PKT_CNT_L_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPG_PORT_PKT_CNT_DBG_H_RTL9300 */
        /* offset address */    0x67EC,
        /* field numbers */     1,
        /* port index */        0, 27,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SPG_PORT_PKT_CNT_DBG_H_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPG_PORT_PKT_CNT_DBG_L_RTL9300 */
        /* offset address */    0x67F0,
        /* field numbers */     1,
        /* port index */        0, 27,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SPG_PORT_PKT_CNT_DBG_L_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPG_PORT_STREAM0_CTRL0_RTL9300 */
        /* offset address */    0x67F4,
        /* field numbers */     7,
        /* port index */        0, 27,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SPG_PORT_STREAM0_CTRL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPG_PORT_STREAM0_CTRL1_RTL9300 */
        /* offset address */    0x67F8,
        /* field numbers */     1,
        /* port index */        0, 27,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SPG_PORT_STREAM0_CTRL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPG_PORT_STREAM0_CTRL2_RTL9300 */
        /* offset address */    0x67FC,
        /* field numbers */     4,
        /* port index */        0, 27,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SPG_PORT_STREAM0_CTRL2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPG_PORT_STREAM0_CTRL3_RTL9300 */
        /* offset address */    0x6800,
        /* field numbers */     4,
        /* port index */        0, 27,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SPG_PORT_STREAM0_CTRL3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPG_PORT_STREAM0_CTRL4_RTL9300 */
        /* offset address */    0x6804,
        /* field numbers */     1,
        /* port index */        0, 27,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SPG_PORT_STREAM0_CTRL4_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPG_PORT_STREAM1_CTRL0_RTL9300 */
        /* offset address */    0x6808,
        /* field numbers */     7,
        /* port index */        0, 27,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SPG_PORT_STREAM1_CTRL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPG_PORT_STREAM1_CTRL1_RTL9300 */
        /* offset address */    0x680C,
        /* field numbers */     1,
        /* port index */        0, 27,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SPG_PORT_STREAM1_CTRL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPG_PORT_STREAM1_CTRL2_RTL9300 */
        /* offset address */    0x6810,
        /* field numbers */     4,
        /* port index */        0, 27,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SPG_PORT_STREAM1_CTRL2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPG_PORT_STREAM1_CTRL3_RTL9300 */
        /* offset address */    0x6814,
        /* field numbers */     4,
        /* port index */        0, 27,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SPG_PORT_STREAM1_CTRL3_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPG_PORT_STREAM1_CTRL4_RTL9300 */
        /* offset address */    0x6818,
        /* field numbers */     1,
        /* port index */        0, 27,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SPG_PORT_STREAM1_CTRL4_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPG_PB_ACCESS_CTRL0_RTL9300 */
        /* offset address */    0xDCF0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPG_PB_ACCESS_CTRL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPG_PB_ACCESS_CTRL1_RTL9300 */
        /* offset address */    0xDCF4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPG_PB_ACCESS_CTRL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPG_PB_ACCESS_CTRL2_RTL9300 */
        /* offset address */    0xDCF8,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPG_PB_ACCESS_CTRL2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPG_PORT_INDEX_CTRL0_RTL9300 */
        /* offset address */    0x681C,
        /* field numbers */     4,
        /* port index */        0, 27,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SPG_PORT_INDEX_CTRL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SPG_GLOBAL_INDEX_CTRL0_RTL9300 */
        /* offset address */    0xDCFC,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 27,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SPG_GLOBAL_INDEX_CTRL0_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_SMART_PACKET_GENERATOR */
#if defined(CONFIG_SDK_CHIP_FEATURE_AUTO_RECOVERY)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RXPORT_DSC_STS_RTL9300 */
        /* offset address */    0xDD6C,
        /* field numbers */     1,
        /* port index */        0, 31,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   RXPORT_DSC_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RXPORT_DSC_ERR_RTL9300 */
        /* offset address */    0xDD70,
        /* field numbers */     1,
        /* port index */        0, 31,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   RXPORT_DSC_ERR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SW_Q_RST_SYS_THR_RTL9300 */
        /* offset address */    0xDD74,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SW_Q_RST_SYS_THR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SW_Q_RST_P_THR_RTL9300 */
        /* offset address */    0xDD78,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SW_Q_RST_P_THR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG1TO28_INGRESS_CTRL_2_RTL9300 */
        /* offset address */    0xDD7C,
        /* field numbers */     1,
        /* port index */        0, 27,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   DMY_REG1TO28_INGRESS_CTRL_2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LD_TX_DSC_STS_RTL9300 */
        /* offset address */    0x7ABC,
        /* field numbers */     1,
        /* port index */        0, 31,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   LD_TX_DSC_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_LD_TX_DSC_ERR_RTL9300 */
        /* offset address */    0x7AC0,
        /* field numbers */     1,
        /* port index */        0, 31,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   LD_TX_DSC_ERR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TX_DSC_CHK_TMR_RTL9300 */
        /* offset address */    0x7AC4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TX_DSC_CHK_TMR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RXFIFO_OVERFLOW_STS_RTL9300 */
        /* offset address */    0x3BDC,
        /* field numbers */     1,
        /* port index */        0, 30,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   RXFIFO_OVERFLOW_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RXFIFO_OVERFLOW_ERR_RTL9300 */
        /* offset address */    0x3BE0,
        /* field numbers */     1,
        /* port index */        0, 30,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   RXFIFO_OVERFLOW_ERR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RXFIFO_RDEMPTY_STS_RTL9300 */
        /* offset address */    0x3BE4,
        /* field numbers */     1,
        /* port index */        0, 30,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   RXFIFO_RDEMPTY_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_RXFIFO_RDEMPTY_ERR_RTL9300 */
        /* offset address */    0x3BE8,
        /* field numbers */     1,
        /* port index */        0, 30,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   RXFIFO_RDEMPTY_ERR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TXFIFO_OVERFLOW_STS_RTL9300 */
        /* offset address */    0x3BEC,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   TXFIFO_OVERFLOW_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TXFIFO_OVERFLOW_ERR_RTL9300 */
        /* offset address */    0x3BF0,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   TXFIFO_OVERFLOW_ERR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TXFIFO_RDEMPTY_STS_RTL9300 */
        /* offset address */    0x3BF4,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   TXFIFO_RDEMPTY_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TXFIFO_RDEMPTY_ERR_RTL9300 */
        /* offset address */    0x3BF8,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   TXFIFO_RDEMPTY_ERR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PINGPONG_PLUS_STS_RTL9300 */
        /* offset address */    0x7AC8,
        /* field numbers */     1,
        /* port index */        0, 31,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   PINGPONG_PLUS_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PINGPONG_PLUS_ERR_RTL9300 */
        /* offset address */    0x7ACC,
        /* field numbers */     1,
        /* port index */        0, 31,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   PINGPONG_PLUS_ERR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TOKEN_STS_RTL9300 */
        /* offset address */    0xDDEC,
        /* field numbers */     1,
        /* port index */        0, 31,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   TOKEN_STS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TOKEN_ERR_RTL9300 */
        /* offset address */    0xDDF0,
        /* field numbers */     1,
        /* port index */        0, 31,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   TOKEN_ERR_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_SW_Q_RST_CNT_RTL9300 */
        /* offset address */    0xC7C4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SW_Q_RST_CNT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TRIG_AUTO_RECOVER_CTRL_INGRESS_RTL9300 */
        /* offset address */    0xDDF4,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TRIG_AUTO_RECOVER_CTRL_INGRESS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TRIG_AUTO_RECOVER_CTRL_EGRESS_RTL9300 */
        /* offset address */    0x7AD0,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TRIG_AUTO_RECOVER_CTRL_EGRESS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TRIG_AUTO_RECOVER_CTRL_MAC_RTL9300 */
        /* offset address */    0x3BFC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TRIG_AUTO_RECOVER_CTRL_MAC_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_AUTO_RECOVER_EVENT_FLAG_STS_INGRESS_RTL9300 */
        /* offset address */    0xDDF8,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   AUTO_RECOVER_EVENT_FLAG_STS_INGRESS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_AUTO_RECOVER_EVENT_FLAG_STS_EGRESS_RTL9300 */
        /* offset address */    0x7AD4,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   AUTO_RECOVER_EVENT_FLAG_STS_EGRESS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_AUTO_RECOVER_EVENT_FLAG_STS_MAC_RTL9300 */
        /* offset address */    0x3C00,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   AUTO_RECOVER_EVENT_FLAG_STS_MAC_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_AUTO_RECOVER_EVENT_FLAG_ERR_INGRESS_RTL9300 */
        /* offset address */    0xDDFC,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   AUTO_RECOVER_EVENT_FLAG_ERR_INGRESS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_AUTO_RECOVER_EVENT_FLAG_ERR_EGRESS_RTL9300 */
        /* offset address */    0x7AD8,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   AUTO_RECOVER_EVENT_FLAG_ERR_EGRESS_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_AUTO_RECOVER_EVENT_FLAG_ERR_MAC_RTL9300 */
        /* offset address */    0x3C04,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   AUTO_RECOVER_EVENT_FLAG_ERR_MAC_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_TXERR_CNT_RTL9300 */
        /* offset address */    0x3290,
        /* field numbers */     1,
        /* port index */        0, 28,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   TXERR_CNT_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG3_EGRESS_CTRL_RTL9300 */
        /* offset address */    0x7ADC,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG3_EGRESS_CTRL_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG0_INGRESS_CTRL_2_RTL9300 */
        /* offset address */    0xDE00,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG0_INGRESS_CTRL_2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_DMY_REG4_EGRESS_CTRL_RTL9300 */
        /* offset address */    0x7AE0,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMY_REG4_EGRESS_CTRL_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_AUTO_RECOVERY */
#if defined(CONFIG_SDK_CHIP_FEATURE_MISC)
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_CODE_PROTECT_STATE_RTL9300 */
        /* offset address */    0xC7C8,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CODE_PROTECT_STATE_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ENCAP_SRAM_CTRL0_RTL9300 */
        /* offset address */    0xC7CC,
        /* field numbers */     13,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ENCAP_SRAM_CTRL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_ENCAP_SRAM_CTRL1_RTL9300 */
        /* offset address */    0xC7D0,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ENCAP_SRAM_CTRL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PAR_SRAM_CTRL0_RTL9300 */
        /* offset address */    0xC7D4,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PAR_SRAM_CTRL0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PAR_SRAM_CTRL1_RTL9300 */
        /* offset address */    0xC7D8,
        /* field numbers */     13,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PAR_SRAM_CTRL1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PAR_SRAM_CTRL2_RTL9300 */
        /* offset address */    0xC7DC,
        /* field numbers */     13,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PAR_SRAM_CTRL2_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PORT29_DBG_REG0_RTL9300 */
        /* offset address */    0xDA68,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PORT29_DBG_REG0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PORT29_DBG_REG1_RTL9300 */
        /* offset address */    0xDA6C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PORT29_DBG_REG1_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PORT30_DBG_REG0_RTL9300 */
        /* offset address */    0xDA70,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PORT30_DBG_REG0_RTL9300_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL9300)
    {   /* register name        INT_LONGAN_PORT30_DBG_REG1_RTL9300 */
        /* offset address */    0xDA74,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PORT30_DBG_REG1_RTL9300_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_MISC */
};

#if defined(CONFIG_SDK_DUMP_REG_WITH_NAME)
rtk_regName_t rtk_longan_regName_list[] =
{
#if defined(CONFIG_SDK_CHIP_FEATURE_CHIP_INFORMATION)
    {"MODEL_NAME_INFO"},
    {"CHIP_INFO"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_CHIP_INFORMATION */
#if defined(CONFIG_SDK_CHIP_FEATURE_RESET)
    {"RST_GLB_CTRL_0"},
    {"RST_GLB_STS_0"},
    {"RST_GLB_STS_1"},
    {"RST_GLB_STS_2"},
    {"RST_GLB_STS_3"},
    {"MAC_RST_DUR"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_RESET */
#if defined(CONFIG_SDK_CHIP_FEATURE_PLL___BIAS)
    {"PLL_GLB_CTRL0"},
    {"PLL_GLB_CTRL1"},
    {"PLL_CPU_CTRL0"},
    {"PLL_CPU_CTRL1"},
    {"PLL_CPU_MISC_CTRL"},
    {"PLL_SW_CTRL0"},
    {"PLL_SW_CTRL1"},
    {"PLL_SW_MISC_CTRL"},
    {"PLL_SW_DIV_CTRL"},
    {"PLL_125M_CTRL0"},
    {"PLL_125M_CTRL1"},
    {"PLL_125M_MISC_CTRL"},
    {"PLL_BANDGAP_CTRL"},
    {"XTAL_CML_CTRL_"},
    {"PLL_CML_CTRL"},
    {"DMY_REG0_CHIP_PLL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_PLL___BIAS */
#if defined(CONFIG_SDK_CHIP_FEATURE_BIST___BISR)
    {"MAC_BIST_MODE"},
    {"MAC_DRF_BIST_MODE"},
    {"MAC_BIST_RSTN"},
    {"MAC_DRF_TEST_RESUME"},
    {"MAC_GRXF0_RESULT"},
    {"MAC_GTXF0_RESULT"},
    {"MAC_TGRXF_RESULT"},
    {"MAC_TGTXF_RESULT"},
    {"MAC_GRXF1_RESULT0"},
    {"MAC_GTXF1_RESULT0"},
    {"MAC_DMY_RESULT"},
    {"MAC_LBRXF_RESULT"},
    {"MAC_DRF_PAUSE"},
    {"MAC_GRXF0_GTXF0_SRAM_LS_EN"},
    {"MAC_GRXF0_GTXF0_TIMING_CFG_EN"},
    {"MAC_GRXF0_RMA"},
    {"MAC_GRXF0_RMB"},
    {"MAC_GTXF0_RMA"},
    {"MAC_GTXF0_RMB"},
    {"MAC_TGRXF_TGTXF_SRAM_LS_EN"},
    {"MAC_TGRXF_TGTXF_TIMING_CFG_EN"},
    {"MAC_TGRXF_RMA"},
    {"MAC_TGRXF_RMB"},
    {"MAC_TGTXF_RMA"},
    {"MAC_TGTXF_RMB"},
    {"MAC_GRXF1_GTXF1_SRAM_LS_EN"},
    {"MAC_GRXF1_GTXF1_TIMING_CFG_EN"},
    {"MAC_GRXF1_RMA"},
    {"MAC_GRXF1_RMB"},
    {"MAC_GTXF1_RMA"},
    {"MAC_GTXF1_RMB"},
    {"MAC_DMY_SRAM_LS_EN"},
    {"MAC_DMY_TIMING_CFG_EN"},
    {"MAC_DMY_RMA"},
    {"MAC_DMY_RMB"},
    {"MAC_LBRXF_SRAM_LS_EN"},
    {"MAC_LBRXF_TIMING_CFG_EN"},
    {"MAC_LBRXF_RMA"},
    {"MAC_LBRXF_RMB"},
    {"ALE_BIST_MODE0"},
    {"ALE_BIST_MODE1"},
    {"ALE_DRF_BIST_MODE0"},
    {"ALE_DRF_BIST_MODE1"},
    {"ALE_DRF_BIST_RESUME0"},
    {"ALE_DRF_BIST_RESUME1"},
    {"ALE_TIMING_CFG0"},
    {"ALE_TIMING_CFG1"},
    {"ALE_TIMING_CFG2"},
    {"ALE_TIMING_CFG3"},
    {"ALE_RM_0"},
    {"ALE_RM_1"},
    {"ALE_RM_2"},
    {"ALE_RM_3"},
    {"ALE_RM_4"},
    {"ALE_RM_5"},
    {"ALE_RM_6"},
    {"ALE_RM_7"},
    {"ALE_RM_8"},
    {"ALE_RM_9"},
    {"ALE_RM_10"},
    {"ALE_RM_11"},
    {"ALE_RM_12"},
    {"ALE_RM_13"},
    {"ALE_RM_14"},
    {"ALE_RM_15"},
    {"ALE_CAM_TIMING_MDS_0"},
    {"ALE_CAM_TIMING_MDS_1"},
    {"ALE_CAM_TIMING_MDS_3"},
    {"ALE_CAM_TIMING_MDS_4"},
    {"ALE_CAM_TIMING_MDS_5"},
    {"ALE_CAM_TIMING_MDS_2"},
    {"ALE_CAM_TIMING_RDS_0"},
    {"ALE_CAM_TIMING_RDS_1"},
    {"ALE_CAM_TIMING_RDS_2"},
    {"ALE_CAM_TIMING_RDS_3"},
    {"ALE_CAM_TIMING_RDS_6"},
    {"ALE_CAM_TIMING_RDS_7"},
    {"ALE_CAM_TIMING_RDS_4"},
    {"ALE_CAM_TIMING_RDS_5"},
    {"ALE_BIST_DONE0"},
    {"ALE_BIST_DONE1"},
    {"ALE_DRF_BIST_PAUSE0"},
    {"ALE_DRF_BIST_PAUSE1"},
    {"ALE_BIST_FAIL0"},
    {"ALE_BIST_FAIL1"},
    {"ALE_BIST_FAIL2"},
    {"ALE_BIST_FAIL3"},
    {"ALE_BIST_FAIL4"},
    {"ALE_BIST_FAIL5"},
    {"ALE_DRF_BIST_DONE0"},
    {"ALE_DRF_BIST_DONE1"},
    {"ALE_DRF_BIST_FAIL0"},
    {"ALE_DRF_BIST_FAIL1"},
    {"ALE_DRF_BIST_FAIL2"},
    {"ALE_DRF_BIST_FAIL3"},
    {"ALE_DRF_BIST_FAIL4"},
    {"ALE_DRF_BIST_FAIL5"},
    {"ALE_BIST_LS_MODE"},
    {"CHIP_BIST_MODE"},
    {"CHIP_DRF_BIST_MODE"},
    {"CHIP_BIST_RSTN"},
    {"CHIP_DRF_TEST_RESUME"},
    {"CHIP_BIST_DONE"},
    {"CHIP_DRF_BIST_DONE"},
    {"CHIP_BIST_FAIL"},
    {"CHIP_DRF_BIST_FAIL"},
    {"CHIP_DRF_START_PAUSE"},
    {"CHIP_ALL_RESULT"},
    {"CHIP_SRAM_LS"},
    {"INGR_BIST_CTRL0"},
    {"INGR_BIST_CTRL1"},
    {"INGR_BIST_RSLT0"},
    {"INGR_BIST_RSLT1"},
    {"INGR_BIST_RSLT2"},
    {"INGR_BIST_RSLT3"},
    {"INGR_BIST_RSLT4"},
    {"INGR_SRAM_CTRL"},
    {"INGR_BISR_CTRL"},
    {"INGR_BISR_RSLT0"},
    {"INGR_BISR_RSLT1"},
    {"EGR_BIST_CTRL0"},
    {"EGR_BIST_CTRL1"},
    {"EGR_BIST_RSLT0"},
    {"EGR_BIST_RSLT1"},
    {"EGR_BIST_RSLT2"},
    {"EGR_BIST_RSLT3"},
    {"EGR_BIST_RSLT4"},
    {"EGR_SRAM_CTRL"},
    {"SOC_BIST_CTRL0"},
    {"SOC_BIST_CTRL1"},
    {"SOC_BIST_CTRL2"},
    {"SOC_BIST_CTRL3"},
    {"SOC_BIST_CTRL4"},
    {"SOC_BIST_CTRL5"},
    {"SOC_BIST_CTRL6"},
    {"SOC_BIST_RSTL0"},
    {"SOC_BIST_RSTL1"},
    {"SOC_BIST_RSTL2"},
    {"SOC_BIST_RSTL3"},
    {"SOC_BIST_MISC0"},
    {"SOC_BIST_MISC1"},
    {"DMY_REG0_MAC_BIST"},
    {"DMY_REG0_ALE_BIST"},
    {"DMY_REG0_CHIP_BIST"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_BIST___BISR */
#if defined(CONFIG_SDK_CHIP_FEATURE_INTERFACE)
    {"MAC_IF_CTRL"},
    {"MAC_SLV_I2C_CTRL"},
    {"MAC_SLV_TIMEOUT"},
    {"I2C_MST1_CTRL1"},
    {"I2C_MST1_CTRL2"},
    {"I2C_MST1_DATA_WORD0"},
    {"I2C_MST1_DATA_WORD1"},
    {"I2C_MST1_DATA_WORD2"},
    {"I2C_MST1_DATA_WORD3"},
    {"I2C_MST_GLB_CTRL"},
    {"I2C_MST2_CTRL1"},
    {"I2C_MST2_CTRL2"},
    {"I2C_MST2_DATA_WORD0"},
    {"I2C_MST2_DATA_WORD1"},
    {"I2C_MST2_DATA_WORD2"},
    {"I2C_MST2_DATA_WORD3"},
    {"SPI_CTRL1"},
    {"SPI_CTRL2"},
    {"SPI_ADDR"},
    {"SPI_DATA"},
    {"P0_INTF_CTRL"},
    {"GPIO_SEL_CTRL"},
    {"JTAG_SEL_CTRL"},
    {"DMY_REG0_REG_IF"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_INTERFACE */
#if defined(CONFIG_SDK_CHIP_FEATURE_LED)
    {"LED_GLB_CTRL"},
    {"LED_PORT_NUM_CTRL"},
    {"LED_SET3_1_CTRL"},
    {"LED_SET3_0_CTRL"},
    {"LED_SET2_1_CTRL"},
    {"LED_SET2_0_CTRL"},
    {"LED_SET1_1_CTRL"},
    {"LED_SET1_0_CTRL"},
    {"LED_SET0_1_CTRL"},
    {"LED_SET0_0_CTRL"},
    {"LED_PORT_COPR_SET_SEL_CTRL"},
    {"LED_PORT_FIB_SET_SEL_CTRL"},
    {"LED_PORT_COPR_MASK_CTRL"},
    {"LED_PORT_FIB_MASK_CTRL"},
    {"LED_PORT_COMBO_MASK_CTRL"},
    {"SW_LED_LOAD"},
    {"LED_PORT_SW_EN_CTRL"},
    {"LED_PORT_SW_CTRL"},
    {"LED_INDRT_ACCESS_CTRL"},
    {"LED_LOAD_LV1_10G"},
    {"LED_LOAD_LV2_10G"},
    {"LED_LOAD_LV3_10G"},
    {"LED_LOAD_LV1_5G"},
    {"LED_LOAD_LV2_5G"},
    {"LED_LOAD_LV3_5G"},
    {"LED_LOAD_LV1_2P5G"},
    {"LED_LOAD_LV2_2P5G"},
    {"LED_LOAD_LV3_2P5G"},
    {"LED_LOAD_LV1_1G"},
    {"LED_LOAD_LV2_1G"},
    {"LED_LOAD_LV3_1G"},
    {"LED_LOAD_LV1_500M"},
    {"LED_LOAD_LV2_500M"},
    {"LED_LOAD_LV3_500M"},
    {"LED_LOAD_LV1_100M"},
    {"LED_LOAD_LV2_100M"},
    {"LED_LOAD_LV3_100M"},
    {"LED_LOAD_LV1_10M"},
    {"LED_LOAD_LV2_10M"},
    {"LED_LOAD_LV3_10M"},
    {"LED_P_LOAD_CTRL"},
    {"EXT_GPIO_GLB_CTRL"},
    {"EXT_GPIO_TRIG"},
    {"EXT_GPIO_DIR_CTRL_1"},
    {"EXT_GPIO_DIR_CTRL_2"},
    {"EXT_GPIO_DIR_CTRL_3"},
    {"EXT_GPIO_DATA_CTRL_1"},
    {"EXT_GPIO_DATA_CTRL_2"},
    {"EXT_GPIO_DATA_CTRL_3"},
    {"EXT_GPIO_INDRT_ACCESS_CTRL"},
    {"DMY_REG0_GLB_CTRL"},
    {"DMY_REG0_LED"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_LED */
#if defined(CONFIG_SDK_CHIP_FEATURE_INTERRUPT)
    {"IMR_GLB"},
    {"IMR_PORT_LINK_STS_CHG"},
    {"IMR_RSVD"},
    {"IMR_SERDES_LINK_FAULT_P"},
    {"IMR_SERDES_RX_SYM_ERR"},
    {"IMR_OAM_DYGASP"},
    {"IMR_EXT_GPIO0"},
    {"IMR_EXT_GPIO1"},
    {"IMR_TM_RLFD"},
    {"IMR_AUTO_REC"},
    {"IMR_SDS_UPD_PHYSTS0"},
    {"IMR_ROUT_LPBUF"},
    {"ISR_GLB"},
    {"ISR_SW_INT_MODE"},
    {"ISR_PORT_LINK_STS_CHG"},
    {"ISR_RSVD"},
    {"ISR_SERDES_LINK_FAULT_P"},
    {"ISR_SERDES_RX_SYM_ERR"},
    {"ISR_OAM_DYGASP"},
    {"ISR_EXT_GPIO0"},
    {"ISR_EXT_GPIO1"},
    {"ISR_EXT_GPIO_MODE0"},
    {"ISR_EXT_GPIO_MODE1"},
    {"ISR_EXT_GPIO_MODE2"},
    {"ISR_TM_RLFD"},
    {"ISR_AUTO_REC"},
    {"ISR_SDS_UPD_PHYSTS"},
    {"ISR_ROUT_LPBUF"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_INTERRUPT */
#if defined(CONFIG_SDK_CHIP_FEATURE_HW_MISC_)
    {"EFUSE_ACCESS_EN"},
    {"EFUSE_ACCESS_CTRL"},
    {"EFUSE_WDATA_CTRL"},
    {"EFUSE_RDATA_CTRL"},
    {"CALIB_CTRL_1"},
    {"CALIB_CTRL_2"},
    {"CALIB_CTRL_3"},
    {"CALIB_CTRL_4"},
    {"SPD_SENSOR0_CTRL"},
    {"SPD_SENSOR1_CTRL"},
    {"SPD_SENSOR2_CTRL"},
    {"SPD_SENSOR3_CTRL"},
    {"SPD_SENSOR0_RESULT"},
    {"SPD_SENSOR1_RESULT"},
    {"SPD_SENSOR2_RESULT"},
    {"SPD_SENSOR3_RESULT"},
    {"SPD_DEBUG"},
    {"THERMAL_METER_CTRL_0"},
    {"THERMAL_METER_CTRL_1"},
    {"THERMAL_METER_CTRL_2"},
    {"THERMAL_METER_RESULT_0"},
    {"THERMAL_METER_RESULT_1"},
    {"IO_DRIVING_ABILITY_CTRL0"},
    {"IO_DRIVING_ABILITY_CTRL1"},
    {"IO_DRIVING_ABILITY_CTRL2"},
    {"IO_DRIVING_ABILITY_CTRL3"},
    {"IO_DRIVING_ABILITY_CTRL4"},
    {"IO_DRIVING_ABILITY_CTRL5"},
    {"IO_DRIVING_ABILITY_CTRL6"},
    {"IO_DRIVING_ABILITY_CTRL7"},
    {"IO_DRIVING_ABILITY_CTRL8"},
    {"FT_SCAN_MODE"},
    {"SOC_DEBUG"},
    {"BOND_DBG"},
    {"STRP_DBG"},
    {"DBG_MODE"},
    {"DBG_SEL0"},
    {"DBG_SEL1"},
    {"DBG_SEL2"},
    {"DBG_SEL3"},
    {"DBG_SIG_SEL0"},
    {"DBG_SIG_SEL1"},
    {"DBG_SIG_SEL2"},
    {"DBG_SIG_SEL3"},
    {"DBG_VAL"},
    {"DMY_REG0_CHIP_MISC"},
    {"DMY_REG0_CHIP_MISC_R"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_HW_MISC_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_NIC___DMA)
    {"DMA_IF_RX_BASE_DESC_ADDR_CTRL"},
    {"DMA_IF_RX_CUR_DESC_ADDR_CTRL"},
    {"DMA_IF_TX_BASE_DESC_ADDR_CTRL"},
    {"DMA_IF_TX_CUR_DESC_ADDR_CTRL"},
    {"DMA_IF_INTR_RX_RUNOUT_MSK"},
    {"DMA_IF_INTR_RX_DONE_MSK"},
    {"DMA_IF_INTR_TX_DONE_MSK"},
    {"DMA_IF_INTR_RX_RUNOUT_STS"},
    {"DMA_IF_INTR_RX_DONE_STS"},
    {"DMA_IF_INTR_TX_DONE_STS"},
    {"DMA_IF_CTRL"},
    {"DMA_IF_PKT_CTRL"},
    {"DMA_IF_RX_RING_SIZE"},
    {"DMA_IF_RX_RING_CNTR"},
    {"DMA_IF_PHYSICAL_ADDR_MSK"},
    {"NIC_DBG_SEL_0"},
    {"NIC_DBG_SEL_1"},
    {"NIC_BIST_CTRL_0"},
    {"NIC_BIST_CTRL_1"},
    {"DMY_REG0_NIC"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_NIC___DMA */
#if defined(CONFIG_SDK_CHIP_FEATURE_APPLICATION_TRAP)
    {"SPCL_SWITCH_IPV4_ADDR_CTRL"},
    {"SPCL_SWITCH_IPV6_ADDR_CTRL"},
    {"SPCL_TRAP_CAPWAP_PORT_CTRL"},
    {"SPCL_TRAP_CTRL"},
    {"SPCL_TRAP_PORT_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_APPLICATION_TRAP */
#if defined(CONFIG_SDK_CHIP_FEATURE_TABLE_ACCESS)
    {"TBL_ACCESS_L2_CTRL"},
    {"TBL_ACCESS_L2_METHOD_CTRL0"},
    {"TBL_ACCESS_L2_METHOD_CTRL1"},
    {"TBL_ACCESS_L2_METHOD_CTRL2"},
    {"TBL_ACCESS_L2_DATA"},
    {"TBL_ACCESS_CTRL_0"},
    {"TBL_ACCESS_DATA_0"},
    {"TBL_ACCESS_CTRL_1"},
    {"TBL_ACCESS_DATA_1"},
    {"TBL_ACCESS_CTRL_2"},
    {"TBL_ACCESS_DATA_2"},
    {"TBL_ACCESS_HSB_CTRL"},
    {"TBL_ACCESS_HSB_DATA"},
    {"TBL_ACCESS_HSA_CTRL"},
    {"TBL_ACCESS_HSA_DATA"},
    {"DMY_REG0_ALE_TAB"},
    {"DMY_REG0_RT_TAB"},
    {"DMY_REG0_PKT_ENCAP"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_TABLE_ACCESS */
#if defined(CONFIG_SDK_CHIP_FEATURE_MAC_CONTROL)
    {"MAC_GLB_CTRL"},
    {"MAC_PORT_CTRL"},
    {"HALF_CHG_CTRL"},
    {"MAC_EEPROM_DOWN_LOAD_CNTRL"},
    {"MAC_EEPROM_DOWN_LOAD_STS"},
    {"MAC_EEPROM_DOWN_LOAD_MAC_POS"},
    {"MAC_EEPROM_DOWN_LOAD_SERDES_POS"},
    {"MAC_EEPROM_DOWN_LOAD_PHY_POS"},
    {"MAC_EEPROM_DOWN_LOAD_GROUP_MAC_POS"},
    {"SMI_GLB_CTRL"},
    {"SMI_MAC_TYPE_CTRL"},
    {"SMI_PORT0_15_POLLING_SEL"},
    {"SMI_PORT16_27_POLLING_SEL"},
    {"SMI_PRVTE_POLLING_CTRL"},
    {"MDIO_FREE_CNT_CTRL"},
    {"SMI_10GPHY_POLLING_SEL_0"},
    {"MAC_FORCE_MODE_CTRL"},
    {"SMI_POLL_CTRL"},
    {"SMI_REG_CHK1_CTRL0"},
    {"SMI_REG_CHK1_CTRL1"},
    {"SMI_REG_CHK1_PMSK"},
    {"SMI_REG_CHK1_DATA"},
    {"SMI_REG_CHK1_DATA_10G"},
    {"SMI_REG_CHK1_RESULT"},
    {"SMI_REG_CHK2_CTRL0"},
    {"SMI_REG_CHK2_CTRL1"},
    {"SMI_REG_CHK2_PMSK"},
    {"SMI_REG_CHK2_DATA"},
    {"SMI_REG_CHK2_DATA_10G"},
    {"SMI_REG_CHK2_RESULT"},
    {"SMI_REG_CHK3_CTRL0"},
    {"SMI_REG_CHK3_CTRL1"},
    {"SMI_REG_CHK3_PMSK"},
    {"SMI_REG_CHK3_DATA"},
    {"SMI_REG_CHK3_DATA_10G"},
    {"SMI_REG_CHK3_RESULT"},
    {"SMI_REG_CHK4_CTRL0"},
    {"SMI_REG_CHK4_CTRL1"},
    {"SMI_REG_CHK4_PMSK"},
    {"SMI_REG_CHK4_DATA"},
    {"SMI_REG_CHK4_DATA_10G"},
    {"SMI_REG_CHK4_RESULT"},
    {"SMI_REG_CHK5_CTRL0"},
    {"SMI_REG_CHK5_CTRL1"},
    {"SMI_REG_CHK5_PMSK"},
    {"SMI_REG_CHK5_DATA"},
    {"SMI_REG_CHK5_DATA_10G"},
    {"SMI_REG_CHK5_RESULT"},
    {"LINK_DELAY_CTRL"},
    {"MAC_LINK_STS"},
    {"MAC_LINK_MEDIA_STS"},
    {"MAC_LINK_SPD_STS"},
    {"MAC_LINK_DUP_STS"},
    {"MAC_TX_PAUSE_STS"},
    {"MAC_RX_PAUSE_STS"},
    {"MAC_EEE_ABLTY"},
    {"MAC_MSTR_SLV_STS"},
    {"MAC_MSTR_SLV_FAULT_STS"},
    {"PHY_LINK_STS"},
    {"PHY_LINK_MEDIA_STS"},
    {"PHY_LINK_SPD_STS"},
    {"PHY_LINK_DUP_STS"},
    {"PHY_TX_PAUSE_STS"},
    {"PHY_RX_PAUSE_STS"},
    {"PHY_EEE_ABLTY"},
    {"PHY_MSTR_SLV_STS"},
    {"PHY_MSTR_SLV_FAULT_STS"},
    {"SMI_ACCESS_PHY_CTRL_0"},
    {"SMI_ACCESS_PHY_CTRL_1"},
    {"SMI_ACCESS_PHY_CTRL_2"},
    {"SMI_ACCESS_PHY_CTRL_3"},
    {"SMI_PORT0_5_ADDR_CTRL"},
    {"SMI_PORT6_11_ADDR_CTRL"},
    {"SMI_PORT12_17_ADDR_CTRL"},
    {"SMI_PORT18_23_ADDR_CTRL"},
    {"SMI_PORT24_27_ADDR_CTRL"},
    {"SDS_MODE_ADJ_CTRL"},
    {"SMI_CTRL"},
    {"MAC_EFUSE_CTRL"},
    {"BONDING_REDEFINE_REG"},
    {"MAC_L2_GLOBAL_CTRL0"},
    {"MAC_L2_GLOBAL_CTRL1"},
    {"MAC_L2_PORT_CTRL"},
    {"MAC_L2_PADDING_SEL"},
    {"MAC_L2_CPU_PORT_CTRL"},
    {"MAC_L2_CPU_TAG_ID_CTRL"},
    {"MAC_L2_ADDR_CTRL"},
    {"MAC_L2_PORT_MAX_LEN_CTRL"},
    {"MAC_L2_CPU_MAX_LEN_CTRL"},
    {"MAC_SSC_CTRL_0"},
    {"MAC_SSC_CTRL_1"},
    {"MAC_SSC_CTRL_2"},
    {"MAC_SSC_CTRL_3"},
    {"MAC_SSC_CTRL_4"},
    {"EXT_SMI_ACCESS_CTRL"},
    {"DMY_REG0_PER_PORT_MAC"},
    {"DMY_REG0_ALE_GLB"},
    {"DMY_REG1_GLB_CTRL"},
    {"DMY_REG0_SMI_CTRL"},
    {"DMY_REG0_CHIP_AFE"},
    {"RLFD_CTRL"},
    {"RLFD_10G_ADDR"},
    {"UNI_DIR_CTRL"},
    {"SMI_10GPHY_POLLING_SEL_1"},
    {"SMI_10GPHY_POLLING_REG0_CFG"},
    {"SMI_10GPHY_POLLING_REG9_CFG"},
    {"SMI_10GPHY_POLLING_REG10_CFG"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_MAC_CONTROL */
#if defined(CONFIG_SDK_CHIP_FEATURE_PHY___SERDES)
    {"FIB0_INTF_CTRL"},
    {"FIB4_INTF_CTRL"},
    {"FIB10_INTF_CTRL"},
    {"SDS_CFG_REG0"},
    {"SDS_CFG_REG1"},
    {"SDS_CFG_REG2"},
    {"SDS_MODE_SEL_0"},
    {"SDS_MODE_SEL_1"},
    {"SDS_MODE_SEL_2"},
    {"SDS_MODE_SEL_3"},
    {"SDS_INDACS_CMD"},
    {"SDS_INDACS_DATA"},
    {"SDS_OUI"},
    {"SDS_VERSION"},
    {"SDS_INTF_CTRL0"},
    {"SDS_INTF_CTRL1"},
    {"SDS_INTF_CTRL2"},
    {"WRAP_SDS_INTF_CTRL0"},
    {"WRAP_SDS_INTF_CTRL1"},
    {"WRAP_SDS_INTF_CTRL3"},
    {"WRAP_SDS_INTF_CTRL4"},
    {"WRAP_SDS_INTF_CTRL5"},
    {"WRAP_SDS_INTF_CTRL6"},
    {"RG2X_RG1X_CEN"},
    {"RG0X_CEN_RTT"},
    {"SDS_SUBMODE_CTRL0"},
    {"SDS_SUBMODE_CTRL1"},
    {"DMY_REG0_CHIP_CHIP_AFE"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_PHY___SERDES */
#if defined(CONFIG_SDK_CHIP_FEATURE_POWER_SAVING)
    {"EEE_TX_Q_CTRL"},
    {"EEE_TX_MINIFG_CTRL0"},
    {"EEE_TX_MINIFG_CTRL1"},
    {"EEE_TX_MINIFG_CTRL2"},
    {"EEE_TX_CTRL"},
    {"EEE_TX_TIMER_100M_CTRL"},
    {"EEE_TX_TIMER_GELITE_CTRL"},
    {"EEE_TX_TIMER_GIGA_CTRL"},
    {"EEE_TX_TIMER_2P5G_CTRL"},
    {"EEE_TX_TIMER_5G_CTRL"},
    {"EEE_TX_TIMER_10G_CTRL"},
    {"EEE_CTRL"},
    {"EEE_RX_GELITE_CTRL"},
    {"EEE_RX_GE_CTRL"},
    {"EEE_RX_2P5G_CTRL"},
    {"EEE_RX_5G_CTRL"},
    {"EEE_RX_10G_CTRL"},
    {"EEEP_PORT_CTRL"},
    {"EEEP_GBL_CTRL"},
    {"EEEP_TIMER_UNIT_CTRL"},
    {"EEEP_TX_RATE_100M_CTRL"},
    {"EEEP_TX_RATE_500M_CTRL"},
    {"EEEP_TX_RATE_GIGA_CTRL"},
    {"EEEP_TX_WAKE_TIMER_CTRL"},
    {"EEEP_RX_RATE_100M_CTRL"},
    {"EEEP_RX_RATE_500M_CTRL"},
    {"EEEP_RX_RATE_GIGA_CTRL"},
    {"EEEP_RX_SLEEP_STEP_CTRL"},
    {"EEEP_RX_TIMER_100M_CTRL"},
    {"EEEP_RX_TIMER_500M_CTRL0"},
    {"EEEP_RX_TIMER_500M_CTRL1"},
    {"EEEP_RX_TIMER_GIGA_CTRL0"},
    {"EEEP_RX_TIMER_GIGA_CTRL1"},
    {"EEEP_RX_IDLE_TIMER_CTRL"},
    {"EEEP_TX_IDLE_TIMER_CTRL"},
    {"PS_GATCLK_MASK"},
    {"PS_GATCLK_EN"},
    {"PS_GATCLK_CTRL"},
    {"PS_SOC_CTRL"},
    {"DMY_REG0_CHIP_MISC_T"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_POWER_SAVING */
#if defined(CONFIG_SDK_CHIP_FEATURE_802_1Q_VLAN___QINQ)
    {"VLAN_TAG_TPID_CTRL"},
    {"VLAN_ETAG_TPID_CTRL"},
    {"VLAN_PORT_ITAG_TPID_CMP_MSK"},
    {"VLAN_PORT_OTAG_TPID_CMP_MSK"},
    {"VLAN_PORT_ETAG_TPID_CMP"},
    {"VLAN_PORT_AFT"},
    {"VLAN_CTRL"},
    {"VLAN_PORT_PB_VLAN"},
    {"VLAN_PORT_FWD_CTRL"},
    {"VLAN_APP_PKT_CTRL"},
    {"VLAN_PORT_IGR_FLTR"},
    {"VLAN_PORT_EGR_FLTR"},
    {"VLAN_PORT_TAG_STS_CTRL"},
    {"VLAN_PORT_EGR_TPID_CTRL"},
    {"DMY_REG0_VLAN"},
    {"DMY_REG1_VLAN"},
    {"DMY_REG1_PKT_ENCAP"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_802_1Q_VLAN___QINQ */
#if defined(CONFIG_SDK_CHIP_FEATURE_VLAN_PROFILE)
    {"VLAN_PROFILE_SET"},
    {"DMY_REG0_VLAN_PROFILE"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_VLAN_PROFILE */
#if defined(CONFIG_SDK_CHIP_FEATURE__IEEE802_1V__PROTOCOL_BASED_VLAN)
    {"VLAN_PPB_VLAN_SET"},
    {"VLAN_PORT_PPB_VLAN_SET"},
    {"DMY_REG2_VLAN"},
#endif   /* CONFIG_SDK_CHIP_FEATURE__IEEE802_1V__PROTOCOL_BASED_VLAN */
#if defined(CONFIG_SDK_CHIP_FEATURE_VLAN_RANGE_CHECK)
    {"VLAN_IGR_VID_RNG_CHK_SET_0"},
    {"VLAN_IGR_VID_RNG_CHK_SET_1"},
    {"VLAN_EGR_VID_RNG_CHK_SET_0"},
    {"VLAN_EGR_VID_RNG_CHK_SET_1"},
    {"DMY_REG0_VLAN_IVC"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_VLAN_RANGE_CHECK */
#if defined(CONFIG_SDK_CHIP_FEATURE_VLAN_TRANSLATION)
    {"VLAN_IVC_BLK_CTRL"},
    {"VLAN_PORT_L2TBL_CNVT_CTRL"},
    {"VLAN_TRUNK_L2TBL_CNVT_CTRL"},
    {"VLAN_IVC_CTRL"},
    {"VLAN_EVC_CTRL"},
    {"VLAN_IVC_ENTRY_INDICATION"},
    {"VLAN_EVC_ENTRY_INDICATION"},
    {"DMY_REG0_L2"},
    {"DMY_REG2_PKT_ENCAP"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_VLAN_TRANSLATION */
#if defined(CONFIG_SDK_CHIP_FEATURE_RMA)
    {"RMA_CTRL_0"},
    {"RMA_CTRL_1"},
    {"RMA_CTRL_2"},
    {"RMA_MIRROR_CTRL"},
    {"RMA_SMAC_LRN_CTRL"},
    {"RMA_MGN_LRN_CTRL"},
    {"RMA_PORT_BPDU_CTRL"},
    {"RMA_PORT_PTP_CTRL"},
    {"RMA_PORT_LLDP_CTRL"},
    {"RMA_PORT_EAPOL_CTRL"},
    {"RMA_FLD_PMSK"},
    {"RMA_BPDU_FLD_PMSK"},
    {"RMA_EAPOL_FLD_PMSK"},
    {"RMA_USR_DEF_FLD_PMSK"},
    {"RMA_LLDP_FLD_PMSK"},
    {"RMA_USR_DEF_CTRL"},
    {"DMY_REG0_RMA"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_RMA */
#if defined(CONFIG_SDK_CHIP_FEATURE_LINK_AGGREGATION)
    {"TRK_ID_CTRL"},
    {"TRK_MBR_CTRL"},
    {"TRK_HASH_CTRL"},
    {"TRK_CTRL"},
    {"TRK_SHFT_CTRL"},
    {"TRK_LOCAL_TBL_REFRESH"},
    {"TRK_LOCAL_TBL"},
    {"TRK_STK_CTRL"},
    {"LOCAL_PORT_TRK_MAP"},
    {"DMY_REG0_TRUNK"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_LINK_AGGREGATION */
#if defined(CONFIG_SDK_CHIP_FEATURE_SPANNING_TREE)
    {"ST_CTRL"},
    {"DMY_REG3_VLAN"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_SPANNING_TREE */
#if defined(CONFIG_SDK_CHIP_FEATURE_PORT_ISOLATION)
    {"PORT_ISO_RESTRICT_ROUTE_CTRL"},
    {"PORT_ISO_VB_ISO_PMSK_CTRL"},
    {"PORT_ISO_VB_EGR_CTRL"},
    {"DMY_REG0_PORT_ISO"},
    {"DMY_REG0_VLAN_ISO"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_PORT_ISOLATION */
#if defined(CONFIG_SDK_CHIP_FEATURE_MAC_FORWARDING_CONTROL)
    {"L2_CTRL"},
    {"L2_AGE_CTRL"},
    {"L2_PORT_AGE_CTRL"},
    {"L2_TRK_AGE_CTRL"},
    {"L2_PORT_SALRN"},
    {"L2_PORT_NEW_SA_FWD"},
    {"L2_DYN_PORT_MV_ACT"},
    {"L2_DYN_PORT_MV_LRN"},
    {"L2_STT_PORT_MV_ACT"},
    {"L2_STT_PORT_MV_LRN"},
    {"L2_STT_TRK_MV_ACT"},
    {"L2_STT_TRK_MV_LRN"},
    {"L2_GLB_STT_PORT_MV_ACT"},
    {"L2_GLB_STT_PORT_MV_LRN"},
    {"L2_PORT_MV_FORBID"},
    {"L2_TRK_MV_FORBID"},
    {"L2_PORT_MV_FORBID_CTRL"},
    {"L2_PORT_SABLK_CTRL"},
    {"L2_PORT_DABLK_CTRL"},
    {"L2_UNKN_UC_FLD_PMSK"},
    {"L2_BC_FLD_PMSK"},
    {"L2_PORT_UC_LM_ACT"},
    {"L2_PORT_L2_MC_LM_ACT"},
    {"L2_PORT_IP4_MC_LM_ACT"},
    {"L2_PORT_IP6_MC_LM_ACT"},
    {"L2_LRN_CONSTRT_CTRL"},
    {"L2_LRN_CONSTRT_CNT"},
    {"L2_LRN_PORT_CONSTRT_CTRL"},
    {"L2_LRN_PORT_CONSTRT_CNT"},
    {"L2_LRN_TRK_CONSTRT_CTRL"},
    {"L2_LRN_TRK_CONSTRT_CNT"},
    {"L2_LRN_VLAN_CONSTRT_ENTRY"},
    {"L2_LRN_VLAN_CONSTRT_CNT"},
    {"L2_VLAN_CONSTRT_CTRL"},
    {"L2_CONSTRT_PORT_CNT_DBG"},
    {"L2_CONSTRT_TRK_CNT_DBG"},
    {"L2_CONSTRT_SYS_CNT_DBG"},
    {"L2_CONSTRT_VLAN_CNT_DBG"},
    {"L2_TBL_FLUSH_CTRL"},
    {"L2_SRC_P_FLTR"},
    {"L2_SA_ACT_REF"},
    {"L2_HASH_FULL_CNT"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_MAC_FORWARDING_CONTROL */
#if defined(CONFIG_SDK_CHIP_FEATURE_L2_ENTRY_NOTIFICATION)
    {"L2_NTFY_CTRL"},
    {"L2_NTFY_PKT_CTRL"},
    {"L2_NTFY_PKT_TIMEOUT"},
    {"L2_NTFY_PKT_MAC"},
    {"L2_NTFY_PKT_ITAG_0"},
    {"L2_NTFY_PKT_ITAG_1"},
    {"L2_NTFY_RST"},
    {"L2_NTFY_PKT_MAGIC_NUM"},
    {"L2_NTFY_PKT_LOCAL_THR"},
    {"L2_NTFY_PKT_REMOTEL_THR"},
    {"L2_NTFY_REMOTEL_CONGEST"},
    {"L2_NOTIFY_RING_BASE_ADDR"},
    {"L2_NOTIFY_RING_CUR_ADDR"},
    {"L2_NOTIFY_IF_INTR_MSK"},
    {"L2_NOTIFY_IF_INTR_STS"},
    {"DMA_L2MSG_TMROUT"},
    {"DMA_L2MSG_CNT_SEL"},
    {"DMA_RDMA_CNT_SEL"},
    {"DMY_REG1_NIC"},
    {"DMY_REG0_SPC_PORT"},
    {"DMY_REG0_NIC_SYS"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_L2_ENTRY_NOTIFICATION */
#if defined(CONFIG_SDK_CHIP_FEATURE_L2_MISC_)
    {"MAC_TX_DISABLE"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_L2_MISC_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_STORM_CONTROL__B_M_UM_DLF_)
    {"STORM_CTRL"},
    {"STORM_LB_CTRL"},
    {"STORM_LB_PPS_CTRL"},
    {"STORM_LB_PROTO_CTRL"},
    {"STORM_PORT_CTRL"},
    {"STORM_PORT_UC_CTRL"},
    {"STORM_PORT_UC_LB_RST"},
    {"STORM_PORT_UC_EXCEED_FLAG"},
    {"STORM_PORT_MC_CTRL"},
    {"STORM_PORT_MC_LB_RST"},
    {"STORM_PORT_MC_EXCEED_FLAG"},
    {"STORM_PORT_BC_CTRL"},
    {"STORM_PORT_BC_LB_RST"},
    {"STORM_PORT_BC_EXCEED_FLAG"},
    {"STORM_PORT_PROTO_DHCP_CTRL"},
    {"STORM_PORT_PROTO_DHCP_LB_RST"},
    {"STORM_PORT_PROTO_DHCP_EXCEED_FLAG"},
    {"STORM_PORT_PROTO_BPDU_CTRL"},
    {"STORM_PORT_PROTO_BPDU_LB_RST"},
    {"STORM_PORT_PROTO_BPDU_EXCEED_FLAG"},
    {"STORM_PORT_PROTO_IGMP_CTRL"},
    {"STORM_PORT_PROTO_IGMP_LB_RST"},
    {"STORM_PORT_PROTO_IGMP_EXCEED_FLAG"},
    {"STORM_PORT_PROTO_ARP_CTRL"},
    {"STORM_PORT_PROTO_ARP_LB_RST"},
    {"STORM_PORT_PROTO_ARP_EXCEED_FLAG"},
    {"DMY_REG0_STORM"},
    {"DMY_REG1_STORM"},
    {"DMY_REG0_PRESTORM"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_STORM_CONTROL__B_M_UM_DLF_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_INGRESS_BANDWIDTH_CONTROL)
    {"IGBW_CTRL"},
    {"IGBW_LB_CTRL"},
    {"IGBW_PORT_CTRL"},
    {"IGBW_PORT_BURST_CTRL"},
    {"IGBW_PORT_LB_RST"},
    {"IGBW_PORT_EXCEED_FLAG"},
    {"IGBW_PORT_FC_CTRL"},
    {"DMY_REG0_INBW"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_INGRESS_BANDWIDTH_CONTROL */
#if defined(CONFIG_SDK_CHIP_FEATURE_EGRESS_BANDWIDTH_CONTROL)
    {"EGBW_ENCAP_CTRL"},
    {"EGBW_CTRL"},
    {"EGBW_CPU_PPS_LB_CTRL"},
    {"EGBW_LB_CTRL"},
    {"EGBW_PORT_CTRL"},
    {"EGBW_PORT_LB_RST"},
    {"EGBW_PORT_Q_MAX_LB_CTRL_SET0"},
    {"EGBW_PORT_Q_MAX_LB_CTRL_SET1"},
    {"EGBW_PORT_Q_MAX_LB_RST_SET0"},
    {"EGBW_PORT_Q_MAX_LB_RST_SET1"},
    {"EGBW_CPU_Q_MAX_LB_CTRL"},
    {"EGBW_CPU_Q_MAX_LB_RST"},
    {"EGBW_PORT_Q_ASSURED_FIX_BURST_CTRL_SET0"},
    {"EGBW_PORT_Q_ASSURED_FIX_BURST_CTRL_SET1"},
    {"EGBW_PORT_Q_ASSURED_LB_CTRL_SET0"},
    {"EGBW_PORT_Q_ASSURED_LB_CTRL_SET1"},
    {"EGBW_PORT_Q_FIX_LB_CTRL_SET0"},
    {"EGBW_PORT_Q_FIX_LB_CTRL_SET1"},
    {"EGBW_PORT_Q_ASSURED_FIX_LB_RST_SET0"},
    {"EGBW_PORT_Q_ASSURED_FIX_LB_RST_SET1"},
    {"EGBW_RATE_10M_CTRL"},
    {"EGBW_RATE_100M_CTRL"},
    {"EGBW_RATE_1G_CTRL"},
    {"EGBW_RATE_500M_CTRL"},
    {"EGBW_RATE_10G_CTRL"},
    {"EGBW_RATE_2500M_CTRL"},
    {"EGBW_RATE_1250M_CTRL"},
    {"EGBW_RATE_5G_CTRL"},
    {"EGBW_RATE_SXG_CTRL"},
    {"DMY_REG0_EGRESS_CTRL"},
    {"DMY_REG0_P28_TXQ_REG"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_EGRESS_BANDWIDTH_CONTROL */
#if defined(CONFIG_SDK_CHIP_FEATURE_METER_MARKER)
    {"METER_GLB_CTRL"},
    {"METER_LB_EXCEED_STS"},
    {"METER_LB_GLB_EXCEED_STS"},
    {"METER_CNTR_CTRL"},
    {"METER_GREEN_CNTR_STS"},
    {"METER_YELLOW_CNTR_STS"},
    {"METER_RED_CNTR_STS"},
    {"METER_TOTAL_CNTR_STS"},
    {"METER_LB_CTRL"},
    {"METER_LB_PPS_CTRL"},
    {"DMY_REG0_ALE_METER"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_METER_MARKER */
#if defined(CONFIG_SDK_CHIP_FEATURE_FLOWCONTROL___BACKPRESSURE)
    {"FC_CTRL"},
    {"FC_PORT_ACT_CTRL"},
    {"FC_GLB_SYS_UTIL_THR"},
    {"FC_GLB_DROP_THR"},
    {"FC_GLB_HI_THR"},
    {"FC_GLB_LO_THR"},
    {"FC_GLB_FCOFF_HI_THR"},
    {"FC_GLB_FCOFF_LO_THR"},
    {"FC_JUMBO_HI_THR"},
    {"FC_JUMBO_LO_THR"},
    {"FC_JUMBO_FCOFF_HI_THR"},
    {"FC_JUMBO_FCOFF_LO_THR"},
    {"FC_JUMBO_THR_ADJUST"},
    {"FC_PORT_HI_THR"},
    {"FC_PORT_LO_THR"},
    {"FC_PORT_FCOFF_HI_THR"},
    {"FC_PORT_FCOFF_LO_THR"},
    {"FC_PORT_GUAR_THR"},
    {"FC_PORT_THR_SET_SEL"},
    {"FC_PORT_EGR_DROP_CTRL"},
    {"FC_HOL_PRVNT_CTRL"},
    {"FC_PORT_Q_EGR_DROP_CTRL_SET0"},
    {"FC_PORT_Q_EGR_DROP_CTRL_SET1"},
    {"FC_CPU_Q_EGR_DROP_CTRL"},
    {"FC_PORT_Q_EGR_FORCE_DROP_CTRL_SET0"},
    {"FC_PORT_Q_EGR_FORCE_DROP_CTRL_SET1"},
    {"FC_CPU_Q_EGR_FORCE_DROP_CTRL"},
    {"FC_Q_EGR_DROP_THR"},
    {"FC_CPU_Q_EGR_DROP_THR"},
    {"FC_PORT_EGR_DROP_THR_SET_SEL"},
    {"FC_LB_PORT_CTRL"},
    {"FC_LB_PORT_Q_EGR_DROP_THR"},
    {"FC_GLB_PAGE_CNT"},
    {"FC_PORT_PAGE_CNT"},
    {"FC_GLB_PAGE_PEAKCNT"},
    {"FC_PORT_CUR_PAGE_CNT"},
    {"FC_PORT_PEAK_PAGE_CNT"},
    {"FC_PORT_EGR_PAGE_CNT"},
    {"FC_PORT_Q_EGR_PAGE_CNT_SET0"},
    {"FC_PORT_Q_EGR_PAGE_CNT_SET1"},
    {"FC_CPU_Q_EGR_PAGE_CNT"},
    {"FC_PORT_Q_EGR_PKT_CNT_SET0"},
    {"FC_PORT_Q_EGR_PKT_CNT_SET1"},
    {"FC_CPU_Q_EGR_PKT_CNT"},
    {"FC_LB_PORT_EGR_PAGE_CNT"},
    {"FC_LB_PORT_EGR_PKT_CNT"},
    {"FC_REPCT_Q_HSM_THR"},
    {"FC_REPCT_Q_HSA_THR"},
    {"FC_PORT_REPCT_FC_EN"},
    {"FC_REPCT_Q_PORT_SEL_EN"},
    {"FC_REPCT_Q_PORT_SEL"},
    {"FC_REPCT_Q_INT_PRI_MAPPING"},
    {"FC_REPCT_Q_HSM_CNT"},
    {"FC_REPCT_Q_HSA_CNT"},
    {"ETE_FC_CTRL"},
    {"ETE_FC_CASCADE_PORT_DROP_THR"},
    {"ETE_FC_ON_REMOTE_PORT_THR"},
    {"ETE_FC_OFF_REMOTE_PORT_THR"},
    {"ETE_FC_REMOTE_PORT_GUAR_THR"},
    {"ETE_FC_REMOTE_PORT_THR_SET_SEL"},
    {"ETE_FC_REMOTE_TX_PAUSE_STS"},
    {"ETE_FC_REMOTE_CONGEST_STS"},
    {"ETE_FC_SPECIAL_PAUSE_DMAC"},
    {"ETE_FC_SPECIAL_PAUSE_SMAC"},
    {"ETE_FC_REMOTE_PORT_PAGE_CNT"},
    {"ETE_FC_PORT_PAGE_CNT_ERROR"},
    {"ETE_FC_REMOTE_PORT_PAGE_CNT_ERROR"},
    {"ETE_FC_L2NTFY_PORT_PAGE_CNT"},
    {"ETE_FC_REMOTE_L2NTFY_PORT_PAGE_CNT"},
    {"ETE_FC_L2NTFY_PORT_PAGE_CNT_ERROR"},
    {"ETE_FC_REMOTE_L2NTFY_PORT_PAGE_CNT_ERROR"},
    {"ETE_FC_PAUSE_FRAME_PORT_CONGEST_STS"},
    {"DMY_REG0_PER_PORT_TXQ_REG_28P"},
    {"DMY_REG0_PER_PORT_TXQ_REG_29P"},
    {"DMY_REG1_EGRESS_CTRL"},
    {"DMY_REG1_P28_TXQ_REG"},
    {"DMY_REG0_RT_REG"},
    {"DMY_REG0_EGRESS_DROP"},
    {"DMY_REG0_INGRESS_CTRL"},
    {"DMY_REG1_INGRESS_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_FLOWCONTROL___BACKPRESSURE */
#if defined(CONFIG_SDK_CHIP_FEATURE_CONGESTION_AVOIDANCE)
    {"SWRED_PORT_CTRL"},
    {"SWRED_QUEUE_DROP_CTRL"},
    {"SWRED_DROP_CNTR_PIDX"},
    {"SWRED_DROP_CNTR_CIDX"},
    {"SWRED_DROP_CNTR"},
    {"SWRED_DROP_CNTR_RST"},
    {"SC_P_CTRL"},
    {"SC_P_EN"},
    {"DMY_REG0_ALE_DBG_CNT"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_CONGESTION_AVOIDANCE */
#if defined(CONFIG_SDK_CHIP_FEATURE_INGRESS_PRIORITY_DECISION)
    {"PRI_SEL_CTRL"},
    {"PRI_SEL_PORT_CTRL"},
    {"PRI_SEL_REMAP_PORT"},
    {"PRI_SEL_REMAP_IPRI_CFI0"},
    {"PRI_SEL_REMAP_IPRI_CFI1"},
    {"PRI_SEL_REMAP_OPRI_DEI0"},
    {"PRI_SEL_REMAP_OPRI_DEI1"},
    {"PRI_SEL_REMAP_DSCP"},
    {"PRI_SEL_PORT_TBL_IDX_CTRL"},
    {"PRI_SEL_TBL_CTRL"},
    {"DP_SEL_REMAP_ITAG_CFI0"},
    {"DP_SEL_REMAP_ITAG_CFI1"},
    {"DP_SEL_REMAP_OTAG_DEI0"},
    {"DP_SEL_REMAP_OTAG_DEI1"},
    {"DP_SEL_REMAP_DSCP"},
    {"DP_SEL_PORT_TBL_CTRL"},
    {"DMY_REG0_INGPRI"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_INGRESS_PRIORITY_DECISION */
#if defined(CONFIG_SDK_CHIP_FEATURE_SCHEDULING___QUEUE_MANAGEMENT)
    {"QM_INTPRI2QID_CTRL"},
    {"QM_CPUQID2QID_CTRL"},
    {"QM_CPUQID2XGQID_CTRL"},
    {"QM_RSN2CPUQID_CTRL_0"},
    {"QM_RSN2CPUQID_CTRL_1"},
    {"QM_RSN2CPUQID_CTRL_2"},
    {"QM_RSN2CPUQID_CTRL_3"},
    {"QM_RSN2CPUQID_CTRL_4"},
    {"QM_RSN2CPUQID_CTRL_5"},
    {"QM_RSN2CPUQID_CTRL_6"},
    {"QM_RSN2CPUQID_CTRL_7"},
    {"QM_RSN2CPUQID_CTRL_8"},
    {"QM_FLAG2CPUQID_CTRL_0"},
    {"QM_FLAG2CPUQID_CTRL_1"},
    {"SCHED_PORT_Q_CTRL_SET0"},
    {"SCHED_PORT_Q_CTRL_SET1"},
    {"SCHED_CPU_Q_CTRL"},
    {"SCHED_PORT_ALGO_CTRL"},
    {"DMY_REG2_EGRESS_CTRL"},
    {"DMY_REG0_QUEUE"},
    {"DMY_REG0_PER_PORT_TXQ_REG_24P"},
    {"DMY_REG0_PORT_TXQ_REG_4P"},
    {"DMY_REG1_PORT_TXQ_REG_4P"},
    {"DMY_REG2_PORT_TXQ_REG_4P"},
    {"DMY_REG3_PORT_TXQ_REG_4P"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_SCHEDULING___QUEUE_MANAGEMENT */
#if defined(CONFIG_SDK_CHIP_FEATURE_REMARKING)
    {"RMK_CTRL"},
    {"RMK_PORT_CTRL"},
    {"RMK_INTPRI2IPRI_CTRL"},
    {"RMK_IPRI2IPRI_CTRL"},
    {"RMK_OPRI2IPRI_CTRL"},
    {"RMK_DSCP2IPRI_CTRL"},
    {"RMK_INTPRI2OPRI_CTRL"},
    {"RMK_IPRI2OPRI_CTRL"},
    {"RMK_OPRI2OPRI_CTRL"},
    {"RMK_DSCP2OPRI_CTRL"},
    {"RMK_INTPRI2DEI_CTRL"},
    {"RMK_DP2DEI_CTRL"},
    {"RMK_INTPRI2DSCP_CTRL"},
    {"RMK_IPRI2DSCP_CTRL"},
    {"RMK_OPRI2DSCP_CTRL"},
    {"RMK_DSCP2DSCP_CTRL"},
    {"RMK_DPINTPRI2DSCP_CTRL"},
    {"DMY_REG3_PKT_ENCAP"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_REMARKING */
#if defined(CONFIG_SDK_CHIP_FEATURE_802_1QAV)
    {"AVB_PORT_CLASS_A_EN"},
    {"AVB_PORT_CLASS_B_EN"},
    {"AVB_CTRL"},
    {"DMY_REG0_EAVSPE"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_802_1QAV */
#if defined(CONFIG_SDK_CHIP_FEATURE_LAYER_3_ROUTING)
    {"L3_IP_ROUTE_CTRL"},
    {"L3_HOST_TBL_CTRL"},
    {"L3_IPUC_ROUTE_CTRL"},
    {"L3_IP6UC_ROUTE_CTRL"},
    {"L3_IPMC_ROUTE_CTRL"},
    {"L3_IP6MC_ROUTE_CTRL"},
    {"L3_IP_MTU_CTRL"},
    {"L3_IP6_MTU_CTRL"},
    {"L3_PORT_IP_ROUTE_CTRL"},
    {"L3_PORT_IP6_ROUTE_CTRL"},
    {"L3_ENTRY_COUNTER_CTRL"},
    {"L3_ENTRY_COUNTER_DATA"},
    {"L3_ENTRY_MV_CTRL"},
    {"L3_ENTRY_MV_PARAM"},
    {"L3_HW_LU_KEY_CTRL"},
    {"L3_HW_LU_KEY_IP_CTRL"},
    {"L3_HW_LU_KEY_DIP_CTRL"},
    {"L3_HW_LU_CTRL"},
    {"DMY_REG1_RT_REG"},
    {"DMY_REG2_RT_REG"},
    {"DMY_REG3_RT_REG"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_LAYER_3_ROUTING */
#if defined(CONFIG_SDK_CHIP_FEATURE_MIB_CONTROL)
    {"STAT_RST"},
    {"STAT_PORT_RST"},
    {"STAT_CTRL"},
    {"STAT_CNT_SET1_CTRL"},
    {"STAT_CNT_SET0_CTRL"},
    {"DMY_REG0_MIB_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_MIB_CONTROL */
#if defined(CONFIG_SDK_CHIP_FEATURE_MIB_COUNTER)
    {"STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS"},
    {"STAT_PORT_MIB_CNTR"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_MIB_COUNTER */
#if defined(CONFIG_SDK_CHIP_FEATURE_PRIVATE_COUNTER)
    {"STAT_PORT_PRVTE_CNTR"},
    {"STAT_PORT_PRVTE_E_Q_RST"},
    {"STAT_PORT_E_DROP_CNTR0"},
    {"STAT_PORT_E_DROP_CNTR1"},
    {"STAT_PORT_E_DROP_CNTR2"},
    {"DMY_REG0_ALE_EGR_CNT"},
    {"DMY_REG1_ALE_EGR_CNT"},
    {"DMY_REG2_ALE_EGR_CNT"},
    {"DMY_REG3_ALE_EGR_CNT"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_PRIVATE_COUNTER */
#if defined(CONFIG_SDK_CHIP_FEATURE_DEBUG_COUNTER)
    {"STAT_PRVTE_DROP_COUNTER0"},
    {"STAT_PRVTE_DROP_COUNTER1"},
    {"STAT_PRVTE_DROP_COUNTER2"},
    {"STAT_PRVTE_DROP_COUNTER3"},
    {"STAT_PRVTE_DROP_COUNTER4"},
    {"STAT_PRVTE_DROP_COUNTER5"},
    {"STAT_PRVTE_DROP_COUNTER6"},
    {"STAT_PRVTE_DROP_COUNTER7"},
    {"STAT_PRVTE_DROP_COUNTER8"},
    {"STAT_PRVTE_DROP_COUNTER9"},
    {"STAT_PRVTE_DROP_COUNTER10"},
    {"STAT_PRVTE_DROP_COUNTER11"},
    {"STAT_PRVTE_DROP_COUNTER12"},
    {"STAT_PRVTE_DROP_COUNTER13"},
    {"STAT_PRVTE_DROP_COUNTER14"},
    {"STAT_PRVTE_DROP_COUNTER15"},
    {"STAT_PRVTE_DROP_COUNTER16"},
    {"STAT_PRVTE_DROP_COUNTER17"},
    {"STAT_PRVTE_DROP_COUNTER18"},
    {"STAT_PRVTE_DROP_COUNTER19"},
    {"STAT_PRVTE_DROP_COUNTER20"},
    {"STAT_PRVTE_DROP_COUNTER21"},
    {"STAT_PRVTE_DROP_COUNTER22"},
    {"STAT_PRVTE_DROP_COUNTER23"},
    {"STAT_PRVTE_DROP_COUNTER24"},
    {"STAT_PRVTE_DROP_COUNTER25"},
    {"STAT_PRVTE_DROP_COUNTER26"},
    {"STAT_PRVTE_DROP_COUNTER27"},
    {"STAT_PRVTE_DROP_COUNTER28"},
    {"STAT_PRVTE_DROP_COUNTER29"},
    {"STAT_PRVTE_DROP_COUNTER30"},
    {"STAT_PRVTE_DROP_COUNTER31"},
    {"STAT_PRVTE_DROP_COUNTER32"},
    {"STAT_PRVTE_DROP_COUNTER33"},
    {"STAT_PRVTE_DROP_COUNTER34"},
    {"STAT_PRVTE_DROP_COUNTER35"},
    {"STAT_PRVTE_DROP_COUNTER36"},
    {"STAT_PRVTE_DROP_COUNTER37"},
    {"STAT_PRVTE_DROP_COUNTER38"},
    {"STAT_PRVTE_DROP_COUNTER39"},
    {"STAT_PRVTE_DROP_COUNTER40"},
    {"STAT_PRVTE_DROP_COUNTER41"},
    {"STAT_PRVTE_DROP_COUNTER42"},
    {"STAT_PRVTE_DROP_COUNTER43"},
    {"STAT_PRVTE_DROP_COUNTER44"},
    {"STAT_PRVTE_DROP_COUNTER45"},
    {"STAT_PRVTE_DROP_COUNTER46"},
    {"STAT_PRVTE_DROP_COUNTER47"},
    {"STAT_PRVTE_DROP_COUNTER48"},
    {"STAT_PRVTE_DROP_COUNTER49"},
    {"STAT_PRVTE_DROP_COUNTER50"},
    {"STAT_PRVTE_DROP_COUNTER51"},
    {"STAT_PRVTE_DROP_COUNTER52"},
    {"STAT_PRVTE_DROP_COUNTER53"},
    {"STAT_PRVTE_DROP_COUNTER54"},
    {"STAT_PRVTE_DROP_COUNTER55"},
    {"STAT_PRVTE_DROP_COUNTER56"},
    {"STAT_PRVTE_DROP_COUNTER57"},
    {"STAT_PRVTE_DROP_COUNTER58"},
    {"STAT_PRVTE_DROP_COUNTER59"},
    {"STAT_PRVTE_DROP_COUNTER60"},
    {"STAT_PRVTE_DROP_COUNTER61"},
    {"STAT_PRVTE_DROP_COUNTER62"},
    {"STAT_PRVTE_DROP_COUNTER63"},
    {"STAT_PRVTE_DROP_COUNTER64"},
    {"STAT_PRVTE_DROP_COUNTER65"},
    {"STAT_PRVTE_DROP_COUNTER66"},
    {"STAT_PRVTE_DROP_COUNTER67"},
    {"STAT_PRVTE_DROP_COUNTER68"},
    {"STAT_PRVTE_DROP_COUNTER69"},
    {"STAT_PRVTE_DROP_COUNTER70"},
    {"STAT_PRVTE_DROP_COUNTER71"},
    {"STAT_PRVTE_DROP_COUNTER72"},
    {"STAT_PRVTE_DROP_COUNTER73"},
    {"STAT_PRVTE_DROP_COUNTER74"},
    {"STAT_PRVTE_DROP_COUNTER75"},
    {"STAT_PRVTE_DROP_COUNTER76"},
    {"STAT_PRVTE_DROP_COUNTER77"},
    {"STAT_PRVTE_DROP_COUNTER78"},
    {"STAT_PRVTE_DROP_COUNTER79"},
    {"STAT_PRVTE_DROP_COUNTER80"},
    {"STAT_PRVTE_DROP_COUNTER81"},
    {"STAT_PRVTE_DROP_COUNTER82"},
    {"STAT_PRVTE_DROP_COUNTER83"},
    {"STAT_PRVTE_DROP_COUNTER84"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_DEBUG_COUNTER */
#if defined(CONFIG_SDK_CHIP_FEATURE_MIRRORING)
    {"MIR_CTRL"},
    {"MIR_SPM_CTRL"},
    {"MIR_DPM_CTRL"},
    {"MIR_SAMPLE_RATE_CTRL"},
    {"MIR_QID_CTRL"},
    {"DMY_REG0_MIRROR"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_MIRRORING */
#if defined(CONFIG_SDK_CHIP_FEATURE_RSPAN)
    {"MIR_RSPAN_VLAN_CTRL"},
    {"MIR_RSPAN_TX_CTRL"},
    {"MIR_RSPAN_RX_TAG_RM_CTRL"},
    {"DMY_REG4_PKT_ENCAP"},
    {"DMY_REG5_PKT_ENCAP"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_RSPAN */
#if defined(CONFIG_SDK_CHIP_FEATURE_SFLOW)
    {"SFLOW_CTRL"},
    {"SFLOW_PORT_RATE_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_SFLOW */
#if defined(CONFIG_SDK_CHIP_FEATURE_PIE_TEMPLATE)
    {"PIE_BLK_LOOKUP_CTRL"},
    {"PIE_BLK_PHASE_CTRL"},
    {"PIE_TMPLTE_CTRL"},
    {"PIE_BLK_GROUP_CTRL"},
    {"PIE_BLK_TMPLTE_CTRL"},
    {"PIE_MV_CTRL"},
    {"PIE_MV_LEN_CTRL"},
    {"PIE_CLR_CTRL"},
    {"PIE_RULE_HIT_INDICATION"},
    {"PIE_GLB_HIT_INDICATION"},
    {"PIE_MISC"},
    {"PIE_CTRL"},
    {"DMY_REG0_ALE_ACL_GLB"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_PIE_TEMPLATE */
#if defined(CONFIG_SDK_CHIP_FEATURE_ACL)
    {"ACL_PORT_LOOKUP_CTRL"},
    {"ACL_CTRL"},
    {"DMY_REG1_ALE_ACL_GLB"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_ACL */
#if defined(CONFIG_SDK_CHIP_FEATURE_RANGE_CHECK__PORT_VLAN_IP_L4PORT_)
    {"RNG_CHK_CTRL"},
    {"RNG_CHK_IP_CTRL"},
    {"RNG_CHK_IP_RNG"},
    {"DMY_REG0_ACL_RANGE"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_RANGE_CHECK__PORT_VLAN_IP_L4PORT_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_ATTACK_PREVENTION)
    {"ATK_PRVNT_PORT_EN"},
    {"ATK_PRVNT_CTRL"},
    {"ATK_PRVNT_ACT"},
    {"ATK_PRVNT_IPV6_CTRL"},
    {"ATK_PRVNT_ICMP_CTRL"},
    {"ATK_PRVNT_TCP_CTRL"},
    {"ATK_PRVNT_SMURF_CTRL"},
    {"ATK_PRVNT_STS"},
    {"ATK_PRVNT_ARP_INVLD_PORT_ACT"},
    {"DMY_REG0_ATTACK"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_ATTACK_PREVENTION */
#if defined(CONFIG_SDK_CHIP_FEATURE_OAM)
    {"OAM_CTRL"},
    {"OAM_PORT_ACT_CTRL"},
    {"OAM_GLB_DYING_GASP_CTRL"},
    {"OAM_PORT_DYING_GASP_CTRL"},
    {"DYING_GASP_POLARITY_CTRL"},
    {"DMY_REG0_OAM"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_OAM */
#if defined(CONFIG_SDK_CHIP_FEATURE_RLDP___RLPP)
    {"RLDP_RLPP_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_RLDP___RLPP */
#if defined(CONFIG_SDK_CHIP_FEATURE_DEVICE_CONTROL)
    {"STK_GLB_CTRL"},
    {"STK_DEV_PORT_MAP_CTRL"},
    {"STK_NON_UNICAST_BLOCK_CTRL"},
    {"STK_CASCADE_CTRL"},
    {"STK_ONE_HOP_REDIR_PM_CTRL"},
    {"STK_DBG_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_DEVICE_CONTROL */
#if defined(CONFIG_SDK_CHIP_FEATURE_PARSER)
    {"PARSER_FIELD_SELTOR_CTRL"},
    {"PARSER_CTRL"},
    {"PARSER_DROP_REASON"},
    {"DMY_REG0_PKT_PARSER"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_PARSER */
#if defined(CONFIG_SDK_CHIP_FEATURE_PARSER_HSB)
    {"HSB_DATA0"},
    {"HSB_DATA1"},
    {"HSB_DATA2"},
    {"HSB_DATA3"},
    {"HSB_DATA4"},
    {"HSB_DATA5"},
    {"HSB_DATA6"},
    {"HSB_DATA7"},
    {"HSB_DATA8"},
    {"HSB_DATA9"},
    {"HSB_DATA10"},
    {"HSB_DATA11"},
    {"HSB_DATA12"},
    {"HSB_DATA13"},
    {"HSB_DATA14"},
    {"HSB_DATA15"},
    {"HSB_DATA16"},
    {"HSB_DATA17"},
    {"HSB_DATA18"},
    {"HSB_DATA19"},
    {"HSB_DATA20"},
    {"HSB_DATA21"},
    {"HSB_DATA22"},
    {"HSB_DATA23"},
    {"HSB_DATA24"},
    {"HSB_DATA25"},
    {"HSB_DATA26"},
    {"HSB_DATA27"},
    {"HSB_DATA28"},
    {"HSB_DATA29"},
    {"DMY_REG0_HSB"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_PARSER_HSB */
#if defined(CONFIG_SDK_CHIP_FEATURE_HSM)
    {"HSM0_DATA0"},
    {"HSM0_DATA1"},
    {"HSM0_DATA2"},
    {"HSM0_DATA3"},
    {"HSM0_DATA4"},
    {"HSM0_DATA5"},
    {"HSM0_DATA6"},
    {"HSM0_DATA7"},
    {"HSM0_DATA8"},
    {"HSM0_DATA9"},
    {"HSM0_DATA10"},
    {"HSM0_DATA11"},
    {"HSM0_DATA12"},
    {"HSM0_DATA13"},
    {"HSM0_DATA14"},
    {"HSM0_DATA15"},
    {"HSM0_DATA16"},
    {"HSM0_DATA17"},
    {"HSM1_DATA0"},
    {"HSM1_DATA1"},
    {"HSM1_DATA2"},
    {"HSM1_DATA3"},
    {"HSM1_DATA4"},
    {"HSM1_DATA5"},
    {"HSM1_DATA6"},
    {"HSM1_DATA7"},
    {"HSM1_DATA8"},
    {"HSM1_DATA9"},
    {"HSM1_DATA10"},
    {"HSM1_DATA11"},
    {"HSM1_DATA12"},
    {"HSM1_DATA13"},
    {"HSM1_DATA14"},
    {"HSM1_DATA15"},
    {"HSM1_DATA16"},
    {"HSM2_DATA0"},
    {"HSM2_DATA1"},
    {"HSM2_DATA2"},
    {"HSM2_DATA3"},
    {"HSM2_DATA4"},
    {"HSM2_DATA5"},
    {"HSM2_DATA6"},
    {"HSM2_DATA7"},
    {"HSM2_DATA8"},
    {"HSM2_DATA9"},
    {"HSM2_DATA10"},
    {"HSM2_DATA11"},
    {"HSM2_DATA12"},
    {"HSM2_DATA13"},
    {"HSM2_DATA14"},
    {"HSM2_DATA15"},
    {"HSM2_DATA16"},
    {"HSM2_DATA17"},
    {"HSM2_DATA18"},
    {"HSM2_DATA19"},
    {"HSM2_DATA20"},
    {"HSM2_DATA21"},
    {"HSM2_DATA22"},
    {"HSM2_DATA23"},
    {"HSM2_DATA24"},
    {"HSM2_DATA25"},
    {"HSM2_DATA26"},
    {"HSM2_DATA27"},
    {"HSM3_DATA0"},
    {"HSM3_DATA1"},
    {"HSM3_DATA2"},
    {"HSM3_DATA3"},
    {"HSM3_DATA4"},
    {"HSM3_DATA5"},
    {"HSM3_DATA6"},
    {"HSM3_DATA7"},
    {"HSM3_DATA8"},
    {"HSM3_DATA9"},
    {"HSM3_DATA10"},
    {"HSM3_DATA11"},
    {"HSM3_DATA12"},
    {"HSM3_DATA13"},
    {"HSM3_DATA14"},
    {"HSM3_DATA15"},
    {"HSM3_DATA16"},
    {"HSM3_DATA17"},
    {"HSM3_DATA18"},
    {"HSM3_DATA19"},
    {"HSM3_DATA20"},
    {"HSM3_DATA21"},
    {"HSM3_DATA22"},
    {"HSM3_DATA23"},
    {"HSM3_DATA24"},
    {"HSM3_DATA25"},
    {"HSM3_DATA26"},
    {"HSM3_DATA27"},
    {"DMY_REG0_HSM"},
    {"DMY_REG1_HSM"},
    {"DMY_REG2_HSM"},
    {"DMY_REG3_HSM"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_HSM */
#if defined(CONFIG_SDK_CHIP_FEATURE_MODIFIER_HSA)
    {"HSA_DATA0"},
    {"HSA_DATA1"},
    {"HSA_DATA2"},
    {"HSA_DATA3"},
    {"HSA_DATA4"},
    {"HSA_DATA5"},
    {"HSA_DATA6"},
    {"HSA_DATA7"},
    {"HSA_DATA8"},
    {"HSA_DATA9"},
    {"HSA_DATA10"},
    {"HSA_DATA11"},
    {"HSA_DATA12"},
    {"HSA_DATA13"},
    {"HSA_DATA14"},
    {"HSA_DATA15"},
    {"HSA_DATA16"},
    {"HSA_DATA17"},
    {"HSA_DATA18"},
    {"HSA_DATA19"},
    {"HSA_DATA20"},
    {"HSA_DATA21"},
    {"DMY_REG0_HSA"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_MODIFIER_HSA */
#if defined(CONFIG_SDK_CHIP_FEATURE_DEBUGGING__ALE__LOOPBACK__DROP_MECHANISM__FC_AND_QM_)
    {"TEST_MODE_ALE_CTRL"},
    {"TEST_MODE_ALE_HSB_MULTI_CTRL"},
    {"TEST_MODE_ALE_HSA_MULTI_CTRL"},
    {"DMY_REG4_RT_REG"},
    {"TEST_MODE_ALE_LOOPBACK_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_DEBUGGING__ALE__LOOPBACK__DROP_MECHANISM__FC_AND_QM_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_SMART_PACKET_GENERATOR)
    {"SPG_GLB_CTRL"},
    {"PKB_ACC_DEBUG_CTRL"},
    {"SPG_PORT_TX_GRP_CTRL"},
    {"SPG_GLOBAL_STS"},
    {"SPG_PORT_IPG_CTRL"},
    {"SPG_PORT_PKT_CNT_H"},
    {"SPG_PORT_PKT_CNT_L"},
    {"SPG_PORT_PKT_CNT_DBG_H"},
    {"SPG_PORT_PKT_CNT_DBG_L"},
    {"SPG_PORT_STREAM0_CTRL0"},
    {"SPG_PORT_STREAM0_CTRL1"},
    {"SPG_PORT_STREAM0_CTRL2"},
    {"SPG_PORT_STREAM0_CTRL3"},
    {"SPG_PORT_STREAM0_CTRL4"},
    {"SPG_PORT_STREAM1_CTRL0"},
    {"SPG_PORT_STREAM1_CTRL1"},
    {"SPG_PORT_STREAM1_CTRL2"},
    {"SPG_PORT_STREAM1_CTRL3"},
    {"SPG_PORT_STREAM1_CTRL4"},
    {"SPG_PB_ACCESS_CTRL0"},
    {"SPG_PB_ACCESS_CTRL1"},
    {"SPG_PB_ACCESS_CTRL2"},
    {"SPG_PORT_INDEX_CTRL0"},
    {"SPG_GLOBAL_INDEX_CTRL0"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_SMART_PACKET_GENERATOR */
#if defined(CONFIG_SDK_CHIP_FEATURE_AUTO_RECOVERY)
    {"RXPORT_DSC_STS"},
    {"RXPORT_DSC_ERR"},
    {"SW_Q_RST_SYS_THR"},
    {"SW_Q_RST_P_THR"},
    {"DMY_REG1TO28_INGRESS_CTRL_2"},
    {"LD_TX_DSC_STS"},
    {"LD_TX_DSC_ERR"},
    {"TX_DSC_CHK_TMR"},
    {"RXFIFO_OVERFLOW_STS"},
    {"RXFIFO_OVERFLOW_ERR"},
    {"RXFIFO_RDEMPTY_STS"},
    {"RXFIFO_RDEMPTY_ERR"},
    {"TXFIFO_OVERFLOW_STS"},
    {"TXFIFO_OVERFLOW_ERR"},
    {"TXFIFO_RDEMPTY_STS"},
    {"TXFIFO_RDEMPTY_ERR"},
    {"PINGPONG_PLUS_STS"},
    {"PINGPONG_PLUS_ERR"},
    {"TOKEN_STS"},
    {"TOKEN_ERR"},
    {"SW_Q_RST_CNT"},
    {"TRIG_AUTO_RECOVER_CTRL_INGRESS"},
    {"TRIG_AUTO_RECOVER_CTRL_EGRESS"},
    {"TRIG_AUTO_RECOVER_CTRL_MAC"},
    {"AUTO_RECOVER_EVENT_FLAG_STS_INGRESS"},
    {"AUTO_RECOVER_EVENT_FLAG_STS_EGRESS"},
    {"AUTO_RECOVER_EVENT_FLAG_STS_MAC"},
    {"AUTO_RECOVER_EVENT_FLAG_ERR_INGRESS"},
    {"AUTO_RECOVER_EVENT_FLAG_ERR_EGRESS"},
    {"AUTO_RECOVER_EVENT_FLAG_ERR_MAC"},
    {"TXERR_CNT"},
    {"DMY_REG3_EGRESS_CTRL"},
    {"DMY_REG0_INGRESS_CTRL_2"},
    {"DMY_REG4_EGRESS_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_AUTO_RECOVERY */
#if defined(CONFIG_SDK_CHIP_FEATURE_MISC)
    {"CODE_PROTECT_STATE"},
    {"ENCAP_SRAM_CTRL0"},
    {"ENCAP_SRAM_CTRL1"},
    {"PAR_SRAM_CTRL0"},
    {"PAR_SRAM_CTRL1"},
    {"PAR_SRAM_CTRL2"},
    {"PORT29_DBG_REG0"},
    {"PORT29_DBG_REG1"},
    {"PORT30_DBG_REG0"},
    {"PORT30_DBG_REG1"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_MISC */
};
#endif  /* CONFIG_SDK_DUMP_REG_WITH_NAME */

uint32 rtk_longan_reg_num = sizeof(rtk_longan_reg_list) / sizeof(rtk_longan_reg_list[0]);

