[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   8646       tick       2829599       1306812       1251617       2829599 
      2   8646       tick       4325465       2109711       2089124       4325465 
      3   8646       tick       4299243       2097423       2082009       4299243 
      4   8646       tick       4328490       2111500       2092442       4328490 
      5   8646       tick       4314538       2105034       2088946       4314538 
      6   8646       tick       4280972       2088740       2072192       4280972 
      7   8646       tick       4352380       2124990       2104392       4352380 
      8   8646       tick       4318068       2107157       2087699       4318068 
      9   8646       tick       4324771       2109668       2085597       4324771 
     10   8646       tick       4319930       2107075       2090294       4319930 
     11   8646       tick       4257936       2077122       2058986       4257936 
     12   8646       tick       4385175       2138654       2117940       4385175 
     13   8646       tick       4313774       2105342       2089782       4313774 
     14   8646       tick       4316048       2105310       2090034       4316048 
     15   8646       tick       4323048       2108480       2090575       4323048 
     16   8646       tick       4315863       2105099       2085159       4315863 
     17   8646       tick       4319629       2106932       2088706       4319629 
     18   8646       tick       4316031       2105617       2089086       4316031 
     19   8646       tick       4210423       2053412       2034681       4210423 
     20   8646       tick       4431919       2161669       2139679       4431919 
     21   8646       tick       4322409       2107560       2088934       4322409 
     22   8646       exit       1004478        490213        484811       1004478 
