--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/shep/ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<7>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<7>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<6>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<6>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<5>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<5>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<4>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<4>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<3>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<3>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<2>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<2>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<1>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<1>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<0>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<0>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_en
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_en" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_er
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_er" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 91995 paths analyzed, 3686 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.881ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_27 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.932ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.629 - 1.543)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSpan_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y58.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A4      net (fanout=11)       2.631   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<11>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X58Y36.CE      net (fanout=28)       1.578   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X58Y36.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_27
    -------------------------------------------------  ---------------------------
    Total                                      4.932ns (0.723ns logic, 4.209ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.932ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.629 - 1.543)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSpan_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y58.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A4      net (fanout=11)       2.631   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<11>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X58Y36.CE      net (fanout=28)       1.578   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X58Y36.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_26
    -------------------------------------------------  ---------------------------
    Total                                      4.932ns (0.723ns logic, 4.209ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_25 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.932ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.629 - 1.543)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSpan_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y58.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A4      net (fanout=11)       2.631   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<11>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X58Y36.CE      net (fanout=28)       1.578   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X58Y36.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_25
    -------------------------------------------------  ---------------------------
    Total                                      4.932ns (0.723ns logic, 4.209ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.932ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.629 - 1.543)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSpan_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y58.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A4      net (fanout=11)       2.631   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<11>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X58Y36.CE      net (fanout=28)       1.578   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X58Y36.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_24
    -------------------------------------------------  ---------------------------
    Total                                      4.932ns (0.723ns logic, 4.209ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_27 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.892ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.629 - 1.543)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSamp_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y58.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A4      net (fanout=11)       2.631   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<11>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X58Y36.CE      net (fanout=28)       1.578   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X58Y36.CLK     Tceck                 0.278   ftop/ctop/inf/cp/timeServ_refFreeSpan<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_27
    -------------------------------------------------  ---------------------------
    Total                                      4.892ns (0.683ns logic, 4.209ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.892ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.629 - 1.543)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSamp_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y58.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A4      net (fanout=11)       2.631   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<11>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X58Y36.CE      net (fanout=28)       1.578   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X58Y36.CLK     Tceck                 0.278   ftop/ctop/inf/cp/timeServ_refFreeSpan<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_24
    -------------------------------------------------  ---------------------------
    Total                                      4.892ns (0.683ns logic, 4.209ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.892ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.629 - 1.543)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSamp_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y58.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A4      net (fanout=11)       2.631   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<11>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X58Y36.CE      net (fanout=28)       1.578   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X58Y36.CLK     Tceck                 0.278   ftop/ctop/inf/cp/timeServ_refFreeSpan<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_26
    -------------------------------------------------  ---------------------------
    Total                                      4.892ns (0.683ns logic, 4.209ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_25 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.892ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.629 - 1.543)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSamp_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y58.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A4      net (fanout=11)       2.631   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<11>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X58Y36.CE      net (fanout=28)       1.578   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X58Y36.CLK     Tceck                 0.278   ftop/ctop/inf/cp/timeServ_refFreeSpan<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_25
    -------------------------------------------------  ---------------------------
    Total                                      4.892ns (0.683ns logic, 4.209ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_21 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.814ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.629 - 1.543)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSpan_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y58.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A4      net (fanout=11)       2.631   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<11>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X58Y35.CE      net (fanout=28)       1.460   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X58Y35.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<23>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_21
    -------------------------------------------------  ---------------------------
    Total                                      4.814ns (0.723ns logic, 4.091ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.814ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.629 - 1.543)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSpan_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y58.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A4      net (fanout=11)       2.631   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<11>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X58Y35.CE      net (fanout=28)       1.460   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X58Y35.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<23>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_23
    -------------------------------------------------  ---------------------------
    Total                                      4.814ns (0.723ns logic, 4.091ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.814ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.629 - 1.543)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSpan_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y58.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A4      net (fanout=11)       2.631   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<11>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X58Y35.CE      net (fanout=28)       1.460   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X58Y35.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<23>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_20
    -------------------------------------------------  ---------------------------
    Total                                      4.814ns (0.723ns logic, 4.091ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.814ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.629 - 1.543)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSpan_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y58.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A4      net (fanout=11)       2.631   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<11>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X58Y35.CE      net (fanout=28)       1.460   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X58Y35.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<23>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_22
    -------------------------------------------------  ---------------------------
    Total                                      4.814ns (0.723ns logic, 4.091ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.774ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.629 - 1.543)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSamp_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y58.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A4      net (fanout=11)       2.631   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<11>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X58Y35.CE      net (fanout=28)       1.460   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X58Y35.CLK     Tceck                 0.278   ftop/ctop/inf/cp/timeServ_refFreeSpan<23>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_20
    -------------------------------------------------  ---------------------------
    Total                                      4.774ns (0.683ns logic, 4.091ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_21 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.774ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.629 - 1.543)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSamp_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y58.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A4      net (fanout=11)       2.631   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<11>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X58Y35.CE      net (fanout=28)       1.460   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X58Y35.CLK     Tceck                 0.278   ftop/ctop/inf/cp/timeServ_refFreeSpan<23>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_21
    -------------------------------------------------  ---------------------------
    Total                                      4.774ns (0.683ns logic, 4.091ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.774ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.629 - 1.543)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSamp_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y58.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A4      net (fanout=11)       2.631   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<11>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X58Y35.CE      net (fanout=28)       1.460   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X58Y35.CLK     Tceck                 0.278   ftop/ctop/inf/cp/timeServ_refFreeSpan<23>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_22
    -------------------------------------------------  ---------------------------
    Total                                      4.774ns (0.683ns logic, 4.091ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.774ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.629 - 1.543)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSamp_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y58.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A4      net (fanout=11)       2.631   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<11>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X58Y35.CE      net (fanout=28)       1.460   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X58Y35.CLK     Tceck                 0.278   ftop/ctop/inf/cp/timeServ_refFreeSpan<23>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_23
    -------------------------------------------------  ---------------------------
    Total                                      4.774ns (0.683ns logic, 4.091ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_16 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.692ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.629 - 1.543)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSpan_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y58.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A4      net (fanout=11)       2.631   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<11>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X58Y34.CE      net (fanout=28)       1.338   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X58Y34.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<19>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_16
    -------------------------------------------------  ---------------------------
    Total                                      4.692ns (0.723ns logic, 3.969ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_19 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.692ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.629 - 1.543)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSpan_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y58.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A4      net (fanout=11)       2.631   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<11>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X58Y34.CE      net (fanout=28)       1.338   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X58Y34.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<19>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_19
    -------------------------------------------------  ---------------------------
    Total                                      4.692ns (0.723ns logic, 3.969ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_17 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.692ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.629 - 1.543)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSpan_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y58.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A4      net (fanout=11)       2.631   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<11>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X58Y34.CE      net (fanout=28)       1.338   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X58Y34.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<19>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_17
    -------------------------------------------------  ---------------------------
    Total                                      4.692ns (0.723ns logic, 3.969ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSpan_18 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.692ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.629 - 1.543)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFreeSpan_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y58.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A4      net (fanout=11)       2.631   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X65Y27.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<11>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X58Y34.CE      net (fanout=28)       1.338   ftop/ctop/inf/cp/timeServ_delSecond_EN
    SLICE_X58Y34.CLK     Tceck                 0.318   ftop/ctop/inf/cp/timeServ_refFreeSpan<19>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSpan_18
    -------------------------------------------------  ---------------------------
    Total                                      4.692ns (0.723ns logic, 3.969ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_30 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.798 - 0.691)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_30 to ftop/ctop/inf/cp/timeServ_jamFracVal_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y40.CQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<31>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_30
    SLICE_X64Y35.CX      net (fanout=1)        0.153   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<30>
    SLICE_X64Y35.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_jamFracVal<47>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_46
    -------------------------------------------------  ---------------------------
    Total                                      0.179ns (0.026ns logic, 0.153ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_29 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.798 - 0.691)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_29 to ftop/ctop/inf/cp/timeServ_jamFracVal_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y40.BQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<31>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_29
    SLICE_X64Y35.BX      net (fanout=1)        0.153   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<29>
    SLICE_X64Y35.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_jamFracVal<47>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_45
    -------------------------------------------------  ---------------------------
    Total                                      0.179ns (0.026ns logic, 0.153ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_31 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.798 - 0.691)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_31 to ftop/ctop/inf/cp/timeServ_jamFracVal_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y40.DQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<31>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_31
    SLICE_X64Y35.DX      net (fanout=1)        0.154   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<31>
    SLICE_X64Y35.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_jamFracVal<47>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_47
    -------------------------------------------------  ---------------------------
    Total                                      0.180ns (0.026ns logic, 0.154ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_28 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.798 - 0.691)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_28 to ftop/ctop/inf/cp/timeServ_jamFracVal_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y40.AQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<31>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_28
    SLICE_X64Y35.AX      net (fanout=1)        0.154   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<28>
    SLICE_X64Y35.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_jamFracVal<47>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_44
    -------------------------------------------------  ---------------------------
    Total                                      0.180ns (0.026ns logic, 0.154ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_36 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_36 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.529 - 0.494)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_36 to ftop/ctop/inf/cp/timeServ_lastSecond_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y30.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_fracSeconds<39>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_36
    SLICE_X68Y30.AX      net (fanout=6)        0.108   ftop/ctop/inf/cp/timeServ_fracSeconds<36>
    SLICE_X68Y30.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_lastSecond<39>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_36
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (0.009ns logic, 0.108ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_34 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_34 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.528 - 0.493)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_34 to ftop/ctop/inf/cp/timeServ_lastSecond_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y29.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_fracSeconds<35>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_34
    SLICE_X68Y29.BX      net (fanout=6)        0.109   ftop/ctop/inf/cp/timeServ_fracSeconds<34>
    SLICE_X68Y29.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_lastSecond<32>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_34
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.009ns logic, 0.109ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.519 - 0.485)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_1 to ftop/ctop/inf/cp/timeServ_jamFracVal_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y21.BQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<3>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_1
    SLICE_X73Y21.BX      net (fanout=1)        0.096   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<1>
    SLICE_X73Y21.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_jamFracVal<19>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_17
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_38 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_38 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.529 - 0.494)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_38 to ftop/ctop/inf/cp/timeServ_lastSecond_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y30.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_fracSeconds<39>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_38
    SLICE_X68Y30.CX      net (fanout=6)        0.110   ftop/ctop/inf/cp/timeServ_fracSeconds<38>
    SLICE_X68Y30.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_lastSecond<39>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_38
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.009ns logic, 0.110ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_3 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.519 - 0.485)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_3 to ftop/ctop/inf/cp/timeServ_jamFracVal_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y21.DQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<3>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_3
    SLICE_X73Y21.DX      net (fanout=1)        0.096   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<3>
    SLICE_X73Y21.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_jamFracVal<19>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_19
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_18 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.521 - 0.484)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_18 to ftop/ctop/inf/itc1/now/sDataSyncIn_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y40.CQ      Tcko                  0.098   ftop/ctop/cpNow<19>
                                                       ftop/ctop/inf/cp/timeServ_now_18
    SLICE_X91Y40.CX      net (fanout=2)        0.105   ftop/ctop/cpNow<18>
    SLICE_X91Y40.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/itc1/now/sDataSyncIn<19>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_18
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.022ns logic, 0.105ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_17 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.521 - 0.484)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_17 to ftop/ctop/inf/itc1/now/sDataSyncIn_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y40.BQ      Tcko                  0.098   ftop/ctop/cpNow<19>
                                                       ftop/ctop/inf/cp/timeServ_now_17
    SLICE_X91Y40.BX      net (fanout=2)        0.105   ftop/ctop/cpNow<17>
    SLICE_X91Y40.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/itc1/now/sDataSyncIn<19>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_17
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.022ns logic, 0.105ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_2 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.519 - 0.483)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_2 to ftop/ctop/inf/itc1/now/sDataSyncIn_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y32.CQ      Tcko                  0.098   ftop/ctop/cpNow<3>
                                                       ftop/ctop/inf/cp/timeServ_now_2
    SLICE_X91Y32.CX      net (fanout=2)        0.105   ftop/ctop/cpNow<2>
    SLICE_X91Y32.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/itc1/now/sDataSyncIn<3>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_2
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.022ns logic, 0.105ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_6 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.517 - 0.485)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_6 to ftop/ctop/inf/cp/timeServ_jamFracVal_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y21.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<7>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_6
    SLICE_X71Y20.CX      net (fanout=1)        0.102   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<6>
    SLICE_X71Y20.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_jamFracVal<23>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_22
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.022ns logic, 0.102ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_4 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.517 - 0.485)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_4 to ftop/ctop/inf/cp/timeServ_jamFracVal_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y21.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<7>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_4
    SLICE_X71Y20.AX      net (fanout=1)        0.102   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<4>
    SLICE_X71Y20.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_jamFracVal<23>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_20
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.022ns logic, 0.102ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_7 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.517 - 0.485)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_7 to ftop/ctop/inf/cp/timeServ_jamFracVal_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y21.DQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<7>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_7
    SLICE_X71Y20.DX      net (fanout=1)        0.103   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<7>
    SLICE_X71Y20.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_jamFracVal<23>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_23
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.022ns logic, 0.103ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_7 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.529 - 0.493)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_7 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y51.DQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<7>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_7
    SLICE_X77Y51.DX      net (fanout=3)        0.107   ftop/ctop/inf/cp/timeServ_refSecCount<7>
    SLICE_X77Y51.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<39>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_39
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.022ns logic, 0.107ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refPerCount_23 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_ppsDrive (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.104ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refPerCount_23 to ftop/ctop/inf/cp/timeServ_ppsDrive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y30.DQ      Tcko                  0.115   ftop/ctop/inf/cp/timeServ_refPerCount<23>
                                                       ftop/ctop/inf/cp/timeServ_refPerCount_23
    SLICE_X53Y30.B6      net (fanout=2)        0.046   ftop/ctop/inf/cp/timeServ_refPerCount<23>
    SLICE_X53Y30.CLK     Tah         (-Th)     0.057   ftop/ctop/inf/cp/timeServ_ppsDrive
                                                       ftop/ctop/inf/cp/timeServ_ppsDrive_D_IN34
                                                       ftop/ctop/inf/cp/timeServ_ppsDrive
    -------------------------------------------------  ---------------------------
    Total                                      0.104ns (0.058ns logic, 0.046ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_5 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_37 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.529 - 0.493)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_5 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y51.BQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<7>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_5
    SLICE_X77Y51.BX      net (fanout=3)        0.107   ftop/ctop/inf/cp/timeServ_refSecCount<5>
    SLICE_X77Y51.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<39>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_37
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.022ns logic, 0.107ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_3 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.530 - 0.494)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_3 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y50.DQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<3>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_3
    SLICE_X77Y50.DX      net (fanout=3)        0.107   ftop/ctop/inf/cp/timeServ_refSecCount<3>
    SLICE_X77Y50.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<35>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_35
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.022ns logic, 0.107ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_5 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_jamFracVal_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.517 - 0.485)
  Source Clock:         ftop/sys0_clk_O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk_O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_5 to ftop/ctop/inf/cp/timeServ_jamFracVal_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y21.BQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<7>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dDoutReg_5
    SLICE_X71Y20.BX      net (fanout=1)        0.103   ftop/ctop/inf/cp/timeServ_setRefF_dD_OUT<5>
    SLICE_X71Y20.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_jamFracVal<23>
                                                       ftop/ctop/inf/cp/timeServ_jamFracVal_21
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.022ns logic, 0.103ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Location pin: IDELAYCTRL_X1Y3.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Location pin: IDELAYCTRL_X1Y4.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Location pin: IDELAYCTRL_X2Y1.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Location pin: IDELAYCTRL_X2Y3.REFCLK
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Location pin: MMCM_ADV_X0Y6.CLKOUT0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Location pin: MMCM_ADV_X0Y6.CLKOUT2
  Clock network: ftop/dram0/memc_memc/clk_wr_i
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys0_clk_O_BUFG/I0
  Logical resource: ftop/sys0_clk_O_BUFG/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: ftop/sys0_clk_O
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk_O_BUFG
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Location pin: MMCM_ADV_X0Y6.CLKFBOUT
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clkfbout_pll
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Location pin: MMCM_ADV_X0Y6.CLKOUT1
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_pll
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg1/SR
  Location pin: SLICE_X44Y32.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg2/SR
  Location pin: SLICE_X44Y32.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dLastState/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dLastState/SR
  Location pin: SLICE_X47Y32.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS_dD_OUT/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/dD_OUT_0/SR
  Location pin: SLICE_X49Y34.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/dram0/memc_rst_stretch_n/reset_hold<3>/SR
  Logical resource: ftop/dram0/memc_rst_stretch_n/reset_hold_4/SR
  Location pin: SLICE_X49Y110.SR
  Clock network: ftop/dram0/memc_rst_stretch_n/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/dram0/memc_rst_stretch_n/reset_hold<3>/SR
  Logical resource: ftop/dram0/memc_rst_stretch_n/reset_hold_0/SR
  Location pin: SLICE_X49Y110.SR
  Clock network: ftop/dram0/memc_rst_stretch_n/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/dram0/memc_rst_stretch_n/reset_hold<3>/SR
  Logical resource: ftop/dram0/memc_rst_stretch_n/reset_hold_5/SR
  Location pin: SLICE_X49Y110.SR
  Clock network: ftop/dram0/memc_rst_stretch_n/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/dram0/memc_rst_stretch_n/reset_hold<3>/SR
  Logical resource: ftop/dram0/memc_rst_stretch_n/reset_hold_1/SR
  Location pin: SLICE_X49Y110.SR
  Clock network: ftop/dram0/memc_rst_stretch_n/IN_RST_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk_O
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% 
PRIORITY 100;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12110988 paths analyzed, 136893 endpoints analyzed, 91 failing endpoints
 91 timing errors detected. (90 setup errors, 1 hold error, 0 component switching limit errors)
 Minimum period is   8.784ns.
--------------------------------------------------------------------------------
Slack (setup path):     -0.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_14_reqF_cntr_r (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<20>_REPLICA_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.473ns (Levels of Logic = 8)
  Clock Path Skew:      -0.242ns (1.515 - 1.757)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_14_reqF_cntr_r to ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y74.CQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_14_reqF_cntr_r
                                                       ftop/ctop/inf/cp/wci_14_reqF_cntr_r
    SLICE_X56Y76.B4      net (fanout=57)       1.223   ftop/ctop/inf/cp/wci_14_reqF_cntr_r
    SLICE_X56Y76.B       Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_8_busy_373_992_AND_0_OR_wci_8_wReset_n_ETC___d2997_REPLICA_402
                                                       ftop/ctop/inf/cp/NOT_wci_14_busy_213_028_AND_0_OR_wci_14_wReset_ETC___d3033_REPLICA_332
    SLICE_X69Y86.A5      net (fanout=3)        1.122   ftop/ctop/inf/cp/NOT_wci_14_busy_213_028_AND_0_OR_wci_14_wReset_ETC___d3033_REPLICA_332
    SLICE_X69Y86.BMUX    Topab                 0.395   ftop/ctop/inf/cp/cpReq<20>_REPLICA_19
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3547_4
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3547_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3547_2_f8
    SLICE_X68Y86.B4      net (fanout=1)        0.393   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3547
    SLICE_X68Y86.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_respF_D_OUT<22>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_E12_T_F1
    SLICE_X71Y84.D1      net (fanout=7)        0.719   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_E12_T_F
    SLICE_X71Y84.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_12_busy
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite23
    SLICE_X63Y80.D5      net (fanout=1)        0.764   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite23
    SLICE_X63Y80.D       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite24
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite24
    SLICE_X65Y81.C4      net (fanout=1)        0.651   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite24
    SLICE_X65Y81.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_8
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite30
    SLICE_X83Y78.D5      net (fanout=18)       0.838   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X83Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_0_respF_DEQ11
    SLICE_X83Y78.C6      net (fanout=2)        0.115   ftop/ctop/inf/cp/wci_0_respF_DEQ1
    SLICE_X83Y78.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/cpReq_EN3
    SLICE_X61Y82.CE      net (fanout=35)       1.122   ftop/ctop/inf/cp/cpReq_EN
    SLICE_X61Y82.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
                                                       ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
    -------------------------------------------------  ---------------------------
    Total                                      8.473ns (1.526ns logic, 6.947ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_21 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<20>_REPLICA_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.457ns (Levels of Logic = 10)
  Clock Path Skew:      -0.242ns (1.515 - 1.757)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_21 to ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y78.CQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<22>
                                                       ftop/ctop/inf/cp/cpReq_21
    SLICE_X70Y76.C1      net (fanout=175)      0.889   ftop/ctop/inf/cp/cpReq<21>
    SLICE_X70Y76.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_busy
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7819021
    SLICE_X72Y76.B4      net (fanout=100)      0.466   ftop/ctop/inf/cp/_theResult_____1__h78190<1>
    SLICE_X72Y76.BMUX    Topbb                 0.389   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_2_f8
    SLICE_X62Y82.C6      net (fanout=16)       0.871   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
    SLICE_X62Y82.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_T1
                                                       ftop/ctop/inf/cp/_n13773<34>21
    SLICE_X64Y85.C6      net (fanout=75)       0.732   ftop/ctop/inf/cp/_n13773<34>2
    SLICE_X64Y85.C       Tilo                  0.068   ftop/ctop/inf/cp/N134
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_F_F_F_T1
    SLICE_X66Y82.D2      net (fanout=12)       0.770   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_F_F_F_T
    SLICE_X66Y82.D       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X66Y82.C6      net (fanout=1)        0.121   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X66Y82.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead17_SW0
    SLICE_X66Y83.D5      net (fanout=1)        0.442   ftop/ctop/inf/cp/N464
    SLICE_X66Y83.D       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_16
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead30_SW0
    SLICE_X66Y83.C2      net (fanout=1)        0.470   ftop/ctop/inf/cp/N478
    SLICE_X66Y83.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_16
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X83Y78.D6      net (fanout=20)       0.803   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X83Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_0_respF_DEQ11
    SLICE_X83Y78.C6      net (fanout=2)        0.115   ftop/ctop/inf/cp/wci_0_respF_DEQ1
    SLICE_X83Y78.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/cpReq_EN3
    SLICE_X61Y82.CE      net (fanout=35)       1.122   ftop/ctop/inf/cp/cpReq_EN
    SLICE_X61Y82.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
                                                       ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
    -------------------------------------------------  ---------------------------
    Total                                      8.457ns (1.656ns logic, 6.801ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_3_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<20>_REPLICA_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.457ns (Levels of Logic = 10)
  Clock Path Skew:      -0.241ns (1.515 - 1.756)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_3_busy to ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y74.AQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_3_busy
                                                       ftop/ctop/inf/cp/wci_3_busy
    SLICE_X69Y76.A5      net (fanout=41)       0.465   ftop/ctop/inf/cp/wci_3_busy
    SLICE_X69Y76.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_10_pageWindow<11>
                                                       ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4275_o1
    SLICE_X72Y76.D2      net (fanout=2)        0.871   ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4275_o
    SLICE_X72Y76.BMUX    Topdb                 0.408   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_6
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_2_f8
    SLICE_X62Y82.C6      net (fanout=16)       0.871   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
    SLICE_X62Y82.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_T1
                                                       ftop/ctop/inf/cp/_n13773<34>21
    SLICE_X64Y85.C6      net (fanout=75)       0.732   ftop/ctop/inf/cp/_n13773<34>2
    SLICE_X64Y85.C       Tilo                  0.068   ftop/ctop/inf/cp/N134
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_F_F_F_T1
    SLICE_X66Y82.D2      net (fanout=12)       0.770   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_F_F_F_T
    SLICE_X66Y82.D       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X66Y82.C6      net (fanout=1)        0.121   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X66Y82.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead17_SW0
    SLICE_X66Y83.D5      net (fanout=1)        0.442   ftop/ctop/inf/cp/N464
    SLICE_X66Y83.D       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_16
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead30_SW0
    SLICE_X66Y83.C2      net (fanout=1)        0.470   ftop/ctop/inf/cp/N478
    SLICE_X66Y83.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_16
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X83Y78.D6      net (fanout=20)       0.803   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X83Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_0_respF_DEQ11
    SLICE_X83Y78.C6      net (fanout=2)        0.115   ftop/ctop/inf/cp/wci_0_respF_DEQ1
    SLICE_X83Y78.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/cpReq_EN3
    SLICE_X61Y82.CE      net (fanout=35)       1.122   ftop/ctop/inf/cp/cpReq_EN
    SLICE_X61Y82.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
                                                       ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
    -------------------------------------------------  ---------------------------
    Total                                      8.457ns (1.675ns logic, 6.782ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_2_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<20>_REPLICA_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.452ns (Levels of Logic = 9)
  Clock Path Skew:      -0.239ns (1.515 - 1.754)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_2_busy to ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y75.AQ      Tcko                  0.381   ftop/ctop/inf/cp/wci_2_busy
                                                       ftop/ctop/inf/cp/wci_2_busy
    SLICE_X58Y78.D5      net (fanout=41)       1.000   ftop/ctop/inf/cp/wci_2_busy
    SLICE_X58Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_reqF_q_0<69>
                                                       ftop/ctop/inf/cp/NOT_wci_2_busy_33_956_AND_0_OR_wci_2_wReset_n__ETC___d2961_REPLICA_250
    SLICE_X70Y86.D3      net (fanout=3)        1.259   ftop/ctop/inf/cp/NOT_wci_2_busy_33_956_AND_0_OR_wci_2_wReset_n__ETC___d2961_REPLICA_250
    SLICE_X70Y86.BMUX    Topdb                 0.408   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d4802
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d4802_4_f71
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d4802_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d4802_2_f8
    SLICE_X70Y83.C6      net (fanout=2)        0.370   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d4802
    SLICE_X70Y83.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_E0_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F1
    SLICE_X71Y81.D2      net (fanout=6)        0.739   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F
    SLICE_X71Y81.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_11_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead15
    SLICE_X66Y82.C3      net (fanout=1)        0.481   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead15
    SLICE_X66Y82.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead17_SW0
    SLICE_X66Y83.D5      net (fanout=1)        0.442   ftop/ctop/inf/cp/N464
    SLICE_X66Y83.D       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_16
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead30_SW0
    SLICE_X66Y83.C2      net (fanout=1)        0.470   ftop/ctop/inf/cp/N478
    SLICE_X66Y83.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_16
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X83Y78.D6      net (fanout=20)       0.803   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X83Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_0_respF_DEQ11
    SLICE_X83Y78.C6      net (fanout=2)        0.115   ftop/ctop/inf/cp/wci_0_respF_DEQ1
    SLICE_X83Y78.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/cpReq_EN3
    SLICE_X61Y82.CE      net (fanout=35)       1.122   ftop/ctop/inf/cp/cpReq_EN
    SLICE_X61Y82.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
                                                       ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
    -------------------------------------------------  ---------------------------
    Total                                      8.452ns (1.651ns logic, 6.801ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_9_wReset_n (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<20>_REPLICA_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.446ns (Levels of Logic = 9)
  Clock Path Skew:      -0.238ns (1.515 - 1.753)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_9_wReset_n to ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y73.DQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_9_wReset_n
                                                       ftop/ctop/inf/cp/wci_9_wReset_n
    SLICE_X56Y75.D3      net (fanout=32)       1.121   ftop/ctop/inf/cp/wci_9_wReset_n
    SLICE_X56Y75.D       Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_9_busy_513_998_AND_0_OR_wci_9_wReset_n_ETC___d3003_REPLICA_387
                                                       ftop/ctop/inf/cp/NOT_wci_9_busy_513_998_AND_0_OR_wci_9_wReset_n_ETC___d3003_REPLICA_387
    SLICE_X70Y86.B6      net (fanout=3)        1.195   ftop/ctop/inf/cp/NOT_wci_9_busy_513_998_AND_0_OR_wci_9_wReset_n_ETC___d3003_REPLICA_387
    SLICE_X70Y86.BMUX    Topbb                 0.389   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d4802
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d4802_3_f71
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d4802_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d4802_2_f8
    SLICE_X70Y83.C6      net (fanout=2)        0.370   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d4802
    SLICE_X70Y83.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_E0_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F1
    SLICE_X71Y81.D2      net (fanout=6)        0.739   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F
    SLICE_X71Y81.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_11_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead15
    SLICE_X66Y82.C3      net (fanout=1)        0.481   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead15
    SLICE_X66Y82.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead17_SW0
    SLICE_X66Y83.D5      net (fanout=1)        0.442   ftop/ctop/inf/cp/N464
    SLICE_X66Y83.D       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_16
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead30_SW0
    SLICE_X66Y83.C2      net (fanout=1)        0.470   ftop/ctop/inf/cp/N478
    SLICE_X66Y83.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_16
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X83Y78.D6      net (fanout=20)       0.803   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X83Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_0_respF_DEQ11
    SLICE_X83Y78.C6      net (fanout=2)        0.115   ftop/ctop/inf/cp/wci_0_respF_DEQ1
    SLICE_X83Y78.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/cpReq_EN3
    SLICE_X61Y82.CE      net (fanout=35)       1.122   ftop/ctop/inf/cp/cpReq_EN
    SLICE_X61Y82.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
                                                       ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
    -------------------------------------------------  ---------------------------
    Total                                      8.446ns (1.588ns logic, 6.858ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_6_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<20>_REPLICA_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.440ns (Levels of Logic = 8)
  Clock Path Skew:      -0.242ns (1.515 - 1.757)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_6_busy to ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y76.AQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_6_busy
                                                       ftop/ctop/inf/cp/wci_6_busy
    SLICE_X59Y80.D4      net (fanout=33)       1.111   ftop/ctop/inf/cp/wci_6_busy
    SLICE_X59Y80.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_respF_D_OUT<30>
                                                       ftop/ctop/inf/cp/NOT_wci_6_busy_093_980_AND_0_OR_wci_6_wReset_n_ETC___d2985_REPLICA_195
    SLICE_X69Y86.C2      net (fanout=4)        1.184   ftop/ctop/inf/cp/NOT_wci_6_busy_093_980_AND_0_OR_wci_6_wReset_n_ETC___d2985_REPLICA_195
    SLICE_X69Y86.BMUX    Topcb                 0.412   ftop/ctop/inf/cp/cpReq<20>_REPLICA_19
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3547_4_f72
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3547_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3547_2_f8
    SLICE_X68Y86.B4      net (fanout=1)        0.393   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3547
    SLICE_X68Y86.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_respF_D_OUT<22>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_E12_T_F1
    SLICE_X71Y84.D1      net (fanout=7)        0.719   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_E12_T_F
    SLICE_X71Y84.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_12_busy
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite23
    SLICE_X63Y80.D5      net (fanout=1)        0.764   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite23
    SLICE_X63Y80.D       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite24
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite24
    SLICE_X65Y81.C4      net (fanout=1)        0.651   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite24
    SLICE_X65Y81.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_8
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite30
    SLICE_X83Y78.D5      net (fanout=18)       0.838   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X83Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_0_respF_DEQ11
    SLICE_X83Y78.C6      net (fanout=2)        0.115   ftop/ctop/inf/cp/wci_0_respF_DEQ1
    SLICE_X83Y78.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/cpReq_EN3
    SLICE_X61Y82.CE      net (fanout=35)       1.122   ftop/ctop/inf/cp/cpReq_EN
    SLICE_X61Y82.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
                                                       ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
    -------------------------------------------------  ---------------------------
    Total                                      8.440ns (1.543ns logic, 6.897ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_21 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<20>_REPLICA_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.432ns (Levels of Logic = 10)
  Clock Path Skew:      -0.242ns (1.515 - 1.757)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_21 to ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y78.CQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<22>
                                                       ftop/ctop/inf/cp/cpReq_21
    SLICE_X70Y76.C1      net (fanout=175)      0.889   ftop/ctop/inf/cp/cpReq<21>
    SLICE_X70Y76.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_busy
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7819021
    SLICE_X72Y76.C6      net (fanout=100)      0.418   ftop/ctop/inf/cp/_theResult_____1__h78190<1>
    SLICE_X72Y76.BMUX    Topcb                 0.412   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_51
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_2_f8
    SLICE_X62Y82.C6      net (fanout=16)       0.871   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
    SLICE_X62Y82.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_T1
                                                       ftop/ctop/inf/cp/_n13773<34>21
    SLICE_X64Y85.C6      net (fanout=75)       0.732   ftop/ctop/inf/cp/_n13773<34>2
    SLICE_X64Y85.C       Tilo                  0.068   ftop/ctop/inf/cp/N134
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_F_F_F_T1
    SLICE_X66Y82.D2      net (fanout=12)       0.770   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_F_F_F_T
    SLICE_X66Y82.D       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X66Y82.C6      net (fanout=1)        0.121   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X66Y82.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead17_SW0
    SLICE_X66Y83.D5      net (fanout=1)        0.442   ftop/ctop/inf/cp/N464
    SLICE_X66Y83.D       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_16
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead30_SW0
    SLICE_X66Y83.C2      net (fanout=1)        0.470   ftop/ctop/inf/cp/N478
    SLICE_X66Y83.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_16
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X83Y78.D6      net (fanout=20)       0.803   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X83Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_0_respF_DEQ11
    SLICE_X83Y78.C6      net (fanout=2)        0.115   ftop/ctop/inf/cp/wci_0_respF_DEQ1
    SLICE_X83Y78.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/cpReq_EN3
    SLICE_X61Y82.CE      net (fanout=35)       1.122   ftop/ctop/inf/cp/cpReq_EN
    SLICE_X61Y82.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
                                                       ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
    -------------------------------------------------  ---------------------------
    Total                                      8.432ns (1.679ns logic, 6.753ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_5_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<20>_REPLICA_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.431ns (Levels of Logic = 8)
  Clock Path Skew:      -0.241ns (1.515 - 1.756)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_5_busy to ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y73.CQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_5_busy
                                                       ftop/ctop/inf/cp/wci_5_busy
    SLICE_X61Y77.C2      net (fanout=31)       1.310   ftop/ctop/inf/cp/wci_5_busy
    SLICE_X61Y77.C       Tilo                  0.068   flash_addr_22_OBUF
                                                       ftop/ctop/inf/cp/NOT_wci_5_busy_53_974_AND_0_OR_wci_5_wReset_n__ETC___d2979_REPLICA_176
    SLICE_X69Y86.C5      net (fanout=5)        0.976   ftop/ctop/inf/cp/NOT_wci_5_busy_53_974_AND_0_OR_wci_5_wReset_n__ETC___d2979_REPLICA_176
    SLICE_X69Y86.BMUX    Topcb                 0.412   ftop/ctop/inf/cp/cpReq<20>_REPLICA_19
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3547_4_f72
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3547_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3547_2_f8
    SLICE_X68Y86.B4      net (fanout=1)        0.393   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3547
    SLICE_X68Y86.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_respF_D_OUT<22>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_E12_T_F1
    SLICE_X71Y84.D1      net (fanout=7)        0.719   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_E12_T_F
    SLICE_X71Y84.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_12_busy
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite23
    SLICE_X63Y80.D5      net (fanout=1)        0.764   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite23
    SLICE_X63Y80.D       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite24
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite24
    SLICE_X65Y81.C4      net (fanout=1)        0.651   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite24
    SLICE_X65Y81.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_8
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite30
    SLICE_X83Y78.D5      net (fanout=18)       0.838   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X83Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_0_respF_DEQ11
    SLICE_X83Y78.C6      net (fanout=2)        0.115   ftop/ctop/inf/cp/wci_0_respF_DEQ1
    SLICE_X83Y78.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/cpReq_EN3
    SLICE_X61Y82.CE      net (fanout=35)       1.122   ftop/ctop/inf/cp/cpReq_EN
    SLICE_X61Y82.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
                                                       ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
    -------------------------------------------------  ---------------------------
    Total                                      8.431ns (1.543ns logic, 6.888ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_14_reqF_cntr_r (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<20>_REPLICA_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.433ns (Levels of Logic = 8)
  Clock Path Skew:      -0.238ns (1.519 - 1.757)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_14_reqF_cntr_r to ftop/ctop/inf/cp/cpReq<20>_REPLICA_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y74.CQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_14_reqF_cntr_r
                                                       ftop/ctop/inf/cp/wci_14_reqF_cntr_r
    SLICE_X56Y76.B4      net (fanout=57)       1.223   ftop/ctop/inf/cp/wci_14_reqF_cntr_r
    SLICE_X56Y76.B       Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_8_busy_373_992_AND_0_OR_wci_8_wReset_n_ETC___d2997_REPLICA_402
                                                       ftop/ctop/inf/cp/NOT_wci_14_busy_213_028_AND_0_OR_wci_14_wReset_ETC___d3033_REPLICA_332
    SLICE_X69Y86.A5      net (fanout=3)        1.122   ftop/ctop/inf/cp/NOT_wci_14_busy_213_028_AND_0_OR_wci_14_wReset_ETC___d3033_REPLICA_332
    SLICE_X69Y86.BMUX    Topab                 0.395   ftop/ctop/inf/cp/cpReq<20>_REPLICA_19
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3547_4
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3547_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3547_2_f8
    SLICE_X68Y86.B4      net (fanout=1)        0.393   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3547
    SLICE_X68Y86.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_respF_D_OUT<22>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_E12_T_F1
    SLICE_X71Y84.D1      net (fanout=7)        0.719   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_E12_T_F
    SLICE_X71Y84.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_12_busy
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite23
    SLICE_X63Y80.D5      net (fanout=1)        0.764   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite23
    SLICE_X63Y80.D       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite24
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite24
    SLICE_X65Y81.C4      net (fanout=1)        0.651   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite24
    SLICE_X65Y81.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_8
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite30
    SLICE_X83Y78.D5      net (fanout=18)       0.838   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X83Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_0_respF_DEQ11
    SLICE_X83Y78.C6      net (fanout=2)        0.115   ftop/ctop/inf/cp/wci_0_respF_DEQ1
    SLICE_X83Y78.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/cpReq_EN3
    SLICE_X63Y83.CE      net (fanout=35)       1.082   ftop/ctop/inf/cp/cpReq_EN
    SLICE_X63Y83.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<20>_REPLICA_18
                                                       ftop/ctop/inf/cp/cpReq<20>_REPLICA_18
    -------------------------------------------------  ---------------------------
    Total                                      8.433ns (1.526ns logic, 6.907ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_8_respF/empty_reg (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<20>_REPLICA_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.433ns (Levels of Logic = 9)
  Clock Path Skew:      -0.237ns (1.515 - 1.752)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_8_respF/empty_reg to ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y75.BQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_8_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_8_respF/empty_reg
    SLICE_X57Y75.B3      net (fanout=39)       1.006   ftop/ctop/inf/cp/wci_8_respF_EMPTY_N
    SLICE_X57Y75.B       Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_9_busy_513_998_AND_0_OR_wci_9_wReset_n_ETC___d3003_REPLICA_375
                                                       ftop/ctop/inf/cp/NOT_wci_8_busy_373_992_AND_0_OR_wci_8_wReset_n_ETC___d2997_REPLICA_406
    SLICE_X70Y86.B4      net (fanout=3)        1.297   ftop/ctop/inf/cp/NOT_wci_8_busy_373_992_AND_0_OR_wci_8_wReset_n_ETC___d2997_REPLICA_406
    SLICE_X70Y86.BMUX    Topbb                 0.389   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d4802
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d4802_3_f71
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d4802_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d4802_2_f8
    SLICE_X70Y83.C6      net (fanout=2)        0.370   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d4802
    SLICE_X70Y83.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_E0_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F1
    SLICE_X71Y81.D2      net (fanout=6)        0.739   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F
    SLICE_X71Y81.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_11_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead15
    SLICE_X66Y82.C3      net (fanout=1)        0.481   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead15
    SLICE_X66Y82.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead17_SW0
    SLICE_X66Y83.D5      net (fanout=1)        0.442   ftop/ctop/inf/cp/N464
    SLICE_X66Y83.D       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_16
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead30_SW0
    SLICE_X66Y83.C2      net (fanout=1)        0.470   ftop/ctop/inf/cp/N478
    SLICE_X66Y83.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_16
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X83Y78.D6      net (fanout=20)       0.803   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X83Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_0_respF_DEQ11
    SLICE_X83Y78.C6      net (fanout=2)        0.115   ftop/ctop/inf/cp/wci_0_respF_DEQ1
    SLICE_X83Y78.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/cpReq_EN3
    SLICE_X61Y82.CE      net (fanout=35)       1.122   ftop/ctop/inf/cp/cpReq_EN
    SLICE_X61Y82.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
                                                       ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
    -------------------------------------------------  ---------------------------
    Total                                      8.433ns (1.588ns logic, 6.845ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_2_respF/empty_reg (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<20>_REPLICA_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.423ns (Levels of Logic = 9)
  Clock Path Skew:      -0.237ns (1.515 - 1.752)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_2_respF/empty_reg to ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y74.BQ      Tcko                  0.381   ftop/ctop/inf/cp/wci_2_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_2_respF/empty_reg
    SLICE_X58Y78.D3      net (fanout=42)       0.971   ftop/ctop/inf/cp/wci_2_respF_EMPTY_N
    SLICE_X58Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_reqF_q_0<69>
                                                       ftop/ctop/inf/cp/NOT_wci_2_busy_33_956_AND_0_OR_wci_2_wReset_n__ETC___d2961_REPLICA_250
    SLICE_X70Y86.D3      net (fanout=3)        1.259   ftop/ctop/inf/cp/NOT_wci_2_busy_33_956_AND_0_OR_wci_2_wReset_n__ETC___d2961_REPLICA_250
    SLICE_X70Y86.BMUX    Topdb                 0.408   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d4802
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d4802_4_f71
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d4802_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d4802_2_f8
    SLICE_X70Y83.C6      net (fanout=2)        0.370   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d4802
    SLICE_X70Y83.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_E0_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F1
    SLICE_X71Y81.D2      net (fanout=6)        0.739   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F
    SLICE_X71Y81.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_11_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead15
    SLICE_X66Y82.C3      net (fanout=1)        0.481   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead15
    SLICE_X66Y82.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead17_SW0
    SLICE_X66Y83.D5      net (fanout=1)        0.442   ftop/ctop/inf/cp/N464
    SLICE_X66Y83.D       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_16
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead30_SW0
    SLICE_X66Y83.C2      net (fanout=1)        0.470   ftop/ctop/inf/cp/N478
    SLICE_X66Y83.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_16
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X83Y78.D6      net (fanout=20)       0.803   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X83Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_0_respF_DEQ11
    SLICE_X83Y78.C6      net (fanout=2)        0.115   ftop/ctop/inf/cp/wci_0_respF_DEQ1
    SLICE_X83Y78.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/cpReq_EN3
    SLICE_X61Y82.CE      net (fanout=35)       1.122   ftop/ctop/inf/cp/cpReq_EN
    SLICE_X61Y82.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
                                                       ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
    -------------------------------------------------  ---------------------------
    Total                                      8.423ns (1.651ns logic, 6.772ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_3_respF/empty_reg (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<20>_REPLICA_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.421ns (Levels of Logic = 10)
  Clock Path Skew:      -0.238ns (1.515 - 1.753)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_3_respF/empty_reg to ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y72.BQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_3_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_3_respF/empty_reg
    SLICE_X69Y76.A6      net (fanout=42)       0.429   ftop/ctop/inf/cp/wci_3_respF_EMPTY_N
    SLICE_X69Y76.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_10_pageWindow<11>
                                                       ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4275_o1
    SLICE_X72Y76.D2      net (fanout=2)        0.871   ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4275_o
    SLICE_X72Y76.BMUX    Topdb                 0.408   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_6
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_2_f8
    SLICE_X62Y82.C6      net (fanout=16)       0.871   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
    SLICE_X62Y82.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_T1
                                                       ftop/ctop/inf/cp/_n13773<34>21
    SLICE_X64Y85.C6      net (fanout=75)       0.732   ftop/ctop/inf/cp/_n13773<34>2
    SLICE_X64Y85.C       Tilo                  0.068   ftop/ctop/inf/cp/N134
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_F_F_F_T1
    SLICE_X66Y82.D2      net (fanout=12)       0.770   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_F_F_F_T
    SLICE_X66Y82.D       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X66Y82.C6      net (fanout=1)        0.121   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X66Y82.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead17_SW0
    SLICE_X66Y83.D5      net (fanout=1)        0.442   ftop/ctop/inf/cp/N464
    SLICE_X66Y83.D       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_16
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead30_SW0
    SLICE_X66Y83.C2      net (fanout=1)        0.470   ftop/ctop/inf/cp/N478
    SLICE_X66Y83.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_16
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X83Y78.D6      net (fanout=20)       0.803   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X83Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_0_respF_DEQ11
    SLICE_X83Y78.C6      net (fanout=2)        0.115   ftop/ctop/inf/cp/wci_0_respF_DEQ1
    SLICE_X83Y78.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/cpReq_EN3
    SLICE_X61Y82.CE      net (fanout=35)       1.122   ftop/ctop/inf/cp/cpReq_EN
    SLICE_X61Y82.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
                                                       ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
    -------------------------------------------------  ---------------------------
    Total                                      8.421ns (1.675ns logic, 6.746ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_8_reqF_cntr_r (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<20>_REPLICA_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.420ns (Levels of Logic = 8)
  Clock Path Skew:      -0.238ns (1.515 - 1.753)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_8_reqF_cntr_r to ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y73.AQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_8_reqF_cntr_r
                                                       ftop/ctop/inf/cp/wci_8_reqF_cntr_r
    SLICE_X56Y76.D3      net (fanout=63)       1.136   ftop/ctop/inf/cp/wci_8_reqF_cntr_r
    SLICE_X56Y76.D       Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_8_busy_373_992_AND_0_OR_wci_8_wReset_n_ETC___d2997_REPLICA_402
                                                       ftop/ctop/inf/cp/NOT_wci_8_busy_373_992_AND_0_OR_wci_8_wReset_n_ETC___d2997_REPLICA_402
    SLICE_X75Y77.B5      net (fanout=4)        0.974   ftop/ctop/inf/cp/NOT_wci_8_busy_373_992_AND_0_OR_wci_8_wReset_n_ETC___d2997_REPLICA_402
    SLICE_X75Y77.BMUX    Topbb                 0.389   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3536
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3536_3_f71
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3536_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3536_2_f8
    SLICE_X71Y89.D6      net (fanout=2)        0.804   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3536
    SLICE_X71Y89.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_12_reqF_q_0<69>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_E12_T_T1
    SLICE_X71Y84.D5      net (fanout=52)       0.496   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_E12_T_T
    SLICE_X71Y84.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_12_busy
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite23
    SLICE_X63Y80.D5      net (fanout=1)        0.764   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite23
    SLICE_X63Y80.D       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite24
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite24
    SLICE_X65Y81.C4      net (fanout=1)        0.651   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite24
    SLICE_X65Y81.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_8
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite30
    SLICE_X83Y78.D5      net (fanout=18)       0.838   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X83Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_0_respF_DEQ11
    SLICE_X83Y78.C6      net (fanout=2)        0.115   ftop/ctop/inf/cp/wci_0_respF_DEQ1
    SLICE_X83Y78.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/cpReq_EN3
    SLICE_X61Y82.CE      net (fanout=35)       1.122   ftop/ctop/inf/cp/cpReq_EN
    SLICE_X61Y82.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
                                                       ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
    -------------------------------------------------  ---------------------------
    Total                                      8.420ns (1.520ns logic, 6.900ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_21 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<20>_REPLICA_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.417ns (Levels of Logic = 10)
  Clock Path Skew:      -0.238ns (1.519 - 1.757)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_21 to ftop/ctop/inf/cp/cpReq<20>_REPLICA_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y78.CQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<22>
                                                       ftop/ctop/inf/cp/cpReq_21
    SLICE_X70Y76.C1      net (fanout=175)      0.889   ftop/ctop/inf/cp/cpReq<21>
    SLICE_X70Y76.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_busy
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7819021
    SLICE_X72Y76.B4      net (fanout=100)      0.466   ftop/ctop/inf/cp/_theResult_____1__h78190<1>
    SLICE_X72Y76.BMUX    Topbb                 0.389   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_5
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_2_f8
    SLICE_X62Y82.C6      net (fanout=16)       0.871   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
    SLICE_X62Y82.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_T1
                                                       ftop/ctop/inf/cp/_n13773<34>21
    SLICE_X64Y85.C6      net (fanout=75)       0.732   ftop/ctop/inf/cp/_n13773<34>2
    SLICE_X64Y85.C       Tilo                  0.068   ftop/ctop/inf/cp/N134
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_F_F_F_T1
    SLICE_X66Y82.D2      net (fanout=12)       0.770   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_F_F_F_T
    SLICE_X66Y82.D       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X66Y82.C6      net (fanout=1)        0.121   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X66Y82.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead17_SW0
    SLICE_X66Y83.D5      net (fanout=1)        0.442   ftop/ctop/inf/cp/N464
    SLICE_X66Y83.D       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_16
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead30_SW0
    SLICE_X66Y83.C2      net (fanout=1)        0.470   ftop/ctop/inf/cp/N478
    SLICE_X66Y83.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_16
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X83Y78.D6      net (fanout=20)       0.803   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X83Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_0_respF_DEQ11
    SLICE_X83Y78.C6      net (fanout=2)        0.115   ftop/ctop/inf/cp/wci_0_respF_DEQ1
    SLICE_X83Y78.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/cpReq_EN3
    SLICE_X63Y83.CE      net (fanout=35)       1.082   ftop/ctop/inf/cp/cpReq_EN
    SLICE_X63Y83.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<20>_REPLICA_18
                                                       ftop/ctop/inf/cp/cpReq<20>_REPLICA_18
    -------------------------------------------------  ---------------------------
    Total                                      8.417ns (1.656ns logic, 6.761ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_3_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<20>_REPLICA_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.417ns (Levels of Logic = 10)
  Clock Path Skew:      -0.237ns (1.519 - 1.756)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_3_busy to ftop/ctop/inf/cp/cpReq<20>_REPLICA_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y74.AQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_3_busy
                                                       ftop/ctop/inf/cp/wci_3_busy
    SLICE_X69Y76.A5      net (fanout=41)       0.465   ftop/ctop/inf/cp/wci_3_busy
    SLICE_X69Y76.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_10_pageWindow<11>
                                                       ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4275_o1
    SLICE_X72Y76.D2      net (fanout=2)        0.871   ftop/ctop/inf/cp/wci_3_busy_wci_3_respF_FULL_N_AND_4275_o
    SLICE_X72Y76.BMUX    Topdb                 0.408   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_6
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_2_f8
    SLICE_X62Y82.C6      net (fanout=16)       0.871   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
    SLICE_X62Y82.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_T1
                                                       ftop/ctop/inf/cp/_n13773<34>21
    SLICE_X64Y85.C6      net (fanout=75)       0.732   ftop/ctop/inf/cp/_n13773<34>2
    SLICE_X64Y85.C       Tilo                  0.068   ftop/ctop/inf/cp/N134
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_F_F_F_T1
    SLICE_X66Y82.D2      net (fanout=12)       0.770   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_F_F_F_T
    SLICE_X66Y82.D       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X66Y82.C6      net (fanout=1)        0.121   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X66Y82.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead17_SW0
    SLICE_X66Y83.D5      net (fanout=1)        0.442   ftop/ctop/inf/cp/N464
    SLICE_X66Y83.D       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_16
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead30_SW0
    SLICE_X66Y83.C2      net (fanout=1)        0.470   ftop/ctop/inf/cp/N478
    SLICE_X66Y83.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_16
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X83Y78.D6      net (fanout=20)       0.803   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X83Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_0_respF_DEQ11
    SLICE_X83Y78.C6      net (fanout=2)        0.115   ftop/ctop/inf/cp/wci_0_respF_DEQ1
    SLICE_X83Y78.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/cpReq_EN3
    SLICE_X63Y83.CE      net (fanout=35)       1.082   ftop/ctop/inf/cp/cpReq_EN
    SLICE_X63Y83.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<20>_REPLICA_18
                                                       ftop/ctop/inf/cp/cpReq<20>_REPLICA_18
    -------------------------------------------------  ---------------------------
    Total                                      8.417ns (1.675ns logic, 6.742ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_2_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<20>_REPLICA_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.412ns (Levels of Logic = 9)
  Clock Path Skew:      -0.235ns (1.519 - 1.754)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_2_busy to ftop/ctop/inf/cp/cpReq<20>_REPLICA_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y75.AQ      Tcko                  0.381   ftop/ctop/inf/cp/wci_2_busy
                                                       ftop/ctop/inf/cp/wci_2_busy
    SLICE_X58Y78.D5      net (fanout=41)       1.000   ftop/ctop/inf/cp/wci_2_busy
    SLICE_X58Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_8_reqF_q_0<69>
                                                       ftop/ctop/inf/cp/NOT_wci_2_busy_33_956_AND_0_OR_wci_2_wReset_n__ETC___d2961_REPLICA_250
    SLICE_X70Y86.D3      net (fanout=3)        1.259   ftop/ctop/inf/cp/NOT_wci_2_busy_33_956_AND_0_OR_wci_2_wReset_n__ETC___d2961_REPLICA_250
    SLICE_X70Y86.BMUX    Topdb                 0.408   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d4802
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d4802_4_f71
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d4802_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d4802_2_f8
    SLICE_X70Y83.C6      net (fanout=2)        0.370   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d4802
    SLICE_X70Y83.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_E0_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F1
    SLICE_X71Y81.D2      net (fanout=6)        0.739   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F
    SLICE_X71Y81.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_11_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead15
    SLICE_X66Y82.C3      net (fanout=1)        0.481   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead15
    SLICE_X66Y82.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead17_SW0
    SLICE_X66Y83.D5      net (fanout=1)        0.442   ftop/ctop/inf/cp/N464
    SLICE_X66Y83.D       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_16
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead30_SW0
    SLICE_X66Y83.C2      net (fanout=1)        0.470   ftop/ctop/inf/cp/N478
    SLICE_X66Y83.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_16
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X83Y78.D6      net (fanout=20)       0.803   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X83Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_0_respF_DEQ11
    SLICE_X83Y78.C6      net (fanout=2)        0.115   ftop/ctop/inf/cp/wci_0_respF_DEQ1
    SLICE_X83Y78.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/cpReq_EN3
    SLICE_X63Y83.CE      net (fanout=35)       1.082   ftop/ctop/inf/cp/cpReq_EN
    SLICE_X63Y83.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<20>_REPLICA_18
                                                       ftop/ctop/inf/cp/cpReq<20>_REPLICA_18
    -------------------------------------------------  ---------------------------
    Total                                      8.412ns (1.651ns logic, 6.761ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_9_wReset_n (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<20>_REPLICA_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.406ns (Levels of Logic = 9)
  Clock Path Skew:      -0.234ns (1.519 - 1.753)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_9_wReset_n to ftop/ctop/inf/cp/cpReq<20>_REPLICA_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y73.DQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_9_wReset_n
                                                       ftop/ctop/inf/cp/wci_9_wReset_n
    SLICE_X56Y75.D3      net (fanout=32)       1.121   ftop/ctop/inf/cp/wci_9_wReset_n
    SLICE_X56Y75.D       Tilo                  0.068   ftop/ctop/inf/cp/NOT_wci_9_busy_513_998_AND_0_OR_wci_9_wReset_n_ETC___d3003_REPLICA_387
                                                       ftop/ctop/inf/cp/NOT_wci_9_busy_513_998_AND_0_OR_wci_9_wReset_n_ETC___d3003_REPLICA_387
    SLICE_X70Y86.B6      net (fanout=3)        1.195   ftop/ctop/inf/cp/NOT_wci_9_busy_513_998_AND_0_OR_wci_9_wReset_n_ETC___d3003_REPLICA_387
    SLICE_X70Y86.BMUX    Topbb                 0.389   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d4802
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d4802_3_f71
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d4802_3_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d4802_2_f8
    SLICE_X70Y83.C6      net (fanout=2)        0.370   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d4802
    SLICE_X70Y83.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_E0_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F1
    SLICE_X71Y81.D2      net (fanout=6)        0.739   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E12_T_F
    SLICE_X71Y81.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_11_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead15
    SLICE_X66Y82.C3      net (fanout=1)        0.481   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead15
    SLICE_X66Y82.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead17_SW0
    SLICE_X66Y83.D5      net (fanout=1)        0.442   ftop/ctop/inf/cp/N464
    SLICE_X66Y83.D       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_16
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead30_SW0
    SLICE_X66Y83.C2      net (fanout=1)        0.470   ftop/ctop/inf/cp/N478
    SLICE_X66Y83.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_16
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X83Y78.D6      net (fanout=20)       0.803   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X83Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_0_respF_DEQ11
    SLICE_X83Y78.C6      net (fanout=2)        0.115   ftop/ctop/inf/cp/wci_0_respF_DEQ1
    SLICE_X83Y78.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/cpReq_EN3
    SLICE_X63Y83.CE      net (fanout=35)       1.082   ftop/ctop/inf/cp/cpReq_EN
    SLICE_X63Y83.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<20>_REPLICA_18
                                                       ftop/ctop/inf/cp/cpReq<20>_REPLICA_18
    -------------------------------------------------  ---------------------------
    Total                                      8.406ns (1.588ns logic, 6.818ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/wci_6_busy (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<20>_REPLICA_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.400ns (Levels of Logic = 8)
  Clock Path Skew:      -0.238ns (1.519 - 1.757)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/wci_6_busy to ftop/ctop/inf/cp/cpReq<20>_REPLICA_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y76.AQ      Tcko                  0.337   ftop/ctop/inf/cp/wci_6_busy
                                                       ftop/ctop/inf/cp/wci_6_busy
    SLICE_X59Y80.D4      net (fanout=33)       1.111   ftop/ctop/inf/cp/wci_6_busy
    SLICE_X59Y80.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_4_respF_D_OUT<30>
                                                       ftop/ctop/inf/cp/NOT_wci_6_busy_093_980_AND_0_OR_wci_6_wReset_n_ETC___d2985_REPLICA_195
    SLICE_X69Y86.C2      net (fanout=4)        1.184   ftop/ctop/inf/cp/NOT_wci_6_busy_093_980_AND_0_OR_wci_6_wReset_n_ETC___d2985_REPLICA_195
    SLICE_X69Y86.BMUX    Topcb                 0.412   ftop/ctop/inf/cp/cpReq<20>_REPLICA_19
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3547_4_f72
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3547_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3547_2_f8
    SLICE_X68Y86.B4      net (fanout=1)        0.393   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_61_TO_60_939_EQ_2_940_T_ETC___d3547
    SLICE_X68Y86.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_5_respF_D_OUT<22>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_E12_T_F1
    SLICE_X71Y84.D1      net (fanout=7)        0.719   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_E12_T_F
    SLICE_X71Y84.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_12_busy
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite23
    SLICE_X63Y80.D5      net (fanout=1)        0.764   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite23
    SLICE_X63Y80.D       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite24
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite24
    SLICE_X65Y81.C4      net (fanout=1)        0.651   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite24
    SLICE_X65Y81.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_8
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite30
    SLICE_X83Y78.D5      net (fanout=18)       0.838   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X83Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_0_respF_DEQ11
    SLICE_X83Y78.C6      net (fanout=2)        0.115   ftop/ctop/inf/cp/wci_0_respF_DEQ1
    SLICE_X83Y78.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/cpReq_EN3
    SLICE_X63Y83.CE      net (fanout=35)       1.082   ftop/ctop/inf/cp/cpReq_EN
    SLICE_X63Y83.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<20>_REPLICA_18
                                                       ftop/ctop/inf/cp/cpReq<20>_REPLICA_18
    -------------------------------------------------  ---------------------------
    Total                                      8.400ns (1.543ns logic, 6.857ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_25 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<20>_REPLICA_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.395ns (Levels of Logic = 11)
  Clock Path Skew:      -0.242ns (1.515 - 1.757)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_25 to ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y78.AQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<22>
                                                       ftop/ctop/inf/cp/cpReq_25
    SLICE_X76Y79.D5      net (fanout=26)       0.493   ftop/ctop/inf/cp/cpReq<25>
    SLICE_X76Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_10_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/cpReq_380_BITS_27_TO_4_466_ULT_0x100___d24672111
    SLICE_X72Y75.D4      net (fanout=6)        0.585   ftop/ctop/inf/cp/cpReq_380_BITS_27_TO_4_466_ULT_0x100___d2467211
    SLICE_X72Y75.D       Tilo                  0.068   ftop/ctop/inf/cp/_theResult_____1__h78190<3>
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7819041
    SLICE_X72Y76.BX      net (fanout=32)       0.300   ftop/ctop/inf/cp/_theResult_____1__h78190<3>
    SLICE_X72Y76.BMUX    Tbxb                  0.236   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_2_f8
    SLICE_X62Y82.C6      net (fanout=16)       0.871   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
    SLICE_X62Y82.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_T1
                                                       ftop/ctop/inf/cp/_n13773<34>21
    SLICE_X64Y85.C6      net (fanout=75)       0.732   ftop/ctop/inf/cp/_n13773<34>2
    SLICE_X64Y85.C       Tilo                  0.068   ftop/ctop/inf/cp/N134
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_F_F_F_T1
    SLICE_X66Y82.D2      net (fanout=12)       0.770   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_F_F_F_T
    SLICE_X66Y82.D       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X66Y82.C6      net (fanout=1)        0.121   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X66Y82.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead17_SW0
    SLICE_X66Y83.D5      net (fanout=1)        0.442   ftop/ctop/inf/cp/N464
    SLICE_X66Y83.D       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_16
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead30_SW0
    SLICE_X66Y83.C2      net (fanout=1)        0.470   ftop/ctop/inf/cp/N478
    SLICE_X66Y83.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_16
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X83Y78.D6      net (fanout=20)       0.803   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X83Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_0_respF_DEQ11
    SLICE_X83Y78.C6      net (fanout=2)        0.115   ftop/ctop/inf/cp/wci_0_respF_DEQ1
    SLICE_X83Y78.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/cpReq_EN3
    SLICE_X61Y82.CE      net (fanout=35)       1.122   ftop/ctop/inf/cp/cpReq_EN
    SLICE_X61Y82.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
                                                       ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
    -------------------------------------------------  ---------------------------
    Total                                      8.395ns (1.571ns logic, 6.824ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_21 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq<20>_REPLICA_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.395ns (Levels of Logic = 10)
  Clock Path Skew:      -0.242ns (1.515 - 1.757)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_21 to ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y78.CQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<22>
                                                       ftop/ctop/inf/cp/cpReq_21
    SLICE_X70Y76.C1      net (fanout=175)      0.889   ftop/ctop/inf/cp/cpReq<21>
    SLICE_X70Y76.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_14_busy
                                                       ftop/ctop/inf/cp/Mmux__theResult_____1__h7819021
    SLICE_X72Y76.D5      net (fanout=100)      0.385   ftop/ctop/inf/cp/_theResult_____1__h78190<1>
    SLICE_X72Y76.BMUX    Topdb                 0.408   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_6
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_4_f7
                                                       ftop/ctop/inf/cp/Mmux_CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884_2_f8
    SLICE_X62Y82.C6      net (fanout=16)       0.871   ftop/ctop/inf/cp/CASE_IF_cpReq_380_BITS_37_TO_36_740_EQ_2_741_T_ETC___d3884
    SLICE_X62Y82.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E0_F_F_F_T1
                                                       ftop/ctop/inf/cp/_n13773<34>21
    SLICE_X64Y85.C6      net (fanout=75)       0.732   ftop/ctop/inf/cp/_n13773<34>2
    SLICE_X64Y85.C       Tilo                  0.068   ftop/ctop/inf/cp/N134
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_F_F_F_T1
    SLICE_X66Y82.D2      net (fanout=12)       0.770   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_E11_F_F_F_F_F_T
    SLICE_X66Y82.D       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X66Y82.C6      net (fanout=1)        0.121   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
    SLICE_X66Y82.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead6
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead17_SW0
    SLICE_X66Y83.D5      net (fanout=1)        0.442   ftop/ctop/inf/cp/N464
    SLICE_X66Y83.D       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_16
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead30_SW0
    SLICE_X66Y83.C2      net (fanout=1)        0.470   ftop/ctop/inf/cp/N478
    SLICE_X66Y83.C       Tilo                  0.068   ftop/ctop/inf/cp/cpReq<20>_REPLICA_16
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead31
    SLICE_X83Y78.D6      net (fanout=20)       0.803   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X83Y78.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/wci_0_respF_DEQ11
    SLICE_X83Y78.C6      net (fanout=2)        0.115   ftop/ctop/inf/cp/wci_0_respF_DEQ1
    SLICE_X83Y78.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_0_respF_EMPTY_N
                                                       ftop/ctop/inf/cp/cpReq_EN3
    SLICE_X61Y82.CE      net (fanout=35)       1.122   ftop/ctop/inf/cp/cpReq_EN
    SLICE_X61Y82.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
                                                       ftop/ctop/inf/cp/cpReq<20>_REPLICA_11
    -------------------------------------------------  ---------------------------
    Total                                      8.395ns (1.675ns logic, 6.720ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack (hold path):      -0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/pciw_i2pAF_tail_wrapped (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.212ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (1.153 - 1.075)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/pciw_i2pAF_tail_wrapped
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y130.AQ    Tcko                  0.098   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X135Y124.A6    net (fanout=7)        0.169   ftop/pciw_i2pAF_head_wrapped
    SLICE_X135Y124.CLK   Tah         (-Th)     0.055   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
                                                       ftop/pciw_i2pAF_tail_wrapped
    -------------------------------------------------  ---------------------------
    Total                                      0.212ns (0.043ns logic, 0.169ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_67 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_67_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.262ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (1.170 - 1.097)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_67 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_67_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y152.DQ    Tcko                  0.098   ftop/pciw_p2iS<67>
                                                       ftop/pciw_p2iS_67
    SLICE_X152Y152.DX    net (fanout=1)        0.202   ftop/pciw_p2iS<67>
    SLICE_X152Y152.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<67>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_67_0
    -------------------------------------------------  ---------------------------
    Total                                      0.262ns (0.060ns logic, 0.202ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_12 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_12_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (1.173 - 1.095)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_12 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_12_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y154.AQ    Tcko                  0.098   ftop/pciw_p2iS<15>
                                                       ftop/pciw_p2iS_12
    SLICE_X158Y159.AX    net (fanout=1)        0.210   ftop/pciw_p2iS<12>
    SLICE_X158Y159.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<15>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_12_0
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.062ns logic, 0.210ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_65 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_65_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (1.170 - 1.097)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_65 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_65_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y152.BQ    Tcko                  0.098   ftop/pciw_p2iS<67>
                                                       ftop/pciw_p2iS_65
    SLICE_X152Y152.BX    net (fanout=1)        0.197   ftop/pciw_p2iS<65>
    SLICE_X152Y152.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<67>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_65_0
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.071ns logic, 0.197ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_7 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_7_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.328ns (Levels of Logic = 0)
  Clock Path Skew:      0.131ns (1.227 - 1.096)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_7 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_7_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y158.DQ    Tcko                  0.098   ftop/pciw_p2iS<7>
                                                       ftop/pciw_p2iS_7
    SLICE_X158Y169.DX    net (fanout=1)        0.268   ftop/pciw_p2iS<7>
    SLICE_X158Y169.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<7>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_7_0
    -------------------------------------------------  ---------------------------
    Total                                      0.328ns (0.060ns logic, 0.268ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_69 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_69_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (1.171 - 1.097)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_69 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_69_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y153.BQ    Tcko                  0.098   ftop/pciw_p2iS<71>
                                                       ftop/pciw_p2iS_69
    SLICE_X152Y153.BX    net (fanout=1)        0.205   ftop/pciw_p2iS<69>
    SLICE_X152Y153.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<71>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_69_0
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.071ns logic, 0.205ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_13 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (1.143 - 1.077)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_13 to ftop/pciw_pciDevice/dD_OUT_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y135.BMUX  Tshcko                0.148   ftop/pciw_pciDevice/sDataSyncIn<11>
                                                       ftop/pciw_pciDevice/sDataSyncIn_13
    SLICE_X135Y136.BX    net (fanout=1)        0.198   ftop/pciw_pciDevice/sDataSyncIn<13>
    SLICE_X135Y136.CLK   Tckdi       (-Th)     0.076   ftop/pciw_pciDevice_dD_OUT<15>
                                                       ftop/pciw_pciDevice/dD_OUT_13
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.072ns logic, 0.198ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/wti_nowReq_57 (FF)
  Destination:          ftop/ctop/inf/dp1/dmaStartTime_57 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.751 - 0.643)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/wti_nowReq_57 to ftop/ctop/inf/dp1/dmaStartTime_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y40.BQ     Tcko                  0.115   ftop/ctop/inf/dp1/wti_nowReq<59>
                                                       ftop/ctop/inf/dp1/wti_nowReq_57
    SLICE_X126Y39.BX     net (fanout=3)        0.097   ftop/ctop/inf/dp1/wti_nowReq<57>
    SLICE_X126Y39.CLK    Tckdi       (-Th)     0.089   ftop/ctop/inf/dp1/dmaStartTime<59>
                                                       ftop/ctop/inf/dp1/dmaStartTime_57
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.026ns logic, 0.097ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/wti_nowReq_59 (FF)
  Destination:          ftop/ctop/inf/dp1/dmaStartTime_59 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.751 - 0.643)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/wti_nowReq_59 to ftop/ctop/inf/dp1/dmaStartTime_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y40.DQ     Tcko                  0.115   ftop/ctop/inf/dp1/wti_nowReq<59>
                                                       ftop/ctop/inf/dp1/wti_nowReq_59
    SLICE_X126Y39.DX     net (fanout=3)        0.098   ftop/ctop/inf/dp1/wti_nowReq<59>
    SLICE_X126Y39.CLK    Tckdi       (-Th)     0.089   ftop/ctop/inf/dp1/dmaStartTime<59>
                                                       ftop/ctop/inf/dp1/dmaStartTime_59
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.026ns logic, 0.098ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/wti_nowReq_56 (FF)
  Destination:          ftop/ctop/inf/dp1/dmaStartTime_56 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.751 - 0.643)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/wti_nowReq_56 to ftop/ctop/inf/dp1/dmaStartTime_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y40.AQ     Tcko                  0.115   ftop/ctop/inf/dp1/wti_nowReq<59>
                                                       ftop/ctop/inf/dp1/wti_nowReq_56
    SLICE_X126Y39.AX     net (fanout=3)        0.098   ftop/ctop/inf/dp1/wti_nowReq<56>
    SLICE_X126Y39.CLK    Tckdi       (-Th)     0.089   ftop/ctop/inf/dp1/dmaStartTime<59>
                                                       ftop/ctop/inf/dp1/dmaStartTime_56
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.026ns logic, 0.098ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/wti_nowReq_58 (FF)
  Destination:          ftop/ctop/inf/dp1/dmaStartTime_58 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.751 - 0.643)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/wti_nowReq_58 to ftop/ctop/inf/dp1/dmaStartTime_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y40.CQ     Tcko                  0.115   ftop/ctop/inf/dp1/wti_nowReq<59>
                                                       ftop/ctop/inf/dp1/wti_nowReq_58
    SLICE_X126Y39.CX     net (fanout=3)        0.099   ftop/ctop/inf/dp1/wti_nowReq<58>
    SLICE_X126Y39.CLK    Tckdi       (-Th)     0.089   ftop/ctop/inf/dp1/dmaStartTime<59>
                                                       ftop/ctop/inf/dp1/dmaStartTime_58
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.026ns logic, 0.099ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/app/appW2/wsiM_reqFifo_q_1_105 (FF)
  Destination:          ftop/ctop/app/appW2/wsiM_reqFifo_q_0_105 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.765 - 0.658)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/app/appW2/wsiM_reqFifo_q_1_105 to ftop/ctop/app/appW2/wsiM_reqFifo_q_0_105
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y80.DQ      Tcko                  0.098   ftop/ctop/app/appW2/wsiM_reqFifo_q_1<105>
                                                       ftop/ctop/app/appW2/wsiM_reqFifo_q_1_105
    SLICE_X11Y79.C6      net (fanout=1)        0.082   ftop/ctop/app/appW2/wsiM_reqFifo_q_1<105>
    SLICE_X11Y79.CLK     Tah         (-Th)     0.056   ftop/ctop/app/appW2_wsiM0_MData<82>
                                                       ftop/ctop/app/appW2/wsiM_reqFifo_q_0_D_IN<105>
                                                       ftop/ctop/app/appW2/wsiM_reqFifo_q_0_105
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.042ns logic, 0.082ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_5 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_5_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.131ns (1.227 - 1.096)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_5 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_5_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y158.BQ    Tcko                  0.098   ftop/pciw_p2iS<7>
                                                       ftop/pciw_p2iS_5
    SLICE_X158Y169.BX    net (fanout=1)        0.268   ftop/pciw_p2iS<5>
    SLICE_X158Y169.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<7>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_5_0
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (0.071ns logic, 0.268ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_49 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_49_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.284ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (1.173 - 1.097)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_49 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_49_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y156.BQ    Tcko                  0.098   ftop/pciw_p2iS<51>
                                                       ftop/pciw_p2iS_49
    SLICE_X158Y156.BX    net (fanout=1)        0.213   ftop/pciw_p2iS<49>
    SLICE_X158Y156.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<51>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_49_0
    -------------------------------------------------  ---------------------------
    Total                                      0.284ns (0.071ns logic, 0.213ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_29 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_29_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.284ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (1.172 - 1.096)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_29 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_29_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y155.BQ    Tcko                  0.098   ftop/pciw_p2iS<31>
                                                       ftop/pciw_p2iS_29
    SLICE_X158Y155.BX    net (fanout=1)        0.213   ftop/pciw_p2iS<29>
    SLICE_X158Y155.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<31>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_29_0
    -------------------------------------------------  ---------------------------
    Total                                      0.284ns (0.071ns logic, 0.213ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/pciw_p2iAF_head_wrapped (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.279ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (1.162 - 1.092)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/pciw_p2iAF_head_wrapped
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y150.AQ    Tcko                  0.115   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X153Y144.A6    net (fanout=7)        0.219   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X153Y144.CLK   Tah         (-Th)     0.055   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
                                                       ftop/pciw_p2iAF_head_wrapped
    -------------------------------------------------  ---------------------------
    Total                                      0.279ns (0.060ns logic, 0.219ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/wti_nowReq_57 (FF)
  Destination:          ftop/ctop/inf/dp1/dmaDoneTime_57 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.146ns (Levels of Logic = 0)
  Clock Path Skew:      0.106ns (0.749 - 0.643)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/wti_nowReq_57 to ftop/ctop/inf/dp1/dmaDoneTime_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y40.BQ     Tcko                  0.115   ftop/ctop/inf/dp1/wti_nowReq<59>
                                                       ftop/ctop/inf/dp1/wti_nowReq_57
    SLICE_X129Y39.BX     net (fanout=3)        0.107   ftop/ctop/inf/dp1/wti_nowReq<57>
    SLICE_X129Y39.CLK    Tckdi       (-Th)     0.076   ftop/ctop/inf/dp1/dmaDoneTime<59>
                                                       ftop/ctop/inf/dp1/dmaDoneTime_57
    -------------------------------------------------  ---------------------------
    Total                                      0.146ns (0.039ns logic, 0.107ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/wti_nowReq_59 (FF)
  Destination:          ftop/ctop/inf/dp1/dmaDoneTime_59 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 0)
  Clock Path Skew:      0.106ns (0.749 - 0.643)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/wti_nowReq_59 to ftop/ctop/inf/dp1/dmaDoneTime_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y40.DQ     Tcko                  0.115   ftop/ctop/inf/dp1/wti_nowReq<59>
                                                       ftop/ctop/inf/dp1/wti_nowReq_59
    SLICE_X129Y39.DX     net (fanout=3)        0.108   ftop/ctop/inf/dp1/wti_nowReq<59>
    SLICE_X129Y39.CLK    Tckdi       (-Th)     0.076   ftop/ctop/inf/dp1/dmaDoneTime<59>
                                                       ftop/ctop/inf/dp1/dmaDoneTime_59
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.039ns logic, 0.108ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/wti_nowReq_56 (FF)
  Destination:          ftop/ctop/inf/dp1/dmaDoneTime_56 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 0)
  Clock Path Skew:      0.106ns (0.749 - 0.643)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/wti_nowReq_56 to ftop/ctop/inf/dp1/dmaDoneTime_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y40.AQ     Tcko                  0.115   ftop/ctop/inf/dp1/wti_nowReq<59>
                                                       ftop/ctop/inf/dp1/wti_nowReq_56
    SLICE_X129Y39.AX     net (fanout=3)        0.108   ftop/ctop/inf/dp1/wti_nowReq<56>
    SLICE_X129Y39.CLK    Tckdi       (-Th)     0.076   ftop/ctop/inf/dp1/dmaDoneTime<59>
                                                       ftop/ctop/inf/dp1/dmaDoneTime_56
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.039ns logic, 0.108ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_14 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_14_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.311ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (1.173 - 1.095)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_14 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_14_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y154.CQ    Tcko                  0.098   ftop/pciw_p2iS<15>
                                                       ftop/pciw_p2iS_14
    SLICE_X158Y159.CX    net (fanout=1)        0.243   ftop/pciw_p2iS<14>
    SLICE_X158Y159.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi_D_OUT<15>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_55_o_dat[15][152]_wide_mux_5_OUT_14_0
    -------------------------------------------------  ---------------------------
    Total                                      0.311ns (0.068ns logic, 0.243ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Location pin: GTXE1_X0Y15.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Location pin: GTXE1_X0Y14.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Location pin: GTXE1_X0Y13.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Location pin: GTXE1_X0Y12.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% 
PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19297 paths analyzed, 6214 endpoints analyzed, 8 failing endpoints
 8 timing errors detected. (8 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.049ns.
--------------------------------------------------------------------------------
Slack (setup path):     -0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr1_RAMD_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.851ns (Levels of Logic = 2)
  Clock Path Skew:      -0.135ns (0.955 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr1_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X135Y132.A6    net (fanout=69)       1.515   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X135Y132.A     Tilo                  0.068   ftop/pciw_pciDevice_dD_OUT<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X130Y133.D5    net (fanout=93)       0.557   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X130Y133.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_3<15>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X134Y127.CE    net (fanout=13)       0.671   ftop/pciw_fI2P/BUS_0003
    SLICE_X134Y127.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<5>
                                                       ftop/pciw_fI2P/Mram_arr1_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.851ns (1.108ns logic, 2.743ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr1_RAMD (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.851ns (Levels of Logic = 2)
  Clock Path Skew:      -0.135ns (0.955 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr1_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X135Y132.A6    net (fanout=69)       1.515   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X135Y132.A     Tilo                  0.068   ftop/pciw_pciDevice_dD_OUT<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X130Y133.D5    net (fanout=93)       0.557   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X130Y133.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_3<15>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X134Y127.CE    net (fanout=13)       0.671   ftop/pciw_fI2P/BUS_0003
    SLICE_X134Y127.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<5>
                                                       ftop/pciw_fI2P/Mram_arr1_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      3.851ns (1.108ns logic, 2.743ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr1_RAMC_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.851ns (Levels of Logic = 2)
  Clock Path Skew:      -0.135ns (0.955 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X135Y132.A6    net (fanout=69)       1.515   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X135Y132.A     Tilo                  0.068   ftop/pciw_pciDevice_dD_OUT<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X130Y133.D5    net (fanout=93)       0.557   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X130Y133.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_3<15>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X134Y127.CE    net (fanout=13)       0.671   ftop/pciw_fI2P/BUS_0003
    SLICE_X134Y127.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<5>
                                                       ftop/pciw_fI2P/Mram_arr1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.851ns (1.108ns logic, 2.743ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr1_RAMC (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.851ns (Levels of Logic = 2)
  Clock Path Skew:      -0.135ns (0.955 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X135Y132.A6    net (fanout=69)       1.515   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X135Y132.A     Tilo                  0.068   ftop/pciw_pciDevice_dD_OUT<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X130Y133.D5    net (fanout=93)       0.557   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X130Y133.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_3<15>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X134Y127.CE    net (fanout=13)       0.671   ftop/pciw_fI2P/BUS_0003
    SLICE_X134Y127.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<5>
                                                       ftop/pciw_fI2P/Mram_arr1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      3.851ns (1.108ns logic, 2.743ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr1_RAMB_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.851ns (Levels of Logic = 2)
  Clock Path Skew:      -0.135ns (0.955 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr1_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X135Y132.A6    net (fanout=69)       1.515   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X135Y132.A     Tilo                  0.068   ftop/pciw_pciDevice_dD_OUT<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X130Y133.D5    net (fanout=93)       0.557   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X130Y133.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_3<15>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X134Y127.CE    net (fanout=13)       0.671   ftop/pciw_fI2P/BUS_0003
    SLICE_X134Y127.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<5>
                                                       ftop/pciw_fI2P/Mram_arr1_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.851ns (1.108ns logic, 2.743ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr1_RAMB (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.851ns (Levels of Logic = 2)
  Clock Path Skew:      -0.135ns (0.955 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X135Y132.A6    net (fanout=69)       1.515   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X135Y132.A     Tilo                  0.068   ftop/pciw_pciDevice_dD_OUT<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X130Y133.D5    net (fanout=93)       0.557   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X130Y133.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_3<15>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X134Y127.CE    net (fanout=13)       0.671   ftop/pciw_fI2P/BUS_0003
    SLICE_X134Y127.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<5>
                                                       ftop/pciw_fI2P/Mram_arr1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      3.851ns (1.108ns logic, 2.743ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr1_RAMA_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.851ns (Levels of Logic = 2)
  Clock Path Skew:      -0.135ns (0.955 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X135Y132.A6    net (fanout=69)       1.515   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X135Y132.A     Tilo                  0.068   ftop/pciw_pciDevice_dD_OUT<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X130Y133.D5    net (fanout=93)       0.557   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X130Y133.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_3<15>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X134Y127.CE    net (fanout=13)       0.671   ftop/pciw_fI2P/BUS_0003
    SLICE_X134Y127.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<5>
                                                       ftop/pciw_fI2P/Mram_arr1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.851ns (1.108ns logic, 2.743ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr1_RAMA (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.851ns (Levels of Logic = 2)
  Clock Path Skew:      -0.135ns (0.955 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X135Y132.A6    net (fanout=69)       1.515   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X135Y132.A     Tilo                  0.068   ftop/pciw_pciDevice_dD_OUT<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X130Y133.D5    net (fanout=93)       0.557   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X130Y133.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_3<15>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X134Y127.CE    net (fanout=13)       0.671   ftop/pciw_fI2P/BUS_0003
    SLICE_X134Y127.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<5>
                                                       ftop/pciw_fI2P/Mram_arr1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.851ns (1.108ns logic, 2.743ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr10_RAMA_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.742ns (Levels of Logic = 2)
  Clock Path Skew:      -0.167ns (0.923 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr10_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X135Y132.A6    net (fanout=69)       1.515   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X135Y132.A     Tilo                  0.068   ftop/pciw_pciDevice_dD_OUT<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X130Y133.D5    net (fanout=93)       0.557   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X130Y133.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_3<15>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X130Y139.CE    net (fanout=13)       0.562   ftop/pciw_fI2P/BUS_0003
    SLICE_X130Y139.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<59>
                                                       ftop/pciw_fI2P/Mram_arr10_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.742ns (1.108ns logic, 2.634ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr10_RAMA (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.742ns (Levels of Logic = 2)
  Clock Path Skew:      -0.167ns (0.923 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr10_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X135Y132.A6    net (fanout=69)       1.515   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X135Y132.A     Tilo                  0.068   ftop/pciw_pciDevice_dD_OUT<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X130Y133.D5    net (fanout=93)       0.557   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X130Y133.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_3<15>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X130Y139.CE    net (fanout=13)       0.562   ftop/pciw_fI2P/BUS_0003
    SLICE_X130Y139.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<59>
                                                       ftop/pciw_fI2P/Mram_arr10_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.742ns (1.108ns logic, 2.634ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr10_RAMC_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.742ns (Levels of Logic = 2)
  Clock Path Skew:      -0.167ns (0.923 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr10_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X135Y132.A6    net (fanout=69)       1.515   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X135Y132.A     Tilo                  0.068   ftop/pciw_pciDevice_dD_OUT<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X130Y133.D5    net (fanout=93)       0.557   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X130Y133.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_3<15>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X130Y139.CE    net (fanout=13)       0.562   ftop/pciw_fI2P/BUS_0003
    SLICE_X130Y139.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<59>
                                                       ftop/pciw_fI2P/Mram_arr10_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.742ns (1.108ns logic, 2.634ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr10_RAMD_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.742ns (Levels of Logic = 2)
  Clock Path Skew:      -0.167ns (0.923 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr10_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X135Y132.A6    net (fanout=69)       1.515   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X135Y132.A     Tilo                  0.068   ftop/pciw_pciDevice_dD_OUT<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X130Y133.D5    net (fanout=93)       0.557   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X130Y133.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_3<15>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X130Y139.CE    net (fanout=13)       0.562   ftop/pciw_fI2P/BUS_0003
    SLICE_X130Y139.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<59>
                                                       ftop/pciw_fI2P/Mram_arr10_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.742ns (1.108ns logic, 2.634ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr10_RAMB_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.742ns (Levels of Logic = 2)
  Clock Path Skew:      -0.167ns (0.923 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr10_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X135Y132.A6    net (fanout=69)       1.515   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X135Y132.A     Tilo                  0.068   ftop/pciw_pciDevice_dD_OUT<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X130Y133.D5    net (fanout=93)       0.557   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X130Y133.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_3<15>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X130Y139.CE    net (fanout=13)       0.562   ftop/pciw_fI2P/BUS_0003
    SLICE_X130Y139.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<59>
                                                       ftop/pciw_fI2P/Mram_arr10_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.742ns (1.108ns logic, 2.634ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr10_RAMB (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.742ns (Levels of Logic = 2)
  Clock Path Skew:      -0.167ns (0.923 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr10_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X135Y132.A6    net (fanout=69)       1.515   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X135Y132.A     Tilo                  0.068   ftop/pciw_pciDevice_dD_OUT<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X130Y133.D5    net (fanout=93)       0.557   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X130Y133.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_3<15>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X130Y139.CE    net (fanout=13)       0.562   ftop/pciw_fI2P/BUS_0003
    SLICE_X130Y139.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<59>
                                                       ftop/pciw_fI2P/Mram_arr10_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      3.742ns (1.108ns logic, 2.634ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr10_RAMC (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.742ns (Levels of Logic = 2)
  Clock Path Skew:      -0.167ns (0.923 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr10_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X135Y132.A6    net (fanout=69)       1.515   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X135Y132.A     Tilo                  0.068   ftop/pciw_pciDevice_dD_OUT<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X130Y133.D5    net (fanout=93)       0.557   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X130Y133.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_3<15>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X130Y139.CE    net (fanout=13)       0.562   ftop/pciw_fI2P/BUS_0003
    SLICE_X130Y139.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<59>
                                                       ftop/pciw_fI2P/Mram_arr10_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      3.742ns (1.108ns logic, 2.634ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr10_RAMD (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.742ns (Levels of Logic = 2)
  Clock Path Skew:      -0.167ns (0.923 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr10_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X135Y132.A6    net (fanout=69)       1.515   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X135Y132.A     Tilo                  0.068   ftop/pciw_pciDevice_dD_OUT<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X130Y133.D5    net (fanout=93)       0.557   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X130Y133.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_3<15>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X130Y139.CE    net (fanout=13)       0.562   ftop/pciw_fI2P/BUS_0003
    SLICE_X130Y139.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<59>
                                                       ftop/pciw_fI2P/Mram_arr10_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      3.742ns (1.108ns logic, 2.634ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr5_RAMA (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.753ns (Levels of Logic = 2)
  Clock Path Skew:      -0.155ns (0.935 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X135Y132.A6    net (fanout=69)       1.515   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X135Y132.A     Tilo                  0.068   ftop/pciw_pciDevice_dD_OUT<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X130Y133.D5    net (fanout=93)       0.557   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X130Y133.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_3<15>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X126Y130.CE    net (fanout=13)       0.573   ftop/pciw_fI2P/BUS_0003
    SLICE_X126Y130.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<29>
                                                       ftop/pciw_fI2P/Mram_arr5_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.753ns (1.108ns logic, 2.645ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr5_RAMB_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.753ns (Levels of Logic = 2)
  Clock Path Skew:      -0.155ns (0.935 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr5_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X135Y132.A6    net (fanout=69)       1.515   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X135Y132.A     Tilo                  0.068   ftop/pciw_pciDevice_dD_OUT<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X130Y133.D5    net (fanout=93)       0.557   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X130Y133.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_3<15>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X126Y130.CE    net (fanout=13)       0.573   ftop/pciw_fI2P/BUS_0003
    SLICE_X126Y130.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<29>
                                                       ftop/pciw_fI2P/Mram_arr5_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.753ns (1.108ns logic, 2.645ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr5_RAMA_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.753ns (Levels of Logic = 2)
  Clock Path Skew:      -0.155ns (0.935 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr5_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X135Y132.A6    net (fanout=69)       1.515   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X135Y132.A     Tilo                  0.068   ftop/pciw_pciDevice_dD_OUT<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X130Y133.D5    net (fanout=93)       0.557   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X130Y133.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_3<15>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X126Y130.CE    net (fanout=13)       0.573   ftop/pciw_fI2P/BUS_0003
    SLICE_X126Y130.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<29>
                                                       ftop/pciw_fI2P/Mram_arr5_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.753ns (1.108ns logic, 2.645ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_fI2P/Mram_arr5_RAMB (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.753ns (Levels of Logic = 2)
  Clock Path Skew:      -0.155ns (0.935 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_fI2P/Mram_arr5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PCIE_X0Y1.TRNTDSTRDYNTpcicko_TRN           0.564   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    SLICE_X135Y132.A6    net (fanout=69)       1.515   ftop/pciw_pci0_pcie_ep_trn_tdst_rdy_n
    SLICE_X135Y132.A     Tilo                  0.068   ftop/pciw_pciDevice_dD_OUT<7>
                                                       ftop/pciw_pci0_pwTrnTx_whas1
    SLICE_X130Y133.D5    net (fanout=93)       0.557   ftop/pciw_pci0_pwTrnTx_whas
    SLICE_X130Y133.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_3<15>
                                                       ftop/pciw_fI2P/Mmux_BUS_000311
    SLICE_X126Y130.CE    net (fanout=13)       0.573   ftop/pciw_fI2P/BUS_0003
    SLICE_X126Y130.CLK   Tceck                 0.408   ftop/pciw_fI2P/_n0117<29>
                                                       ftop/pciw_fI2P/Mram_arr5_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      3.753ns (1.108ns logic, 2.645ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_62 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.146 - 1.070)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y120.CQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X126Y120.C2    net (fanout=80)       0.243   ftop/pciw_i2pS<134>
    SLICE_X126Y120.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<63>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN591
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_62
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.022ns logic, 0.243ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_61 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.146 - 1.070)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y120.CQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X126Y120.B2    net (fanout=80)       0.246   ftop/pciw_i2pS<134>
    SLICE_X126Y120.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<63>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN581
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_61
    -------------------------------------------------  ---------------------------
    Total                                      0.267ns (0.021ns logic, 0.246ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_56 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (1.145 - 1.070)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y120.DQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X131Y119.A6    net (fanout=79)       0.227   ftop/pciw_i2pS<135>
    SLICE_X131Y119.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<59>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN521
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_56
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.043ns logic, 0.227ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (1.145 - 1.070)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y120.DQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X130Y118.C5    net (fanout=79)       0.248   ftop/pciw_i2pS<135>
    SLICE_X130Y118.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<7>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN671
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.022ns logic, 0.248ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_59 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (1.145 - 1.070)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y120.DQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X131Y119.D6    net (fanout=79)       0.230   ftop/pciw_i2pS<135>
    SLICE_X131Y119.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<59>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN551
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_59
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.041ns logic, 0.230ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (1.145 - 1.070)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y120.DQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X130Y118.B5    net (fanout=79)       0.250   ftop/pciw_i2pS<135>
    SLICE_X130Y118.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<7>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN561
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.021ns logic, 0.250ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_63 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.146 - 1.070)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y120.DQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X126Y120.D2    net (fanout=79)       0.251   ftop/pciw_i2pS<135>
    SLICE_X126Y120.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<63>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN601
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_63
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.021ns logic, 0.251ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.273ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.146 - 1.070)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y120.DQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X127Y116.B6    net (fanout=79)       0.232   ftop/pciw_i2pS<135>
    SLICE_X127Y116.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<23>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN141
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_21
    -------------------------------------------------  ---------------------------
    Total                                      0.273ns (0.041ns logic, 0.232ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_59 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_59 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (1.145 - 1.066)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_59 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y115.DQ    Tcko                  0.115   ftop/pciw_i2pS<59>
                                                       ftop/pciw_i2pS_59
    SLICE_X131Y119.D3    net (fanout=1)        0.219   ftop/pciw_i2pS<59>
    SLICE_X131Y119.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<59>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN551
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_59
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.058ns logic, 0.219ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_60 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.146 - 1.070)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y120.DQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X126Y120.A1    net (fanout=79)       0.252   ftop/pciw_i2pS<135>
    SLICE_X126Y120.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<63>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN571
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_60
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.022ns logic, 0.252ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pAF_tail_wrapped (FF)
  Destination:          ftop/pciw_i2pAF_head_wrapped (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (1.150 - 1.077)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pAF_tail_wrapped to ftop/pciw_i2pAF_head_wrapped
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y124.AQ    Tcko                  0.098   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/pciw_i2pAF_tail_wrapped
    SLICE_X135Y130.A5    net (fanout=7)        0.228   ftop/pciw_i2pAF_tail_wrapped
    SLICE_X135Y130.CLK   Tah         (-Th)     0.055   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head1
                                                       ftop/pciw_i2pAF_head_wrapped
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.043ns logic, 0.228ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_57 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_57 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (1.145 - 1.066)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_57 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y115.BQ    Tcko                  0.115   ftop/pciw_i2pS<59>
                                                       ftop/pciw_i2pS_57
    SLICE_X131Y119.B3    net (fanout=1)        0.220   ftop/pciw_i2pS<57>
    SLICE_X131Y119.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<59>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN531
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_57
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.058ns logic, 0.220ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (1.145 - 1.070)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y120.DQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X130Y119.A5    net (fanout=79)       0.256   ftop/pciw_i2pS<135>
    SLICE_X130Y119.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<19>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN82
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_16
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.022ns logic, 0.256ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (1.145 - 1.070)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y120.CQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X130Y118.A5    net (fanout=80)       0.256   ftop/pciw_i2pS<134>
    SLICE_X130Y118.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<7>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN451
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.022ns logic, 0.256ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_66 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.280ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (1.145 - 1.070)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y120.DQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X130Y122.C6    net (fanout=79)       0.258   ftop/pciw_i2pS<135>
    SLICE_X130Y122.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<67>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN631
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_66
    -------------------------------------------------  ---------------------------
    Total                                      0.280ns (0.022ns logic, 0.258ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_21 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (1.146 - 1.078)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_21 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y115.BQ    Tcko                  0.115   ftop/pciw_i2pS<23>
                                                       ftop/pciw_i2pS_21
    SLICE_X127Y116.B4    net (fanout=1)        0.216   ftop/pciw_i2pS<21>
    SLICE_X127Y116.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<23>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN141
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_21
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.058ns logic, 0.216ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.281ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (1.145 - 1.070)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y120.DQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X130Y119.D5    net (fanout=79)       0.260   ftop/pciw_i2pS<135>
    SLICE_X130Y119.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<19>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN111
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_19
    -------------------------------------------------  ---------------------------
    Total                                      0.281ns (0.021ns logic, 0.260ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.281ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (1.145 - 1.070)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y120.CQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X130Y118.D5    net (fanout=80)       0.260   ftop/pciw_i2pS<134>
    SLICE_X130Y118.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<7>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN781
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.281ns (0.021ns logic, 0.260ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_38 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_38 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.289ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (1.145 - 1.068)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_38 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y111.CQ    Tcko                  0.115   ftop/pciw_i2pS<39>
                                                       ftop/pciw_i2pS_38
    SLICE_X127Y115.C4    net (fanout=1)        0.230   ftop/pciw_i2pS<38>
    SLICE_X127Y115.CLK   Tah         (-Th)     0.056   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<39>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN321
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_38
    -------------------------------------------------  ---------------------------
    Total                                      0.289ns (0.059ns logic, 0.230ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_52 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.288ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (1.145 - 1.070)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep_trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y120.DQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X131Y120.A5    net (fanout=79)       0.245   ftop/pciw_i2pS<135>
    SLICE_X131Y120.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<55>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg_D_IN481
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_52
    -------------------------------------------------  ---------------------------
    Total                                      0.288ns (0.043ns logic, 0.245ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y1.PIPECLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X7Y26.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep_trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Location pin: RAMB36_X7Y26.CLKBWRCLKL
  Clock network: ftop/pciw_pci0_pcie_ep_trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X6Y26.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep_trn_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2549 paths analyzed, 537 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.665ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.652ns (Levels of Logic = 2)
  Clock Path Skew:      0.022ns (0.682 - 0.660)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y25.AQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_4
    SLICE_X91Y9.B1       net (fanout=2)        1.199   ftop/gbe0/gmac/rxRS_rxPipe<4>
    SLICE_X91Y9.CMUX     Topbc                 0.558   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X99Y25.A4      net (fanout=1)        1.320   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X99Y25.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X100Y30.BI     net (fanout=1)        0.693   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X100Y30.CLK    Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.652ns (1.440ns logic, 3.212ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.564ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.682 - 0.705)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crc/rRemainder_27 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y6.CQ       Tcko                  0.381   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    SLICE_X91Y7.B2       net (fanout=15)       0.886   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
    SLICE_X91Y7.COUT     Topcyb                0.404   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<1>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<3>
    SLICE_X91Y8.CIN      net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<3>
    SLICE_X91Y8.COUT     Tbyp                  0.078   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
    SLICE_X91Y9.CIN      net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
    SLICE_X91Y9.CMUX     Tcinc                 0.257   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X99Y25.A4      net (fanout=1)        1.320   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X99Y25.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X100Y30.BI     net (fanout=1)        0.693   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X100Y30.CLK    Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (1.665ns logic, 2.899ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.612ns (Levels of Logic = 2)
  Clock Path Skew:      0.030ns (0.682 - 0.652)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_3 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y18.DQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_3
    SLICE_X91Y9.B2       net (fanout=2)        1.115   ftop/gbe0/gmac/rxRS_rxPipe<3>
    SLICE_X91Y9.CMUX     Topbc                 0.558   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X99Y25.A4      net (fanout=1)        1.320   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X99Y25.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X100Y30.BI     net (fanout=1)        0.693   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X100Y30.CLK    Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.612ns (1.484ns logic, 3.128ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.611ns (Levels of Logic = 2)
  Clock Path Skew:      0.030ns (0.682 - 0.652)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y18.AQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_0
    SLICE_X91Y9.A1       net (fanout=2)        1.106   ftop/gbe0/gmac/rxRS_rxPipe<0>
    SLICE_X91Y9.CMUX     Topac                 0.566   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<8>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X99Y25.A4      net (fanout=1)        1.320   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X99Y25.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X100Y30.BI     net (fanout=1)        0.693   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X100Y30.CLK    Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.611ns (1.492ns logic, 3.119ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.554ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.682 - 0.705)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crc/rRemainder_26 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y6.AQ       Tcko                  0.381   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    SLICE_X91Y7.B1       net (fanout=15)       0.876   ftop/gbe0/gmac/rxRS_crc/rRemainder<26>
    SLICE_X91Y7.COUT     Topcyb                0.404   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<1>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<3>
    SLICE_X91Y8.CIN      net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<3>
    SLICE_X91Y8.COUT     Tbyp                  0.078   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
    SLICE_X91Y9.CIN      net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
    SLICE_X91Y9.CMUX     Tcinc                 0.257   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X99Y25.A4      net (fanout=1)        1.320   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X99Y25.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X100Y30.BI     net (fanout=1)        0.693   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X100Y30.CLK    Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.554ns (1.665ns logic, 2.889ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_24 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.469ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.682 - 0.712)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crc/rRemainder_24 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y7.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_24
    SLICE_X91Y7.C1       net (fanout=14)       0.901   ftop/gbe0/gmac/rxRS_crc/rRemainder<24>
    SLICE_X91Y7.COUT     Topcyc                0.338   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<2>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<3>
    SLICE_X91Y8.CIN      net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<3>
    SLICE_X91Y8.COUT     Tbyp                  0.078   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
    SLICE_X91Y9.CIN      net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
    SLICE_X91Y9.CMUX     Tcinc                 0.257   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X99Y25.A4      net (fanout=1)        1.320   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X99Y25.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X100Y30.BI     net (fanout=1)        0.693   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X100Y30.CLK    Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.469ns (1.555ns logic, 2.914ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_30 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.452ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.682 - 0.711)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_30 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y8.CQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_30
    SLICE_X91Y7.C2       net (fanout=16)       0.884   ftop/gbe0/gmac/rxRS_rxPipe<30>
    SLICE_X91Y7.COUT     Topcyc                0.338   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<2>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<3>
    SLICE_X91Y8.CIN      net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<3>
    SLICE_X91Y8.COUT     Tbyp                  0.078   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
    SLICE_X91Y9.CIN      net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
    SLICE_X91Y9.CMUX     Tcinc                 0.257   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X99Y25.A4      net (fanout=1)        1.320   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X99Y25.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X100Y30.BI     net (fanout=1)        0.693   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X100Y30.CLK    Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.452ns (1.555ns logic, 2.897ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_7 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.501ns (Levels of Logic = 2)
  Clock Path Skew:      0.022ns (0.682 - 0.660)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_7 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y25.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_7
    SLICE_X91Y9.C3       net (fanout=2)        1.224   ftop/gbe0/gmac/rxRS_rxPipe<7>
    SLICE_X91Y9.CMUX     Topcc                 0.382   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<10>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X99Y25.A4      net (fanout=1)        1.320   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X99Y25.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X100Y30.BI     net (fanout=1)        0.693   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X100Y30.CLK    Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.501ns (1.264ns logic, 3.237ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.487ns (Levels of Logic = 2)
  Clock Path Skew:      0.030ns (0.682 - 0.652)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y18.BQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_1
    SLICE_X91Y9.A3       net (fanout=2)        0.982   ftop/gbe0/gmac/rxRS_rxPipe<1>
    SLICE_X91Y9.CMUX     Topac                 0.566   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<8>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X99Y25.A4      net (fanout=1)        1.320   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X99Y25.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X100Y30.BI     net (fanout=1)        0.693   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X100Y30.CLK    Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.487ns (1.492ns logic, 2.995ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_6 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.477ns (Levels of Logic = 2)
  Clock Path Skew:      0.022ns (0.682 - 0.660)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_6 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y25.CQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_6
    SLICE_X91Y9.C2       net (fanout=2)        1.200   ftop/gbe0/gmac/rxRS_rxPipe<6>
    SLICE_X91Y9.CMUX     Topcc                 0.382   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<10>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X99Y25.A4      net (fanout=1)        1.320   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X99Y25.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X100Y30.BI     net (fanout=1)        0.693   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X100Y30.CLK    Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.477ns (1.264ns logic, 3.213ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.425ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.682 - 0.711)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_31 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y8.DQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    SLICE_X91Y7.C3       net (fanout=15)       0.857   ftop/gbe0/gmac/rxRS_rxPipe<31>
    SLICE_X91Y7.COUT     Topcyc                0.338   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<2>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<3>
    SLICE_X91Y8.CIN      net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<3>
    SLICE_X91Y8.COUT     Tbyp                  0.078   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
    SLICE_X91Y9.CIN      net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
    SLICE_X91Y9.CMUX     Tcinc                 0.257   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X99Y25.A4      net (fanout=1)        1.320   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X99Y25.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X100Y30.BI     net (fanout=1)        0.693   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X100Y30.CLK    Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.425ns (1.555ns logic, 2.870ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_28 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.395ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.682 - 0.711)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_28 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y8.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_28
    SLICE_X91Y7.B3       net (fanout=16)       0.761   ftop/gbe0/gmac/rxRS_rxPipe<28>
    SLICE_X91Y7.COUT     Topcyb                0.404   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<1>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<3>
    SLICE_X91Y8.CIN      net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<3>
    SLICE_X91Y8.COUT     Tbyp                  0.078   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
    SLICE_X91Y9.CIN      net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
    SLICE_X91Y9.CMUX     Tcinc                 0.257   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X99Y25.A4      net (fanout=1)        1.320   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X99Y25.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X100Y30.BI     net (fanout=1)        0.693   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X100Y30.CLK    Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (1.621ns logic, 2.774ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.433ns (Levels of Logic = 2)
  Clock Path Skew:      0.030ns (0.682 - 0.652)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y18.CQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_2
    SLICE_X91Y9.A4       net (fanout=2)        0.928   ftop/gbe0/gmac/rxRS_rxPipe<2>
    SLICE_X91Y9.CMUX     Topac                 0.566   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<8>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X99Y25.A4      net (fanout=1)        1.320   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X99Y25.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X100Y30.BI     net (fanout=1)        0.693   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X100Y30.CLK    Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.433ns (1.492ns logic, 2.941ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.326ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.682 - 0.711)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_29 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y8.BQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    SLICE_X91Y7.B4       net (fanout=16)       0.692   ftop/gbe0/gmac/rxRS_rxPipe<29>
    SLICE_X91Y7.COUT     Topcyb                0.404   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<1>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<3>
    SLICE_X91Y8.CIN      net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<3>
    SLICE_X91Y8.COUT     Tbyp                  0.078   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
    SLICE_X91Y9.CIN      net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
    SLICE_X91Y9.CMUX     Tcinc                 0.257   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X99Y25.A4      net (fanout=1)        1.320   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X99Y25.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X100Y30.BI     net (fanout=1)        0.693   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X100Y30.CLK    Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.326ns (1.621ns logic, 2.705ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_8 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.326ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.682 - 0.705)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crc/rRemainder_8 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y6.BQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    SLICE_X91Y8.D1       net (fanout=2)        0.855   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
    SLICE_X91Y8.COUT     Topcyd                0.319   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
    SLICE_X91Y9.CIN      net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
    SLICE_X91Y9.CMUX     Tcinc                 0.257   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X99Y25.A4      net (fanout=1)        1.320   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X99Y25.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X100Y30.BI     net (fanout=1)        0.693   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X100Y30.CLK    Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.326ns (1.458ns logic, 2.868ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.370ns (Levels of Logic = 2)
  Clock Path Skew:      0.022ns (0.682 - 0.660)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_5 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y25.BQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_5
    SLICE_X91Y9.B5       net (fanout=2)        0.917   ftop/gbe0/gmac/rxRS_rxPipe<5>
    SLICE_X91Y9.CMUX     Topbc                 0.558   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X99Y25.A4      net (fanout=1)        1.320   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X99Y25.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X100Y30.BI     net (fanout=1)        0.693   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X100Y30.CLK    Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.370ns (1.440ns logic, 2.930ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_9 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.323ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.682 - 0.705)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crc/rRemainder_9 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y7.AQ       Tcko                  0.337   ftop/gbe0/gmac/rxRS_crc/rRemainder<10>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    SLICE_X91Y8.D2       net (fanout=2)        0.852   ftop/gbe0/gmac/rxRS_crc/rRemainder<9>
    SLICE_X91Y8.COUT     Topcyd                0.319   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
    SLICE_X91Y9.CIN      net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
    SLICE_X91Y9.CMUX     Tcinc                 0.257   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X99Y25.A4      net (fanout=1)        1.320   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X99Y25.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X100Y30.BI     net (fanout=1)        0.693   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X100Y30.CLK    Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.323ns (1.458ns logic, 2.865ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_18 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.305ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.682 - 0.706)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crc/rRemainder_18 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y5.AQ       Tcko                  0.381   ftop/gbe0/gmac/rxRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    SLICE_X91Y8.A4       net (fanout=2)        0.700   ftop/gbe0/gmac/rxRS_crc/rRemainder<18>
    SLICE_X91Y8.COUT     Topcya                0.409   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<4>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
    SLICE_X91Y9.CIN      net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
    SLICE_X91Y9.CMUX     Tcinc                 0.257   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X99Y25.A4      net (fanout=1)        1.320   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X99Y25.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X100Y30.BI     net (fanout=1)        0.693   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X100Y30.CLK    Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.305ns (1.592ns logic, 2.713ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.351ns (Levels of Logic = 2)
  Clock Path Skew:      0.022ns (0.682 - 0.660)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y25.AQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_4
    SLICE_X91Y9.B1       net (fanout=2)        1.199   ftop/gbe0/gmac/rxRS_rxPipe<4>
    SLICE_X91Y9.CMUX     Topbc                 0.558   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X99Y25.A4      net (fanout=1)        1.320   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X99Y25.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X100Y30.BI     net (fanout=1)        0.693   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X100Y30.CLK    Tds                   0.176   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP
    -------------------------------------------------  ---------------------------
    Total                                      4.351ns (1.139ns logic, 3.212ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_26 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.306ns (Levels of Logic = 4)
  Clock Path Skew:      0.016ns (0.682 - 0.666)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_26 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y8.CQ       Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_26
    SLICE_X91Y7.A1       net (fanout=16)       0.623   ftop/gbe0/gmac/rxRS_rxPipe<26>
    SLICE_X91Y7.COUT     Topcya                0.409   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_lut<0>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<3>
    SLICE_X91Y8.CIN      net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<3>
    SLICE_X91Y8.COUT     Tbyp                  0.078   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
    SLICE_X91Y9.CIN      net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<7>
    SLICE_X91Y9.CMUX     Tcinc                 0.257   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_enq_1__VAL_1<9>_cy<10>
    SLICE_X99Y25.A4      net (fanout=1)        1.320   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__VAL_1<9>
    SLICE_X99Y25.A       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF_sD_IN101
    SLICE_X100Y30.BI     net (fanout=1)        0.693   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X100Y30.CLK    Tds                   0.477   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.306ns (1.670ns logic, 2.636ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.060 - 0.049)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y27.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    SLICE_X90Y27.DX      net (fanout=4)        0.105   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
    SLICE_X90Y27.CLK     Tckdi       (-Th)     0.102   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.101ns (-0.004ns logic, 0.105ns route)
                                                       (-4.0% logic, 104.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.064 - 0.052)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y9.CQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_14
    SLICE_X90Y8.CX       net (fanout=2)        0.096   ftop/gbe0/gmac/rxRS_rxPipe<14>
    SLICE_X90Y8.CLK      Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.064 - 0.052)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y9.BQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    SLICE_X90Y8.BX       net (fanout=2)        0.097   ftop/gbe0/gmac/rxRS_rxPipe<13>
    SLICE_X90Y8.CLK      Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_12 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.064 - 0.052)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_12 to ftop/gbe0/gmac/rxRS_rxPipe_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y9.AQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_12
    SLICE_X90Y8.AX       net (fanout=2)        0.098   ftop/gbe0/gmac/rxRS_rxPipe<12>
    SLICE_X90Y8.CLK      Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.022ns logic, 0.098ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.064 - 0.052)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y9.DQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X90Y8.DX       net (fanout=2)        0.100   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X90Y8.CLK      Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.022ns logic, 0.100ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y27.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    SLICE_X91Y27.A5      net (fanout=4)        0.070   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
    SLICE_X91Y27.CLK     Tah         (-Th)     0.055   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mxor_sGEnqPtr1[0]_sGEnqPtr1[4]_xor_14_OUT_3_xo<0>1
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.043ns logic, 0.070ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_preambleCnt_value_2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y30.CQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    SLICE_X89Y30.C5      net (fanout=3)        0.071   ftop/gbe0/gmac/rxRS_preambleCnt_value<2>
    SLICE_X89Y30.CLK     Tah         (-Th)     0.056   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Result<2>1
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.042ns logic, 0.071ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_preambleCnt_value_0 to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y30.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    SLICE_X89Y30.A5      net (fanout=5)        0.080   ftop/gbe0/gmac/rxRS_preambleCnt_value<0>
    SLICE_X89Y30.CLK     Tah         (-Th)     0.055   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_rxRS_preambleCnt_value_xor<0>11_INV_0
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.043ns logic, 0.080ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_10 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.140ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.064 - 0.051)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_10 to ftop/gbe0/gmac/rxRS_rxPipe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y10.CQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_10
    SLICE_X90Y8.C5       net (fanout=2)        0.124   ftop/gbe0/gmac/rxRS_rxPipe<10>
    SLICE_X90Y8.CLK      Tah         (-Th)     0.082   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe<10>_rt
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    -------------------------------------------------  ---------------------------
    Total                                      0.140ns (0.016ns logic, 0.124ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_preambleCnt_value_0 to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y30.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    SLICE_X89Y30.D5      net (fanout=5)        0.086   ftop/gbe0/gmac/rxRS_preambleCnt_value<0>
    SLICE_X89Y30.CLK     Tah         (-Th)     0.057   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Result<3>1
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.041ns logic, 0.086ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.140ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.062 - 0.049)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y27.BQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X90Y29.BX      net (fanout=7)        0.118   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X90Y29.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.140ns (0.022ns logic, 0.118ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y27.CQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    SLICE_X90Y27.C5      net (fanout=6)        0.087   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<2>
    SLICE_X90Y27.CLK     Tah         (-Th)     0.056   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mxor_sGEnqPtr1[0]_sGEnqPtr1[4]_xor_14_OUT_1_xo<0>1
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.042ns logic, 0.087ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_8 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.064 - 0.051)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_8 to ftop/gbe0/gmac/rxRS_rxPipe_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y10.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_8
    SLICE_X90Y8.A5       net (fanout=2)        0.127   ftop/gbe0/gmac/rxRS_rxPipe<8>
    SLICE_X90Y8.CLK      Tah         (-Th)     0.082   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe<8>_rt
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.016ns logic, 0.127ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_30 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.144ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_30 to ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y8.CQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_30
    SLICE_X95Y6.C6       net (fanout=16)       0.102   ftop/gbe0/gmac/rxRS_rxPipe<30>
    SLICE_X95Y6.CLK      Tah         (-Th)     0.056   ftop/gbe0/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<1>21
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      0.144ns (0.042ns logic, 0.102ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y27.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X90Y27.D5      net (fanout=6)        0.096   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X90Y27.CLK     Tah         (-Th)     0.057   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mxor_sGEnqPtr1[0]_sGEnqPtr1[4]_xor_14_OUT_2_xo<0>1
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.041ns logic, 0.096ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_34 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.057 - 0.047)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_34 to ftop/gbe0/gmac/rxRS_rxPipe_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y25.CMUX    Tshcko                0.128   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_34
    SLICE_X90Y25.CX      net (fanout=2)        0.096   ftop/gbe0/gmac/rxRS_rxPipe<34>
    SLICE_X90Y25.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_42
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.052ns logic, 0.096ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y27.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X90Y27.A5      net (fanout=6)        0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X90Y27.CLK     Tah         (-Th)     0.055   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1[0]_INV_4029_o1_INV_0
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.141ns (0.043ns logic, 0.098ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.175ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.313 - 0.280)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_29 to ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y8.BQ       Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    SLICE_X93Y7.C5       net (fanout=16)       0.133   ftop/gbe0/gmac/rxRS_rxPipe<29>
    SLICE_X93Y7.CLK      Tah         (-Th)     0.056   ftop/gbe0/gmac/rxRS_crc/rRemainder<10>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$D_IN<10>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      0.175ns (0.042ns logic, 0.133ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.145ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.145ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y27.DQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X90Y27.D4      net (fanout=4)        0.104   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X90Y27.CLK     Tah         (-Th)     0.057   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mxor_sGEnqPtr1[0]_sGEnqPtr1[4]_xor_14_OUT_2_xo<0>1
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.145ns (0.041ns logic, 0.104ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.146ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_preambleCnt_value_1 to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y30.BQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    SLICE_X89Y30.B4      net (fanout=4)        0.105   ftop/gbe0/gmac/rxRS_preambleCnt_value<1>
    SLICE_X89Y30.CLK     Tah         (-Th)     0.057   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_rxRS_preambleCnt_value_xor<1>11
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      0.146ns (0.041ns logic, 0.105ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Logical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Location pin: BUFR_X2Y3.I
  Clock network: ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X100Y29.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X100Y29.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1/CLK
  Location pin: SLICE_X100Y29.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1/CLK
  Location pin: SLICE_X100Y29.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB/CLK
  Location pin: SLICE_X100Y29.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB/CLK
  Location pin: SLICE_X100Y29.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1/CLK
  Location pin: SLICE_X100Y29.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1/CLK
  Location pin: SLICE_X100Y29.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC/CLK
  Location pin: SLICE_X100Y29.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC/CLK
  Location pin: SLICE_X100Y29.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1/CLK
  Location pin: SLICE_X100Y29.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1/CLK
  Location pin: SLICE_X100Y29.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD/CLK
  Location pin: SLICE_X100Y29.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD/CLK
  Location pin: SLICE_X100Y29.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1/CLK
  Location pin: SLICE_X100Y29.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1/CLK
  Location pin: SLICE_X100Y29.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X100Y30.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X100Y30.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP/CLK
  Location pin: SLICE_X100Y30.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7035 paths analyzed, 691 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.970ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.886ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.942 - 0.991)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y64.AQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X88Y43.B2      net (fanout=21)       2.989   ftop/gbe0/gmac/txRS_txF_dD_OUT<8>
    SLICE_X88Y43.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y55.A6     net (fanout=11)       1.372   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A5     net (fanout=3)        0.326   ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o1
    SLICE_X120Y63.CE     net (fanout=3)        1.330   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o
    SLICE_X120Y63.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5
    -------------------------------------------------  ---------------------------
    Total                                      6.886ns (0.869ns logic, 6.017ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.884ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y64.AQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X88Y43.B2      net (fanout=21)       2.989   ftop/gbe0/gmac/txRS_txF_dD_OUT<8>
    SLICE_X88Y43.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y55.A6     net (fanout=11)       1.372   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X103Y55.B6     net (fanout=3)        0.234   ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X103Y55.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF/_n0130_inv1
    SLICE_X126Y64.CE     net (fanout=2)        1.420   ftop/gbe0/gmac/txRS_txF/_n0130_inv
    SLICE_X126Y64.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      6.884ns (0.869ns logic, 6.015ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.884ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y64.AQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X88Y43.B2      net (fanout=21)       2.989   ftop/gbe0/gmac/txRS_txF_dD_OUT<8>
    SLICE_X88Y43.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y55.A6     net (fanout=11)       1.372   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X103Y55.B6     net (fanout=3)        0.234   ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X103Y55.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF/_n0130_inv1
    SLICE_X126Y64.CE     net (fanout=2)        1.420   ftop/gbe0/gmac/txRS_txF/_n0130_inv
    SLICE_X126Y64.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      6.884ns (0.869ns logic, 6.015ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.767ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.940 - 0.991)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y64.AQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X88Y43.B2      net (fanout=21)       2.989   ftop/gbe0/gmac/txRS_txF_dD_OUT<8>
    SLICE_X88Y43.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y55.A6     net (fanout=11)       1.372   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A5     net (fanout=3)        0.326   ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o1
    SLICE_X120Y62.CE     net (fanout=3)        1.211   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o
    SLICE_X120Y62.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.767ns (0.869ns logic, 5.898ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.767ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.940 - 0.991)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y64.AQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X88Y43.B2      net (fanout=21)       2.989   ftop/gbe0/gmac/txRS_txF_dD_OUT<8>
    SLICE_X88Y43.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y55.A6     net (fanout=11)       1.372   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A5     net (fanout=3)        0.326   ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o1
    SLICE_X120Y62.CE     net (fanout=3)        1.211   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o
    SLICE_X120Y62.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      6.767ns (0.869ns logic, 5.898ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.767ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.940 - 0.991)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y64.AQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X88Y43.B2      net (fanout=21)       2.989   ftop/gbe0/gmac/txRS_txF_dD_OUT<8>
    SLICE_X88Y43.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y55.A6     net (fanout=11)       1.372   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A5     net (fanout=3)        0.326   ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o1
    SLICE_X120Y62.CE     net (fanout=3)        1.211   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o
    SLICE_X120Y62.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    -------------------------------------------------  ---------------------------
    Total                                      6.767ns (0.869ns logic, 5.898ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.767ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.940 - 0.991)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y64.AQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X88Y43.B2      net (fanout=21)       2.989   ftop/gbe0/gmac/txRS_txF_dD_OUT<8>
    SLICE_X88Y43.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y55.A6     net (fanout=11)       1.372   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A5     net (fanout=3)        0.326   ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o1
    SLICE_X120Y62.CE     net (fanout=3)        1.211   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o
    SLICE_X120Y62.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      6.767ns (0.869ns logic, 5.898ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.729ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.940 - 0.991)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y64.AQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X88Y43.B2      net (fanout=21)       2.989   ftop/gbe0/gmac/txRS_txF_dD_OUT<8>
    SLICE_X88Y43.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y55.A6     net (fanout=11)       1.372   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A5     net (fanout=3)        0.326   ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o1
    SLICE_X120Y62.CE     net (fanout=3)        1.211   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o
    SLICE_X120Y62.CLK    Tceck                 0.246   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      6.729ns (0.831ns logic, 5.898ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.729ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.940 - 0.991)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y64.AQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X88Y43.B2      net (fanout=21)       2.989   ftop/gbe0/gmac/txRS_txF_dD_OUT<8>
    SLICE_X88Y43.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y55.A6     net (fanout=11)       1.372   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A5     net (fanout=3)        0.326   ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o1
    SLICE_X120Y62.CE     net (fanout=3)        1.211   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o
    SLICE_X120Y62.CLK    Tceck                 0.246   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      6.729ns (0.831ns logic, 5.898ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.438ns (Levels of Logic = 4)
  Clock Path Skew:      -0.317ns (1.443 - 1.760)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y38.AQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X95Y51.A2      net (fanout=27)       1.556   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X95Y51.A       Tilo                  0.068   ftop/gbe0/wci_wslv_reqF/_n0137_inv
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X88Y43.B6      net (fanout=21)       0.963   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X88Y43.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y55.A6     net (fanout=11)       1.372   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X103Y55.B6     net (fanout=3)        0.234   ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X103Y55.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF/_n0130_inv1
    SLICE_X126Y64.CE     net (fanout=2)        1.420   ftop/gbe0/gmac/txRS_txF/_n0130_inv
    SLICE_X126Y64.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      6.438ns (0.893ns logic, 5.545ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.438ns (Levels of Logic = 4)
  Clock Path Skew:      -0.317ns (1.443 - 1.760)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y38.AQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X95Y51.A2      net (fanout=27)       1.556   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X95Y51.A       Tilo                  0.068   ftop/gbe0/wci_wslv_reqF/_n0137_inv
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X88Y43.B6      net (fanout=21)       0.963   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X88Y43.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y55.A6     net (fanout=11)       1.372   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X103Y55.B6     net (fanout=3)        0.234   ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X103Y55.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF/_n0130_inv1
    SLICE_X126Y64.CE     net (fanout=2)        1.420   ftop/gbe0/gmac/txRS_txF/_n0130_inv
    SLICE_X126Y64.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      6.438ns (0.893ns logic, 5.545ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.440ns (Levels of Logic = 4)
  Clock Path Skew:      -0.305ns (1.455 - 1.760)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y38.AQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X95Y51.A2      net (fanout=27)       1.556   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X95Y51.A       Tilo                  0.068   ftop/gbe0/wci_wslv_reqF/_n0137_inv
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X88Y43.B6      net (fanout=21)       0.963   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X88Y43.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y55.A6     net (fanout=11)       1.372   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A5     net (fanout=3)        0.326   ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o1
    SLICE_X120Y63.CE     net (fanout=3)        1.330   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o
    SLICE_X120Y63.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5
    -------------------------------------------------  ---------------------------
    Total                                      6.440ns (0.893ns logic, 5.547ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.689ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.940 - 0.991)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y64.AQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X88Y43.B2      net (fanout=21)       2.989   ftop/gbe0/gmac/txRS_txF_dD_OUT<8>
    SLICE_X88Y43.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y55.A6     net (fanout=11)       1.372   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A5     net (fanout=3)        0.326   ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o1
    SLICE_X121Y62.CE     net (fanout=3)        1.099   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o
    SLICE_X121Y62.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      6.689ns (0.903ns logic, 5.786ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.689ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.940 - 0.991)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y64.AQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X88Y43.B2      net (fanout=21)       2.989   ftop/gbe0/gmac/txRS_txF_dD_OUT<8>
    SLICE_X88Y43.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y55.A6     net (fanout=11)       1.372   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A5     net (fanout=3)        0.326   ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o1
    SLICE_X121Y62.CE     net (fanout=3)        1.099   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o
    SLICE_X121Y62.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1
    -------------------------------------------------  ---------------------------
    Total                                      6.689ns (0.903ns logic, 5.786ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.689ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.940 - 0.991)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y64.AQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X88Y43.B2      net (fanout=21)       2.989   ftop/gbe0/gmac/txRS_txF_dD_OUT<8>
    SLICE_X88Y43.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y55.A6     net (fanout=11)       1.372   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A5     net (fanout=3)        0.326   ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o1
    SLICE_X121Y62.CE     net (fanout=3)        1.099   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o
    SLICE_X121Y62.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    -------------------------------------------------  ---------------------------
    Total                                      6.689ns (0.903ns logic, 5.786ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.689ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.940 - 0.991)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y64.AQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    SLICE_X88Y43.B2      net (fanout=21)       2.989   ftop/gbe0/gmac/txRS_txF_dD_OUT<8>
    SLICE_X88Y43.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y55.A6     net (fanout=11)       1.372   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A5     net (fanout=3)        0.326   ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o1
    SLICE_X121Y62.CE     net (fanout=3)        1.099   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o
    SLICE_X121Y62.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      6.689ns (0.903ns logic, 5.786ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.583ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.942 - 0.991)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y64.BQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X95Y51.A6      net (fanout=1)        1.655   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
    SLICE_X95Y51.A       Tilo                  0.068   ftop/gbe0/wci_wslv_reqF/_n0137_inv
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X88Y43.B6      net (fanout=21)       0.963   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X88Y43.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y55.A6     net (fanout=11)       1.372   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A5     net (fanout=3)        0.326   ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o1
    SLICE_X120Y63.CE     net (fanout=3)        1.330   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o
    SLICE_X120Y63.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5
    -------------------------------------------------  ---------------------------
    Total                                      6.583ns (0.937ns logic, 5.646ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.321ns (Levels of Logic = 4)
  Clock Path Skew:      -0.307ns (1.453 - 1.760)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y38.AQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X95Y51.A2      net (fanout=27)       1.556   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X95Y51.A       Tilo                  0.068   ftop/gbe0/wci_wslv_reqF/_n0137_inv
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X88Y43.B6      net (fanout=21)       0.963   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X88Y43.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y55.A6     net (fanout=11)       1.372   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A5     net (fanout=3)        0.326   ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o1
    SLICE_X120Y62.CE     net (fanout=3)        1.211   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o
    SLICE_X120Y62.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      6.321ns (0.893ns logic, 5.428ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.321ns (Levels of Logic = 4)
  Clock Path Skew:      -0.307ns (1.453 - 1.760)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y38.AQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X95Y51.A2      net (fanout=27)       1.556   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X95Y51.A       Tilo                  0.068   ftop/gbe0/wci_wslv_reqF/_n0137_inv
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X88Y43.B6      net (fanout=21)       0.963   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X88Y43.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y55.A6     net (fanout=11)       1.372   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A5     net (fanout=3)        0.326   ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o1
    SLICE_X120Y62.CE     net (fanout=3)        1.211   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o
    SLICE_X120Y62.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    -------------------------------------------------  ---------------------------
    Total                                      6.321ns (0.893ns logic, 5.428ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.321ns (Levels of Logic = 4)
  Clock Path Skew:      -0.307ns (1.453 - 1.760)
  Source Clock:         ftop/sys1_clk_O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y38.AQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X95Y51.A2      net (fanout=27)       1.556   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X95Y51.A       Tilo                  0.068   ftop/gbe0/wci_wslv_reqF/_n0137_inv
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X88Y43.B6      net (fanout=21)       0.963   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X88Y43.B       Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y55.A6     net (fanout=11)       1.372   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A5     net (fanout=3)        0.326   ftop/gbe0/gmac/txRS_txF_dDEQ
    SLICE_X105Y55.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o1
    SLICE_X120Y62.CE     net (fanout=3)        1.211   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_205_o_MUX_11490_o
    SLICE_X120Y62.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      6.321ns (0.893ns logic, 5.428ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.072ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.053 - 0.044)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y62.DQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    SLICE_X120Y62.B6     net (fanout=4)        0.051   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
    SLICE_X120Y62.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<4>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.072ns (0.021ns logic, 0.051ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/txRS_ifgCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y37.BQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_1
    SLICE_X84Y37.A6      net (fanout=4)        0.059   ftop/gbe0/gmac/txRS_ifgCnt_value<1>
    SLICE_X84Y37.CLK     Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<3>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      0.081ns (0.022ns logic, 0.059ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.053 - 0.044)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y62.BQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1
    SLICE_X120Y62.A6     net (fanout=6)        0.059   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<1>
    SLICE_X120Y62.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<3>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.081ns (0.022ns logic, 0.059ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.520 - 0.483)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_14 to ftop/gbe0/gmac/txRS_crc/rRemainder_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y34.AQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    SLICE_X84Y34.B6      net (fanout=2)        0.099   ftop/gbe0/gmac/txRS_crc/rRemainder<14>
    SLICE_X84Y34.CLK     Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_crc/rRemainder<24>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<22>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_22
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.021ns logic, 0.099ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.457 - 0.418)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y65.DQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_3
    SLICE_X125Y65.DX     net (fanout=1)        0.101   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X125Y65.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.022ns logic, 0.101ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.457 - 0.418)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y65.BQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_1
    SLICE_X125Y65.BX     net (fanout=1)        0.101   ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X125Y65.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.022ns logic, 0.101ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1 to ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y38.DQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
    SLICE_X91Y38.AX      net (fanout=1)        0.096   ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1
    SLICE_X91Y38.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_11 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.534 - 0.498)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_11 to ftop/gbe0/gmac/txRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y37.DQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_11
    SLICE_X80Y37.C6      net (fanout=2)        0.101   ftop/gbe0/gmac/txRS_crc/rRemainder<11>
    SLICE_X80Y37.CLK     Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<19>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.042ns logic, 0.101ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_21 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.144ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.520 - 0.484)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_21 to ftop/gbe0/gmac/txRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y36.CQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_21
    SLICE_X84Y35.C5      net (fanout=2)        0.122   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
    SLICE_X84Y35.CLK     Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<29>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      0.144ns (0.022ns logic, 0.122ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y62.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    SLICE_X120Y62.A5     net (fanout=2)        0.072   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
    SLICE_X120Y62.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<3>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_3 to ftop/gbe0/gmac/txRS_ifgCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y37.AQ      Tcko                  0.115   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    SLICE_X84Y37.A5      net (fanout=2)        0.072   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
    SLICE_X84Y37.CLK     Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<3>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/txRS_ifgCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y37.CQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    SLICE_X85Y37.C5      net (fanout=3)        0.071   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
    SLICE_X85Y37.CLK     Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.042ns logic, 0.071ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.053 - 0.044)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y62.DQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    SLICE_X120Y62.CX     net (fanout=4)        0.114   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
    SLICE_X120Y62.CLK    Tckdi       (-Th)     0.089   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.009ns logic, 0.114ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.055 - 0.044)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y62.BQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    SLICE_X120Y63.BX     net (fanout=2)        0.100   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
    SLICE_X120Y63.CLK    Tckdi       (-Th)     0.089   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.026ns logic, 0.100ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/txRS_ifgCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y37.AQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_0
    SLICE_X85Y37.A5      net (fanout=5)        0.075   ftop/gbe0/gmac/txRS_ifgCnt_value<0>
    SLICE_X85Y37.CLK     Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<0>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.043ns logic, 0.075ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_26 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_26 to ftop/gbe0/gmac/txRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y39.CQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_26
    SLICE_X81Y39.B5      net (fanout=15)       0.077   ftop/gbe0/gmac/txRS_crc/rRemainder<26>
    SLICE_X81Y39.CLK     Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<25>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.041ns logic, 0.077ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y62.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    SLICE_X121Y62.C5     net (fanout=5)        0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<2>
    SLICE_X121Y62.CLK    Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT_1_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.042ns logic, 0.076ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_emitFCS_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y40.CQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X95Y40.C5      net (fanout=32)       0.077   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X95Y40.CLK     Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/Mmux_txRS_emitFCS_D_IN31
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.042ns logic, 0.077ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_13 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.159ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.521 - 0.484)
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_13 to ftop/gbe0/gmac/txRS_crc/rRemainder_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y36.CQ      Tcko                  0.115   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_13
    SLICE_X86Y36.C6      net (fanout=2)        0.100   ftop/gbe0/gmac/txRS_crc/rRemainder<13>
    SLICE_X86Y36.CLK     Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<21>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_21
    -------------------------------------------------  ---------------------------
    Total                                      0.159ns (0.059ns logic, 0.100ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk_O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_2 to ftop/gbe0/gmac/txRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y35.CQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_2
    SLICE_X82Y35.C5      net (fanout=4)        0.082   ftop/gbe0/gmac/txRS_preambleCnt_value<2>
    SLICE_X82Y35.CLK     Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.042ns logic, 0.082ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.571ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys1_clk/I0
  Logical resource: ftop/sys1_clk/I0
  Location pin: BUFGCTRL_X0Y24.I0
  Clock network: ftop/sys1_clki_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_en_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxEna/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_er_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxErr/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_0_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData/CK
  Location pin: OLOGIC_X2Y64.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_1_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_1/CK
  Location pin: OLOGIC_X2Y65.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_2_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_2/CK
  Location pin: OLOGIC_X2Y66.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_3_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_3/CK
  Location pin: OLOGIC_X2Y67.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_4_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_4/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_5_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_5/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_6_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_6/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_7_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_7/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_gtx_clk_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxClk/CK
  Location pin: OLOGIC_X2Y46.CLK
  Clock network: ftop/sys1_clk_O
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_0/SR
  Location pin: SLICE_X82Y43.SR
  Clock network: ftop/gbe0/gmac/txRS_txRst/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst_OUT_RST/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_1/SR
  Location pin: SLICE_X83Y43.SR
  Clock network: ftop/gbe0/gmac/txRS_txRst/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: gmii_rstn_OBUF/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_0/SR
  Location pin: SLICE_X85Y40.SR
  Clock network: ftop/gbe0/phyRst/rstSync/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: gmii_rstn_OBUF/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_1/SR
  Location pin: SLICE_X85Y40.SR
  Clock network: ftop/gbe0/phyRst/rstSync/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Location pin: SLICE_X90Y38.SR
  Clock network: ftop/gbe0/gmac/txRS_txOperateS/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2/SR
  Location pin: SLICE_X91Y38.SR
  Clock network: ftop/gbe0/gmac/txRS_txOperateS/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_unfBit/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/txRS_unfBit/sSyncReg/SR
  Location pin: SLICE_X94Y52.SR
  Clock network: ftop/gbe0/gmac/txRS_unfBit/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg/SR
  Location pin: SLICE_X105Y55.SR
  Clock network: ftop/gbe0/gmac/txRS_txF/sRST_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD 
TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 75760 paths analyzed, 22658 endpoints analyzed, 5 failing endpoints
 5 timing errors detected. (5 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.130ns.
--------------------------------------------------------------------------------
Slack (setup path):     -0.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.865ns (Levels of Logic = 3)
  Clock Path Skew:      -0.207ns (1.516 - 1.723)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y194.AQ     Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X55Y194.A6     net (fanout=296)      0.300   ftop/dram0/memc_memc/rst
    SLICE_X55Y194.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].u_iob_dq/iserdes_q_r<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X69Y167.C6     net (fanout=10)       1.707   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X69Y167.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[0].rst_dm_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X65Y141.A6     net (fanout=8)        1.333   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X65Y141.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_2
    SLICE_X62Y129.AX     net (fanout=8)        0.906   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_2
    SLICE_X62Y129.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.865ns (0.619ns logic, 4.246ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.864ns (Levels of Logic = 3)
  Clock Path Skew:      -0.207ns (1.516 - 1.723)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y194.AQ     Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X55Y194.A6     net (fanout=296)      0.300   ftop/dram0/memc_memc/rst
    SLICE_X55Y194.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].u_iob_dq/iserdes_q_r<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X69Y167.C6     net (fanout=10)       1.707   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X69Y167.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[0].rst_dm_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X65Y141.A6     net (fanout=8)        1.333   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X65Y141.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_2
    SLICE_X62Y129.BX     net (fanout=8)        0.905   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_2
    SLICE_X62Y129.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.864ns (0.619ns logic, 4.245ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.843ns (Levels of Logic = 3)
  Clock Path Skew:      -0.207ns (1.516 - 1.723)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y194.AQ     Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X55Y194.A6     net (fanout=296)      0.300   ftop/dram0/memc_memc/rst
    SLICE_X55Y194.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].u_iob_dq/iserdes_q_r<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X69Y167.C6     net (fanout=10)       1.707   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X69Y167.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[0].rst_dm_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X65Y141.A6     net (fanout=8)        1.333   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X65Y141.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_2
    SLICE_X62Y129.AX     net (fanout=8)        0.906   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_2
    SLICE_X62Y129.CLK    Tdick                 0.012   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.843ns (0.597ns logic, 4.246ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.844ns (Levels of Logic = 3)
  Clock Path Skew:      -0.188ns (1.535 - 1.723)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y194.AQ     Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X55Y194.A6     net (fanout=296)      0.300   ftop/dram0/memc_memc/rst
    SLICE_X55Y194.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].u_iob_dq/iserdes_q_r<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X69Y167.C6     net (fanout=10)       1.707   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X69Y167.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[0].rst_dm_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X65Y141.A6     net (fanout=8)        1.333   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X65Y141.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_2
    SLICE_X69Y128.AX     net (fanout=8)        0.885   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_2
    SLICE_X69Y128.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.844ns (0.619ns logic, 4.225ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.815ns (Levels of Logic = 3)
  Clock Path Skew:      -0.209ns (1.514 - 1.723)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y194.AQ     Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X55Y194.A6     net (fanout=296)      0.300   ftop/dram0/memc_memc/rst
    SLICE_X55Y194.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].u_iob_dq/iserdes_q_r<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X69Y167.C6     net (fanout=10)       1.707   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X69Y167.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[0].rst_dm_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X65Y141.A6     net (fanout=8)        1.333   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X65Y141.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_2
    SLICE_X62Y131.DX     net (fanout=8)        0.856   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_2
    SLICE_X62Y131.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.815ns (0.619ns logic, 4.196ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.608ns (Levels of Logic = 1)
  Clock Path Skew:      -0.325ns (1.535 - 1.860)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y212.CQ     Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed<7>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed_7
    SLICE_X64Y199.C6     net (fanout=1)        0.791   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed<7>
    SLICE_X64Y199.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].u_iob_dq/wr_data_fall1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed[7]_wrlvl_active_r1_OR_6006_o1
    SLICE_X65Y154.SR     net (fanout=21)       2.855   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed[7]_wrlvl_active_r1_OR_6006_o
    SLICE_X65Y154.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<24>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_6
    -------------------------------------------------  ---------------------------
    Total                                      4.608ns (0.962ns logic, 3.646ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d4_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.608ns (Levels of Logic = 1)
  Clock Path Skew:      -0.325ns (1.535 - 1.860)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d4_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y212.CQ     Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed<7>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed_7
    SLICE_X64Y199.C6     net (fanout=1)        0.791   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed<7>
    SLICE_X64Y199.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].u_iob_dq/wr_data_fall1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed[7]_wrlvl_active_r1_OR_6006_o1
    SLICE_X65Y154.SR     net (fanout=21)       2.855   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed[7]_wrlvl_active_r1_OR_6006_o
    SLICE_X65Y154.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<24>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d4_5
    -------------------------------------------------  ---------------------------
    Total                                      4.608ns (0.962ns logic, 3.646ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d2_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.608ns (Levels of Logic = 1)
  Clock Path Skew:      -0.325ns (1.535 - 1.860)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y212.CQ     Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed<7>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed_7
    SLICE_X64Y199.C6     net (fanout=1)        0.791   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed<7>
    SLICE_X64Y199.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].u_iob_dq/wr_data_fall1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed[7]_wrlvl_active_r1_OR_6006_o1
    SLICE_X65Y154.SR     net (fanout=21)       2.855   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed[7]_wrlvl_active_r1_OR_6006_o
    SLICE_X65Y154.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<24>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d2_6
    -------------------------------------------------  ---------------------------
    Total                                      4.608ns (0.962ns logic, 3.646ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d4_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.612ns (Levels of Logic = 3)
  Clock Path Skew:      -0.321ns (1.549 - 1.870)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d4_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y201.DQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X67Y177.B6     net (fanout=347)      1.792   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X67Y177.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrdata_en_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_mux_wrdata_en11
    SLICE_X71Y153.D6     net (fanout=24)       1.639   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/mux_wrdata_en
    SLICE_X71Y153.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_9_o11
    SLICE_X71Y153.C6     net (fanout=1)        0.110   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_9_o1
    SLICE_X71Y153.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_9_o12
    SLICE_X85Y152.DX     net (fanout=1)        0.496   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[1]_wrdata_en_r2_Mux_9_o
    SLICE_X85Y152.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d4_0
    -------------------------------------------------  ---------------------------
    Total                                      4.612ns (0.575ns logic, 4.037ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_5 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq1_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.726ns (Levels of Logic = 2)
  Clock Path Skew:      -0.205ns (1.548 - 1.753)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_5 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y200.DQ     Tcko                  0.381   ftop/dram0/memc_memc_dbg_wr_calib_clk_delay<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_5
    SLICE_X80Y162.B3     net (fanout=44)       3.185   ftop/dram0/memc_memc_dbg_wr_calib_clk_delay<5>
    SLICE_X80Y162.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<11>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[5]_wrdata_en_r3_Mux_24_o11
    SLICE_X80Y162.A2     net (fanout=1)        0.474   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[5]_wrdata_en_r3_Mux_24_o1
    SLICE_X80Y162.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<11>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[5]_wrdata_en_r3_Mux_24_o14
    SLICE_X73Y161.BX     net (fanout=1)        0.516   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[5]_wrdata_en_r3_Mux_24_o
    SLICE_X73Y161.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<7>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq1_2
    -------------------------------------------------  ---------------------------
    Total                                      4.726ns (0.551ns logic, 4.175ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].rst_dq_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.713ns (Levels of Logic = 3)
  Clock Path Skew:      -0.210ns (1.513 - 1.723)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].rst_dq_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y194.AQ     Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X55Y194.A6     net (fanout=296)      0.300   ftop/dram0/memc_memc/rst
    SLICE_X55Y194.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].u_iob_dq/iserdes_q_r<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X69Y167.C6     net (fanout=10)       1.707   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X69Y167.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[0].rst_dm_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X69Y141.B6     net (fanout=8)        1.171   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
    SLICE_X69Y141.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3
    SLICE_X63Y146.DX     net (fanout=9)        0.916   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/rst_3
    SLICE_X63Y146.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].rst_dq_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].rst_dq_r
    -------------------------------------------------  ---------------------------
    Total                                      4.713ns (0.619ns logic, 4.094ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq4_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.574ns (Levels of Logic = 3)
  Clock Path Skew:      -0.345ns (1.525 - 1.870)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq4_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y201.DQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X67Y177.B6     net (fanout=347)      1.792   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X67Y177.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrdata_en_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_mux_wrdata_en11
    SLICE_X64Y144.D6     net (fanout=24)       1.838   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/mux_wrdata_en
    SLICE_X64Y144.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<31>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r2_Mux_72_o11
    SLICE_X64Y144.C6     net (fanout=1)        0.123   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r2_Mux_72_o1
    SLICE_X64Y144.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<31>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r2_Mux_72_o12
    SLICE_X65Y143.DX     net (fanout=1)        0.246   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[15]_wrdata_en_r2_Mux_72_o
    SLICE_X65Y143.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<31>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq4_7
    -------------------------------------------------  ---------------------------
    Total                                      4.574ns (0.575ns logic, 3.999ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_32 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.894ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (1.584 - 1.608)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y194.AQ     Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X55Y194.A6     net (fanout=296)      0.300   ftop/dram0/memc_memc/rst
    SLICE_X55Y194.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].u_iob_dq/iserdes_q_r<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X39Y207.C6     net (fanout=10)       1.259   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X39Y207.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X35Y217.C6     net (fanout=8)        0.814   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X35Y217.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X19Y228.A6     net (fanout=5)        1.118   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X19Y228.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv1
    SLICE_X15Y228.CE     net (fanout=11)       0.432   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
    SLICE_X15Y228.CLK    Tceck                 0.318   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_33
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_32
    -------------------------------------------------  ---------------------------
    Total                                      4.894ns (0.971ns logic, 3.923ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_33 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.894ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (1.584 - 1.608)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y194.AQ     Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X55Y194.A6     net (fanout=296)      0.300   ftop/dram0/memc_memc/rst
    SLICE_X55Y194.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].u_iob_dq/iserdes_q_r<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X39Y207.C6     net (fanout=10)       1.259   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X39Y207.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X35Y217.C6     net (fanout=8)        0.814   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X35Y217.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X19Y228.A6     net (fanout=5)        1.118   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X19Y228.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv1
    SLICE_X15Y228.CE     net (fanout=11)       0.432   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
    SLICE_X15Y228.CLK    Tceck                 0.318   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_33
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_33
    -------------------------------------------------  ---------------------------
    Total                                      4.894ns (0.971ns logic, 3.923ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.894ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (1.584 - 1.608)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y194.AQ     Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X55Y194.A6     net (fanout=296)      0.300   ftop/dram0/memc_memc/rst
    SLICE_X55Y194.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].u_iob_dq/iserdes_q_r<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X39Y207.C6     net (fanout=10)       1.259   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X39Y207.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X35Y217.C6     net (fanout=8)        0.814   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X35Y217.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X19Y228.A6     net (fanout=5)        1.118   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X19Y228.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv1
    SLICE_X15Y228.CE     net (fanout=11)       0.432   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
    SLICE_X15Y228.CLK    Tceck                 0.318   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_33
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_31
    -------------------------------------------------  ---------------------------
    Total                                      4.894ns (0.971ns logic, 3.923ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt1_r_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.849ns (Levels of Logic = 4)
  Clock Path Skew:      -0.066ns (1.542 - 1.608)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt1_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y194.AQ     Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X55Y194.A6     net (fanout=296)      0.300   ftop/dram0/memc_memc/rst
    SLICE_X55Y194.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].u_iob_dq/iserdes_q_r<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X39Y207.C6     net (fanout=10)       1.259   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X39Y207.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X31Y218.A6     net (fanout=8)        0.848   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X31Y218.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X33Y225.A5     net (fanout=8)        0.649   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X33Y225.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val1
    SLICE_X29Y228.SR     net (fanout=6)        0.627   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val
    SLICE_X29Y228.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt1_r<11>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt1_r_8
    -------------------------------------------------  ---------------------------
    Total                                      4.849ns (1.166ns logic, 3.683ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt1_r_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.849ns (Levels of Logic = 4)
  Clock Path Skew:      -0.066ns (1.542 - 1.608)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt1_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y194.AQ     Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X55Y194.A6     net (fanout=296)      0.300   ftop/dram0/memc_memc/rst
    SLICE_X55Y194.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].u_iob_dq/iserdes_q_r<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X39Y207.C6     net (fanout=10)       1.259   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X39Y207.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X31Y218.A6     net (fanout=8)        0.848   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X31Y218.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X33Y225.A5     net (fanout=8)        0.649   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X33Y225.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val1
    SLICE_X29Y228.SR     net (fanout=6)        0.627   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val
    SLICE_X29Y228.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt1_r<11>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt1_r_11
    -------------------------------------------------  ---------------------------
    Total                                      4.849ns (1.166ns logic, 3.683ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.874ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (1.567 - 1.608)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y194.AQ     Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X55Y194.A6     net (fanout=296)      0.300   ftop/dram0/memc_memc/rst
    SLICE_X55Y194.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].u_iob_dq/iserdes_q_r<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X39Y207.C6     net (fanout=10)       1.259   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X39Y207.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X35Y217.C6     net (fanout=8)        0.814   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X35Y217.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X19Y228.A6     net (fanout=5)        1.118   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_18
    SLICE_X19Y228.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv1
    SLICE_X23Y228.CE     net (fanout=11)       0.412   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/_n3773_inv
    SLICE_X23Y228.CLK    Tceck                 0.318   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_5
    -------------------------------------------------  ---------------------------
    Total                                      4.874ns (0.971ns logic, 3.903ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt1_r_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.849ns (Levels of Logic = 4)
  Clock Path Skew:      -0.066ns (1.542 - 1.608)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt1_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y194.AQ     Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X55Y194.A6     net (fanout=296)      0.300   ftop/dram0/memc_memc/rst
    SLICE_X55Y194.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].u_iob_dq/iserdes_q_r<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X39Y207.C6     net (fanout=10)       1.259   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X39Y207.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X31Y218.A6     net (fanout=8)        0.848   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X31Y218.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X33Y225.A5     net (fanout=8)        0.649   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X33Y225.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val1
    SLICE_X29Y228.SR     net (fanout=6)        0.627   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val
    SLICE_X29Y228.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt1_r<11>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt1_r_9
    -------------------------------------------------  ---------------------------
    Total                                      4.849ns (1.166ns logic, 3.683ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt1_r_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.849ns (Levels of Logic = 4)
  Clock Path Skew:      -0.066ns (1.542 - 1.608)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt1_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y194.AQ     Tcko                  0.381   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_32
    SLICE_X55Y194.A6     net (fanout=296)      0.300   ftop/dram0/memc_memc/rst
    SLICE_X55Y194.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].u_iob_dq/iserdes_q_r<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X39Y207.C6     net (fanout=10)       1.259   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X39Y207.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_13
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X31Y218.A6     net (fanout=8)        0.848   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_7
    SLICE_X31Y218.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_en_dqs_skew_r_inv1_0
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X33Y225.A5     net (fanout=8)        0.649   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rst_19
    SLICE_X33Y225.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val1
    SLICE_X29Y228.SR     net (fanout=6)        0.627   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_detect_edge_cnt0_r_val
    SLICE_X29Y228.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt1_r<11>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/detect_edge_cnt1_r_10
    -------------------------------------------------  ---------------------------
    Total                                      4.849ns (1.166ns logic, 3.683ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_136 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[22].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.060ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.055 - 0.046)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_136 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[22].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y176.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<139>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_136
    SLICE_X92Y176.AI     net (fanout=1)        0.049   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<136>
    SLICE_X92Y176.CLK    Tdh         (-Th)     0.087   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<133>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[22].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.060ns (0.011ns logic, 0.049ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise0_r_17 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise0_r_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise0_r_17 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise0_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y215.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise0_r_17
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise0_r_17
    SLICE_X12Y215.D6     net (fanout=1)        0.046   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise0_r_17
    SLICE_X12Y215.CLK    Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise0_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r[7][1]_old_sr_rise0_r[7][1]_equal_319_o21
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise0_r_7
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.021ns logic, 0.046ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/high_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/high_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.165ns (Levels of Logic = 2)
  Clock Path Skew:      0.107ns (0.756 - 0.649)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/high_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/high_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y199.BQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_pd<41>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/high_1
    SLICE_X121Y199.BX    net (fanout=2)        0.053   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_pd<39>
    SLICE_X121Y199.COUT  Tbxcy                 0.083   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_pd<41>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/Maccum_high_cy<3>
    SLICE_X121Y200.CIN   net (fanout=1)        0.000   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/Maccum_high_cy<3>
    SLICE_X121Y200.CLK   Tckcin      (-Th)     0.069   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_pd<45>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/Maccum_high_cy<7>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/high_4
    -------------------------------------------------  ---------------------------
    Total                                      0.165ns (0.112ns logic, 0.053ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_15 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall0_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.077ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.050 - 0.041)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_15 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall0_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y219.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_15
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_15
    SLICE_X10Y219.B6     net (fanout=5)        0.056   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_15
    SLICE_X10Y219.CLK    Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall0_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r[5][1]_pat_fall0[1][1]_equal_563_o<1>1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall0_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.077ns (0.021ns logic, 0.056ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_17 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise0_r_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.079ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.058 - 0.048)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_17 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise0_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y213.BMUX   Tshcko                0.129   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_rise0_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_17
    SLICE_X12Y213.DX     net (fanout=5)        0.063   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_17
    SLICE_X12Y213.CLK    Tckdi       (-Th)     0.113   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise0_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise0_r_17
    -------------------------------------------------  ---------------------------
    Total                                      0.079ns (0.016ns logic, 0.063ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_done_state_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_incdec_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_done_state_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_incdec_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y201.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_pd<73>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_done_state_r_1
    SLICE_X96Y201.A6     net (fanout=5)        0.059   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_pd<71>
    SLICE_X96Y201.CLK    Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_incdec_done
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_incdec_done_next<3>1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_incdec_done
    -------------------------------------------------  ---------------------------
    Total                                      0.081ns (0.022ns logic, 0.059ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_timer_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_timer_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.080ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.061 - 0.050)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_timer_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_timer_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y228.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_timer_r<0>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_timer_r_0
    SLICE_X50Y228.D6     net (fanout=5)        0.059   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_timer_r<0>
    SLICE_X50Y228.CLK    Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_timer_r<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/Mcount_periodic_rd_generation.periodic_rd_timer_r_xor<1>11
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/periodic_rd_generation.periodic_rd_timer_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.080ns (0.021ns logic, 0.059ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_16 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise0_r_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.058 - 0.048)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_16 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise0_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y213.AMUX   Tshcko                0.130   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_rise0_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_16
    SLICE_X12Y213.CX     net (fanout=5)        0.064   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_16
    SLICE_X12Y213.CLK    Tckdi       (-Th)     0.113   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_match_rise0_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/prev_sr_rise0_r_16
    -------------------------------------------------  ---------------------------
    Total                                      0.081ns (0.017ns logic, 0.064ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.531 - 0.494)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y200.CQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r_4
    SLICE_X64Y200.CX     net (fanout=2)        0.100   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r<4>
    SLICE_X64Y200.CLK    Tckdi       (-Th)     0.089   ftop/dram0/memc_memc_dbg_wr_calib_clk_delay<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_4
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.009ns logic, 0.100ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.531 - 0.494)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y200.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r_2
    SLICE_X64Y200.AX     net (fanout=2)        0.100   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r<2>
    SLICE_X64Y200.CLK    Tckdi       (-Th)     0.089   ftop/dram0/memc_memc_dbg_wr_calib_clk_delay<5>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.009ns logic, 0.100ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_30 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[47].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.524 - 0.490)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_30 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[47].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y186.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<91>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_30
    SLICE_X68Y186.AI     net (fanout=1)        0.096   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1<30>
    SLICE_X68Y186.CLK    Tdh         (-Th)     0.087   ftop/dram0/memc_memc/u_memc_ui_top/wr_data_mask<27>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[47].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.107ns (0.011ns logic, 0.096ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/high_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/high_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 2)
  Clock Path Skew:      0.107ns (0.756 - 0.649)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/high_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/high_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y199.BQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_pd<41>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/high_1
    SLICE_X121Y199.BX    net (fanout=2)        0.053   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_pd<39>
    SLICE_X121Y199.COUT  Tbxcy                 0.083   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_pd<41>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/Maccum_high_cy<3>
    SLICE_X121Y200.CIN   net (fanout=1)        0.000   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/Maccum_high_cy<3>
    SLICE_X121Y200.CLK   Tckcin      (-Th)     0.054   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_pd<45>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/Maccum_high_cy<7>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/high_6
    -------------------------------------------------  ---------------------------
    Total                                      0.180ns (0.127ns logic, 0.053ns route)
                                                       (70.6% logic, 29.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_206 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[34].RAM32M0_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.508 - 0.474)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_206 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[34].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y182.CQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<207>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_206
    SLICE_X88Y182.BI     net (fanout=1)        0.096   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<206>
    SLICE_X88Y182.CLK    Tdh         (-Th)     0.086   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<205>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[34].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.012ns logic, 0.096ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_14 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.511 - 0.477)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_14 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y184.CQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<15>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_14
    SLICE_X88Y184.BI     net (fanout=1)        0.096   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<14>
    SLICE_X88Y184.CLK    Tdh         (-Th)     0.086   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<13>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.012ns logic, 0.096ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_16 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.511 - 0.477)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_16 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y185.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<19>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_16
    SLICE_X88Y184.AI     net (fanout=1)        0.101   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<16>
    SLICE_X88Y184.CLK    Tdh         (-Th)     0.087   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<13>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.011ns logic, 0.101ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/enable_wrlvl_cnt_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/enable_wrlvl_cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.090ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/enable_wrlvl_cnt_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/enable_wrlvl_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y206.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/enable_wrlvl_cnt<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/enable_wrlvl_cnt_1
    SLICE_X64Y206.A6     net (fanout=7)        0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/enable_wrlvl_cnt<1>
    SLICE_X64Y206.CLK    Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/enable_wrlvl_cnt<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/Mcount_enable_wrlvl_cnt_xor<4>11
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/enable_wrlvl_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      0.090ns (0.022ns logic, 0.068ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_18 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.513 - 0.477)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_18 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y185.CQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<19>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_18
    SLICE_X88Y186.CI     net (fanout=1)        0.101   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<18>
    SLICE_X88Y186.CLK    Tdh         (-Th)     0.085   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<19>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.013ns logic, 0.101ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.453 - 0.415)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y219.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<24>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r
    SLICE_X34Y218.DX     net (fanout=3)        0.109   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_rdlvl<24>
    SLICE_X34Y218.CLK    Tckdi       (-Th)     0.089   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_done_r
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.009ns logic, 0.109ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/high_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/high_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.187ns (Levels of Logic = 2)
  Clock Path Skew:      0.107ns (0.756 - 0.649)
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/high_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/high_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y199.BQ    Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_pd<41>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/high_1
    SLICE_X121Y199.BX    net (fanout=2)        0.053   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_pd<39>
    SLICE_X121Y199.COUT  Tbxcy                 0.083   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_pd<41>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/Maccum_high_cy<3>
    SLICE_X121Y200.CIN   net (fanout=1)        0.000   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/Maccum_high_cy<3>
    SLICE_X121Y200.CLK   Tckcin      (-Th)     0.047   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_pd<45>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/Maccum_high_cy<7>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/high_5
    -------------------------------------------------  ---------------------------
    Total                                      0.187ns (0.134ns logic, 0.053ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maintenance_request.new_maint_rank_r (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maint_req_r_lcl (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.082ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc_tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maintenance_request.new_maint_rank_r to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maint_req_r_lcl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y227.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maintenance_request.new_maint_rank_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maintenance_request.new_maint_rank_r
    SLICE_X63Y227.A5     net (fanout=2)        0.066   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maintenance_request.new_maint_rank_r
    SLICE_X63Y227.CLK    Tah         (-Th)     0.082   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maintenance_request.new_maint_rank_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maintenance_request.new_maint_rank_r_rt
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maint_req_r_lcl
    -------------------------------------------------  ---------------------------
    Total                                      0.082ns (0.016ns logic, 0.066ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMA/CLK
  Location pin: SLICE_X4Y170.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMA/CLK
  Location pin: SLICE_X4Y170.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMA_D1/CLK
  Location pin: SLICE_X4Y170.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMA_D1/CLK
  Location pin: SLICE_X4Y170.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMB/CLK
  Location pin: SLICE_X4Y170.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMB/CLK
  Location pin: SLICE_X4Y170.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMB_D1/CLK
  Location pin: SLICE_X4Y170.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMB_D1/CLK
  Location pin: SLICE_X4Y170.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMC/CLK
  Location pin: SLICE_X4Y170.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMC/CLK
  Location pin: SLICE_X4Y170.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMC_D1/CLK
  Location pin: SLICE_X4Y170.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMC_D1/CLK
  Location pin: SLICE_X4Y170.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMD/CLK
  Location pin: SLICE_X4Y170.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMD/CLK
  Location pin: SLICE_X4Y170.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMD_D1/CLK
  Location pin: SLICE_X4Y170.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<89>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem15_RAMD_D1/CLK
  Location pin: SLICE_X4Y170.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<95>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem16_RAMA/CLK
  Location pin: SLICE_X4Y172.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<95>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem16_RAMA/CLK
  Location pin: SLICE_X4Y172.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<95>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem16_RAMA_D1/CLK
  Location pin: SLICE_X4Y172.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<95>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem16_RAMA_D1/CLK
  Location pin: SLICE_X4Y172.CLK
  Clock network: ftop/dram0/memc_memc_tb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = 
PERIOD TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" 
TS_SYS0CLK * 2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" TS_SYS0CLK * 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.071ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 997.500ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_clk_wr_i = PERIOD TIMEGRP         
"ftop_dram0_memc_memc_clk_wr_i" TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.230ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.730ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      0.995ns (Levels of Logic = 1)
  Clock Path Delay:     1.250ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.369   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X91Y41.DX      net (fanout=1)        0.622   gmii_rxd_7_IBUF
    SLICE_X91Y41.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      0.995ns (0.373ns logic, 0.622ns route)
                                                       (37.5% logic, 62.5% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X91Y41.CLK     net (fanout=48)       0.335   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.250ns (0.774ns logic, 0.476ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.549ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.544ns (Levels of Logic = 1)
  Clock Path Delay:     2.470ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.669   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X91Y41.DX      net (fanout=1)        1.014   gmii_rxd_7_IBUF
    SLICE_X91Y41.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.544ns (0.530ns logic, 1.014ns route)
                                                       (34.3% logic, 65.7% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X91Y41.CLK     net (fanout=48)       0.859   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.470ns (1.227ns logic, 1.243ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.188ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.688ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.037ns (Levels of Logic = 1)
  Clock Path Delay:     1.250ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.374   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X91Y41.CX      net (fanout=1)        0.659   gmii_rxd_6_IBUF
    SLICE_X91Y41.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.037ns (0.378ns logic, 0.659ns route)
                                                       (36.5% logic, 63.5% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X91Y41.CLK     net (fanout=48)       0.335   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.250ns (0.774ns logic, 0.476ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.637ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.632ns (Levels of Logic = 1)
  Clock Path Delay:     2.470ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.672   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X91Y41.CX      net (fanout=1)        1.099   gmii_rxd_6_IBUF
    SLICE_X91Y41.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.632ns (0.533ns logic, 1.099ns route)
                                                       (32.7% logic, 67.3% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X91Y41.CLK     net (fanout=48)       0.859   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.470ns (1.227ns logic, 1.243ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.224ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.724ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.001ns (Levels of Logic = 1)
  Clock Path Delay:     1.250ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.390   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X91Y41.BX      net (fanout=1)        0.607   gmii_rxd_5_IBUF
    SLICE_X91Y41.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.001ns (0.394ns logic, 0.607ns route)
                                                       (39.4% logic, 60.6% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X91Y41.CLK     net (fanout=48)       0.335   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.250ns (0.774ns logic, 0.476ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.553ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.548ns (Levels of Logic = 1)
  Clock Path Delay:     2.470ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.686   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X91Y41.BX      net (fanout=1)        1.001   gmii_rxd_5_IBUF
    SLICE_X91Y41.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.548ns (0.547ns logic, 1.001ns route)
                                                       (35.3% logic, 64.7% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X91Y41.CLK     net (fanout=48)       0.859   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.470ns (1.227ns logic, 1.243ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.290ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.790ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      0.935ns (Levels of Logic = 1)
  Clock Path Delay:     1.250ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.433   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X91Y41.AX      net (fanout=1)        0.498   gmii_rxd_4_IBUF
    SLICE_X91Y41.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      0.935ns (0.437ns logic, 0.498ns route)
                                                       (46.7% logic, 53.3% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X91Y41.CLK     net (fanout=48)       0.335   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.250ns (0.774ns logic, 0.476ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.442ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.437ns (Levels of Logic = 1)
  Clock Path Delay:     2.470ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.723   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X91Y41.AX      net (fanout=1)        0.853   gmii_rxd_4_IBUF
    SLICE_X91Y41.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.437ns (0.584ns logic, 0.853ns route)
                                                       (40.6% logic, 59.4% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X91Y41.CLK     net (fanout=48)       0.859   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.470ns (1.227ns logic, 1.243ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.283ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.783ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      0.988ns (Levels of Logic = 1)
  Clock Path Delay:     1.296ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.435   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X88Y38.DX      net (fanout=1)        0.558   gmii_rxd_3_IBUF
    SLICE_X88Y38.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      0.988ns (0.430ns logic, 0.558ns route)
                                                       (43.5% logic, 56.5% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X88Y38.CLK     net (fanout=48)       0.381   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.296ns (0.774ns logic, 0.522ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.462ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.509ns (Levels of Logic = 1)
  Clock Path Delay:     2.522ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.725   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X88Y38.DX      net (fanout=1)        0.952   gmii_rxd_3_IBUF
    SLICE_X88Y38.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.509ns (0.557ns logic, 0.952ns route)
                                                       (36.9% logic, 63.1% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X88Y38.CLK     net (fanout=48)       0.911   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.522ns (1.227ns logic, 1.295ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.379ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.879ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      0.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.296ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.375   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X88Y38.CX      net (fanout=1)        0.522   gmii_rxd_2_IBUF
    SLICE_X88Y38.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      0.892ns (0.370ns logic, 0.522ns route)
                                                       (41.5% logic, 58.5% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X88Y38.CLK     net (fanout=48)       0.381   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.296ns (0.774ns logic, 0.522ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.351ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.398ns (Levels of Logic = 1)
  Clock Path Delay:     2.522ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.673   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X88Y38.CX      net (fanout=1)        0.893   gmii_rxd_2_IBUF
    SLICE_X88Y38.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (0.505ns logic, 0.893ns route)
                                                       (36.1% logic, 63.9% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X88Y38.CLK     net (fanout=48)       0.911   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.522ns (1.227ns logic, 1.295ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.344ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.844ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      0.927ns (Levels of Logic = 1)
  Clock Path Delay:     1.296ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.381   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X88Y38.BX      net (fanout=1)        0.551   gmii_rxd_1_IBUF
    SLICE_X88Y38.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.376ns logic, 0.551ns route)
                                                       (40.6% logic, 59.4% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X88Y38.CLK     net (fanout=48)       0.381   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.296ns (0.774ns logic, 0.522ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.385ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.432ns (Levels of Logic = 1)
  Clock Path Delay:     2.522ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.678   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X88Y38.BX      net (fanout=1)        0.922   gmii_rxd_1_IBUF
    SLICE_X88Y38.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.432ns (0.510ns logic, 0.922ns route)
                                                       (35.6% logic, 64.4% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X88Y38.CLK     net (fanout=48)       0.911   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.522ns (1.227ns logic, 1.295ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.384ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.884ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      0.887ns (Levels of Logic = 1)
  Clock Path Delay:     1.296ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.435   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X88Y38.AX      net (fanout=1)        0.457   gmii_rxd_0_IBUF
    SLICE_X88Y38.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      0.887ns (0.430ns logic, 0.457ns route)
                                                       (48.5% logic, 51.5% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X88Y38.CLK     net (fanout=48)       0.381   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.296ns (0.774ns logic, 0.522ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.287ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.334ns (Levels of Logic = 1)
  Clock Path Delay:     2.522ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.725   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X88Y38.AX      net (fanout=1)        0.777   gmii_rxd_0_IBUF
    SLICE_X88Y38.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.334ns (0.557ns logic, 0.777ns route)
                                                       (41.8% logic, 58.2% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X88Y38.CLK     net (fanout=48)       0.911   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.522ns (1.227ns logic, 1.295ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.254ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.754ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.016ns (Levels of Logic = 1)
  Clock Path Delay:     1.295ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.425   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X89Y31.AX      net (fanout=1)        0.587   gmii_rx_dv_IBUF
    SLICE_X89Y31.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.016ns (0.429ns logic, 0.587ns route)
                                                       (42.2% logic, 57.8% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X89Y31.CLK     net (fanout=48)       0.380   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.295ns (0.774ns logic, 0.521ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.524ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.568ns (Levels of Logic = 1)
  Clock Path Delay:     2.519ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.716   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X89Y31.AX      net (fanout=1)        0.991   gmii_rx_dv_IBUF
    SLICE_X89Y31.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.568ns (0.577ns logic, 0.991ns route)
                                                       (36.8% logic, 63.2% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X89Y31.CLK     net (fanout=48)       0.908   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.519ns (1.227ns logic, 1.292ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.432ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.932ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      0.839ns (Levels of Logic = 1)
  Clock Path Delay:     1.296ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.393   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X91Y37.DX      net (fanout=1)        0.442   gmii_rx_er_IBUF
    SLICE_X91Y37.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.397ns logic, 0.442ns route)
                                                       (47.3% logic, 52.7% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X91Y37.CLK     net (fanout=48)       0.381   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.296ns (0.774ns logic, 0.522ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.263ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.311ns (Levels of Logic = 1)
  Clock Path Delay:     2.523ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.689   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X91Y37.DX      net (fanout=1)        0.761   gmii_rx_er_IBUF
    SLICE_X91Y37.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      1.311ns (0.550ns logic, 0.761ns route)
                                                       (42.0% logic, 58.0% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X91Y37.CLK     net (fanout=48)       0.912   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (1.227ns logic, 1.296ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<7>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<6>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<5>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<4>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<3>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<2>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<1>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<0>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_en" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_er" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 1 path analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.108ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.450ns
  Arrival 1:            2.658ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Arrival 2:            2.505ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.189ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |      5.000ns|      4.881ns|      5.130ns|            0|            5|        91995|        75760|
| TS_ftop_dram0_memc_memc_u_infr|      5.000ns|      5.130ns|          N/A|            5|            0|        75760|            0|
| astructure_clk_pll            |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_u_infr|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| astructure_clk_mem_pll        |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_clk_wr|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| _i                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCICLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCICLK                      |      4.000ns|      1.538ns|      4.392ns|            0|           99|            0|     12130285|
| TS_CLK_125                    |      8.000ns|      8.784ns|          N/A|           91|            0|     12110988|            0|
| TS_CLK_250                    |      4.000ns|      4.049ns|          N/A|            8|            0|        19297|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |   -0.254(R)|      FAST  |    0.976(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rx_er  |   -0.432(R)|      FAST  |    1.237(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<0> |   -0.384(R)|      FAST  |    1.213(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<1> |   -0.344(R)|      FAST  |    1.115(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<2> |   -0.379(R)|      FAST  |    1.149(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<3> |   -0.283(R)|      FAST  |    1.038(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<4> |   -0.290(R)|      FAST  |    1.058(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<5> |   -0.224(R)|      FAST  |    0.947(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<6> |   -0.188(R)|      FAST  |    0.863(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<7> |   -0.230(R)|      FAST  |    0.951(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    4.665|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    5.130|         |         |         |
sys0_clkp      |    5.130|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    5.130|         |         |         |
sys0_clkp      |    5.130|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    6.970|         |         |         |
sys1_clkp      |    6.970|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    6.970|         |         |         |
sys1_clkp      |    6.970|         |         |         |
---------------+---------+---------+---------+---------+

COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.721; Ideal Clock Offset To Actual Clock 0.410; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<7>       |   -0.230(R)|      FAST  |    0.951(R)|      SLOW  |    0.730|    1.549|       -0.410|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.230|         -  |       0.951|         -  |    0.730|    1.549|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.675; Ideal Clock Offset To Actual Clock 0.475; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<6>       |   -0.188(R)|      FAST  |    0.863(R)|      SLOW  |    0.688|    1.637|       -0.475|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.188|         -  |       0.863|         -  |    0.688|    1.637|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.723; Ideal Clock Offset To Actual Clock 0.415; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<5>       |   -0.224(R)|      FAST  |    0.947(R)|      SLOW  |    0.724|    1.553|       -0.415|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.224|         -  |       0.947|         -  |    0.724|    1.553|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.768; Ideal Clock Offset To Actual Clock 0.326; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<4>       |   -0.290(R)|      FAST  |    1.058(R)|      SLOW  |    0.790|    1.442|       -0.326|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.290|         -  |       1.058|         -  |    0.790|    1.442|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.755; Ideal Clock Offset To Actual Clock 0.339; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<3>       |   -0.283(R)|      FAST  |    1.038(R)|      SLOW  |    0.783|    1.462|       -0.339|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.283|         -  |       1.038|         -  |    0.783|    1.462|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.770; Ideal Clock Offset To Actual Clock 0.236; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<2>       |   -0.379(R)|      FAST  |    1.149(R)|      SLOW  |    0.879|    1.351|       -0.236|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.379|         -  |       1.149|         -  |    0.879|    1.351|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.771; Ideal Clock Offset To Actual Clock 0.271; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<1>       |   -0.344(R)|      FAST  |    1.115(R)|      SLOW  |    0.844|    1.385|       -0.271|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.344|         -  |       1.115|         -  |    0.844|    1.385|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.829; Ideal Clock Offset To Actual Clock 0.201; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<0>       |   -0.384(R)|      FAST  |    1.213(R)|      SLOW  |    0.884|    1.287|       -0.201|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.384|         -  |       1.213|         -  |    0.884|    1.287|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.722; Ideal Clock Offset To Actual Clock 0.385; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |   -0.254(R)|      FAST  |    0.976(R)|      SLOW  |    0.754|    1.524|       -0.385|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.254|         -  |       0.976|         -  |    0.754|    1.524|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.805; Ideal Clock Offset To Actual Clock 0.165; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_er        |   -0.432(R)|      FAST  |    1.237(R)|      SLOW  |    0.932|    1.263|       -0.165|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.432|         -  |       1.237|         -  |    0.932|    1.263|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 104  Score: 19449  (Setup/Max: 19394, Hold: 55)

Constraints cover 12307634 paths, 0 nets, and 214068 connections

Design statistics:
   Minimum period:   8.784ns{1}   (Maximum frequency: 113.843MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 26 16:01:54 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1653 MB



