# FPGA开发中一些有用的tcl脚本
# Useful tcl scripts in FPGA development


## lint_check.tcl
1. * 使用vivado自带的工具检测仓库下所有verilog，vhdl，systemverilog代码有没有语法错误
   * Use the built-in tool of vivado to check if there are any syntax errors in all verilog, vhdl, systemverilog code in the repository

2. * 在CI/CD中可作为第一级，十分有用
    * Can be used as the first level in CI/CD, very useful
