#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Aug 28 15:31:51 2021
# Process ID: 181660
# Current directory: /home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/runs
# Command line: vivado -mode tcl
# Log file: /home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/runs/vivado.log
# Journal file: /home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/runs/vivado.jou
#-----------------------------------------------------------
source build.tcl 
# set BUILD_DATE [ clock format [ clock seconds ] -format %m%d%Y ]
# set BUILD_TIME [ clock format [ clock seconds ] -format %H%M%S ]
# set PROJ_NM "led_test_nonProject"
# set PROJ_DIR "./$PROJ_NM"
# set PART_NM "xczu9eg-ffvb1156-2-e"
# set_part $PART_NM
INFO: [Coretcl 2-1500] The part has been set to 'xczu9eg-ffvb1156-2-e' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_vhdl ../rtl/top_level.vhd
# read_xdc ../rtl/const.xdc
# synth_design -top turnOn_Leds -part xczu9eg-ffvb1156-2-e
Command: synth_design -top turnOn_Leds -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 181693 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2296.254 ; gain = 0.000 ; free physical = 46320 ; free virtual = 56810
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'turnOn_Leds' [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/rtl/top_level.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'turnOn_Leds' (1#1) [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/rtl/top_level.vhd:22]
WARNING: [Synth 8-3330] design turnOn_Leds has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2296.254 ; gain = 0.000 ; free physical = 46342 ; free virtual = 56833
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2296.254 ; gain = 0.000 ; free physical = 46338 ; free virtual = 56829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2296.254 ; gain = 0.000 ; free physical = 46338 ; free virtual = 56829
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/rtl/const.xdc]
Finished Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/rtl/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/rtl/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/turnOn_Leds_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/turnOn_Leds_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2375.160 ; gain = 0.000 ; free physical = 46260 ; free virtual = 56750
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2375.160 ; gain = 0.000 ; free physical = 46260 ; free virtual = 56750
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2375.160 ; gain = 78.906 ; free physical = 46319 ; free virtual = 56810
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2375.160 ; gain = 78.906 ; free physical = 46319 ; free virtual = 56810
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2375.160 ; gain = 78.906 ; free physical = 46319 ; free virtual = 56809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2375.160 ; gain = 78.906 ; free physical = 46319 ; free virtual = 56809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design turnOn_Leds has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2375.160 ; gain = 78.906 ; free physical = 46318 ; free virtual = 56811
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 2827.832 ; gain = 531.578 ; free physical = 45814 ; free virtual = 56306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 2827.832 ; gain = 531.578 ; free physical = 45814 ; free virtual = 56306
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 2837.848 ; gain = 541.594 ; free physical = 45813 ; free virtual = 56304
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 2851.723 ; gain = 555.469 ; free physical = 45813 ; free virtual = 56304
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 2851.723 ; gain = 555.469 ; free physical = 45813 ; free virtual = 56304
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 2851.723 ; gain = 555.469 ; free physical = 45813 ; free virtual = 56304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 2851.723 ; gain = 555.469 ; free physical = 45813 ; free virtual = 56304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 2851.723 ; gain = 555.469 ; free physical = 45813 ; free virtual = 56304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 2851.723 ; gain = 555.469 ; free physical = 45813 ; free virtual = 56304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |IBUF |     5|
|2     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    10|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 2851.723 ; gain = 555.469 ; free physical = 45813 ; free virtual = 56304
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 2851.723 ; gain = 476.562 ; free physical = 45853 ; free virtual = 56345
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 2851.730 ; gain = 555.469 ; free physical = 45853 ; free virtual = 56345
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/rtl/const.xdc]
Finished Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/rtl/const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2888.410 ; gain = 0.000 ; free physical = 45789 ; free virtual = 56281
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:55 . Memory (MB): peak = 2888.410 ; gain = 1501.113 ; free physical = 45879 ; free virtual = 56371
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2928.430 ; gain = 40.020 ; free physical = 45879 ; free virtual = 56370

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:01 . Memory (MB): peak = 2963.242 ; gain = 34.812 ; free physical = 45788 ; free virtual = 56280

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.117 ; gain = 0.000 ; free physical = 45691 ; free virtual = 56182
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.117 ; gain = 0.000 ; free physical = 45691 ; free virtual = 56182
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.117 ; gain = 0.000 ; free physical = 45691 ; free virtual = 56182
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.117 ; gain = 0.000 ; free physical = 45691 ; free virtual = 56182
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.117 ; gain = 0.000 ; free physical = 45691 ; free virtual = 56182
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3068.117 ; gain = 0.000 ; free physical = 45691 ; free virtual = 56182
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.117 ; gain = 0.000 ; free physical = 45691 ; free virtual = 56182
Ending Logic Optimization Task | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3068.117 ; gain = 0.000 ; free physical = 45691 ; free virtual = 56182

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.117 ; gain = 0.000 ; free physical = 45690 ; free virtual = 56182

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.117 ; gain = 0.000 ; free physical = 45690 ; free virtual = 56182

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.117 ; gain = 0.000 ; free physical = 45690 ; free virtual = 56182
Ending Netlist Obfuscation Task | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.117 ; gain = 0.000 ; free physical = 45690 ; free virtual = 56182
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design 
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3155.930 ; gain = 0.000 ; free physical = 45683 ; free virtual = 56174
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 142c9fd8a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3155.930 ; gain = 0.000 ; free physical = 45683 ; free virtual = 56174
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3155.930 ; gain = 0.000 ; free physical = 45683 ; free virtual = 56174

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 142c9fd8a

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3179.941 ; gain = 24.012 ; free physical = 45672 ; free virtual = 56163

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 157acc2bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3179.941 ; gain = 24.012 ; free physical = 45664 ; free virtual = 56155

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 157acc2bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3179.941 ; gain = 24.012 ; free physical = 45664 ; free virtual = 56155
Phase 1 Placer Initialization | Checksum: 157acc2bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3179.941 ; gain = 24.012 ; free physical = 45664 ; free virtual = 56155

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3179.941 ; gain = 0.000 ; free physical = 45664 ; free virtual = 56155
Phase 2 Final Placement Cleanup | Checksum: 157acc2bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3179.941 ; gain = 24.012 ; free physical = 45664 ; free virtual = 56155
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 142c9fd8a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3179.941 ; gain = 24.012 ; free physical = 45664 ; free virtual = 56155
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: cbe0b3d9 ConstDB: 0 ShapeSum: 76e949b1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f002088f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 3542.684 ; gain = 346.031 ; free physical = 45418 ; free virtual = 55909
Post Restoration Checksum: NetGraph: 258d5176 NumContArr: ca74b719 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: f002088f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 3582.719 ; gain = 386.066 ; free physical = 45360 ; free virtual = 55851

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f002088f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 3582.719 ; gain = 386.066 ; free physical = 45360 ; free virtual = 55851

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: f002088f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 3622.047 ; gain = 425.395 ; free physical = 45352 ; free virtual = 55844
Phase 2 Router Initialization | Checksum: f002088f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 3622.047 ; gain = 425.395 ; free physical = 45352 ; free virtual = 55843

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 6d441a06

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 3623.051 ; gain = 426.398 ; free physical = 45330 ; free virtual = 55822

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 6d441a06

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 3623.051 ; gain = 426.398 ; free physical = 45330 ; free virtual = 55822
Phase 4 Rip-up And Reroute | Checksum: 6d441a06

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 3623.051 ; gain = 426.398 ; free physical = 45330 ; free virtual = 55822

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 6d441a06

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 3623.051 ; gain = 426.398 ; free physical = 45338 ; free virtual = 55830

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 6d441a06

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 3623.051 ; gain = 426.398 ; free physical = 45338 ; free virtual = 55830
Phase 6 Post Hold Fix | Checksum: 6d441a06

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 3623.051 ; gain = 426.398 ; free physical = 45338 ; free virtual = 55830

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00066544 %
  Global Horizontal Routing Utilization  = 0.000165739 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 7.51174%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0.947867%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 1.92308%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 0.961538%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 6d441a06

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3623.051 ; gain = 426.398 ; free physical = 45335 ; free virtual = 55827

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 6d441a06

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3623.051 ; gain = 426.398 ; free physical = 45334 ; free virtual = 55826

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 6d441a06

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3623.051 ; gain = 426.398 ; free physical = 45334 ; free virtual = 55826
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3623.051 ; gain = 426.398 ; free physical = 45410 ; free virtual = 55901

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3623.051 ; gain = 443.109 ; free physical = 45410 ; free virtual = 55901
can't read "WNS": no such variable
    while executing
"write_debug_probes -force $PROJ_DIR/${PROJ_NM}_${BUILD_DATE}_${BUILD_TIME}_${WNS}ns.ltx"
    (file "build.tcl" line 42)
source build.tcl
# set BUILD_DATE [ clock format [ clock seconds ] -format %m%d%Y ]
# set BUILD_TIME [ clock format [ clock seconds ] -format %H%M%S ]
# set PROJ_NM "led_test_nonProject"
# set PROJ_DIR "./$PROJ_NM"
# set PART_NM "xczu9eg-ffvb1156-2-e"
# set_part $PART_NM
INFO: [Coretcl 2-1500] The part has been set to 'xczu9eg-ffvb1156-2-e' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_vhdl ../rtl/top_level.vhd
WARNING: [filemgmt 56-12] File '/home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/rtl/top_level.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_xdc ../rtl/const.xdc
WARNING: [filemgmt 56-128] File '/home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/rtl/const.xdc' is already in the project and will not be added again
Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/rtl/const.xdc]
Finished Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/rtl/const.xdc]
# synth_design -top turnOn_Leds -part xczu9eg-ffvb1156-2-e
Command: synth_design -top turnOn_Leds -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 182068 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3623.051 ; gain = 0.000 ; free physical = 45333 ; free virtual = 55844
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'turnOn_Leds' [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/rtl/top_level.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'turnOn_Leds' (1#1) [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/rtl/top_level.vhd:22]
WARNING: [Synth 8-3330] design turnOn_Leds has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3623.051 ; gain = 0.000 ; free physical = 45355 ; free virtual = 55866
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3623.051 ; gain = 0.000 ; free physical = 45354 ; free virtual = 55866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3623.051 ; gain = 0.000 ; free physical = 45354 ; free virtual = 55866
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/rtl/const.xdc]
Finished Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/rtl/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/rtl/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/turnOn_Leds_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/turnOn_Leds_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3655.066 ; gain = 0.000 ; free physical = 45315 ; free virtual = 55826
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3655.066 ; gain = 0.000 ; free physical = 45315 ; free virtual = 55826
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3655.066 ; gain = 32.016 ; free physical = 45354 ; free virtual = 55865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3655.066 ; gain = 32.016 ; free physical = 45354 ; free virtual = 55865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3655.066 ; gain = 32.016 ; free physical = 45354 ; free virtual = 55865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3655.066 ; gain = 32.016 ; free physical = 45354 ; free virtual = 55865
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design turnOn_Leds has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3655.066 ; gain = 32.016 ; free physical = 45357 ; free virtual = 55868
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3655.066 ; gain = 32.016 ; free physical = 45343 ; free virtual = 55854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3655.066 ; gain = 32.016 ; free physical = 45343 ; free virtual = 55854
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3655.066 ; gain = 32.016 ; free physical = 45342 ; free virtual = 55853
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3655.066 ; gain = 32.016 ; free physical = 45341 ; free virtual = 55852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3655.066 ; gain = 32.016 ; free physical = 45341 ; free virtual = 55852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3655.066 ; gain = 32.016 ; free physical = 45341 ; free virtual = 55852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3655.066 ; gain = 32.016 ; free physical = 45341 ; free virtual = 55852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3655.066 ; gain = 32.016 ; free physical = 45341 ; free virtual = 55852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3655.066 ; gain = 32.016 ; free physical = 45341 ; free virtual = 55852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |IBUF |     5|
|2     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    10|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3655.066 ; gain = 32.016 ; free physical = 45341 ; free virtual = 55853
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3655.066 ; gain = 0.000 ; free physical = 45357 ; free virtual = 55868
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3655.066 ; gain = 32.016 ; free physical = 45357 ; free virtual = 55868
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/rtl/const.xdc]
Finished Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/rtl/const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3655.066 ; gain = 0.000 ; free physical = 45667 ; free virtual = 56178
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3655.066 ; gain = 32.016 ; free physical = 45756 ; free virtual = 56268
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3655.066 ; gain = 0.000 ; free physical = 45755 ; free virtual = 56267

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:01 . Memory (MB): peak = 3655.066 ; gain = 0.000 ; free physical = 45690 ; free virtual = 56201

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3655.066 ; gain = 0.000 ; free physical = 45598 ; free virtual = 56109
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3655.066 ; gain = 0.000 ; free physical = 45598 ; free virtual = 56109
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3655.066 ; gain = 0.000 ; free physical = 45598 ; free virtual = 56109
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3655.066 ; gain = 0.000 ; free physical = 45598 ; free virtual = 56109
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3655.066 ; gain = 0.000 ; free physical = 45598 ; free virtual = 56109
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3655.066 ; gain = 0.000 ; free physical = 45598 ; free virtual = 56109
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3655.066 ; gain = 0.000 ; free physical = 45598 ; free virtual = 56109
Ending Logic Optimization Task | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3655.066 ; gain = 0.000 ; free physical = 45598 ; free virtual = 56109

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3655.066 ; gain = 0.000 ; free physical = 45598 ; free virtual = 56109

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3655.066 ; gain = 0.000 ; free physical = 45598 ; free virtual = 56109

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3655.066 ; gain = 0.000 ; free physical = 45598 ; free virtual = 56109
Ending Netlist Obfuscation Task | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3655.066 ; gain = 0.000 ; free physical = 45598 ; free virtual = 56109
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design 
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3663.070 ; gain = 0.000 ; free physical = 45595 ; free virtual = 56106
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 142c9fd8a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3663.070 ; gain = 0.000 ; free physical = 45595 ; free virtual = 56106
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3663.070 ; gain = 0.000 ; free physical = 45595 ; free virtual = 56106

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 142c9fd8a

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3679.078 ; gain = 16.008 ; free physical = 45586 ; free virtual = 56097

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 157acc2bb

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3679.078 ; gain = 16.008 ; free physical = 45585 ; free virtual = 56096

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 157acc2bb

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3679.078 ; gain = 16.008 ; free physical = 45585 ; free virtual = 56096
Phase 1 Placer Initialization | Checksum: 157acc2bb

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3679.078 ; gain = 16.008 ; free physical = 45585 ; free virtual = 56096

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45585 ; free virtual = 56096
Phase 2 Final Placement Cleanup | Checksum: 157acc2bb

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3679.078 ; gain = 16.008 ; free physical = 45585 ; free virtual = 56096
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 142c9fd8a

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3679.078 ; gain = 16.008 ; free physical = 45585 ; free virtual = 56096
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: cbe0b3d9 ConstDB: 0 ShapeSum: 76e949b1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f002088f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45368 ; free virtual = 55879
Post Restoration Checksum: NetGraph: 258d5176 NumContArr: ca74b719 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: f002088f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45310 ; free virtual = 55822

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f002088f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45310 ; free virtual = 55822

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: f002088f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45304 ; free virtual = 55815
Phase 2 Router Initialization | Checksum: f002088f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45304 ; free virtual = 55815

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 6d441a06

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45285 ; free virtual = 55796

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 6d441a06

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45285 ; free virtual = 55796
Phase 4 Rip-up And Reroute | Checksum: 6d441a06

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45285 ; free virtual = 55796

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 6d441a06

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45288 ; free virtual = 55799

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 6d441a06

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45288 ; free virtual = 55799
Phase 6 Post Hold Fix | Checksum: 6d441a06

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45288 ; free virtual = 55799

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00066544 %
  Global Horizontal Routing Utilization  = 0.000165739 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 7.51174%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0.947867%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 1.92308%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 0.961538%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 6d441a06

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45285 ; free virtual = 55796

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 6d441a06

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45284 ; free virtual = 55795

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 6d441a06

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45284 ; free virtual = 55795
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45363 ; free virtual = 55874

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45363 ; free virtual = 55874
# set WNS [get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]]
# puts "Post Route WNS = $WNS"
Post Route WNS = 
# write_debug_probes -force $PROJ_DIR/${PROJ_NM}_${BUILD_DATE}_${BUILD_TIME}_${WNS}ns.ltx
INFO: [Chipscope 16-244] No debug cores were found in this design.
# write_bitstream -force $PROJ_DIR/${PROJ_NM}_${BUILD_DATE}_${BUILD_TIME}_${WNS}ns.bit \
#  -bin_file
Command: write_bitstream -force ./led_test_nonProject/led_test_nonProject_08282021_153509_ns.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [Common 17-83] Releasing license: Implementation
3 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
write_bitstream failed
ERROR: [Common 17-69] Command failed: Specified output directory "./led_test_nonProject" does not exist.
source build.tcl
# set BUILD_DATE [ clock format [ clock seconds ] -format %m%d%Y ]
# set BUILD_TIME [ clock format [ clock seconds ] -format %H%M%S ]
# set PROJ_NM "led_test_nonProject"
# set PROJ_DIR "./$PROJ_NM"
# set PART_NM "xczu9eg-ffvb1156-2-e"
# set_part $PART_NM
INFO: [Coretcl 2-1500] The part has been set to 'xczu9eg-ffvb1156-2-e' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_vhdl ../rtl/top_level.vhd
WARNING: [filemgmt 56-12] File '/home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/rtl/top_level.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_xdc ../rtl/const.xdc
WARNING: [filemgmt 56-128] File '/home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/rtl/const.xdc' is already in the project and will not be added again
Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/rtl/const.xdc]
Finished Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/rtl/const.xdc]
# synth_design -top turnOn_Leds -part xczu9eg-ffvb1156-2-e
Command: synth_design -top turnOn_Leds -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 182272 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45288 ; free virtual = 55799
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'turnOn_Leds' [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/rtl/top_level.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'turnOn_Leds' (1#1) [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/rtl/top_level.vhd:22]
WARNING: [Synth 8-3330] design turnOn_Leds has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45308 ; free virtual = 55819
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45312 ; free virtual = 55824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45312 ; free virtual = 55824
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/rtl/const.xdc]
Finished Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/rtl/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/rtl/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/turnOn_Leds_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/turnOn_Leds_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45270 ; free virtual = 55782
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45270 ; free virtual = 55782
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45304 ; free virtual = 55816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45304 ; free virtual = 55816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45304 ; free virtual = 55816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45304 ; free virtual = 55815
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design turnOn_Leds has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45308 ; free virtual = 55819
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45293 ; free virtual = 55804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45293 ; free virtual = 55804
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45291 ; free virtual = 55803
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45292 ; free virtual = 55803
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45292 ; free virtual = 55803
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45292 ; free virtual = 55803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45292 ; free virtual = 55803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45292 ; free virtual = 55803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45292 ; free virtual = 55803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |IBUF |     5|
|2     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    10|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45292 ; free virtual = 55803
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45308 ; free virtual = 55819
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45308 ; free virtual = 55819
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/rtl/const.xdc]
Finished Parsing XDC File [/home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/rtl/const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45626 ; free virtual = 56138
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45716 ; free virtual = 56228
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45715 ; free virtual = 56227

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:01 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45658 ; free virtual = 56170

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45568 ; free virtual = 56079
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45568 ; free virtual = 56079
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45568 ; free virtual = 56079
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45568 ; free virtual = 56079
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45568 ; free virtual = 56079
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45568 ; free virtual = 56079
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45568 ; free virtual = 56079
Ending Logic Optimization Task | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45568 ; free virtual = 56079

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45568 ; free virtual = 56079

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45568 ; free virtual = 56079

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45568 ; free virtual = 56079
Ending Netlist Obfuscation Task | Checksum: 1a12a2c23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3679.078 ; gain = 0.000 ; free physical = 45568 ; free virtual = 56079
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design 
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3683.074 ; gain = 0.000 ; free physical = 45561 ; free virtual = 56073
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 142c9fd8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3683.074 ; gain = 0.000 ; free physical = 45561 ; free virtual = 56073
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3683.074 ; gain = 0.000 ; free physical = 45561 ; free virtual = 56073

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 142c9fd8a

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3699.082 ; gain = 16.008 ; free physical = 45554 ; free virtual = 56066

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 157acc2bb

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3699.082 ; gain = 16.008 ; free physical = 45552 ; free virtual = 56064

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 157acc2bb

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3699.082 ; gain = 16.008 ; free physical = 45552 ; free virtual = 56064
Phase 1 Placer Initialization | Checksum: 157acc2bb

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3699.082 ; gain = 16.008 ; free physical = 45552 ; free virtual = 56064

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3699.082 ; gain = 0.000 ; free physical = 45552 ; free virtual = 56064
Phase 2 Final Placement Cleanup | Checksum: 157acc2bb

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3699.082 ; gain = 16.008 ; free physical = 45552 ; free virtual = 56064
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 142c9fd8a

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3699.082 ; gain = 16.008 ; free physical = 45552 ; free virtual = 56064
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: cbe0b3d9 ConstDB: 0 ShapeSum: 76e949b1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f002088f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 3699.082 ; gain = 0.000 ; free physical = 45347 ; free virtual = 55859
Post Restoration Checksum: NetGraph: 258d5176 NumContArr: ca74b719 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: f002088f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 3699.082 ; gain = 0.000 ; free physical = 45290 ; free virtual = 55801

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f002088f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 3699.082 ; gain = 0.000 ; free physical = 45290 ; free virtual = 55801

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: f002088f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 3699.082 ; gain = 0.000 ; free physical = 45283 ; free virtual = 55794
Phase 2 Router Initialization | Checksum: f002088f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 3699.082 ; gain = 0.000 ; free physical = 45282 ; free virtual = 55794

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 6d441a06

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3699.082 ; gain = 0.000 ; free physical = 45262 ; free virtual = 55774

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 6d441a06

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3699.082 ; gain = 0.000 ; free physical = 45262 ; free virtual = 55774
Phase 4 Rip-up And Reroute | Checksum: 6d441a06

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3699.082 ; gain = 0.000 ; free physical = 45262 ; free virtual = 55774

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 6d441a06

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3699.082 ; gain = 0.000 ; free physical = 45266 ; free virtual = 55778

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 6d441a06

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3699.082 ; gain = 0.000 ; free physical = 45266 ; free virtual = 55778
Phase 6 Post Hold Fix | Checksum: 6d441a06

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3699.082 ; gain = 0.000 ; free physical = 45266 ; free virtual = 55778

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00066544 %
  Global Horizontal Routing Utilization  = 0.000165739 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 7.51174%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0.947867%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 1.92308%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 0.961538%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 6d441a06

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3699.082 ; gain = 0.000 ; free physical = 45263 ; free virtual = 55775

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 6d441a06

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3699.082 ; gain = 0.000 ; free physical = 45262 ; free virtual = 55774

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 6d441a06

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3699.082 ; gain = 0.000 ; free physical = 45262 ; free virtual = 55774
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3699.082 ; gain = 0.000 ; free physical = 45338 ; free virtual = 55850

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 3699.082 ; gain = 0.000 ; free physical = 45338 ; free virtual = 55850
# set WNS [get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]]
# puts "Post Route WNS = $WNS"
Post Route WNS = 
# write_debug_probes -force $PROJ_DIR/${PROJ_NM}_${BUILD_DATE}_${BUILD_TIME}_${WNS}ns.ltx
INFO: [Chipscope 16-244] No debug cores were found in this design.
# write_bitstream -force $PROJ_DIR/${PROJ_NM}_${BUILD_DATE}_${BUILD_TIME}_${WNS}ns.bit \
#  -bin_file
Command: write_bitstream -force ./led_test_nonProject/led_test_nonProject_08282021_153632_ns.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./led_test_nonProject/led_test_nonProject_08282021_153632_ns.bit...
Writing bitstream ./led_test_nonProject/led_test_nonProject_08282021_153632_ns.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/joseph/Documents/_TEST/helllooo_nonProjectMode/Vivado_NonProjectMode_Example/runs/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Aug 28 15:37:39 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3823.867 ; gain = 124.785 ; free physical = 45220 ; free virtual = 55783
./led_test_nonProject/led_test_nonProject_08282021_153632_ns.bit
