ARM GAS  /tmp/ccoMTZ9o.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB132:
   1:Core/Src/msp.c **** /*
   2:Core/Src/msp.c ****  * msp.c
   3:Core/Src/msp.c ****  *
   4:Core/Src/msp.c ****  *  Created on: 02-Jun-2018
   5:Core/Src/msp.c ****  *      Author: kiran
   6:Core/Src/msp.c ****  */
   7:Core/Src/msp.c **** 
   8:Core/Src/msp.c **** 
   9:Core/Src/msp.c **** #include "main_app.h"
  10:Core/Src/msp.c **** #include "stm32l4xx_hal.h"
  11:Core/Src/msp.c **** extern void Error_handler(void);
  12:Core/Src/msp.c **** 
  13:Core/Src/msp.c **** /**
  14:Core/Src/msp.c ****   * @brief  Initialize the MSP.
  15:Core/Src/msp.c ****   * @retval None
  16:Core/Src/msp.c ****   */
  17:Core/Src/msp.c **** void HAL_MspInit(void)
  18:Core/Src/msp.c **** {
  29              		.loc 1 18 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  19:Core/Src/msp.c ****   //Here will do low level processor specific inits.
  20:Core/Src/msp.c ****   //1. Set up the priority grouping of the arm cortex mx processor
  21:Core/Src/msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
ARM GAS  /tmp/ccoMTZ9o.s 			page 2


  38              		.loc 1 21 3 view .LVU1
  39 0002 0320     		movs	r0, #3
  40 0004 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  41              	.LVL0:
  22:Core/Src/msp.c **** 
  23:Core/Src/msp.c ****   //2. Enable the required system exceptions of the arm cortex mx processor
  24:Core/Src/msp.c ****   SCB->SHCSR |= 0x7 << 16; //usage fault, memory fault and bus fault system exceptions
  42              		.loc 1 24 3 view .LVU2
  43              		.loc 1 24 6 is_stmt 0 view .LVU3
  44 0008 0B4A     		ldr	r2, .L3
  45 000a 536A     		ldr	r3, [r2, #36]
  46              		.loc 1 24 14 view .LVU4
  47 000c 43F4E023 		orr	r3, r3, #458752
  48 0010 5362     		str	r3, [r2, #36]
  25:Core/Src/msp.c **** 
  26:Core/Src/msp.c ****   //3. configure the priority for the system exceptions
  27:Core/Src/msp.c ****   HAL_NVIC_SetPriority(MemoryManagement_IRQn,0,0);
  49              		.loc 1 27 3 is_stmt 1 view .LVU5
  50 0012 0022     		movs	r2, #0
  51 0014 1146     		mov	r1, r2
  52 0016 6FF00B00 		mvn	r0, #11
  53 001a FFF7FEFF 		bl	HAL_NVIC_SetPriority
  54              	.LVL1:
  28:Core/Src/msp.c ****   HAL_NVIC_SetPriority(BusFault_IRQn,0,0);
  55              		.loc 1 28 3 view .LVU6
  56 001e 0022     		movs	r2, #0
  57 0020 1146     		mov	r1, r2
  58 0022 6FF00A00 		mvn	r0, #10
  59 0026 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  60              	.LVL2:
  29:Core/Src/msp.c ****   HAL_NVIC_SetPriority(UsageFault_IRQn,0,0);
  61              		.loc 1 29 3 view .LVU7
  62 002a 0022     		movs	r2, #0
  63 002c 1146     		mov	r1, r2
  64 002e 6FF00900 		mvn	r0, #9
  65 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  66              	.LVL3:
  30:Core/Src/msp.c **** }
  67              		.loc 1 30 1 is_stmt 0 view .LVU8
  68 0036 08BD     		pop	{r3, pc}
  69              	.L4:
  70              		.align	2
  71              	.L3:
  72 0038 00ED00E0 		.word	-536810240
  73              		.cfi_endproc
  74              	.LFE132:
  76              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  77              		.align	1
  78              		.global	HAL_UART_MspInit
  79              		.syntax unified
  80              		.thumb
  81              		.thumb_func
  83              	HAL_UART_MspInit:
  84              	.LVL4:
  85              	.LFB133:
  31:Core/Src/msp.c **** 
  32:Core/Src/msp.c **** 
ARM GAS  /tmp/ccoMTZ9o.s 			page 3


  33:Core/Src/msp.c **** /**
  34:Core/Src/msp.c ****   * @brief  UART MSP Init.
  35:Core/Src/msp.c ****   * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  36:Core/Src/msp.c ****   *                the configuration information for the specified UART module.
  37:Core/Src/msp.c ****   * @retval None
  38:Core/Src/msp.c ****   */
  39:Core/Src/msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef *huart)
  40:Core/Src/msp.c **** {
  86              		.loc 1 40 1 is_stmt 1 view -0
  87              		.cfi_startproc
  88              		@ args = 0, pretend = 0, frame = 32
  89              		@ frame_needed = 0, uses_anonymous_args = 0
  90              		.loc 1 40 1 is_stmt 0 view .LVU10
  91 0000 30B5     		push	{r4, r5, lr}
  92              	.LCFI1:
  93              		.cfi_def_cfa_offset 12
  94              		.cfi_offset 4, -12
  95              		.cfi_offset 5, -8
  96              		.cfi_offset 14, -4
  97 0002 89B0     		sub	sp, sp, #36
  98              	.LCFI2:
  99              		.cfi_def_cfa_offset 48
  41:Core/Src/msp.c ****   GPIO_InitTypeDef gpio_uart;
 100              		.loc 1 41 3 is_stmt 1 view .LVU11
  42:Core/Src/msp.c ****   //here we are going to do the low level inits. of the USART2 peripheral
  43:Core/Src/msp.c **** 
  44:Core/Src/msp.c ****   //1. enable the clock for the USART2 peripheral as well as for GPIOA peripheral
  45:Core/Src/msp.c ****   __HAL_RCC_USART2_CLK_ENABLE();
 101              		.loc 1 45 3 view .LVU12
 102              	.LBB2:
 103              		.loc 1 45 3 view .LVU13
 104              		.loc 1 45 3 view .LVU14
 105 0004 194B     		ldr	r3, .L7
 106 0006 9A6D     		ldr	r2, [r3, #88]
 107 0008 42F40032 		orr	r2, r2, #131072
 108 000c 9A65     		str	r2, [r3, #88]
 109              		.loc 1 45 3 view .LVU15
 110 000e 9A6D     		ldr	r2, [r3, #88]
 111 0010 02F40032 		and	r2, r2, #131072
 112 0014 0192     		str	r2, [sp, #4]
 113              		.loc 1 45 3 view .LVU16
 114 0016 019A     		ldr	r2, [sp, #4]
 115              	.LBE2:
 116              		.loc 1 45 3 view .LVU17
  46:Core/Src/msp.c **** 
  47:Core/Src/msp.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 117              		.loc 1 47 3 view .LVU18
 118              	.LBB3:
 119              		.loc 1 47 3 view .LVU19
 120              		.loc 1 47 3 view .LVU20
 121 0018 DA6C     		ldr	r2, [r3, #76]
 122 001a 42F00102 		orr	r2, r2, #1
 123 001e DA64     		str	r2, [r3, #76]
 124              		.loc 1 47 3 view .LVU21
 125 0020 DB6C     		ldr	r3, [r3, #76]
 126 0022 03F00103 		and	r3, r3, #1
 127 0026 0293     		str	r3, [sp, #8]
ARM GAS  /tmp/ccoMTZ9o.s 			page 4


 128              		.loc 1 47 3 view .LVU22
 129 0028 029B     		ldr	r3, [sp, #8]
 130              	.LBE3:
 131              		.loc 1 47 3 view .LVU23
  48:Core/Src/msp.c **** 
  49:Core/Src/msp.c ****   //2 . Do the pin muxing configurations
  50:Core/Src/msp.c ****   gpio_uart.Pin = GPIO_PIN_2;
 132              		.loc 1 50 3 view .LVU24
 133              		.loc 1 50 17 is_stmt 0 view .LVU25
 134 002a 0423     		movs	r3, #4
 135 002c 0393     		str	r3, [sp, #12]
  51:Core/Src/msp.c ****   gpio_uart.Mode =GPIO_MODE_AF_PP;
 136              		.loc 1 51 3 is_stmt 1 view .LVU26
 137              		.loc 1 51 18 is_stmt 0 view .LVU27
 138 002e 0223     		movs	r3, #2
 139 0030 0493     		str	r3, [sp, #16]
  52:Core/Src/msp.c ****   gpio_uart.Pull = GPIO_PULLUP;
 140              		.loc 1 52 3 is_stmt 1 view .LVU28
 141              		.loc 1 52 18 is_stmt 0 view .LVU29
 142 0032 0123     		movs	r3, #1
 143 0034 0593     		str	r3, [sp, #20]
  53:Core/Src/msp.c ****   gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 144              		.loc 1 53 3 is_stmt 1 view .LVU30
 145              		.loc 1 53 19 is_stmt 0 view .LVU31
 146 0036 0024     		movs	r4, #0
 147 0038 0694     		str	r4, [sp, #24]
  54:Core/Src/msp.c ****   gpio_uart.Alternate =  GPIO_AF7_USART2; //UART2_TX
 148              		.loc 1 54 3 is_stmt 1 view .LVU32
 149              		.loc 1 54 23 is_stmt 0 view .LVU33
 150 003a 0723     		movs	r3, #7
 151 003c 0793     		str	r3, [sp, #28]
  55:Core/Src/msp.c ****   HAL_GPIO_Init(GPIOA,&gpio_uart);
 152              		.loc 1 55 3 is_stmt 1 view .LVU34
 153 003e 03AD     		add	r5, sp, #12
 154 0040 2946     		mov	r1, r5
 155 0042 4FF09040 		mov	r0, #1207959552
 156              	.LVL5:
 157              		.loc 1 55 3 is_stmt 0 view .LVU35
 158 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 159              	.LVL6:
  56:Core/Src/msp.c **** 
  57:Core/Src/msp.c ****   gpio_uart.Pin = GPIO_PIN_3; //UART2_RX
 160              		.loc 1 57 3 is_stmt 1 view .LVU36
 161              		.loc 1 57 17 is_stmt 0 view .LVU37
 162 004a 0823     		movs	r3, #8
 163 004c 0393     		str	r3, [sp, #12]
  58:Core/Src/msp.c ****   HAL_GPIO_Init(GPIOA,&gpio_uart);
 164              		.loc 1 58 3 is_stmt 1 view .LVU38
 165 004e 2946     		mov	r1, r5
 166 0050 4FF09040 		mov	r0, #1207959552
 167 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 168              	.LVL7:
  59:Core/Src/msp.c ****   //3 . Enable the IRQ and set up the priority (NVIC settings )
  60:Core/Src/msp.c ****   HAL_NVIC_EnableIRQ(USART2_IRQn);
 169              		.loc 1 60 3 view .LVU39
 170 0058 2620     		movs	r0, #38
 171 005a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
ARM GAS  /tmp/ccoMTZ9o.s 			page 5


 172              	.LVL8:
  61:Core/Src/msp.c ****   HAL_NVIC_SetPriority(USART2_IRQn,0,0);
 173              		.loc 1 61 3 view .LVU40
 174 005e 2246     		mov	r2, r4
 175 0060 2146     		mov	r1, r4
 176 0062 2620     		movs	r0, #38
 177 0064 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 178              	.LVL9:
  62:Core/Src/msp.c **** }
 179              		.loc 1 62 1 is_stmt 0 view .LVU41
 180 0068 09B0     		add	sp, sp, #36
 181              	.LCFI3:
 182              		.cfi_def_cfa_offset 12
 183              		@ sp needed
 184 006a 30BD     		pop	{r4, r5, pc}
 185              	.L8:
 186              		.align	2
 187              	.L7:
 188 006c 00100240 		.word	1073876992
 189              		.cfi_endproc
 190              	.LFE133:
 192              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
 193              		.align	1
 194              		.global	HAL_RTC_MspInit
 195              		.syntax unified
 196              		.thumb
 197              		.thumb_func
 199              	HAL_RTC_MspInit:
 200              	.LVL10:
 201              	.LFB134:
  63:Core/Src/msp.c **** 
  64:Core/Src/msp.c **** /**
  65:Core/Src/msp.c ****   * @brief  Initializes the RTC MSP.
  66:Core/Src/msp.c ****   * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  67:Core/Src/msp.c ****   *                the configuration information for RTC.
  68:Core/Src/msp.c ****   * @retval None
  69:Core/Src/msp.c ****   */
  70:Core/Src/msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
  71:Core/Src/msp.c **** {
 202              		.loc 1 71 1 is_stmt 1 view -0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 208
 205              		@ frame_needed = 0, uses_anonymous_args = 0
 206              		.loc 1 71 1 is_stmt 0 view .LVU43
 207 0000 00B5     		push	{lr}
 208              	.LCFI4:
 209              		.cfi_def_cfa_offset 4
 210              		.cfi_offset 14, -4
 211 0002 B5B0     		sub	sp, sp, #212
 212              	.LCFI5:
 213              		.cfi_def_cfa_offset 216
  72:Core/Src/msp.c ****   RCC_OscInitTypeDef        RCC_OscInitStruct;
 214              		.loc 1 72 3 is_stmt 1 view .LVU44
  73:Core/Src/msp.c ****   RCC_PeriphCLKInitTypeDef RCC_RTCPeriClkInit;
 215              		.loc 1 73 3 view .LVU45
  74:Core/Src/msp.c ****   //1. Turn on the LSE
  75:Core/Src/msp.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE;
ARM GAS  /tmp/ccoMTZ9o.s 			page 6


 216              		.loc 1 75 3 view .LVU46
 217              		.loc 1 75 36 is_stmt 0 view .LVU47
 218 0004 0423     		movs	r3, #4
 219 0006 2393     		str	r3, [sp, #140]
  76:Core/Src/msp.c ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 220              		.loc 1 76 3 is_stmt 1 view .LVU48
 221              		.loc 1 76 30 is_stmt 0 view .LVU49
 222 0008 0123     		movs	r3, #1
 223 000a 2593     		str	r3, [sp, #148]
  77:Core/Src/msp.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 224              		.loc 1 77 3 is_stmt 1 view .LVU50
 225              		.loc 1 77 34 is_stmt 0 view .LVU51
 226 000c 0023     		movs	r3, #0
 227 000e 2D93     		str	r3, [sp, #180]
  78:Core/Src/msp.c ****   if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 228              		.loc 1 78 3 is_stmt 1 view .LVU52
 229              		.loc 1 78 6 is_stmt 0 view .LVU53
 230 0010 23A8     		add	r0, sp, #140
 231              	.LVL11:
 232              		.loc 1 78 6 view .LVU54
 233 0012 FFF7FEFF 		bl	HAL_RCC_OscConfig
 234              	.LVL12:
 235              		.loc 1 78 5 discriminator 1 view .LVU55
 236 0016 90B9     		cbnz	r0, .L13
 237              	.L10:
  79:Core/Src/msp.c ****   {
  80:Core/Src/msp.c ****     Error_handler();
  81:Core/Src/msp.c ****   }
  82:Core/Src/msp.c **** 
  83:Core/Src/msp.c ****   //2. select LSE as RTCCLK
  84:Core/Src/msp.c ****   RCC_RTCPeriClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 238              		.loc 1 84 3 is_stmt 1 view .LVU56
 239              		.loc 1 84 43 is_stmt 0 view .LVU57
 240 0018 4FF40033 		mov	r3, #131072
 241 001c 0193     		str	r3, [sp, #4]
  85:Core/Src/msp.c ****   RCC_RTCPeriClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 242              		.loc 1 85 3 is_stmt 1 view .LVU58
 243              		.loc 1 85 40 is_stmt 0 view .LVU59
 244 001e 4FF48073 		mov	r3, #256
 245 0022 2293     		str	r3, [sp, #136]
  86:Core/Src/msp.c ****   if( HAL_RCCEx_PeriphCLKConfig(&RCC_RTCPeriClkInit)!= HAL_OK)
 246              		.loc 1 86 3 is_stmt 1 view .LVU60
 247              		.loc 1 86 7 is_stmt 0 view .LVU61
 248 0024 01A8     		add	r0, sp, #4
 249 0026 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 250              	.LVL13:
 251              		.loc 1 86 5 discriminator 1 view .LVU62
 252 002a 58B9     		cbnz	r0, .L14
 253              	.L11:
  87:Core/Src/msp.c ****   {
  88:Core/Src/msp.c ****     Error_handler();
  89:Core/Src/msp.c ****   }
  90:Core/Src/msp.c **** 
  91:Core/Src/msp.c ****   //3. Enable the RTC Clock
  92:Core/Src/msp.c ****   __HAL_RCC_RTC_ENABLE();
 254              		.loc 1 92 3 is_stmt 1 view .LVU63
 255 002c 074A     		ldr	r2, .L15
ARM GAS  /tmp/ccoMTZ9o.s 			page 7


 256 002e D2F89030 		ldr	r3, [r2, #144]
 257 0032 43F40043 		orr	r3, r3, #32768
 258 0036 C2F89030 		str	r3, [r2, #144]
  93:Core/Src/msp.c **** }
 259              		.loc 1 93 1 is_stmt 0 view .LVU64
 260 003a 35B0     		add	sp, sp, #212
 261              	.LCFI6:
 262              		.cfi_remember_state
 263              		.cfi_def_cfa_offset 4
 264              		@ sp needed
 265 003c 00BD     		pop	{pc}
 266              	.L13:
 267              	.LCFI7:
 268              		.cfi_restore_state
  80:Core/Src/msp.c ****   }
 269              		.loc 1 80 5 is_stmt 1 view .LVU65
 270 003e FFF7FEFF 		bl	Error_handler
 271              	.LVL14:
 272 0042 E9E7     		b	.L10
 273              	.L14:
  88:Core/Src/msp.c ****   }
 274              		.loc 1 88 5 view .LVU66
 275 0044 FFF7FEFF 		bl	Error_handler
 276              	.LVL15:
 277 0048 F0E7     		b	.L11
 278              	.L16:
 279 004a 00BF     		.align	2
 280              	.L15:
 281 004c 00100240 		.word	1073876992
 282              		.cfi_endproc
 283              	.LFE134:
 285              		.text
 286              	.Letext0:
 287              		.file 2 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 288              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 289              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 290              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
 291              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 292              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 293              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 294              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 295              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 296              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc.h"
 297              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 298              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
ARM GAS  /tmp/ccoMTZ9o.s 			page 8


DEFINED SYMBOLS
                            *ABS*:00000000 msp.c
     /tmp/ccoMTZ9o.s:21     .text.HAL_MspInit:00000000 $t
     /tmp/ccoMTZ9o.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccoMTZ9o.s:72     .text.HAL_MspInit:00000038 $d
     /tmp/ccoMTZ9o.s:77     .text.HAL_UART_MspInit:00000000 $t
     /tmp/ccoMTZ9o.s:83     .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/ccoMTZ9o.s:188    .text.HAL_UART_MspInit:0000006c $d
     /tmp/ccoMTZ9o.s:193    .text.HAL_RTC_MspInit:00000000 $t
     /tmp/ccoMTZ9o.s:199    .text.HAL_RTC_MspInit:00000000 HAL_RTC_MspInit
     /tmp/ccoMTZ9o.s:281    .text.HAL_RTC_MspInit:0000004c $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_NVIC_EnableIRQ
HAL_RCC_OscConfig
HAL_RCCEx_PeriphCLKConfig
Error_handler
