Execute       source -notrace -encoding utf-8 /home/unnath/software/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 /home/unnath/software/Xilinx/2025.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls opened at Tue Nov 25 01:18:53 IST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg
Execute       apply_ini /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=types.h' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=types.h' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(9)
Execute         add_files /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/types.h 
INFO: [HLS 200-10] Adding design file '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/types.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=weights.h' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=weights.h' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(10)
Execute         add_files /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/weights.h 
INFO: [HLS 200-10] Adding design file '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/weights.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=mlp.cpp' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=mlp.cpp' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(11)
Execute         add_files /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/mlp.cpp 
INFO: [HLS 200-10] Adding design file '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/mlp.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=biases.h' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=biases.h' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(12)
Execute         add_files /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/biases.h 
INFO: [HLS 200-10] Adding design file '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/biases.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=images.h' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=images.h' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(13)
Execute         add_files /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/images.h 
INFO: [HLS 200-10] Adding design file '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/images.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=mlp.h' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=mlp.h' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(14)
Execute         add_files /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/mlp.h 
INFO: [HLS 200-10] Adding design file '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/mlp.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=mlp_tb.cpp' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=mlp_tb.cpp' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(7)
Execute         add_files -tb /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/mlp_tb.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/mlp_tb.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=nn_fpga_top' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=nn_fpga_top' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(8)
Execute         set_top nn_fpga_top 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xc7a35tcpg236-1' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xc7a35tcpg236-1' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(1)
Execute         set_part xc7a35tcpg236-1 
Execute           create_platform xc7a35tcpg236-1 -board  
DBG:HLSDevice: Trying to load device library: /home/unnath/software/Xilinx/2025.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/unnath/software/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
Command           create_platform done; 0.27 sec.
Execute           source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.36 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Command       apply_ini done; 0.38 sec.
Execute       write_component -config /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/vitis-comp.json
Command     open_solution done; 0.4 sec.
Command   open_component done; 0.4 sec.
Execute   apply_ini /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: run_clang exec: /home/unnath/software/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector mlp.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/autopilot -I /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu > /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/mlp.cpp.xilinx-performance-pragma-detector.out.log 2> /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/mlp.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3.42 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.67 seconds; current allocated memory: 236.340 MB.
Execute       set_directive_top nn_fpga_top -name=nn_fpga_top 
INFO: [HLS 200-10] Analyzing design file 'mlp.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling mlp.cpp as C++
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/unnath/software/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang mlp.cpp -foptimization-record-file=/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/mlp.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/home/unnath/software/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/autopilot -I /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/mlp.pp.0.cpp -hls-platform-db-name=/home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/mlp.cpp.clang.out.log 2> /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/mlp.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (/home/unnath/software/Xilinx/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/unnath/software/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/mlp.pp.0.cpp -hls-platform-db-name=/home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/clang.out.log 2> /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/clang.err.log
WARNING: [HLS 207-5571] unexpected pragma argument 'mul', expects function/operation (mlp.cpp:93:34)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/mlp.pp.0.cpp  -target fpga  -directive=/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/unnath/software/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/.systemc_flag -fix-errors /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/mlp.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.69 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/mlp.pp.0.cpp  -target fpga  -directive=/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/unnath/software/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/all.directive.json -fix-errors /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/mlp.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.21 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/mlp.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: /home/unnath/software/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/mlp.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/mlp.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/mlp.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/mlp.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /home/unnath/software/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command       clang_tidy done; 7.08 sec.
INFO-FLOW: run_clang exec: /home/unnath/software/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/mlp.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/mlp.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/mlp.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/mlp.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/unnath/software/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/mlp.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/mlp.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/autopilot -I /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/mlp.bc -hls-platform-db-name=/home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/mlp.pp.0.cpp.clang.out.log 2> /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/mlp.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 25.6 seconds. CPU system time: 1.44 seconds. Elapsed time: 27.09 seconds; current allocated memory: 242.340 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/mlp.g.bc"  
INFO-FLOW: run_clang exec: /home/unnath/software/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/mlp.g.bc -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.0.bc > /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.41 sec.
Execute       run_link_or_opt -opt -out /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /home/unnath/software/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.42 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/unnath/software/Xilinx/2025.1/Vitis/lnx64/lib/libhlsm_39.bc /home/unnath/software/Xilinx/2025.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /home/unnath/software/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/unnath/software/Xilinx/2025.1/Vitis/lnx64/lib/libhlsm_39.bc /home/unnath/software/Xilinx/2025.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.48 sec.
Execute       run_link_or_opt -opt -out /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=nn_fpga_top -reflow-float-conversion 
INFO-FLOW: run_clang exec: /home/unnath/software/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=nn_fpga_top -reflow-float-conversion -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.9 sec.
Execute       run_link_or_opt -out /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/unnath/software/Xilinx/2025.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /home/unnath/software/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/unnath/software/Xilinx/2025.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.44 sec.
Execute       run_link_or_opt -opt -out /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=nn_fpga_top 
INFO-FLOW: run_clang exec: /home/unnath/software/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=nn_fpga_top -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.42 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /home/unnath/software/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=nn_fpga_top -mllvm -hls-db-dir -mllvm /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 2> /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 17,294 Compile/Link (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 17,294 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,717 Unroll/Inline (step 1) (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,717 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 969 Unroll/Inline (step 2) (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 969 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 807 Unroll/Inline (step 3) (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 807 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 553 Unroll/Inline (step 4) (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 553 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 553 Array/Struct (step 1) (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 553 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 553 Array/Struct (step 2) (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 553 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 553 Array/Struct (step 3) (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 553 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 553 Array/Struct (step 4) (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 553 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 560 Array/Struct (step 5) (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 560 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 560 Performance (step 1) (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 560 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 553 Performance (step 2) (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 553 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 553 Performance (step 3) (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 553 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 553 Performance (step 4) (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 553 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 554 HW Transforms (step 1) (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 554 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 573 HW Transforms (step 2) (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 573 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.43.53.62.73)' into 'fp_struct<float>::to_float() const (.40.50.59.70)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.40.50.59.70)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_nan<float>(char const*)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_nan.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.104.114.124.142)' into 'fp_struct<double>::to_double() const (.101.111.121.139)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.101.111.121.139)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'exp_reduce_::expm1(float)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'float generic_nan<float>(char const*)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::expm1(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'hls::tanh(float)' into 'my_tanh(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (mlp.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'layer1(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'mlp_demo_predict(int)' (mlp.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'layer2(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'mlp_demo_predict(int)' (mlp.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'mlp_demo_predict(int)' into 'nn_fpga_top(ap_uint<4>, ap_uint<4>&)' (mlp.cpp:86:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_77_2> at mlp.cpp:77:22 
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_29_1'. (mlp.cpp:29:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 16.14 seconds. CPU system time: 0.72 seconds. Elapsed time: 19.52 seconds; current allocated memory: 244.062 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 244.062 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top nn_fpga_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.0.bc -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 246.930 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.1.bc -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.2.prechk.bc -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 249.098 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.g.1.bc to /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.o.1.bc -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.o.1.tmp.bc -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:158:9) to (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:339:3) in function 'exp_reduce_::exp_generic<double>'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 272.391 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.o.2.bc -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_45_1'(mlp.cpp:45:22) and 'VITIS_LOOP_47_2'(mlp.cpp:47:26) in function 'nn_fpga_top' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_1' (mlp.cpp:45:22) in function 'nn_fpga_top'.
Execute           auto_get_db
Command         transform done; 0.14 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.o.3.bc -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 333.516 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.43 sec.
Command     elaborate done; 47.04 sec.
Execute     ap_eval exec zip -j /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'nn_fpga_top' ...
Execute       ap_set_top_model nn_fpga_top 
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<float>' to 'generic_tanh_float_s'.
Execute       get_model_list nn_fpga_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model nn_fpga_top 
Execute       preproc_iomode -model nn_fpga_top_Pipeline_VITIS_LOOP_77_2 
Execute       preproc_iomode -model nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 
Execute       preproc_iomode -model my_tanh 
Execute       preproc_iomode -model generic_tanh<float> 
Execute       preproc_iomode -model exp_generic<double> 
Execute       preproc_iomode -model nn_fpga_top_Pipeline_VITIS_LOOP_32_2 
Execute       preproc_iomode -model nn_fpga_top_Pipeline_VITIS_LOOP_63_1 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list nn_fpga_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: nn_fpga_top_Pipeline_VITIS_LOOP_63_1 nn_fpga_top_Pipeline_VITIS_LOOP_32_2 exp_generic<double> generic_tanh<float> my_tanh nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 nn_fpga_top_Pipeline_VITIS_LOOP_77_2 nn_fpga_top
INFO-FLOW: Configuring Module : nn_fpga_top_Pipeline_VITIS_LOOP_63_1 ...
Execute       set_default_model nn_fpga_top_Pipeline_VITIS_LOOP_63_1 
Execute       apply_spec_resource_limit nn_fpga_top_Pipeline_VITIS_LOOP_63_1 
INFO-FLOW: Configuring Module : nn_fpga_top_Pipeline_VITIS_LOOP_32_2 ...
Execute       set_default_model nn_fpga_top_Pipeline_VITIS_LOOP_32_2 
Execute       apply_spec_resource_limit nn_fpga_top_Pipeline_VITIS_LOOP_32_2 
INFO-FLOW: Configuring Module : exp_generic<double> ...
Execute       set_default_model exp_generic<double> 
Execute       apply_spec_resource_limit exp_generic<double> 
INFO-FLOW: Configuring Module : generic_tanh<float> ...
Execute       set_default_model generic_tanh<float> 
Execute       apply_spec_resource_limit generic_tanh<float> 
INFO-FLOW: Configuring Module : my_tanh ...
Execute       set_default_model my_tanh 
Execute       apply_spec_resource_limit my_tanh 
INFO-FLOW: Configuring Module : nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 ...
Execute       set_default_model nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 
Execute       apply_spec_resource_limit nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 
INFO-FLOW: Configuring Module : nn_fpga_top_Pipeline_VITIS_LOOP_77_2 ...
Execute       set_default_model nn_fpga_top_Pipeline_VITIS_LOOP_77_2 
Execute       apply_spec_resource_limit nn_fpga_top_Pipeline_VITIS_LOOP_77_2 
INFO-FLOW: Configuring Module : nn_fpga_top ...
Execute       set_default_model nn_fpga_top 
Execute       apply_spec_resource_limit nn_fpga_top 
INFO-FLOW: Model list for preprocess: nn_fpga_top_Pipeline_VITIS_LOOP_63_1 nn_fpga_top_Pipeline_VITIS_LOOP_32_2 exp_generic<double> generic_tanh<float> my_tanh nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 nn_fpga_top_Pipeline_VITIS_LOOP_77_2 nn_fpga_top
INFO-FLOW: Preprocessing Module: nn_fpga_top_Pipeline_VITIS_LOOP_63_1 ...
Execute       set_default_model nn_fpga_top_Pipeline_VITIS_LOOP_63_1 
Execute       cdfg_preprocess -model nn_fpga_top_Pipeline_VITIS_LOOP_63_1 
Execute       rtl_gen_preprocess nn_fpga_top_Pipeline_VITIS_LOOP_63_1 
INFO-FLOW: Preprocessing Module: nn_fpga_top_Pipeline_VITIS_LOOP_32_2 ...
Execute       set_default_model nn_fpga_top_Pipeline_VITIS_LOOP_32_2 
Execute       cdfg_preprocess -model nn_fpga_top_Pipeline_VITIS_LOOP_32_2 
Execute       rtl_gen_preprocess nn_fpga_top_Pipeline_VITIS_LOOP_32_2 
INFO-FLOW: Preprocessing Module: exp_generic<double> ...
Execute       set_default_model exp_generic<double> 
Execute       cdfg_preprocess -model exp_generic<double> 
Execute       rtl_gen_preprocess exp_generic<double> 
INFO-FLOW: Preprocessing Module: generic_tanh<float> ...
Execute       set_default_model generic_tanh<float> 
Execute       cdfg_preprocess -model generic_tanh<float> 
Execute       rtl_gen_preprocess generic_tanh<float> 
INFO-FLOW: Preprocessing Module: my_tanh ...
Execute       set_default_model my_tanh 
Execute       cdfg_preprocess -model my_tanh 
Execute       rtl_gen_preprocess my_tanh 
INFO-FLOW: Preprocessing Module: nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 ...
Execute       set_default_model nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 
Execute       cdfg_preprocess -model nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 
Execute       rtl_gen_preprocess nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 
INFO-FLOW: Preprocessing Module: nn_fpga_top_Pipeline_VITIS_LOOP_77_2 ...
Execute       set_default_model nn_fpga_top_Pipeline_VITIS_LOOP_77_2 
Execute       cdfg_preprocess -model nn_fpga_top_Pipeline_VITIS_LOOP_77_2 
Execute       rtl_gen_preprocess nn_fpga_top_Pipeline_VITIS_LOOP_77_2 
INFO-FLOW: Preprocessing Module: nn_fpga_top ...
Execute       set_default_model nn_fpga_top 
Execute       cdfg_preprocess -model nn_fpga_top 
Execute       rtl_gen_preprocess nn_fpga_top 
INFO-FLOW: Model list for synthesis: nn_fpga_top_Pipeline_VITIS_LOOP_63_1 nn_fpga_top_Pipeline_VITIS_LOOP_32_2 exp_generic<double> generic_tanh<float> my_tanh nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 nn_fpga_top_Pipeline_VITIS_LOOP_77_2 nn_fpga_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_fpga_top_Pipeline_VITIS_LOOP_63_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model nn_fpga_top_Pipeline_VITIS_LOOP_63_1 
Execute       schedule -model nn_fpga_top_Pipeline_VITIS_LOOP_63_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_63_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 334.141 MB.
Execute       syn_report -verbosereport -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_63_1.verbose.sched.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_63_1.sched.adb -f 
INFO-FLOW: Finish scheduling nn_fpga_top_Pipeline_VITIS_LOOP_63_1.
Execute       set_default_model nn_fpga_top_Pipeline_VITIS_LOOP_63_1 
Execute       bind -model nn_fpga_top_Pipeline_VITIS_LOOP_63_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 334.141 MB.
Execute       syn_report -verbosereport -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_63_1.verbose.bind.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_63_1.bind.adb -f 
INFO-FLOW: Finish binding nn_fpga_top_Pipeline_VITIS_LOOP_63_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_fpga_top_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model nn_fpga_top_Pipeline_VITIS_LOOP_32_2 
Execute       schedule -model nn_fpga_top_Pipeline_VITIS_LOOP_32_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 334.148 MB.
Execute       syn_report -verbosereport -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_32_2.verbose.sched.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_32_2.sched.adb -f 
INFO-FLOW: Finish scheduling nn_fpga_top_Pipeline_VITIS_LOOP_32_2.
Execute       set_default_model nn_fpga_top_Pipeline_VITIS_LOOP_32_2 
Execute       bind -model nn_fpga_top_Pipeline_VITIS_LOOP_32_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 334.148 MB.
Execute       syn_report -verbosereport -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_32_2.verbose.bind.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_32_2.bind.adb -f 
INFO-FLOW: Finish binding nn_fpga_top_Pipeline_VITIS_LOOP_32_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model exp_generic<double> 
Execute       schedule -model exp_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln243) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 29, function 'exp_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 334.867 MB.
Execute       syn_report -verbosereport -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/exp_generic_double_s.verbose.sched.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/exp_generic_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling exp_generic<double>.
Execute       set_default_model exp_generic<double> 
Execute       bind -model exp_generic<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 334.867 MB.
Execute       syn_report -verbosereport -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/exp_generic_double_s.verbose.bind.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/exp_generic_double_s.bind.adb -f 
INFO-FLOW: Finish binding exp_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generic_tanh<float> 
Execute       schedule -model generic_tanh<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 335.414 MB.
Execute       syn_report -verbosereport -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/generic_tanh_float_s.verbose.sched.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/generic_tanh_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling generic_tanh<float>.
Execute       set_default_model generic_tanh<float> 
Execute       bind -model generic_tanh<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 335.414 MB.
Execute       syn_report -verbosereport -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/generic_tanh_float_s.verbose.bind.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/generic_tanh_float_s.bind.adb -f 
INFO-FLOW: Finish binding generic_tanh<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'my_tanh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model my_tanh 
Execute       schedule -model my_tanh 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 336.855 MB.
Execute       syn_report -verbosereport -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/my_tanh.verbose.sched.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/my_tanh.sched.adb -f 
INFO-FLOW: Finish scheduling my_tanh.
Execute       set_default_model my_tanh 
Execute       bind -model my_tanh 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 336.855 MB.
Execute       syn_report -verbosereport -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/my_tanh.verbose.bind.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/my_tanh.bind.adb -f 
INFO-FLOW: Finish binding my_tanh.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 
Execute       schedule -model nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln49) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 337.297 MB.
Execute       syn_report -verbosereport -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2.verbose.sched.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2.sched.adb -f 
INFO-FLOW: Finish scheduling nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2.
Execute       set_default_model nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 
Execute       bind -model nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 337.297 MB.
Execute       syn_report -verbosereport -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2.verbose.bind.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2.bind.adb -f 
INFO-FLOW: Finish binding nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_fpga_top_Pipeline_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model nn_fpga_top_Pipeline_VITIS_LOOP_77_2 
Execute       schedule -model nn_fpga_top_Pipeline_VITIS_LOOP_77_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_77_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 337.535 MB.
Execute       syn_report -verbosereport -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_77_2.verbose.sched.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_77_2.sched.adb -f 
INFO-FLOW: Finish scheduling nn_fpga_top_Pipeline_VITIS_LOOP_77_2.
Execute       set_default_model nn_fpga_top_Pipeline_VITIS_LOOP_77_2 
Execute       bind -model nn_fpga_top_Pipeline_VITIS_LOOP_77_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 337.535 MB.
Execute       syn_report -verbosereport -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_77_2.verbose.bind.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_77_2.bind.adb -f 
INFO-FLOW: Finish binding nn_fpga_top_Pipeline_VITIS_LOOP_77_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_fpga_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model nn_fpga_top 
Execute       schedule -model nn_fpga_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 337.898 MB.
Execute       syn_report -verbosereport -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.verbose.sched.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.sched.adb -f 
INFO-FLOW: Finish scheduling nn_fpga_top.
Execute       set_default_model nn_fpga_top 
Execute       bind -model nn_fpga_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 337.898 MB.
Execute       syn_report -verbosereport -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.verbose.bind.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.bind.adb -f 
INFO-FLOW: Finish binding nn_fpga_top.
Execute       get_model_list nn_fpga_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess nn_fpga_top_Pipeline_VITIS_LOOP_63_1 
Execute       rtl_gen_preprocess nn_fpga_top_Pipeline_VITIS_LOOP_32_2 
Execute       rtl_gen_preprocess exp_generic<double> 
Execute       rtl_gen_preprocess generic_tanh<float> 
Execute       rtl_gen_preprocess my_tanh 
Execute       rtl_gen_preprocess nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 
Execute       rtl_gen_preprocess nn_fpga_top_Pipeline_VITIS_LOOP_77_2 
Execute       rtl_gen_preprocess nn_fpga_top 
INFO-FLOW: Model list for RTL generation: nn_fpga_top_Pipeline_VITIS_LOOP_63_1 nn_fpga_top_Pipeline_VITIS_LOOP_32_2 exp_generic<double> generic_tanh<float> my_tanh nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 nn_fpga_top_Pipeline_VITIS_LOOP_77_2 nn_fpga_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_fpga_top_Pipeline_VITIS_LOOP_63_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model nn_fpga_top_Pipeline_VITIS_LOOP_63_1 -top_prefix nn_fpga_top_ -sub_prefix nn_fpga_top_ -mg_file /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_63_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'nn_fpga_top_Pipeline_VITIS_LOOP_63_1' pipeline 'VITIS_LOOP_63_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_fpga_top_Pipeline_VITIS_LOOP_63_1'.
INFO: [RTMG 210-279] Implementing memory 'nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_test_images_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 338.551 MB.
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl nn_fpga_top_Pipeline_VITIS_LOOP_63_1 -style xilinx -f -lang vhdl -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/vhdl/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1 
Execute       gen_rtl nn_fpga_top_Pipeline_VITIS_LOOP_63_1 -style xilinx -f -lang vlog -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/verilog/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1 
Execute       syn_report -csynth -model nn_fpga_top_Pipeline_VITIS_LOOP_63_1 -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/nn_fpga_top_Pipeline_VITIS_LOOP_63_1_csynth.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -rtlxml -model nn_fpga_top_Pipeline_VITIS_LOOP_63_1 -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/nn_fpga_top_Pipeline_VITIS_LOOP_63_1_csynth.xml 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -verbosereport -model nn_fpga_top_Pipeline_VITIS_LOOP_63_1 -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_63_1.verbose.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -model nn_fpga_top_Pipeline_VITIS_LOOP_63_1 -f -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_63_1.adb 
Execute       db_write -model nn_fpga_top_Pipeline_VITIS_LOOP_63_1 -bindview -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info nn_fpga_top_Pipeline_VITIS_LOOP_63_1 -p /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_63_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_fpga_top_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model nn_fpga_top_Pipeline_VITIS_LOOP_32_2 -top_prefix nn_fpga_top_ -sub_prefix nn_fpga_top_ -mg_file /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'nn_fpga_top_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_fpga_top_Pipeline_VITIS_LOOP_32_2'.
INFO: [RTMG 210-279] Implementing memory 'nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_W1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 347.688 MB.
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl nn_fpga_top_Pipeline_VITIS_LOOP_32_2 -style xilinx -f -lang vhdl -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/vhdl/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2 
Execute       gen_rtl nn_fpga_top_Pipeline_VITIS_LOOP_32_2 -style xilinx -f -lang vlog -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/verilog/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2 
Execute       syn_report -csynth -model nn_fpga_top_Pipeline_VITIS_LOOP_32_2 -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/nn_fpga_top_Pipeline_VITIS_LOOP_32_2_csynth.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -rtlxml -model nn_fpga_top_Pipeline_VITIS_LOOP_32_2 -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/nn_fpga_top_Pipeline_VITIS_LOOP_32_2_csynth.xml 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -verbosereport -model nn_fpga_top_Pipeline_VITIS_LOOP_32_2 -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_32_2.verbose.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -model nn_fpga_top_Pipeline_VITIS_LOOP_32_2 -f -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_32_2.adb 
Execute       db_write -model nn_fpga_top_Pipeline_VITIS_LOOP_32_2 -bindview -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info nn_fpga_top_Pipeline_VITIS_LOOP_32_2 -p /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_32_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model exp_generic<double> -top_prefix nn_fpga_top_ -sub_prefix nn_fpga_top_ -mg_file /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_99_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [RTMG 210-279] Implementing memory 'nn_fpga_top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb' using auto ROMs.
INFO: [HLS 200-2168] Implementing memory 'nn_fpga_top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud' using auto ROMs with 2 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [RTMG 210-279] Implementing memory 'nn_fpga_top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 347.688 MB.
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl exp_generic<double> -style xilinx -f -lang vhdl -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/vhdl/nn_fpga_top_exp_generic_double_s 
Execute       gen_rtl exp_generic<double> -style xilinx -f -lang vlog -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/verilog/nn_fpga_top_exp_generic_double_s 
Execute       syn_report -csynth -model exp_generic<double> -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/exp_generic_double_s_csynth.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -rtlxml -model exp_generic<double> -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/exp_generic_double_s_csynth.xml 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -verbosereport -model exp_generic<double> -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/exp_generic_double_s.verbose.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -model exp_generic<double> -f -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/exp_generic_double_s.adb 
Execute       db_write -model exp_generic<double> -bindview -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info exp_generic<double> -p /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/exp_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model generic_tanh<float> -top_prefix nn_fpga_top_ -sub_prefix nn_fpga_top_ -mg_file /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/generic_tanh_float_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 347.688 MB.
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl generic_tanh<float> -style xilinx -f -lang vhdl -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/vhdl/nn_fpga_top_generic_tanh_float_s 
Execute       gen_rtl generic_tanh<float> -style xilinx -f -lang vlog -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/verilog/nn_fpga_top_generic_tanh_float_s 
Execute       syn_report -csynth -model generic_tanh<float> -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/generic_tanh_float_s_csynth.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -rtlxml -model generic_tanh<float> -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/generic_tanh_float_s_csynth.xml 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -verbosereport -model generic_tanh<float> -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/generic_tanh_float_s.verbose.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -model generic_tanh<float> -f -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/generic_tanh_float_s.adb 
Execute       db_write -model generic_tanh<float> -bindview -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info generic_tanh<float> -p /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/generic_tanh_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'my_tanh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model my_tanh -top_prefix nn_fpga_top_ -sub_prefix nn_fpga_top_ -mg_file /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/my_tanh.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'ctlz_16_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'my_tanh'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 348.641 MB.
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl my_tanh -style xilinx -f -lang vhdl -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/vhdl/nn_fpga_top_my_tanh 
Execute       gen_rtl my_tanh -style xilinx -f -lang vlog -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/verilog/nn_fpga_top_my_tanh 
Execute       syn_report -csynth -model my_tanh -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/my_tanh_csynth.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -rtlxml -model my_tanh -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/my_tanh_csynth.xml 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -verbosereport -model my_tanh -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/my_tanh.verbose.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -model my_tanh -f -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/my_tanh.adb 
Execute       db_write -model my_tanh -bindview -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info my_tanh -p /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/my_tanh 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 -top_prefix nn_fpga_top_ -sub_prefix nn_fpga_top_ -mg_file /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2' pipeline 'VITIS_LOOP_45_1_VITIS_LOOP_47_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9s_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2'.
INFO: [RTMG 210-279] Implementing memory 'nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_W2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_B2_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 351.055 MB.
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 -style xilinx -f -lang vhdl -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/vhdl/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 
Execute       gen_rtl nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 -style xilinx -f -lang vlog -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/verilog/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 
Execute       syn_report -csynth -model nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_csynth.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -rtlxml -model nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_csynth.xml 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -verbosereport -model nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2.verbose.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -model nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 -f -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2.adb 
Execute       db_write -model nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 -bindview -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 -p /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_fpga_top_Pipeline_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model nn_fpga_top_Pipeline_VITIS_LOOP_77_2 -top_prefix nn_fpga_top_ -sub_prefix nn_fpga_top_ -mg_file /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_77_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'nn_fpga_top_Pipeline_VITIS_LOOP_77_2' pipeline 'VITIS_LOOP_77_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_fpga_top_Pipeline_VITIS_LOOP_77_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 352.785 MB.
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl nn_fpga_top_Pipeline_VITIS_LOOP_77_2 -style xilinx -f -lang vhdl -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/vhdl/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_77_2 
Execute       gen_rtl nn_fpga_top_Pipeline_VITIS_LOOP_77_2 -style xilinx -f -lang vlog -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/verilog/nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_77_2 
Execute       syn_report -csynth -model nn_fpga_top_Pipeline_VITIS_LOOP_77_2 -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/nn_fpga_top_Pipeline_VITIS_LOOP_77_2_csynth.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -rtlxml -model nn_fpga_top_Pipeline_VITIS_LOOP_77_2 -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/nn_fpga_top_Pipeline_VITIS_LOOP_77_2_csynth.xml 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -verbosereport -model nn_fpga_top_Pipeline_VITIS_LOOP_77_2 -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_77_2.verbose.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -model nn_fpga_top_Pipeline_VITIS_LOOP_77_2 -f -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_77_2.adb 
Execute       db_write -model nn_fpga_top_Pipeline_VITIS_LOOP_77_2 -bindview -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info nn_fpga_top_Pipeline_VITIS_LOOP_77_2 -p /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_77_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_fpga_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model nn_fpga_top -top_prefix  -sub_prefix nn_fpga_top_ -mg_file /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_fpga_top/image_idx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_fpga_top/led_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'led_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_fpga_top' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_11ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_fpga_top'.
INFO: [RTMG 210-279] Implementing memory 'nn_fpga_top_B1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'nn_fpga_top_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_fpga_top_image_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_fpga_top_h1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 353.785 MB.
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl nn_fpga_top -istop -style xilinx -f -lang vhdl -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/vhdl/nn_fpga_top 
Execute       gen_rtl nn_fpga_top -istop -style xilinx -f -lang vlog -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/verilog/nn_fpga_top 
Execute       syn_report -csynth -model nn_fpga_top -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/nn_fpga_top_csynth.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -rtlxml -model nn_fpga_top -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/nn_fpga_top_csynth.xml 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -verbosereport -model nn_fpga_top -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.verbose.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -model nn_fpga_top -f -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.adb 
Execute       db_write -model nn_fpga_top -bindview -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info nn_fpga_top -p /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top 
Execute       export_constraint_db -f -tool general -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.constraint.tcl 
Execute       syn_report -designview -model nn_fpga_top -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.design.xml 
Execute       syn_report -csynthDesign -model nn_fpga_top -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth.rpt -MHOut /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -wcfg -model nn_fpga_top -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model nn_fpga_top -o /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.protoinst 
Execute       sc_get_clocks nn_fpga_top 
Execute       sc_get_portdomain nn_fpga_top 
INFO-FLOW: Model list for RTL component generation: nn_fpga_top_Pipeline_VITIS_LOOP_63_1 nn_fpga_top_Pipeline_VITIS_LOOP_32_2 exp_generic<double> generic_tanh<float> my_tanh nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 nn_fpga_top_Pipeline_VITIS_LOOP_77_2 nn_fpga_top
INFO-FLOW: Handling components in module [nn_fpga_top_Pipeline_VITIS_LOOP_63_1] ... 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_63_1.compgen.tcl 
INFO-FLOW: Found component nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_test_images_ROM_AUTO_1R.
INFO-FLOW: Append model nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_test_images_ROM_AUTO_1R
INFO-FLOW: Found component nn_fpga_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model nn_fpga_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [nn_fpga_top_Pipeline_VITIS_LOOP_32_2] ... 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
INFO-FLOW: Found component nn_fpga_top_mac_muladd_10s_8s_24s_24_4_1.
INFO-FLOW: Append model nn_fpga_top_mac_muladd_10s_8s_24s_24_4_1
INFO-FLOW: Found component nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_W1_ROM_AUTO_1R.
INFO-FLOW: Append model nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_W1_ROM_AUTO_1R
INFO-FLOW: Found component nn_fpga_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model nn_fpga_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [exp_generic_double_s] ... 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO-FLOW: Found component nn_fpga_top_mul_13s_71s_71_5_1.
INFO-FLOW: Append model nn_fpga_top_mul_13s_71s_71_5_1
INFO-FLOW: Found component nn_fpga_top_mul_43ns_36ns_79_3_1.
INFO-FLOW: Append model nn_fpga_top_mul_43ns_36ns_79_3_1
INFO-FLOW: Found component nn_fpga_top_mul_49ns_44ns_93_5_1.
INFO-FLOW: Append model nn_fpga_top_mul_49ns_44ns_93_5_1
INFO-FLOW: Found component nn_fpga_top_mul_50ns_50ns_99_5_1.
INFO-FLOW: Append model nn_fpga_top_mul_50ns_50ns_99_5_1
INFO-FLOW: Found component nn_fpga_top_sparsemux_9_3_64_1_1.
INFO-FLOW: Append model nn_fpga_top_sparsemux_9_3_64_1_1
INFO-FLOW: Found component nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1.
INFO-FLOW: Append model nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: Found component nn_fpga_top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb.
INFO-FLOW: Append model nn_fpga_top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb
INFO-FLOW: Found component nn_fpga_top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud.
INFO-FLOW: Append model nn_fpga_top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud
INFO-FLOW: Found component nn_fpga_top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe.
INFO-FLOW: Append model nn_fpga_top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe
INFO-FLOW: Handling components in module [generic_tanh_float_s] ... 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/generic_tanh_float_s.compgen.tcl 
INFO-FLOW: Found component nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Found component nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1.
INFO-FLOW: Append model nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: Found component nn_fpga_top_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model nn_fpga_top_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1.
INFO-FLOW: Append model nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: Handling components in module [my_tanh] ... 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/my_tanh.compgen.tcl 
INFO-FLOW: Found component nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1.
INFO-FLOW: Append model nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: Found component nn_fpga_top_ctlz_16_16_1_1.
INFO-FLOW: Append model nn_fpga_top_ctlz_16_16_1_1
INFO-FLOW: Handling components in module [nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2] ... 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2.compgen.tcl 
INFO-FLOW: Found component nn_fpga_top_mac_muladd_16s_9s_24ns_24_4_1.
INFO-FLOW: Append model nn_fpga_top_mac_muladd_16s_9s_24ns_24_4_1
INFO-FLOW: Found component nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_W2_ROM_AUTO_1R.
INFO-FLOW: Append model nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_W2_ROM_AUTO_1R
INFO-FLOW: Found component nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_B2_ROM_AUTO_1R.
INFO-FLOW: Append model nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_B2_ROM_AUTO_1R
INFO-FLOW: Found component nn_fpga_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model nn_fpga_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [nn_fpga_top_Pipeline_VITIS_LOOP_77_2] ... 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_77_2.compgen.tcl 
INFO-FLOW: Found component nn_fpga_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model nn_fpga_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [nn_fpga_top] ... 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.compgen.tcl 
INFO-FLOW: Found component nn_fpga_top_mul_4ns_11ns_13_1_1.
INFO-FLOW: Append model nn_fpga_top_mul_4ns_11ns_13_1_1
INFO-FLOW: Found component nn_fpga_top_B1_ROM_AUTO_1R.
INFO-FLOW: Append model nn_fpga_top_B1_ROM_AUTO_1R
INFO-FLOW: Found component nn_fpga_top_output_RAM_AUTO_1R1W.
INFO-FLOW: Append model nn_fpga_top_output_RAM_AUTO_1R1W
INFO-FLOW: Found component nn_fpga_top_image_RAM_AUTO_1R1W.
INFO-FLOW: Append model nn_fpga_top_image_RAM_AUTO_1R1W
INFO-FLOW: Found component nn_fpga_top_h1_RAM_AUTO_1R1W.
INFO-FLOW: Append model nn_fpga_top_h1_RAM_AUTO_1R1W
INFO-FLOW: Append model nn_fpga_top_Pipeline_VITIS_LOOP_63_1
INFO-FLOW: Append model nn_fpga_top_Pipeline_VITIS_LOOP_32_2
INFO-FLOW: Append model exp_generic_double_s
INFO-FLOW: Append model generic_tanh_float_s
INFO-FLOW: Append model my_tanh
INFO-FLOW: Append model nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2
INFO-FLOW: Append model nn_fpga_top_Pipeline_VITIS_LOOP_77_2
INFO-FLOW: Append model nn_fpga_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_test_images_ROM_AUTO_1R nn_fpga_top_flow_control_loop_pipe_sequential_init nn_fpga_top_mac_muladd_10s_8s_24s_24_4_1 nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_W1_ROM_AUTO_1R nn_fpga_top_flow_control_loop_pipe_sequential_init nn_fpga_top_mul_13s_71s_71_5_1 nn_fpga_top_mul_43ns_36ns_79_3_1 nn_fpga_top_mul_49ns_44ns_93_5_1 nn_fpga_top_mul_50ns_50ns_99_5_1 nn_fpga_top_sparsemux_9_3_64_1_1 nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1 nn_fpga_top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb nn_fpga_top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud nn_fpga_top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1 nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1 nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1 nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1 nn_fpga_top_fpext_32ns_64_2_no_dsp_1 nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1 nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1 nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1 nn_fpga_top_ctlz_16_16_1_1 nn_fpga_top_mac_muladd_16s_9s_24ns_24_4_1 nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_W2_ROM_AUTO_1R nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_B2_ROM_AUTO_1R nn_fpga_top_flow_control_loop_pipe_sequential_init nn_fpga_top_flow_control_loop_pipe_sequential_init nn_fpga_top_mul_4ns_11ns_13_1_1 nn_fpga_top_B1_ROM_AUTO_1R nn_fpga_top_output_RAM_AUTO_1R1W nn_fpga_top_image_RAM_AUTO_1R1W nn_fpga_top_h1_RAM_AUTO_1R1W nn_fpga_top_Pipeline_VITIS_LOOP_63_1 nn_fpga_top_Pipeline_VITIS_LOOP_32_2 exp_generic_double_s generic_tanh_float_s my_tanh nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 nn_fpga_top_Pipeline_VITIS_LOOP_77_2 nn_fpga_top
INFO-FLOW: Generating /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_test_images_ROM_AUTO_1R
INFO-FLOW: To file: write model nn_fpga_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model nn_fpga_top_mac_muladd_10s_8s_24s_24_4_1
INFO-FLOW: To file: write model nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_W1_ROM_AUTO_1R
INFO-FLOW: To file: write model nn_fpga_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model nn_fpga_top_mul_13s_71s_71_5_1
INFO-FLOW: To file: write model nn_fpga_top_mul_43ns_36ns_79_3_1
INFO-FLOW: To file: write model nn_fpga_top_mul_49ns_44ns_93_5_1
INFO-FLOW: To file: write model nn_fpga_top_mul_50ns_50ns_99_5_1
INFO-FLOW: To file: write model nn_fpga_top_sparsemux_9_3_64_1_1
INFO-FLOW: To file: write model nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: To file: write model nn_fpga_top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb
INFO-FLOW: To file: write model nn_fpga_top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud
INFO-FLOW: To file: write model nn_fpga_top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe
INFO-FLOW: To file: write model nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: To file: write model nn_fpga_top_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: To file: write model nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: To file: write model nn_fpga_top_ctlz_16_16_1_1
INFO-FLOW: To file: write model nn_fpga_top_mac_muladd_16s_9s_24ns_24_4_1
INFO-FLOW: To file: write model nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_W2_ROM_AUTO_1R
INFO-FLOW: To file: write model nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_B2_ROM_AUTO_1R
INFO-FLOW: To file: write model nn_fpga_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model nn_fpga_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model nn_fpga_top_mul_4ns_11ns_13_1_1
INFO-FLOW: To file: write model nn_fpga_top_B1_ROM_AUTO_1R
INFO-FLOW: To file: write model nn_fpga_top_output_RAM_AUTO_1R1W
INFO-FLOW: To file: write model nn_fpga_top_image_RAM_AUTO_1R1W
INFO-FLOW: To file: write model nn_fpga_top_h1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model nn_fpga_top_Pipeline_VITIS_LOOP_63_1
INFO-FLOW: To file: write model nn_fpga_top_Pipeline_VITIS_LOOP_32_2
INFO-FLOW: To file: write model exp_generic_double_s
INFO-FLOW: To file: write model generic_tanh_float_s
INFO-FLOW: To file: write model my_tanh
INFO-FLOW: To file: write model nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2
INFO-FLOW: To file: write model nn_fpga_top_Pipeline_VITIS_LOOP_77_2
INFO-FLOW: To file: write model nn_fpga_top
INFO-FLOW: Generating /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/vhdl' dstVlogDir='/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/vlog' tclDir='/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db' modelList='nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_test_images_ROM_AUTO_1R
nn_fpga_top_flow_control_loop_pipe_sequential_init
nn_fpga_top_mac_muladd_10s_8s_24s_24_4_1
nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_W1_ROM_AUTO_1R
nn_fpga_top_flow_control_loop_pipe_sequential_init
nn_fpga_top_mul_13s_71s_71_5_1
nn_fpga_top_mul_43ns_36ns_79_3_1
nn_fpga_top_mul_49ns_44ns_93_5_1
nn_fpga_top_mul_50ns_50ns_99_5_1
nn_fpga_top_sparsemux_9_3_64_1_1
nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1
nn_fpga_top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb
nn_fpga_top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud
nn_fpga_top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe
nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1
nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1
nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1
nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1
nn_fpga_top_fpext_32ns_64_2_no_dsp_1
nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1
nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1
nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1
nn_fpga_top_ctlz_16_16_1_1
nn_fpga_top_mac_muladd_16s_9s_24ns_24_4_1
nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_W2_ROM_AUTO_1R
nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_B2_ROM_AUTO_1R
nn_fpga_top_flow_control_loop_pipe_sequential_init
nn_fpga_top_flow_control_loop_pipe_sequential_init
nn_fpga_top_mul_4ns_11ns_13_1_1
nn_fpga_top_B1_ROM_AUTO_1R
nn_fpga_top_output_RAM_AUTO_1R1W
nn_fpga_top_image_RAM_AUTO_1R1W
nn_fpga_top_h1_RAM_AUTO_1R1W
nn_fpga_top_Pipeline_VITIS_LOOP_63_1
nn_fpga_top_Pipeline_VITIS_LOOP_32_2
exp_generic_double_s
generic_tanh_float_s
my_tanh
nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2
nn_fpga_top_Pipeline_VITIS_LOOP_77_2
nn_fpga_top
' expOnly='0'
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_63_1.compgen.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/generic_tanh_float_s.compgen.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/my_tanh.compgen.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2.compgen.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_77_2.compgen.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 357.031 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='nn_fpga_top_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_test_images_ROM_AUTO_1R
nn_fpga_top_flow_control_loop_pipe_sequential_init
nn_fpga_top_mac_muladd_10s_8s_24s_24_4_1
nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_W1_ROM_AUTO_1R
nn_fpga_top_flow_control_loop_pipe_sequential_init
nn_fpga_top_mul_13s_71s_71_5_1
nn_fpga_top_mul_43ns_36ns_79_3_1
nn_fpga_top_mul_49ns_44ns_93_5_1
nn_fpga_top_mul_50ns_50ns_99_5_1
nn_fpga_top_sparsemux_9_3_64_1_1
nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1
nn_fpga_top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb
nn_fpga_top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud
nn_fpga_top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe
nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1
nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1
nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1
nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1
nn_fpga_top_fpext_32ns_64_2_no_dsp_1
nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1
nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1
nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1
nn_fpga_top_ctlz_16_16_1_1
nn_fpga_top_mac_muladd_16s_9s_24ns_24_4_1
nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_W2_ROM_AUTO_1R
nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_B2_ROM_AUTO_1R
nn_fpga_top_flow_control_loop_pipe_sequential_init
nn_fpga_top_flow_control_loop_pipe_sequential_init
nn_fpga_top_mul_4ns_11ns_13_1_1
nn_fpga_top_B1_ROM_AUTO_1R
nn_fpga_top_output_RAM_AUTO_1R1W
nn_fpga_top_image_RAM_AUTO_1R1W
nn_fpga_top_h1_RAM_AUTO_1R1W
nn_fpga_top_Pipeline_VITIS_LOOP_63_1
nn_fpga_top_Pipeline_VITIS_LOOP_32_2
exp_generic_double_s
generic_tanh_float_s
my_tanh
nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2
nn_fpga_top_Pipeline_VITIS_LOOP_77_2
nn_fpga_top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.tbgen.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.rtl_wrap.cfg.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.compgen.dataonly.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_63_1.tbgen.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_32_2.tbgen.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/exp_generic_double_s.tbgen.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/generic_tanh_float_s.tbgen.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/my_tanh.tbgen.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2.tbgen.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_77_2.tbgen.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.tbgen.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.constraint.tcl 
Execute       sc_get_clocks nn_fpga_top 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/misc/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/misc/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/misc/nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/misc/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/misc/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/misc/nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/misc/nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/misc/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST nn_fpga_top MODULE2INSTS {nn_fpga_top nn_fpga_top nn_fpga_top_Pipeline_VITIS_LOOP_63_1 grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157 nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165 nn_fpga_top_Pipeline_VITIS_LOOP_32_2 grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175 my_tanh grp_my_tanh_fu_184 generic_tanh_float_s grp_generic_tanh_float_s_fu_151 exp_generic_double_s grp_exp_generic_double_s_fu_89 nn_fpga_top_Pipeline_VITIS_LOOP_77_2 grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196} INST2MODULE {nn_fpga_top nn_fpga_top grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157 nn_fpga_top_Pipeline_VITIS_LOOP_63_1 grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165 nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175 nn_fpga_top_Pipeline_VITIS_LOOP_32_2 grp_my_tanh_fu_184 my_tanh grp_generic_tanh_float_s_fu_151 generic_tanh_float_s grp_exp_generic_double_s_fu_89 exp_generic_double_s grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196 nn_fpga_top_Pipeline_VITIS_LOOP_77_2} INSTDATA {nn_fpga_top {DEPTH 1 CHILDREN {grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157 grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165 grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175 grp_my_tanh_fu_184 grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196}} grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157 {DEPTH 2 CHILDREN {}} grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165 {DEPTH 2 CHILDREN {}} grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175 {DEPTH 2 CHILDREN {}} grp_my_tanh_fu_184 {DEPTH 2 CHILDREN grp_generic_tanh_float_s_fu_151} grp_generic_tanh_float_s_fu_151 {DEPTH 3 CHILDREN grp_exp_generic_double_s_fu_89} grp_exp_generic_double_s_fu_89 {DEPTH 4 CHILDREN {}} grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196 {DEPTH 2 CHILDREN {}}} MODULEDATA {nn_fpga_top_Pipeline_VITIS_LOOP_63_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln63_fu_79_p2 SOURCE mlp.cpp:63 VARIABLE icmp_ln63 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_85_p2 SOURCE mlp.cpp:63 VARIABLE add_ln63 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_95_p2 SOURCE mlp.cpp:65 VARIABLE add_ln65 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME test_images_U SOURCE {} VARIABLE test_images LOOP {} BUNDLEDNAME {} DSP 0 BRAM 5 URAM 0 STORAGESUBTYPE {} STORAGESIZE {10 7840 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 0 BRAM 5 URAM 0}} nn_fpga_top_Pipeline_VITIS_LOOP_32_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln32_fu_110_p2 SOURCE mlp.cpp:32 VARIABLE icmp_ln32 LOOP VITIS_LOOP_32_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_116_p2 SOURCE mlp.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_1_fu_131_p2 SOURCE mlp.cpp:34 VARIABLE add_ln34_1 LOOP VITIS_LOOP_32_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_8s_24s_24_4_1_U4 SOURCE mlp.cpp:34 VARIABLE mul_ln34 LOOP VITIS_LOOP_32_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_10s_8s_24s_24_4_1_U4 SOURCE mlp.cpp:34 VARIABLE sext_ln34_2 LOOP VITIS_LOOP_32_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_8s_24s_24_4_1_U4 SOURCE mlp.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_32_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME W1_U SOURCE {} VARIABLE W1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 50176 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 1 BRAM 32 URAM 0}} exp_generic_double_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln18_fu_304_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18 VARIABLE icmp_ln18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln18_1_fu_310_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18 VARIABLE icmp_ln18_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME x_is_NaN_fu_316_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18 VARIABLE x_is_NaN LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln18_2_fu_322_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18 VARIABLE icmp_ln18_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME x_is_inf_fu_328_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18 VARIABLE x_is_inf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln182_fu_917_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:182 VARIABLE xor_ln182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME x_is_pinf_fu_922_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:182 VARIABLE x_is_pinf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln185_fu_927_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185 VARIABLE or_ln185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln185_fu_932_p3 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185 VARIABLE select_ln185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln185_1_fu_939_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185 VARIABLE or_ln185_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME retval_1_fu_1069_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185 VARIABLE select_ln185_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_exp_fu_338_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486 VARIABLE m_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME e_frac_1_fu_356_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:224 VARIABLE e_frac_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_frac_2_fu_362_p3 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:224 VARIABLE e_frac_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln229_fu_378_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229 VARIABLE sub_ln229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln229_fu_388_p3 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229 VARIABLE select_ln229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln229_fu_428_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229 VARIABLE ashr_ln229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln229_fu_434_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229 VARIABLE shl_ln229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_fix_fu_440_p3 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229 VARIABLE m_fix LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln230_fu_486_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:230 VARIABLE shl_ln230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln230_fu_491_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:230 VARIABLE ashr_ln230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U15 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243 VARIABLE mul_ln243 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U15 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243 VARIABLE add_ln243 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln243_fu_544_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243 VARIABLE icmp_ln243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_1_fu_550_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243 VARIABLE add_ln243_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln243_fu_556_p3 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243 VARIABLE select_ln243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME r_exp_fu_564_p3 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243 VARIABLE r_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_13s_71s_71_5_1_U10 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:249 VARIABLE mul_ln249 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln255_fu_593_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:255 VARIABLE sub_ln255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z4_m_1_fu_669_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:115 VARIABLE exp_Z4_m_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_43ns_36ns_79_3_1_U11 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:123 VARIABLE mul_ln123 LOOP {} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_fu_712_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:126 VARIABLE add_ln126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z2P_m_1_fu_721_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:126 VARIABLE exp_Z2P_m_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_49ns_44ns_93_5_1_U12 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:142 VARIABLE mul_ln142 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_785_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:145 VARIABLE add_ln145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z1P_m_1_l_fu_794_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:145 VARIABLE exp_Z1P_m_1_l LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_fu_828_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297 VARIABLE add_ln297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_50ns_50ns_99_5_1_U13 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297 VARIABLE mul_ln297 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_1_fu_843_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297 VARIABLE add_ln297_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_exp_1_fu_857_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:305 VARIABLE r_exp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME r_exp_2_fu_862_p3 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:303 VARIABLE r_exp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln309_fu_396_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE icmp_ln309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln309_1_fu_879_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE icmp_ln309_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln230_fu_507_p3 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:230 VARIABLE select_ln230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln309_2_fu_520_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE icmp_ln309_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln309_fu_951_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE or_ln309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME retval_1_fu_1069_p4 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:310 VARIABLE select_ln310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln326_fu_962_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:326 VARIABLE icmp_ln326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_exp_fu_967_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:336 VARIABLE out_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln303_fu_909_p3 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:303 VARIABLE select_ln303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln309_fu_987_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE and_ln309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln309_fu_992_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE xor_ln309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln309_1_fu_997_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE and_ln309_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln309_1_fu_1002_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE or_ln309_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln185_fu_1008_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185 VARIABLE xor_ln185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln309_2_fu_1014_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE and_ln309_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln309_1_fu_1020_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE xor_ln309_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln309_3_fu_1026_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE and_ln309_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln309_2_fu_1031_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE or_ln309_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln309_2_fu_1035_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE xor_ln309_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln309_3_fu_1041_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE or_ln309_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln309_4_fu_1047_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE and_ln309_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln309_5_fu_1053_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE and_ln309_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_64_1_1_U14 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185 VARIABLE retval_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_U SOURCE {} VARIABLE table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {58 256 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U SOURCE {} VARIABLE table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {26 256 1} STORAGEUSAGE rom_2p DISPNAME {bind_storage rom_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U SOURCE {} VARIABLE table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {42 256 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 29 BRAM 5 URAM 0}} generic_tanh_float_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln36_fu_184_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:36 VARIABLE icmp_ln36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln45_fu_190_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:45 VARIABLE icmp_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln46_fu_196_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:46 VARIABLE icmp_ln46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln46_1_fu_202_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:46 VARIABLE icmp_ln46_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_fu_208_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:46 VARIABLE and_ln46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln51_fu_224_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:51 VARIABLE icmp_ln51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln51_fu_236_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:51 VARIABLE or_ln51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U31 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:51 VARIABLE tmp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln51_fu_240_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:51 VARIABLE and_ln51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln54_fu_246_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:54 VARIABLE icmp_ln54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_7_full_dsp_1_U26 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:55 VARIABLE x LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_7_full_dsp_1_U26 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:58 VARIABLE x_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_3_fu_263_p3 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:54 VARIABLE x_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln9_fu_281_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:9 VARIABLE icmp_ln9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln10_fu_287_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:10 VARIABLE icmp_ln10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fpext PRAGMA {} RTLNAME fpext_32ns_64_2_no_dsp_1_U30 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:11 VARIABLE xd LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fpext} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U32 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12 VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fptrunc PRAGMA {} RTLNAME fptrunc_64ns_32_2_no_dsp_1_U29 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12 VARIABLE conv6_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fptrunc} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_7_full_dsp_1_U26 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:71 VARIABLE add2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U28 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:71 VARIABLE div LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_7_full_dsp_1_U26 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:71 VARIABLE resultf_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln66_fu_346_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:66 VARIABLE xor_ln66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U28 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:66 VARIABLE resultf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_7_full_dsp_1_U26 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:49 VARIABLE add LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U27 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:49 VARIABLE resultf LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln38_fu_230_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:38 VARIABLE icmp_ln38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_fu_369_p3 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:38 VARIABLE select_ln38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln83_fu_305_p2 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:83 VARIABLE xor_ln83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln79_fu_327_p3 SOURCE /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:79 VARIABLE select_ln79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 37 BRAM 5 URAM 0}} my_tanh {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln16_fu_173_p2 SOURCE mlp.cpp:16 VARIABLE icmp_ln16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln16_fu_187_p2 SOURCE mlp.cpp:16 VARIABLE sub_ln16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_fu_193_p3 SOURCE mlp.cpp:16 VARIABLE select_ln16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_16_16_1_1_U43 SOURCE mlp.cpp:16 VARIABLE tmp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln16_1_fu_232_p2 SOURCE mlp.cpp:16 VARIABLE sub_ln16_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln16_2_fu_216_p2 SOURCE mlp.cpp:16 VARIABLE sub_ln16_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln16_3_fu_226_p2 SOURCE mlp.cpp:16 VARIABLE sub_ln16_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln16_fu_243_p2 SOURCE mlp.cpp:16 VARIABLE shl_ln16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln16_1_fu_271_p3 SOURCE mlp.cpp:16 VARIABLE select_ln16_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_283_p2 SOURCE mlp.cpp:16 VARIABLE add_ln16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE dcmp PRAGMA {} RTLNAME dcmp_64ns_64ns_1_2_no_dsp_1_U42 SOURCE mlp.cpp:16 VARIABLE tmp_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE dcmp PRAGMA {} RTLNAME dcmp_64ns_64ns_1_2_no_dsp_1_U42 SOURCE mlp.cpp:17 VARIABLE tmp_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dcmp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln22_fu_315_p2 SOURCE mlp.cpp:22 VARIABLE sub_ln22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln22_fu_323_p2 SOURCE mlp.cpp:22 VARIABLE shl_ln22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln22_fu_350_p3 SOURCE mlp.cpp:22 VARIABLE select_ln22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_361_p2 SOURCE mlp.cpp:22 VARIABLE add_ln22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fpext PRAGMA {} RTLNAME fpext_32ns_64_2_no_dsp_1_U41 SOURCE mlp.cpp:22 VARIABLE pf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fpext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln22_1_fu_435_p2 SOURCE mlp.cpp:22 VARIABLE sub_ln22_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln22_1_fu_441_p3 SOURCE mlp.cpp:22 VARIABLE select_ln22_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln22_fu_448_p2 SOURCE mlp.cpp:22 VARIABLE icmp_ln22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln22_2_fu_453_p2 SOURCE mlp.cpp:22 VARIABLE sub_ln22_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln22_1_fu_463_p2 SOURCE mlp.cpp:22 VARIABLE icmp_ln22_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_1_fu_469_p2 SOURCE mlp.cpp:22 VARIABLE add_ln22_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln22_3_fu_475_p2 SOURCE mlp.cpp:22 VARIABLE sub_ln22_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln22_2_fu_481_p3 SOURCE mlp.cpp:22 VARIABLE select_ln22_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln22_2_fu_489_p2 SOURCE mlp.cpp:22 VARIABLE icmp_ln22_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln22_4_fu_507_p2 SOURCE mlp.cpp:22 VARIABLE icmp_ln22_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln22_1_fu_516_p2 SOURCE mlp.cpp:22 VARIABLE shl_ln22_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln22_4_fu_522_p3 SOURCE mlp.cpp:22 VARIABLE select_ln22_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln22_3_fu_530_p2 SOURCE mlp.cpp:22 VARIABLE icmp_ln22_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln22_5_fu_535_p3 SOURCE mlp.cpp:22 VARIABLE select_ln22_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln22_fu_545_p2 SOURCE mlp.cpp:22 VARIABLE ashr_ln22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln22_3_fu_554_p3 SOURCE mlp.cpp:22 VARIABLE select_ln22_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 37 BRAM 5 URAM 0}} nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln45_fu_150_p2 SOURCE mlp.cpp:45 VARIABLE icmp_ln45 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_1_fu_156_p2 SOURCE mlp.cpp:45 VARIABLE add_ln45_1 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_173_p2 SOURCE mlp.cpp:45 VARIABLE add_ln45 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln47_fu_179_p2 SOURCE mlp.cpp:47 VARIABLE icmp_ln47 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_fu_185_p3 SOURCE mlp.cpp:45 VARIABLE select_ln45 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_1_fu_193_p3 SOURCE mlp.cpp:45 VARIABLE select_ln45_1 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_1_fu_237_p2 SOURCE mlp.cpp:49 VARIABLE add_ln49_1 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U47 SOURCE mlp.cpp:49 VARIABLE mul_ln49 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_2_fu_264_p3 SOURCE mlp.cpp:45 VARIABLE select_ln45_2 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U47 SOURCE mlp.cpp:49 VARIABLE add_ln49 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_201_p2 SOURCE mlp.cpp:47 VARIABLE add_ln47 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln47_1_fu_207_p2 SOURCE mlp.cpp:47 VARIABLE icmp_ln47_1 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_2_fu_292_p2 SOURCE mlp.cpp:51 VARIABLE acc_2 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME W2_U SOURCE {} VARIABLE W2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {9 640 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME B2_U SOURCE {} VARIABLE B2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {7 10 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 1 BRAM 1 URAM 0}} nn_fpga_top_Pipeline_VITIS_LOOP_77_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_fu_90_p2 SOURCE mlp.cpp:77 VARIABLE icmp_ln77 LOOP VITIS_LOOP_77_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln78_fu_123_p2 SOURCE mlp.cpp:78 VARIABLE icmp_ln78 LOOP VITIS_LOOP_77_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_val_2_fu_129_p3 SOURCE mlp.cpp:78 VARIABLE max_val_2 LOOP VITIS_LOOP_77_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_idx_3_fu_140_p3 SOURCE mlp.cpp:78 VARIABLE max_idx_3 LOOP VITIS_LOOP_77_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_101_p2 SOURCE mlp.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_77_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} nn_fpga_top {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_U SOURCE mlp.cpp:59 VARIABLE output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME image_U SOURCE mlp.cpp:60 VARIABLE image LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {10 784 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME h1_U SOURCE mlp.cpp:68 VARIABLE h1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_11ns_13_1_1_U56 SOURCE mlp.cpp:63 VARIABLE mul_ln63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_1_fu_229_p2 SOURCE mlp.cpp:29 VARIABLE add_ln29_1 LOOP VITIS_LOOP_29_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln29_fu_235_p2 SOURCE mlp.cpp:29 VARIABLE icmp_ln29 LOOP VITIS_LOOP_29_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_241_p2 SOURCE mlp.cpp:29 VARIABLE add_ln29 LOOP VITIS_LOOP_29_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_fu_267_p2 SOURCE mlp.cpp:36 VARIABLE acc LOOP VITIS_LOOP_29_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME B1_U SOURCE {} VARIABLE B1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 39 BRAM 45 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 362.707 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for nn_fpga_top.
INFO: [VLOG 209-307] Generating Verilog RTL for nn_fpga_top.
Execute       syn_report -model nn_fpga_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.38 MHz
Command     autosyn done; 1.31 sec.
Command   csynth_design done; 50.81 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute       source -notrace -encoding utf-8 /home/unnath/software/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 /home/unnath/software/Xilinx/2025.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls opened at Tue Nov 25 01:22:37 IST 2025
Execute       source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl 
Execute       set_part xc7a35t-cpg236-1 
Execute         create_platform xc7a35t-cpg236-1 -board  
DBG:HLSDevice: Trying to load device library: /home/unnath/software/Xilinx/2025.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/unnath/software/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
Command         create_platform done; 0.27 sec.
Execute         source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.35 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg
Execute       apply_ini /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=types.h' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=types.h' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(9)
Execute         add_files /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/types.h 
INFO: [HLS 200-10] Adding design file '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/types.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=weights.h' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=weights.h' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(10)
Execute         add_files /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/weights.h 
INFO: [HLS 200-10] Adding design file '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/weights.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=mlp.cpp' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=mlp.cpp' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(11)
Execute         add_files /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/mlp.cpp 
INFO: [HLS 200-10] Adding design file '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/mlp.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=biases.h' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=biases.h' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(12)
Execute         add_files /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/biases.h 
INFO: [HLS 200-10] Adding design file '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/biases.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=images.h' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=images.h' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(13)
Execute         add_files /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/images.h 
INFO: [HLS 200-10] Adding design file '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/images.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=mlp.h' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=mlp.h' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(14)
Execute         add_files /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/mlp.h 
INFO: [HLS 200-10] Adding design file '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/mlp.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=mlp_tb.cpp' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=mlp_tb.cpp' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(7)
Execute         add_files -tb /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/mlp_tb.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/mlp_tb.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=nn_fpga_top' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=nn_fpga_top' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(8)
Execute         set_top nn_fpga_top 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xc7a35tcpg236-1' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xc7a35tcpg236-1' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(1)
Execute         set_part xc7a35tcpg236-1 
Execute           create_platform xc7a35tcpg236-1 -board  
Execute           source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.12 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Command       apply_ini done; 0.15 sec.
Execute       write_component -config /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/vitis-comp.json
Command     open_solution done; 0.52 sec.
Command   open_component done; 0.53 sec.
Execute   apply_ini /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file vivado-impl 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   export_design -flow impl 
Execute     config_export -flow=impl 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl
Execute     source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute     source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=nn_fpga_top xml_exists=0
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.rtl_wrap.cfg.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.rtl_wrap.cfg.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.rtl_wrap.cfg.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.tbgen.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.tbgen.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.tbgen.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.tbgen.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/cosimDB.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to nn_fpga_top
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=41 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_test_images_ROM_AUTO_1R
nn_fpga_top_flow_control_loop_pipe_sequential_init
nn_fpga_top_mac_muladd_10s_8s_24s_24_4_1
nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_W1_ROM_AUTO_1R
nn_fpga_top_flow_control_loop_pipe_sequential_init
nn_fpga_top_mul_13s_71s_71_5_1
nn_fpga_top_mul_43ns_36ns_79_3_1
nn_fpga_top_mul_49ns_44ns_93_5_1
nn_fpga_top_mul_50ns_50ns_99_5_1
nn_fpga_top_sparsemux_9_3_64_1_1
nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1
nn_fpga_top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb
nn_fpga_top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud
nn_fpga_top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe
nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1
nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1
nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1
nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1
nn_fpga_top_fpext_32ns_64_2_no_dsp_1
nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1
nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1
nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1
nn_fpga_top_ctlz_16_16_1_1
nn_fpga_top_mac_muladd_16s_9s_24ns_24_4_1
nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_W2_ROM_AUTO_1R
nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_B2_ROM_AUTO_1R
nn_fpga_top_flow_control_loop_pipe_sequential_init
nn_fpga_top_flow_control_loop_pipe_sequential_init
nn_fpga_top_mul_4ns_11ns_13_1_1
nn_fpga_top_B1_ROM_AUTO_1R
nn_fpga_top_output_RAM_AUTO_1R1W
nn_fpga_top_image_RAM_AUTO_1R1W
nn_fpga_top_h1_RAM_AUTO_1R1W
nn_fpga_top_Pipeline_VITIS_LOOP_63_1
nn_fpga_top_Pipeline_VITIS_LOOP_32_2
exp_generic_double_s
generic_tanh_float_s
my_tanh
nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2
nn_fpga_top_Pipeline_VITIS_LOOP_77_2
nn_fpga_top
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/top-io-be.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.tbgen.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.rtl_wrap.cfg.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.compgen.dataonly.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_63_1.tbgen.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_32_2.tbgen.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/exp_generic_double_s.tbgen.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/generic_tanh_float_s.tbgen.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/my_tanh.tbgen.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2.tbgen.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top_Pipeline_VITIS_LOOP_77_2.tbgen.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.tbgen.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.constraint.tcl 
Execute     sc_get_clocks nn_fpga_top 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/misc/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/misc/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/misc/nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/misc/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/misc/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/misc/nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/misc/nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/misc/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.constraint.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl
Execute     source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute     source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl
Execute     source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute     source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.constraint.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/nn_fpga_top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl
Execute     source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute     source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute       source /home/unnath/software/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/impl.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix nn_fpga_top_ TopModuleNoPrefix nn_fpga_top TopModuleWithPrefix nn_fpga_top' export_design_flow='impl' impl_dir='/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute     ap_part_info -quiet -data family -name xc7a35t-cpg236-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f5aabe92c78' export_design_flow='impl' export_rpt='/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     ap_part_info -quiet -data family -name xc7a35t-cpg236-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f5aabef2a78' export_design_flow='syn' export_rpt='/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     send_msg_by_id INFO @200-802@%s final_nn_fpga_tanh/nn_fpga_top.zip 
INFO: [HLS 200-802] Generated output file final_nn_fpga_tanh/nn_fpga_top.zip
Command   export_design done; 305.69 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
