m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/19.1
Edecoder
Z0 w1702823300
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/Mark/Documents/RTLProjects/Decoder/ModelSim
Z5 8C:/Users/Mark/Documents/RTLProjects/Decoder/src/decoder.vhd
Z6 FC:/Users/Mark/Documents/RTLProjects/Decoder/src/decoder.vhd
l0
L5
V4VNkEkEWO]KDKfCR6]WQI2
!s100 0h@>4LHUDmKSl>cNoU[Wj2
Z7 OV;C;10.5b;63
32
Z8 !s110 1702823312
!i10b 1
Z9 !s108 1702823312.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Mark/Documents/RTLProjects/Decoder/src/decoder.vhd|
Z11 !s107 C:/Users/Mark/Documents/RTLProjects/Decoder/src/decoder.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Atwo_process
R1
R2
R3
Z14 DEx4 work 7 decoder 0 22 4VNkEkEWO]KDKfCR6]WQI2
l19
L17
Z15 V@NTPacznz;KMan4i8eOB^3
Z16 !s100 8o:mLG@4:<`2SQEeIX=FQ1
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
