|top
CLK_10M => CLK_10M.IN1
MAG2 => LED:led.MAG2
GSCLK <= Pll:pll.gsclk_clk
LAT <= LED:led.LAT
SCLK <= LED:led.SCLK
SDO[0] <= LED:led.SDO[0]
SDO[1] <= LED:led.SDO[1]
SDO[2] <= LED:led.SDO[2]
SDO[3] <= LED:led.SDO[3]
SDO[4] <= LED:led.SDO[4]
SDO[5] <= LED:led.SDO[5]
SDO[6] <= LED:led.SDO[6]
SDO[7] <= LED:led.SDO[7]
PIXCLK => DVI:dvi.PIXCLK
QE[0] => DVI:dvi.QE[0]
QE[1] => DVI:dvi.QE[1]
QE[2] => DVI:dvi.QE[2]
QE[3] => DVI:dvi.QE[3]
QE[4] => DVI:dvi.QE[4]
QE[5] => DVI:dvi.QE[5]
QE[6] => DVI:dvi.QE[6]
QE[7] => DVI:dvi.QE[7]
QE[8] => DVI:dvi.QE[8]
QE[9] => DVI:dvi.QE[9]
QE[10] => DVI:dvi.QE[10]
QE[11] => DVI:dvi.QE[11]
QE[12] => DVI:dvi.QE[12]
QE[13] => DVI:dvi.QE[13]
QE[14] => DVI:dvi.QE[14]
QE[15] => DVI:dvi.QE[15]
QE[16] => DVI:dvi.QE[16]
QE[17] => DVI:dvi.QE[17]
QE[18] => DVI:dvi.QE[18]
QE[19] => DVI:dvi.QE[19]
QE[20] => DVI:dvi.QE[20]
QE[21] => DVI:dvi.QE[21]
QE[22] => DVI:dvi.QE[22]
QE[23] => DVI:dvi.QE[23]
VSYNC => writeWordAddress.OUTPUTSELECT
VSYNC => writeWordAddress.OUTPUTSELECT
VSYNC => writeWordAddress.OUTPUTSELECT
VSYNC => writeWordAddress.OUTPUTSELECT
VSYNC => writeWordAddress.OUTPUTSELECT
VSYNC => writeWordAddress.OUTPUTSELECT
VSYNC => writeWordAddress.OUTPUTSELECT
VSYNC => writeWordAddress.OUTPUTSELECT
VSYNC => writeWordAddress.OUTPUTSELECT
VSYNC => writeWordAddress.OUTPUTSELECT
VSYNC => writeWordAddress.OUTPUTSELECT
VSYNC => writeWordAddress.OUTPUTSELECT
VSYNC => writeWordAddress.OUTPUTSELECT
VSYNC => writeWordAddress.OUTPUTSELECT
VSYNC => writeWordAddress.OUTPUTSELECT
VSYNC => writeWordAddress.OUTPUTSELECT
VSYNC => writeWordAddress.OUTPUTSELECT
VSYNC => writeWordAddress.OUTPUTSELECT
VSYNC => writeWordAddress.OUTPUTSELECT
VSYNC => writeWordAddress.OUTPUTSELECT
VSYNC => writeWordAddress.OUTPUTSELECT
VSYNC => writeWordAddress.OUTPUTSELECT
VSYNC => writeWordAddress.OUTPUTSELECT
VSYNC => writeWordAddress.OUTPUTSELECT
VSYNC => DVI:dvi.VSYNC
DE => DVI:dvi.DE
A[0] <= SDRAM:sdram.sdram_wire_addr[0]
A[1] <= SDRAM:sdram.sdram_wire_addr[1]
A[2] <= SDRAM:sdram.sdram_wire_addr[2]
A[3] <= SDRAM:sdram.sdram_wire_addr[3]
A[4] <= SDRAM:sdram.sdram_wire_addr[4]
A[5] <= SDRAM:sdram.sdram_wire_addr[5]
A[6] <= SDRAM:sdram.sdram_wire_addr[6]
A[7] <= SDRAM:sdram.sdram_wire_addr[7]
A[8] <= SDRAM:sdram.sdram_wire_addr[8]
A[9] <= SDRAM:sdram.sdram_wire_addr[9]
A[10] <= SDRAM:sdram.sdram_wire_addr[10]
A[11] <= SDRAM:sdram.sdram_wire_addr[11]
A[12] <= SDRAM:sdram.sdram_wire_addr[12]
BA[0] <= SDRAM:sdram.sdram_wire_ba[0]
BA[1] <= SDRAM:sdram.sdram_wire_ba[1]
nCAS <= SDRAM:sdram.sdram_wire_cas_n
CKE <= SDRAM:sdram.sdram_wire_cke
nCS <= SDRAM:sdram.sdram_wire_cs_n
DQ[0] <> SDRAM:sdram.sdram_wire_dq[0]
DQ[1] <> SDRAM:sdram.sdram_wire_dq[1]
DQ[2] <> SDRAM:sdram.sdram_wire_dq[2]
DQ[3] <> SDRAM:sdram.sdram_wire_dq[3]
DQ[4] <> SDRAM:sdram.sdram_wire_dq[4]
DQ[5] <> SDRAM:sdram.sdram_wire_dq[5]
DQ[6] <> SDRAM:sdram.sdram_wire_dq[6]
DQ[7] <> SDRAM:sdram.sdram_wire_dq[7]
DQ[8] <> SDRAM:sdram.sdram_wire_dq[8]
DQ[9] <> SDRAM:sdram.sdram_wire_dq[9]
DQ[10] <> SDRAM:sdram.sdram_wire_dq[10]
DQ[11] <> SDRAM:sdram.sdram_wire_dq[11]
DQ[12] <> SDRAM:sdram.sdram_wire_dq[12]
DQ[13] <> SDRAM:sdram.sdram_wire_dq[13]
DQ[14] <> SDRAM:sdram.sdram_wire_dq[14]
DQ[15] <> SDRAM:sdram.sdram_wire_dq[15]
DQM[0] <= SDRAM:sdram.sdram_wire_dqm[0]
DQM[1] <= SDRAM:sdram.sdram_wire_dqm[1]
nRAS <= SDRAM:sdram.sdram_wire_ras_n
nWE <= SDRAM:sdram.sdram_wire_we_n
SDRAM_CLK <= Pll:pll.sdram_clk_clk
testPin <= testPin~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|LED:led
CLK_10M => mag.CLK
spiClk => spiClk.IN1
SDRAM_CLK => SDRAM_CLK.IN1
nReset => InitLed:initLed.nReset
nReset => LedCtrl:ledCtrl.nReset
nReset => TurnTimer:turnTimer.nReset
nReset => state.OUTPUTSELECT
nReset => state.OUTPUTSELECT
nReset => state.OUTPUTSELECT
nReset => readCnt.OUTPUTSELECT
nReset => readCnt.OUTPUTSELECT
nReset => readCnt.OUTPUTSELECT
nReset => readCnt.OUTPUTSELECT
nReset => readCnt.OUTPUTSELECT
nReset => readCnt.OUTPUTSELECT
nReset => readCnt.OUTPUTSELECT
nReset => readCnt.OUTPUTSELECT
nReset => readCnt.OUTPUTSELECT
nReset => readCnt.OUTPUTSELECT
nReset => readCnt.OUTPUTSELECT
nReset => readCnt.OUTPUTSELECT
nReset => readCnt.OUTPUTSELECT
nReset => readCnt.OUTPUTSELECT
nReset => readCnt.OUTPUTSELECT
nReset => readCnt.OUTPUTSELECT
nReset => readReq.OUTPUTSELECT
nReset => bufAddress.OUTPUTSELECT
nReset => bufAddress.OUTPUTSELECT
nReset => bufAddress.OUTPUTSELECT
nReset => bufAddress.OUTPUTSELECT
nReset => bufAddress.OUTPUTSELECT
nReset => bufAddress.OUTPUTSELECT
nReset => bufAddress.OUTPUTSELECT
nReset => ledCmdStart_SDRAM.OUTPUTSELECT
nReset => addressAll[1].ENA
nReset => addressAll[0].ENA
nReset => addressAll[2].ENA
nReset => addressAll[3].ENA
nReset => addressAll[4].ENA
nReset => addressAll[5].ENA
nReset => addressAll[6].ENA
nReset => addressAll[7].ENA
nReset => addressAll[8].ENA
nReset => addressAll[9].ENA
nReset => addressAll[10].ENA
nReset => addressAll[11].ENA
nReset => addressAll[12].ENA
nReset => addressAll[13].ENA
nReset => addressAll[14].ENA
nReset => addressAll[15].ENA
nReset => addressAll[16].ENA
nReset => addressAll[17].ENA
nReset => addressAll[18].ENA
nReset => addressAll[19].ENA
nReset => addressAll[20].ENA
nReset => addressAll[21].ENA
nReset => addressAll[22].ENA
nReset => addressAll[23].ENA
nReset => rowChangeAck.ENA
MAG2 => mag.DATAIN
ledCmdDone <= LedCtrl:ledCtrl.cmdDone
readReq <= readReq~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= addressAll[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= addressAll[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= addressAll[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= addressAll[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= addressAll[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= addressAll[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= addressAll[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= addressAll[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= addressAll[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= addressAll[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= addressAll[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= addressAll[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= addressAll[12].DB_MAX_OUTPUT_PORT_TYPE
address[13] <= addressAll[13].DB_MAX_OUTPUT_PORT_TYPE
address[14] <= addressAll[14].DB_MAX_OUTPUT_PORT_TYPE
address[15] <= addressAll[15].DB_MAX_OUTPUT_PORT_TYPE
address[16] <= addressAll[16].DB_MAX_OUTPUT_PORT_TYPE
address[17] <= addressAll[17].DB_MAX_OUTPUT_PORT_TYPE
address[18] <= addressAll[18].DB_MAX_OUTPUT_PORT_TYPE
address[19] <= addressAll[19].DB_MAX_OUTPUT_PORT_TYPE
address[20] <= addressAll[20].DB_MAX_OUTPUT_PORT_TYPE
address[21] <= addressAll[21].DB_MAX_OUTPUT_PORT_TYPE
address[22] <= addressAll[22].DB_MAX_OUTPUT_PORT_TYPE
address[23] <= addressAll[23].DB_MAX_OUTPUT_PORT_TYPE
addressAck => addressAll.OUTPUTSELECT
addressAck => addressAll.OUTPUTSELECT
addressAck => addressAll.OUTPUTSELECT
addressAck => addressAll.OUTPUTSELECT
addressAck => addressAll.OUTPUTSELECT
addressAck => addressAll.OUTPUTSELECT
addressAck => addressAll.OUTPUTSELECT
addressAck => addressAll.OUTPUTSELECT
addressAck => addressAll.OUTPUTSELECT
addressAck => addressAll.OUTPUTSELECT
addressAck => addressAll.OUTPUTSELECT
addressAck => addressAll.OUTPUTSELECT
addressAck => addressAll.OUTPUTSELECT
addressAck => addressAll.OUTPUTSELECT
addressAck => addressAll.OUTPUTSELECT
addressAck => addressAll.OUTPUTSELECT
addressAck => addressAll.OUTPUTSELECT
addressAck => addressAll.OUTPUTSELECT
addressAck => addressAll.OUTPUTSELECT
addressAck => addressAll.OUTPUTSELECT
addressAck => addressAll.OUTPUTSELECT
addressAck => addressAll.OUTPUTSELECT
addressAck => addressAll.OUTPUTSELECT
addressAck => addressAll.OUTPUTSELECT
readDataValid => comb.IN1
readDataValid => readCnt.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => bufAddress.OUTPUTSELECT
readDataValid => bufAddress.OUTPUTSELECT
readDataValid => bufAddress.OUTPUTSELECT
readDataValid => bufAddress.OUTPUTSELECT
readDataValid => bufAddress.OUTPUTSELECT
readDataValid => bufAddress.OUTPUTSELECT
readDataValid => bufAddress.OUTPUTSELECT
readDataValid => readReq.OUTPUTSELECT
readDataValid => state.OUTPUTSELECT
readDataValid => state.OUTPUTSELECT
readDataValid => state.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => readCnt.OUTPUTSELECT
readDataValid => bufAddress.OUTPUTSELECT
readDataValid => bufAddress.OUTPUTSELECT
readDataValid => bufAddress.OUTPUTSELECT
readDataValid => bufAddress.OUTPUTSELECT
readDataValid => bufAddress.OUTPUTSELECT
readDataValid => bufAddress.OUTPUTSELECT
readDataValid => bufAddress.OUTPUTSELECT
readDataValid => readReq.OUTPUTSELECT
readDataValid => state.OUTPUTSELECT
readDataValid => state.OUTPUTSELECT
readDataValid => state.OUTPUTSELECT
readData[0] => readData_d[0].DATAIN
readData[1] => readData_d[1].DATAIN
readData[2] => readData_d[2].DATAIN
readData[3] => readData_d[3].DATAIN
readData[4] => readData_d[4].DATAIN
readData[5] => readData_d[5].DATAIN
readData[6] => readData_d[6].DATAIN
readData[7] => readData_d[7].DATAIN
readData[8] => readData_d[8].DATAIN
readData[9] => readData_d[9].DATAIN
readData[10] => readData_d[10].DATAIN
readData[11] => readData_d[11].DATAIN
readData[12] => readData_d[12].DATAIN
readData[13] => readData_d[13].DATAIN
readData[14] => readData_d[14].DATAIN
readData[15] => readData_d[15].DATAIN
busy <= busy.DB_MAX_OUTPUT_PORT_TYPE
LAT <= LAT.DB_MAX_OUTPUT_PORT_TYPE
SDO[0] <= SDO.DB_MAX_OUTPUT_PORT_TYPE
SDO[1] <= SDO.DB_MAX_OUTPUT_PORT_TYPE
SDO[2] <= SDO.DB_MAX_OUTPUT_PORT_TYPE
SDO[3] <= SDO.DB_MAX_OUTPUT_PORT_TYPE
SDO[4] <= SDO.DB_MAX_OUTPUT_PORT_TYPE
SDO[5] <= SDO.DB_MAX_OUTPUT_PORT_TYPE
SDO[6] <= SDO.DB_MAX_OUTPUT_PORT_TYPE
SDO[7] <= SDO.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK.DB_MAX_OUTPUT_PORT_TYPE


|top|LED:led|InitLed:initLed
spiClk => TLC5955:tlc5955.CLK
spiClk => cnt[0].CLK
spiClk => cnt[1].CLK
spiClk => cnt[2].CLK
spiClk => cnt[3].CLK
spiClk => cnt[4].CLK
spiClk => cnt[5].CLK
spiClk => data[0].CLK
spiClk => data[1].CLK
spiClk => data[2].CLK
spiClk => data[3].CLK
spiClk => data[4].CLK
spiClk => data[5].CLK
spiClk => data[6].CLK
spiClk => data[7].CLK
spiClk => data[8].CLK
spiClk => data[9].CLK
spiClk => data[10].CLK
spiClk => data[11].CLK
spiClk => data[12].CLK
spiClk => data[13].CLK
spiClk => data[14].CLK
spiClk => data[15].CLK
spiClk => len[0].CLK
spiClk => len[1].CLK
spiClk => len[2].CLK
spiClk => len[3].CLK
spiClk => len[4].CLK
spiClk => start.CLK
spiClk => cntTLC5955[0].CLK
spiClk => initDone~reg0.CLK
spiClk => LAT~reg0.CLK
spiClk => controlSentOnce.CLK
spiClk => i_state~12.DATAIN
nReset => TLC5955:tlc5955.nRESET
nReset => i_state.OUTPUTSELECT
nReset => i_state.OUTPUTSELECT
nReset => i_state.OUTPUTSELECT
nReset => i_state.OUTPUTSELECT
nReset => i_state.OUTPUTSELECT
nReset => i_state.OUTPUTSELECT
nReset => i_state.OUTPUTSELECT
nReset => i_state.OUTPUTSELECT
nReset => i_state.OUTPUTSELECT
nReset => i_state.OUTPUTSELECT
nReset => i_state.OUTPUTSELECT
nReset => controlSentOnce.OUTPUTSELECT
nReset => LAT.OUTPUTSELECT
nReset => initDone.OUTPUTSELECT
nReset => cntTLC5955.OUTPUTSELECT
nReset => cnt[1].ENA
nReset => cnt[0].ENA
nReset => cnt[2].ENA
nReset => cnt[3].ENA
nReset => cnt[4].ENA
nReset => cnt[5].ENA
nReset => data[0].ENA
nReset => data[1].ENA
nReset => data[2].ENA
nReset => data[3].ENA
nReset => data[4].ENA
nReset => data[5].ENA
nReset => data[6].ENA
nReset => data[7].ENA
nReset => data[8].ENA
nReset => data[9].ENA
nReset => data[10].ENA
nReset => data[11].ENA
nReset => data[12].ENA
nReset => data[13].ENA
nReset => data[14].ENA
nReset => data[15].ENA
nReset => len[0].ENA
nReset => len[1].ENA
nReset => len[2].ENA
nReset => len[3].ENA
nReset => len[4].ENA
nReset => start.ENA
LAT <= LAT~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDOsingle <= TLC5955:tlc5955.SDO
SCLK <= TLC5955:tlc5955.SCLK
initDone <= initDone~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|LED:led|InitLed:initLed|TLC5955:tlc5955
CLK => data[0].CLK
CLK => data[1].CLK
CLK => data[2].CLK
CLK => data[3].CLK
CLK => data[4].CLK
CLK => data[5].CLK
CLK => data[6].CLK
CLK => data[7].CLK
CLK => data[8].CLK
CLK => data[9].CLK
CLK => data[10].CLK
CLK => data[11].CLK
CLK => data[12].CLK
CLK => data[13].CLK
CLK => data[14].CLK
CLK => data[15].CLK
CLK => txLen[0].CLK
CLK => txLen[1].CLK
CLK => txLen[2].CLK
CLK => txLen[3].CLK
CLK => txLen[4].CLK
CLK => DONE~reg0.CLK
CLK => SCLK~reg0.CLK
CLK => m_state~4.DATAIN
nRESET => m_state.OUTPUTSELECT
nRESET => m_state.OUTPUTSELECT
nRESET => m_state.OUTPUTSELECT
nRESET => SCLK.OUTPUTSELECT
nRESET => DONE.OUTPUTSELECT
nRESET => data[6].ENA
nRESET => data[5].ENA
nRESET => data[4].ENA
nRESET => data[3].ENA
nRESET => data[2].ENA
nRESET => data[1].ENA
nRESET => data[0].ENA
nRESET => data[7].ENA
nRESET => data[8].ENA
nRESET => data[9].ENA
nRESET => data[10].ENA
nRESET => data[11].ENA
nRESET => data[12].ENA
nRESET => data[13].ENA
nRESET => data[14].ENA
nRESET => data[15].ENA
nRESET => txLen[0].ENA
nRESET => txLen[1].ENA
nRESET => txLen[2].ENA
nRESET => txLen[3].ENA
nRESET => txLen[4].ENA
START => m_state.OUTPUTSELECT
START => m_state.OUTPUTSELECT
START => m_state.OUTPUTSELECT
START => txLen.OUTPUTSELECT
START => txLen.OUTPUTSELECT
START => txLen.OUTPUTSELECT
START => txLen.OUTPUTSELECT
START => txLen.OUTPUTSELECT
START => data.OUTPUTSELECT
START => data.OUTPUTSELECT
START => data.OUTPUTSELECT
START => data.OUTPUTSELECT
START => data.OUTPUTSELECT
START => data.OUTPUTSELECT
START => data.OUTPUTSELECT
START => data.OUTPUTSELECT
START => data.OUTPUTSELECT
START => data.OUTPUTSELECT
START => data.OUTPUTSELECT
START => data.OUTPUTSELECT
START => data.OUTPUTSELECT
START => data.OUTPUTSELECT
START => data.OUTPUTSELECT
START => data.OUTPUTSELECT
START => DONE.OUTPUTSELECT
DATA[0] => data.DATAB
DATA[1] => data.DATAB
DATA[2] => data.DATAB
DATA[3] => data.DATAB
DATA[4] => data.DATAB
DATA[5] => data.DATAB
DATA[6] => data.DATAB
DATA[7] => data.DATAB
DATA[8] => data.DATAB
DATA[9] => data.DATAB
DATA[10] => data.DATAB
DATA[11] => data.DATAB
DATA[12] => data.DATAB
DATA[13] => data.DATAB
DATA[14] => data.DATAB
DATA[15] => data.DATAB
LEN[0] => txLen.DATAB
LEN[0] => Equal15.IN0
LEN[1] => txLen.DATAB
LEN[1] => Equal15.IN4
LEN[2] => txLen.DATAB
LEN[2] => Equal15.IN3
LEN[3] => txLen.DATAB
LEN[3] => Equal15.IN2
LEN[4] => txLen.DATAB
LEN[4] => Equal15.IN1
SCLK <= SCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO.DB_MAX_OUTPUT_PORT_TYPE
DONE <= DONE~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|LED:led|RowBuf:rowBufAll
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component
wren_a => altsyncram_rfj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rfj1:auto_generated.data_a[0]
data_a[1] => altsyncram_rfj1:auto_generated.data_a[1]
data_a[2] => altsyncram_rfj1:auto_generated.data_a[2]
data_a[3] => altsyncram_rfj1:auto_generated.data_a[3]
data_a[4] => altsyncram_rfj1:auto_generated.data_a[4]
data_a[5] => altsyncram_rfj1:auto_generated.data_a[5]
data_a[6] => altsyncram_rfj1:auto_generated.data_a[6]
data_a[7] => altsyncram_rfj1:auto_generated.data_a[7]
data_a[8] => altsyncram_rfj1:auto_generated.data_a[8]
data_a[9] => altsyncram_rfj1:auto_generated.data_a[9]
data_a[10] => altsyncram_rfj1:auto_generated.data_a[10]
data_a[11] => altsyncram_rfj1:auto_generated.data_a[11]
data_a[12] => altsyncram_rfj1:auto_generated.data_a[12]
data_a[13] => altsyncram_rfj1:auto_generated.data_a[13]
data_a[14] => altsyncram_rfj1:auto_generated.data_a[14]
data_a[15] => altsyncram_rfj1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_rfj1:auto_generated.address_a[0]
address_a[1] => altsyncram_rfj1:auto_generated.address_a[1]
address_a[2] => altsyncram_rfj1:auto_generated.address_a[2]
address_a[3] => altsyncram_rfj1:auto_generated.address_a[3]
address_a[4] => altsyncram_rfj1:auto_generated.address_a[4]
address_a[5] => altsyncram_rfj1:auto_generated.address_a[5]
address_a[6] => altsyncram_rfj1:auto_generated.address_a[6]
address_b[0] => altsyncram_rfj1:auto_generated.address_b[0]
address_b[1] => altsyncram_rfj1:auto_generated.address_b[1]
address_b[2] => altsyncram_rfj1:auto_generated.address_b[2]
address_b[3] => altsyncram_rfj1:auto_generated.address_b[3]
address_b[4] => altsyncram_rfj1:auto_generated.address_b[4]
address_b[5] => altsyncram_rfj1:auto_generated.address_b[5]
address_b[6] => altsyncram_rfj1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rfj1:auto_generated.clock0
clock1 => altsyncram_rfj1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_rfj1:auto_generated.q_b[0]
q_b[1] <= altsyncram_rfj1:auto_generated.q_b[1]
q_b[2] <= altsyncram_rfj1:auto_generated.q_b[2]
q_b[3] <= altsyncram_rfj1:auto_generated.q_b[3]
q_b[4] <= altsyncram_rfj1:auto_generated.q_b[4]
q_b[5] <= altsyncram_rfj1:auto_generated.q_b[5]
q_b[6] <= altsyncram_rfj1:auto_generated.q_b[6]
q_b[7] <= altsyncram_rfj1:auto_generated.q_b[7]
q_b[8] <= altsyncram_rfj1:auto_generated.q_b[8]
q_b[9] <= altsyncram_rfj1:auto_generated.q_b[9]
q_b[10] <= altsyncram_rfj1:auto_generated.q_b[10]
q_b[11] <= altsyncram_rfj1:auto_generated.q_b[11]
q_b[12] <= altsyncram_rfj1:auto_generated.q_b[12]
q_b[13] <= altsyncram_rfj1:auto_generated.q_b[13]
q_b[14] <= altsyncram_rfj1:auto_generated.q_b[14]
q_b[15] <= altsyncram_rfj1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|LED:led|RowBuf:rowBufAll|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|top|LED:led|LedCtrl:ledCtrl
spiClk => shiftCnt[0].CLK
spiClk => shiftCnt[1].CLK
spiClk => shiftCnt[2].CLK
spiClk => shiftCnt[3].CLK
spiClk => shiftCnt[4].CLK
spiClk => shiftCnt[5].CLK
spiClk => cnt[0].CLK
spiClk => cnt[1].CLK
spiClk => cnt[2].CLK
spiClk => cnt[3].CLK
spiClk => cnt[4].CLK
spiClk => load[0].CLK
spiClk => load[1].CLK
spiClk => load[2].CLK
spiClk => load[3].CLK
spiClk => shiftClk[0].CLK
spiClk => shiftClk[1].CLK
spiClk => shiftClk[2].CLK
spiClk => shiftClk[3].CLK
spiClk => hi[0].CLK
spiClk => hi[1].CLK
spiClk => busy~reg0.CLK
spiClk => cmdDone~reg0.CLK
spiClk => SCLK~reg0.CLK
spiClk => LAT~reg0.CLK
spiClk => m_state~10.DATAIN
nReset => m_state.OUTPUTSELECT
nReset => m_state.OUTPUTSELECT
nReset => m_state.OUTPUTSELECT
nReset => m_state.OUTPUTSELECT
nReset => m_state.OUTPUTSELECT
nReset => m_state.OUTPUTSELECT
nReset => m_state.OUTPUTSELECT
nReset => m_state.OUTPUTSELECT
nReset => m_state.OUTPUTSELECT
nReset => m_state.OUTPUTSELECT
nReset => m_state.OUTPUTSELECT
nReset => LAT.OUTPUTSELECT
nReset => SCLK.OUTPUTSELECT
nReset => cmdDone.OUTPUTSELECT
nReset => busy.OUTPUTSELECT
nReset => hi.OUTPUTSELECT
nReset => hi.OUTPUTSELECT
nReset => shiftClk.OUTPUTSELECT
nReset => shiftClk.OUTPUTSELECT
nReset => shiftClk.OUTPUTSELECT
nReset => shiftClk.OUTPUTSELECT
nReset => load.OUTPUTSELECT
nReset => load.OUTPUTSELECT
nReset => load.OUTPUTSELECT
nReset => load.OUTPUTSELECT
nReset => shiftCnt[1].ENA
nReset => shiftCnt[0].ENA
nReset => shiftCnt[2].ENA
nReset => shiftCnt[3].ENA
nReset => shiftCnt[4].ENA
nReset => shiftCnt[5].ENA
nReset => cnt[0].ENA
nReset => cnt[1].ENA
nReset => cnt[2].ENA
nReset => cnt[3].ENA
nReset => cnt[4].ENA
cmdStart => m_state.OUTPUTSELECT
cmdStart => m_state.OUTPUTSELECT
cmdStart => m_state.OUTPUTSELECT
cmdStart => m_state.OUTPUTSELECT
cmdStart => m_state.OUTPUTSELECT
cmdStart => m_state.OUTPUTSELECT
cmdStart => m_state.OUTPUTSELECT
cmdStart => m_state.OUTPUTSELECT
cmdStart => m_state.OUTPUTSELECT
cmdStart => m_state.OUTPUTSELECT
cmdStart => m_state.OUTPUTSELECT
cmdStart => cnt.OUTPUTSELECT
cmdStart => cnt.OUTPUTSELECT
cmdStart => cnt.OUTPUTSELECT
cmdStart => cnt.OUTPUTSELECT
cmdStart => cnt.OUTPUTSELECT
cmdStart => hi.OUTPUTSELECT
cmdStart => hi.OUTPUTSELECT
cmdStart => busy.DATAB
cmdStart => Selector1.IN5
cmdDone <= cmdDone~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
ledColBuf[0] => ~NO_FANOUT~
ledColBuf[1] => ~NO_FANOUT~
ledColBuf[2] => ~NO_FANOUT~
ledColBuf[3] => ~NO_FANOUT~
ledColBuf[4] => ~NO_FANOUT~
ledColBuf[5] => ~NO_FANOUT~
ledColBuf[6] => ~NO_FANOUT~
ledColBuf[7] => ~NO_FANOUT~
ledColBuf[8] => ~NO_FANOUT~
ledColBuf[9] => ~NO_FANOUT~
ledColBuf[10] => ~NO_FANOUT~
ledColBuf[11] => ~NO_FANOUT~
ledColBuf[12] => ~NO_FANOUT~
ledColBuf[13] => ~NO_FANOUT~
ledColBuf[14] => ~NO_FANOUT~
ledColBuf[15] => ~NO_FANOUT~
rdaddress[0] <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[1] <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[2] <= cnt[2].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[3] <= cnt[3].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[4] <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[5] <= hi[0].DB_MAX_OUTPUT_PORT_TYPE
rdaddress[6] <= hi[1].DB_MAX_OUTPUT_PORT_TYPE
SDOs[0] <= SDOs.DB_MAX_OUTPUT_PORT_TYPE
SDOs[1] <= SDOs.DB_MAX_OUTPUT_PORT_TYPE
SDOs[2] <= SDOs.DB_MAX_OUTPUT_PORT_TYPE
SDOs[3] <= SDOs.DB_MAX_OUTPUT_PORT_TYPE
SDOs[4] <= <GND>
SDOs[5] <= <GND>
SDOs[6] <= <GND>
SDOs[7] <= <GND>
LAT <= LAT~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
load => load.IN1
shiftout <= lpm_shiftreg:LPM_SHIFTREG_component.shiftout


|top|LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[0]|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
clock => dffs[47].CLK
clock => dffs[46].CLK
clock => dffs[45].CLK
clock => dffs[44].CLK
clock => dffs[43].CLK
clock => dffs[42].CLK
clock => dffs[41].CLK
clock => dffs[40].CLK
clock => dffs[39].CLK
clock => dffs[38].CLK
clock => dffs[37].CLK
clock => dffs[36].CLK
clock => dffs[35].CLK
clock => dffs[34].CLK
clock => dffs[33].CLK
clock => dffs[32].CLK
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[47].ENA
enable => dffs[46].ENA
enable => dffs[45].ENA
enable => dffs[44].ENA
enable => dffs[43].ENA
enable => dffs[42].ENA
enable => dffs[41].ENA
enable => dffs[40].ENA
enable => dffs[39].ENA
enable => dffs[38].ENA
enable => dffs[37].ENA
enable => dffs[36].ENA
enable => dffs[35].ENA
enable => dffs[34].ENA
enable => dffs[33].ENA
enable => dffs[32].ENA
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= q[38].DB_MAX_OUTPUT_PORT_TYPE
q[39] <= q[39].DB_MAX_OUTPUT_PORT_TYPE
q[40] <= q[40].DB_MAX_OUTPUT_PORT_TYPE
q[41] <= q[41].DB_MAX_OUTPUT_PORT_TYPE
q[42] <= q[42].DB_MAX_OUTPUT_PORT_TYPE
q[43] <= q[43].DB_MAX_OUTPUT_PORT_TYPE
q[44] <= q[44].DB_MAX_OUTPUT_PORT_TYPE
q[45] <= q[45].DB_MAX_OUTPUT_PORT_TYPE
q[46] <= q[46].DB_MAX_OUTPUT_PORT_TYPE
q[47] <= q[47].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[47].DB_MAX_OUTPUT_PORT_TYPE


|top|LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
load => load.IN1
shiftout <= lpm_shiftreg:LPM_SHIFTREG_component.shiftout


|top|LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[1]|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
clock => dffs[47].CLK
clock => dffs[46].CLK
clock => dffs[45].CLK
clock => dffs[44].CLK
clock => dffs[43].CLK
clock => dffs[42].CLK
clock => dffs[41].CLK
clock => dffs[40].CLK
clock => dffs[39].CLK
clock => dffs[38].CLK
clock => dffs[37].CLK
clock => dffs[36].CLK
clock => dffs[35].CLK
clock => dffs[34].CLK
clock => dffs[33].CLK
clock => dffs[32].CLK
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[47].ENA
enable => dffs[46].ENA
enable => dffs[45].ENA
enable => dffs[44].ENA
enable => dffs[43].ENA
enable => dffs[42].ENA
enable => dffs[41].ENA
enable => dffs[40].ENA
enable => dffs[39].ENA
enable => dffs[38].ENA
enable => dffs[37].ENA
enable => dffs[36].ENA
enable => dffs[35].ENA
enable => dffs[34].ENA
enable => dffs[33].ENA
enable => dffs[32].ENA
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= q[38].DB_MAX_OUTPUT_PORT_TYPE
q[39] <= q[39].DB_MAX_OUTPUT_PORT_TYPE
q[40] <= q[40].DB_MAX_OUTPUT_PORT_TYPE
q[41] <= q[41].DB_MAX_OUTPUT_PORT_TYPE
q[42] <= q[42].DB_MAX_OUTPUT_PORT_TYPE
q[43] <= q[43].DB_MAX_OUTPUT_PORT_TYPE
q[44] <= q[44].DB_MAX_OUTPUT_PORT_TYPE
q[45] <= q[45].DB_MAX_OUTPUT_PORT_TYPE
q[46] <= q[46].DB_MAX_OUTPUT_PORT_TYPE
q[47] <= q[47].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[47].DB_MAX_OUTPUT_PORT_TYPE


|top|LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
load => load.IN1
shiftout <= lpm_shiftreg:LPM_SHIFTREG_component.shiftout


|top|LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[2]|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
clock => dffs[47].CLK
clock => dffs[46].CLK
clock => dffs[45].CLK
clock => dffs[44].CLK
clock => dffs[43].CLK
clock => dffs[42].CLK
clock => dffs[41].CLK
clock => dffs[40].CLK
clock => dffs[39].CLK
clock => dffs[38].CLK
clock => dffs[37].CLK
clock => dffs[36].CLK
clock => dffs[35].CLK
clock => dffs[34].CLK
clock => dffs[33].CLK
clock => dffs[32].CLK
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[47].ENA
enable => dffs[46].ENA
enable => dffs[45].ENA
enable => dffs[44].ENA
enable => dffs[43].ENA
enable => dffs[42].ENA
enable => dffs[41].ENA
enable => dffs[40].ENA
enable => dffs[39].ENA
enable => dffs[38].ENA
enable => dffs[37].ENA
enable => dffs[36].ENA
enable => dffs[35].ENA
enable => dffs[34].ENA
enable => dffs[33].ENA
enable => dffs[32].ENA
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= q[38].DB_MAX_OUTPUT_PORT_TYPE
q[39] <= q[39].DB_MAX_OUTPUT_PORT_TYPE
q[40] <= q[40].DB_MAX_OUTPUT_PORT_TYPE
q[41] <= q[41].DB_MAX_OUTPUT_PORT_TYPE
q[42] <= q[42].DB_MAX_OUTPUT_PORT_TYPE
q[43] <= q[43].DB_MAX_OUTPUT_PORT_TYPE
q[44] <= q[44].DB_MAX_OUTPUT_PORT_TYPE
q[45] <= q[45].DB_MAX_OUTPUT_PORT_TYPE
q[46] <= q[46].DB_MAX_OUTPUT_PORT_TYPE
q[47] <= q[47].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[47].DB_MAX_OUTPUT_PORT_TYPE


|top|LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
load => load.IN1
shiftout <= lpm_shiftreg:LPM_SHIFTREG_component.shiftout


|top|LED:led|LedCtrl:ledCtrl|LedShift:ledShiftAll[3]|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
clock => dffs[47].CLK
clock => dffs[46].CLK
clock => dffs[45].CLK
clock => dffs[44].CLK
clock => dffs[43].CLK
clock => dffs[42].CLK
clock => dffs[41].CLK
clock => dffs[40].CLK
clock => dffs[39].CLK
clock => dffs[38].CLK
clock => dffs[37].CLK
clock => dffs[36].CLK
clock => dffs[35].CLK
clock => dffs[34].CLK
clock => dffs[33].CLK
clock => dffs[32].CLK
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[47].ENA
enable => dffs[46].ENA
enable => dffs[45].ENA
enable => dffs[44].ENA
enable => dffs[43].ENA
enable => dffs[42].ENA
enable => dffs[41].ENA
enable => dffs[40].ENA
enable => dffs[39].ENA
enable => dffs[38].ENA
enable => dffs[37].ENA
enable => dffs[36].ENA
enable => dffs[35].ENA
enable => dffs[34].ENA
enable => dffs[33].ENA
enable => dffs[32].ENA
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= q[38].DB_MAX_OUTPUT_PORT_TYPE
q[39] <= q[39].DB_MAX_OUTPUT_PORT_TYPE
q[40] <= q[40].DB_MAX_OUTPUT_PORT_TYPE
q[41] <= q[41].DB_MAX_OUTPUT_PORT_TYPE
q[42] <= q[42].DB_MAX_OUTPUT_PORT_TYPE
q[43] <= q[43].DB_MAX_OUTPUT_PORT_TYPE
q[44] <= q[44].DB_MAX_OUTPUT_PORT_TYPE
q[45] <= q[45].DB_MAX_OUTPUT_PORT_TYPE
q[46] <= q[46].DB_MAX_OUTPUT_PORT_TYPE
q[47] <= q[47].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[47].DB_MAX_OUTPUT_PORT_TYPE


|top|LED:led|TurnTimer:turnTimer
clk => step[0].CLK
clk => step[1].CLK
clk => step[2].CLK
clk => step[3].CLK
clk => step[4].CLK
clk => step[5].CLK
clk => step[6].CLK
clk => step[7].CLK
clk => step[8].CLK
clk => step[9].CLK
clk => step[10].CLK
clk => step[11].CLK
clk => step[12].CLK
clk => step[13].CLK
clk => step[14].CLK
clk => step[15].CLK
clk => step[16].CLK
clk => step[17].CLK
clk => step[18].CLK
clk => step[19].CLK
clk => step[20].CLK
clk => step[21].CLK
clk => step[22].CLK
clk => step[23].CLK
clk => step[24].CLK
clk => step[25].CLK
clk => step[26].CLK
clk => step[27].CLK
clk => step[28].CLK
clk => step[29].CLK
clk => step[30].CLK
clk => step[31].CLK
clk => step[32].CLK
clk => step[33].CLK
clk => valid~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
clk => cnt[25].CLK
clk => cnt[26].CLK
clk => cnt[27].CLK
clk => cnt[28].CLK
clk => cnt[29].CLK
clk => cnt[30].CLK
clk => cnt[31].CLK
clk => cnt[32].CLK
clk => cnt[33].CLK
clk => cnt[34].CLK
clk => cnt[35].CLK
clk => cnt[36].CLK
clk => cnt[37].CLK
clk => cnt[38].CLK
clk => cnt[39].CLK
clk => cnt[40].CLK
clk => cnt[41].CLK
clk => cnt[42].CLK
clk => cnt[43].CLK
clk => cnt[44].CLK
clk => cnt[45].CLK
clk => i_state[0].CLK
clk => i_state[1].CLK
clk => i_state[2].CLK
clk => i_state[3].CLK
clk => signal.CLK
clk => rowChange1.CLK
clk => index~reg0.CLK
clk => stepCnt[0].CLK
clk => stepCnt[1].CLK
clk => stepCnt[2].CLK
clk => stepCnt[3].CLK
clk => stepCnt[4].CLK
clk => stepCnt[5].CLK
clk => stepCnt[6].CLK
clk => stepCnt[7].CLK
clk => stepCnt[8].CLK
clk => stepCnt[9].CLK
clk => stepCnt[10].CLK
clk => stepCnt[11].CLK
clk => stepCnt[12].CLK
clk => stepCnt[13].CLK
clk => stepCnt[14].CLK
clk => stepCnt[15].CLK
clk => stepCnt[16].CLK
clk => stepCnt[17].CLK
clk => stepCnt[18].CLK
clk => stepCnt[19].CLK
clk => stepCnt[20].CLK
clk => stepCnt[21].CLK
clk => stepCnt[22].CLK
clk => stepCnt[23].CLK
clk => stepCnt[24].CLK
clk => stepCnt[25].CLK
clk => stepCnt[26].CLK
clk => stepCnt[27].CLK
clk => stepCnt[28].CLK
clk => stepCnt[29].CLK
clk => stepCnt[30].CLK
clk => stepCnt[31].CLK
clk => stepCnt[32].CLK
clk => stepCnt[33].CLK
clk => row[0]~reg0.CLK
clk => row[1]~reg0.CLK
clk => row[2]~reg0.CLK
clk => row[3]~reg0.CLK
clk => row[4]~reg0.CLK
clk => row[5]~reg0.CLK
clk => row[6]~reg0.CLK
clk => row[7]~reg0.CLK
clk => row[8]~reg0.CLK
clk => row[9]~reg0.CLK
clk => rowChange~reg0.CLK
clk => magValid.CLK
clk => magIdx[0].CLK
clk => magIdx[1].CLK
clk => magIdx[2].CLK
clk => magIdx[3].CLK
clk => magIdx[4].CLK
clk => magIdx[5].CLK
clk => magIdx[6].CLK
clk => magIdx[7].CLK
clk => magIdx[8].CLK
clk => magIdx[9].CLK
clk => oldMag.CLK
clk => magChange.CLK
nReset => rowChange.OUTPUTSELECT
nReset => i_state.OUTPUTSELECT
nReset => i_state.OUTPUTSELECT
nReset => i_state.OUTPUTSELECT
nReset => i_state.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => cnt.OUTPUTSELECT
nReset => row.OUTPUTSELECT
nReset => row.OUTPUTSELECT
nReset => row.OUTPUTSELECT
nReset => row.OUTPUTSELECT
nReset => row.OUTPUTSELECT
nReset => row.OUTPUTSELECT
nReset => row.OUTPUTSELECT
nReset => row.OUTPUTSELECT
nReset => row.OUTPUTSELECT
nReset => row.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => stepCnt.OUTPUTSELECT
nReset => index.OUTPUTSELECT
nReset => rowChange1.OUTPUTSELECT
nReset => signal.OUTPUTSELECT
nReset => magChange.OUTPUTSELECT
nReset => magIdx.OUTPUTSELECT
nReset => magIdx.OUTPUTSELECT
nReset => magIdx.OUTPUTSELECT
nReset => magIdx.OUTPUTSELECT
nReset => magIdx.OUTPUTSELECT
nReset => magIdx.OUTPUTSELECT
nReset => magIdx.OUTPUTSELECT
nReset => magIdx.OUTPUTSELECT
nReset => magIdx.OUTPUTSELECT
nReset => magIdx.OUTPUTSELECT
nReset => magValid.OUTPUTSELECT
nReset => step[5].ENA
nReset => step[4].ENA
nReset => step[3].ENA
nReset => step[2].ENA
nReset => step[1].ENA
nReset => step[0].ENA
nReset => step[6].ENA
nReset => step[7].ENA
nReset => step[8].ENA
nReset => step[9].ENA
nReset => step[10].ENA
nReset => step[11].ENA
nReset => step[12].ENA
nReset => step[13].ENA
nReset => step[14].ENA
nReset => step[15].ENA
nReset => step[16].ENA
nReset => step[17].ENA
nReset => step[18].ENA
nReset => step[19].ENA
nReset => step[20].ENA
nReset => step[21].ENA
nReset => step[22].ENA
nReset => step[23].ENA
nReset => step[24].ENA
nReset => step[25].ENA
nReset => step[26].ENA
nReset => step[27].ENA
nReset => step[28].ENA
nReset => step[29].ENA
nReset => step[30].ENA
nReset => step[31].ENA
nReset => step[32].ENA
nReset => step[33].ENA
nReset => valid~reg0.ENA
mag => always0.IN1
mag => oldMag.DATAIN
row[0] <= row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[1] <= row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[2] <= row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[3] <= row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[4] <= row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[5] <= row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[6] <= row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[7] <= row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[8] <= row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[9] <= row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid <= valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
index <= index~reg0.DB_MAX_OUTPUT_PORT_TYPE
rowChange <= rowChange~reg0.DB_MAX_OUTPUT_PORT_TYPE
rowChangeAck => always1.IN1


|top|Pll:pll
clk_in_clk => clk_in_clk.IN1
clk_rst_reset => clk_rst_reset.IN1
gsclk_clk <= Pll_altpll_0:altpll_0.c2
sclk_x2_clk <= Pll_altpll_0:altpll_0.c1
sdram_clk_clk <= Pll_altpll_0:altpll_0.c0


|top|Pll:pll|Pll_altpll_0:altpll_0
address[0] => w_select_control.IN0
address[0] => w_select_status.IN0
address[1] => w_select_status.IN1
address[1] => w_select_control.IN1
areset => comb.IN1
c0 <= Pll_altpll_0_altpll_rrh2:sd1.clk
c1 <= Pll_altpll_0_altpll_rrh2:sd1.clk
c2 <= Pll_altpll_0_altpll_rrh2:sd1.clk
clk => clk.IN2
configupdate => ~NO_FANOUT~
locked <= wire_sd1_locked.DB_MAX_OUTPUT_PORT_TYPE
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phasedone <= <GND>
phasestep => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
read => readdata.IN1
read => readdata.IN1
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= <GND>
readdata[3] <= <GND>
readdata[4] <= <GND>
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>
reset => prev_reset.ACLR
reset => pfdena_reg.PRESET
reset => _.IN1
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scandata => ~NO_FANOUT~
scandataout <= <GND>
scandone <= <GND>
write => wire_pfdena_reg_ena.IN1
writedata[0] => w_reset.IN1
writedata[1] => pfdena_reg.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|top|Pll:pll|Pll_altpll_0:altpll_0|Pll_altpll_0_stdsync_sv6:stdsync2
clk => clk.IN1
din => din.IN1
dout <= Pll_altpll_0_dffpipe_l2c:dffpipe3.q
reset_n => reset_n.IN1


|top|Pll:pll|Pll_altpll_0:altpll_0|Pll_altpll_0_stdsync_sv6:stdsync2|Pll_altpll_0_dffpipe_l2c:dffpipe3
clock => dffe6a[0].CLK
clock => dffe5a[0].CLK
clock => dffe4a[0].CLK
clrn => dffe6a[0].ACLR
clrn => dffe4a[0].ACLR
clrn => dffe5a[0].ACLR
d[0] => dffe4a[0].DATAIN
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE


|top|Pll:pll|Pll_altpll_0:altpll_0|Pll_altpll_0_altpll_rrh2:sd1
areset => pll_lock_sync.ACLR
areset => pll7.ARESET
clk[0] <= pll7.CLK
clk[1] <= pll7.CLK1
clk[2] <= pll7.CLK2
clk[3] <= pll7.CLK3
clk[4] <= pll7.CLK4
inclk[0] => pll7.CLK
inclk[1] => pll7.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|top|Reset:reset
clk => nReset~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
nReset <= nReset~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|DVI:dvi
nReset => v_state.OUTPUTSELECT
nReset => v_state.OUTPUTSELECT
nReset => v_state.OUTPUTSELECT
nReset => vsyncFound.OUTPUTSELECT
PIXCLK => VideoFifo:videoFifo.wrclk
PIXCLK => refreshCnt[0].CLK
PIXCLK => refreshCnt[1].CLK
PIXCLK => vidEnabled.CLK
PIXCLK => yCnt[0].CLK
PIXCLK => yCnt[1].CLK
PIXCLK => yCnt[2].CLK
PIXCLK => yCnt[3].CLK
PIXCLK => yCnt[4].CLK
PIXCLK => yCnt[5].CLK
PIXCLK => yCnt[6].CLK
PIXCLK => yCnt[7].CLK
PIXCLK => yCnt[8].CLK
PIXCLK => yCnt[9].CLK
PIXCLK => yCnt[10].CLK
PIXCLK => xCnt[0].CLK
PIXCLK => xCnt[1].CLK
PIXCLK => xCnt[2].CLK
PIXCLK => xCnt[3].CLK
PIXCLK => xCnt[4].CLK
PIXCLK => xCnt[5].CLK
PIXCLK => xCnt[6].CLK
PIXCLK => xCnt[7].CLK
PIXCLK => xCnt[8].CLK
PIXCLK => xCnt[9].CLK
PIXCLK => xCnt[10].CLK
PIXCLK => vsyncFound.CLK
PIXCLK => v_state~4.DATAIN
QE[0] => ~NO_FANOUT~
QE[1] => ~NO_FANOUT~
QE[2] => ~NO_FANOUT~
QE[3] => VideoFifo:videoFifo.data[0]
QE[4] => VideoFifo:videoFifo.data[1]
QE[5] => VideoFifo:videoFifo.data[2]
QE[6] => VideoFifo:videoFifo.data[3]
QE[7] => VideoFifo:videoFifo.data[4]
QE[8] => ~NO_FANOUT~
QE[9] => ~NO_FANOUT~
QE[10] => VideoFifo:videoFifo.data[5]
QE[11] => VideoFifo:videoFifo.data[6]
QE[12] => VideoFifo:videoFifo.data[7]
QE[13] => VideoFifo:videoFifo.data[8]
QE[14] => VideoFifo:videoFifo.data[9]
QE[15] => VideoFifo:videoFifo.data[10]
QE[16] => ~NO_FANOUT~
QE[17] => ~NO_FANOUT~
QE[18] => ~NO_FANOUT~
QE[19] => VideoFifo:videoFifo.data[11]
QE[20] => VideoFifo:videoFifo.data[12]
QE[21] => VideoFifo:videoFifo.data[13]
QE[22] => VideoFifo:videoFifo.data[14]
QE[23] => VideoFifo:videoFifo.data[15]
VSYNC => v_state.OUTPUTSELECT
VSYNC => v_state.OUTPUTSELECT
VSYNC => v_state.OUTPUTSELECT
VSYNC => vsyncFound.OUTPUTSELECT
VSYNC => v_state.OUTPUTSELECT
VSYNC => v_state.OUTPUTSELECT
VSYNC => v_state.OUTPUTSELECT
DE => wrreq.IN1
DE => always1.IN1
SDRAM_CLK => VideoFifo:videoFifo.rdclk
readEnable => VideoFifo:videoFifo.rdreq
readReq <= LessThan3.DB_MAX_OUTPUT_PORT_TYPE
readData[0] <= VideoFifo:videoFifo.q[0]
readData[1] <= VideoFifo:videoFifo.q[1]
readData[2] <= VideoFifo:videoFifo.q[2]
readData[3] <= VideoFifo:videoFifo.q[3]
readData[4] <= VideoFifo:videoFifo.q[4]
readData[5] <= VideoFifo:videoFifo.q[5]
readData[6] <= VideoFifo:videoFifo.q[6]
readData[7] <= VideoFifo:videoFifo.q[7]
readData[8] <= VideoFifo:videoFifo.q[8]
readData[9] <= VideoFifo:videoFifo.q[9]
readData[10] <= VideoFifo:videoFifo.q[10]
readData[11] <= VideoFifo:videoFifo.q[11]
readData[12] <= VideoFifo:videoFifo.q[12]
readData[13] <= VideoFifo:videoFifo.q[13]
readData[14] <= VideoFifo:videoFifo.q[14]
readData[15] <= VideoFifo:videoFifo.q[15]


|top|DVI:dvi|VideoFifo:videoFifo
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull


|top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component
data[0] => dcfifo_oei1:auto_generated.data[0]
data[1] => dcfifo_oei1:auto_generated.data[1]
data[2] => dcfifo_oei1:auto_generated.data[2]
data[3] => dcfifo_oei1:auto_generated.data[3]
data[4] => dcfifo_oei1:auto_generated.data[4]
data[5] => dcfifo_oei1:auto_generated.data[5]
data[6] => dcfifo_oei1:auto_generated.data[6]
data[7] => dcfifo_oei1:auto_generated.data[7]
data[8] => dcfifo_oei1:auto_generated.data[8]
data[9] => dcfifo_oei1:auto_generated.data[9]
data[10] => dcfifo_oei1:auto_generated.data[10]
data[11] => dcfifo_oei1:auto_generated.data[11]
data[12] => dcfifo_oei1:auto_generated.data[12]
data[13] => dcfifo_oei1:auto_generated.data[13]
data[14] => dcfifo_oei1:auto_generated.data[14]
data[15] => dcfifo_oei1:auto_generated.data[15]
q[0] <= dcfifo_oei1:auto_generated.q[0]
q[1] <= dcfifo_oei1:auto_generated.q[1]
q[2] <= dcfifo_oei1:auto_generated.q[2]
q[3] <= dcfifo_oei1:auto_generated.q[3]
q[4] <= dcfifo_oei1:auto_generated.q[4]
q[5] <= dcfifo_oei1:auto_generated.q[5]
q[6] <= dcfifo_oei1:auto_generated.q[6]
q[7] <= dcfifo_oei1:auto_generated.q[7]
q[8] <= dcfifo_oei1:auto_generated.q[8]
q[9] <= dcfifo_oei1:auto_generated.q[9]
q[10] <= dcfifo_oei1:auto_generated.q[10]
q[11] <= dcfifo_oei1:auto_generated.q[11]
q[12] <= dcfifo_oei1:auto_generated.q[12]
q[13] <= dcfifo_oei1:auto_generated.q[13]
q[14] <= dcfifo_oei1:auto_generated.q[14]
q[15] <= dcfifo_oei1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_oei1:auto_generated.rdclk
rdreq => dcfifo_oei1:auto_generated.rdreq
wrclk => dcfifo_oei1:auto_generated.wrclk
wrreq => dcfifo_oei1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_oei1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_oei1:auto_generated.wrfull
rdusedw[0] <= dcfifo_oei1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_oei1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_oei1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_oei1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_oei1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_oei1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_oei1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_oei1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_oei1:auto_generated.rdusedw[8]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>


|top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated
data[0] => altsyncram_p421:fifo_ram.data_a[0]
data[1] => altsyncram_p421:fifo_ram.data_a[1]
data[2] => altsyncram_p421:fifo_ram.data_a[2]
data[3] => altsyncram_p421:fifo_ram.data_a[3]
data[4] => altsyncram_p421:fifo_ram.data_a[4]
data[5] => altsyncram_p421:fifo_ram.data_a[5]
data[6] => altsyncram_p421:fifo_ram.data_a[6]
data[7] => altsyncram_p421:fifo_ram.data_a[7]
data[8] => altsyncram_p421:fifo_ram.data_a[8]
data[9] => altsyncram_p421:fifo_ram.data_a[9]
data[10] => altsyncram_p421:fifo_ram.data_a[10]
data[11] => altsyncram_p421:fifo_ram.data_a[11]
data[12] => altsyncram_p421:fifo_ram.data_a[12]
data[13] => altsyncram_p421:fifo_ram.data_a[13]
data[14] => altsyncram_p421:fifo_ram.data_a[14]
data[15] => altsyncram_p421:fifo_ram.data_a[15]
q[0] <= altsyncram_p421:fifo_ram.q_b[0]
q[1] <= altsyncram_p421:fifo_ram.q_b[1]
q[2] <= altsyncram_p421:fifo_ram.q_b[2]
q[3] <= altsyncram_p421:fifo_ram.q_b[3]
q[4] <= altsyncram_p421:fifo_ram.q_b[4]
q[5] <= altsyncram_p421:fifo_ram.q_b[5]
q[6] <= altsyncram_p421:fifo_ram.q_b[6]
q[7] <= altsyncram_p421:fifo_ram.q_b[7]
q[8] <= altsyncram_p421:fifo_ram.q_b[8]
q[9] <= altsyncram_p421:fifo_ram.q_b[9]
q[10] <= altsyncram_p421:fifo_ram.q_b[10]
q[11] <= altsyncram_p421:fifo_ram.q_b[11]
q[12] <= altsyncram_p421:fifo_ram.q_b[12]
q[13] <= altsyncram_p421:fifo_ram.q_b[13]
q[14] <= altsyncram_p421:fifo_ram.q_b[14]
q[15] <= altsyncram_p421:fifo_ram.q_b[15]
rdclk => a_graycounter_rn6:rdptr_g1p.clock
rdclk => altsyncram_p421:fifo_ram.clock1
rdclk => dffpipe_pu8:rdfull_reg.clock
rdclk => dffpipe_1v8:rs_brp.clock
rdclk => dffpipe_1v8:rs_bwp.clock
rdclk => alt_synch_pipe_h9l:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= cmpr_f66:rdfull_eq_comp.aeb
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= dffpipe_pu8:rdfull_reg.q[0]
wrclk => a_graycounter_n5c:wrptr_g1p.clock
wrclk => altsyncram_p421:fifo_ram.clock0
wrclk => alt_synch_pipe_i9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|dffpipe_pu8:rdfull_reg
clock => dffe12a[0].CLK
d[0] => dffe12a[0].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE


|top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|dffpipe_1v8:rs_brp
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|dffpipe_1v8:rs_bwp
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp
clock => dffpipe_2v8:dffpipe14.clock
d[0] => dffpipe_2v8:dffpipe14.d[0]
d[1] => dffpipe_2v8:dffpipe14.d[1]
d[2] => dffpipe_2v8:dffpipe14.d[2]
d[3] => dffpipe_2v8:dffpipe14.d[3]
d[4] => dffpipe_2v8:dffpipe14.d[4]
d[5] => dffpipe_2v8:dffpipe14.d[5]
d[6] => dffpipe_2v8:dffpipe14.d[6]
d[7] => dffpipe_2v8:dffpipe14.d[7]
d[8] => dffpipe_2v8:dffpipe14.d[8]
q[0] <= dffpipe_2v8:dffpipe14.q[0]
q[1] <= dffpipe_2v8:dffpipe14.q[1]
q[2] <= dffpipe_2v8:dffpipe14.q[2]
q[3] <= dffpipe_2v8:dffpipe14.q[3]
q[4] <= dffpipe_2v8:dffpipe14.q[4]
q[5] <= dffpipe_2v8:dffpipe14.q[5]
q[6] <= dffpipe_2v8:dffpipe14.q[6]
q[7] <= dffpipe_2v8:dffpipe14.q[7]
q[8] <= dffpipe_2v8:dffpipe14.q[8]


|top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp
clock => dffpipe_3v8:dffpipe17.clock
d[0] => dffpipe_3v8:dffpipe17.d[0]
d[1] => dffpipe_3v8:dffpipe17.d[1]
d[2] => dffpipe_3v8:dffpipe17.d[2]
d[3] => dffpipe_3v8:dffpipe17.d[3]
d[4] => dffpipe_3v8:dffpipe17.d[4]
d[5] => dffpipe_3v8:dffpipe17.d[5]
d[6] => dffpipe_3v8:dffpipe17.d[6]
d[7] => dffpipe_3v8:dffpipe17.d[7]
d[8] => dffpipe_3v8:dffpipe17.d[8]
q[0] <= dffpipe_3v8:dffpipe17.q[0]
q[1] <= dffpipe_3v8:dffpipe17.q[1]
q[2] <= dffpipe_3v8:dffpipe17.q[2]
q[3] <= dffpipe_3v8:dffpipe17.q[3]
q[4] <= dffpipe_3v8:dffpipe17.q[4]
q[5] <= dffpipe_3v8:dffpipe17.q[5]
q[6] <= dffpipe_3v8:dffpipe17.q[6]
q[7] <= dffpipe_3v8:dffpipe17.q[7]
q[8] <= dffpipe_3v8:dffpipe17.q[8]


|top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe19a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe19a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe19a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe19a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe19a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe19a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe19a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe19a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|cmpr_f66:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|top|DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|top|SDRAM:sdram
clk_clk => clk_clk.IN2
reset_reset_n => _.IN1
sdram_s1_address[0] => sdram_s1_address[0].IN1
sdram_s1_address[1] => sdram_s1_address[1].IN1
sdram_s1_address[2] => sdram_s1_address[2].IN1
sdram_s1_address[3] => sdram_s1_address[3].IN1
sdram_s1_address[4] => sdram_s1_address[4].IN1
sdram_s1_address[5] => sdram_s1_address[5].IN1
sdram_s1_address[6] => sdram_s1_address[6].IN1
sdram_s1_address[7] => sdram_s1_address[7].IN1
sdram_s1_address[8] => sdram_s1_address[8].IN1
sdram_s1_address[9] => sdram_s1_address[9].IN1
sdram_s1_address[10] => sdram_s1_address[10].IN1
sdram_s1_address[11] => sdram_s1_address[11].IN1
sdram_s1_address[12] => sdram_s1_address[12].IN1
sdram_s1_address[13] => sdram_s1_address[13].IN1
sdram_s1_address[14] => sdram_s1_address[14].IN1
sdram_s1_address[15] => sdram_s1_address[15].IN1
sdram_s1_address[16] => sdram_s1_address[16].IN1
sdram_s1_address[17] => sdram_s1_address[17].IN1
sdram_s1_address[18] => sdram_s1_address[18].IN1
sdram_s1_address[19] => sdram_s1_address[19].IN1
sdram_s1_address[20] => sdram_s1_address[20].IN1
sdram_s1_address[21] => sdram_s1_address[21].IN1
sdram_s1_address[22] => sdram_s1_address[22].IN1
sdram_s1_address[23] => sdram_s1_address[23].IN1
sdram_s1_byteenable_n[0] => sdram_s1_byteenable_n[0].IN1
sdram_s1_byteenable_n[1] => sdram_s1_byteenable_n[1].IN1
sdram_s1_chipselect => sdram_s1_chipselect.IN1
sdram_s1_writedata[0] => sdram_s1_writedata[0].IN1
sdram_s1_writedata[1] => sdram_s1_writedata[1].IN1
sdram_s1_writedata[2] => sdram_s1_writedata[2].IN1
sdram_s1_writedata[3] => sdram_s1_writedata[3].IN1
sdram_s1_writedata[4] => sdram_s1_writedata[4].IN1
sdram_s1_writedata[5] => sdram_s1_writedata[5].IN1
sdram_s1_writedata[6] => sdram_s1_writedata[6].IN1
sdram_s1_writedata[7] => sdram_s1_writedata[7].IN1
sdram_s1_writedata[8] => sdram_s1_writedata[8].IN1
sdram_s1_writedata[9] => sdram_s1_writedata[9].IN1
sdram_s1_writedata[10] => sdram_s1_writedata[10].IN1
sdram_s1_writedata[11] => sdram_s1_writedata[11].IN1
sdram_s1_writedata[12] => sdram_s1_writedata[12].IN1
sdram_s1_writedata[13] => sdram_s1_writedata[13].IN1
sdram_s1_writedata[14] => sdram_s1_writedata[14].IN1
sdram_s1_writedata[15] => sdram_s1_writedata[15].IN1
sdram_s1_read_n => sdram_s1_read_n.IN1
sdram_s1_write_n => sdram_s1_write_n.IN1
sdram_s1_readdata[0] <= SDRAM_SDRAM:sdram.za_data
sdram_s1_readdata[1] <= SDRAM_SDRAM:sdram.za_data
sdram_s1_readdata[2] <= SDRAM_SDRAM:sdram.za_data
sdram_s1_readdata[3] <= SDRAM_SDRAM:sdram.za_data
sdram_s1_readdata[4] <= SDRAM_SDRAM:sdram.za_data
sdram_s1_readdata[5] <= SDRAM_SDRAM:sdram.za_data
sdram_s1_readdata[6] <= SDRAM_SDRAM:sdram.za_data
sdram_s1_readdata[7] <= SDRAM_SDRAM:sdram.za_data
sdram_s1_readdata[8] <= SDRAM_SDRAM:sdram.za_data
sdram_s1_readdata[9] <= SDRAM_SDRAM:sdram.za_data
sdram_s1_readdata[10] <= SDRAM_SDRAM:sdram.za_data
sdram_s1_readdata[11] <= SDRAM_SDRAM:sdram.za_data
sdram_s1_readdata[12] <= SDRAM_SDRAM:sdram.za_data
sdram_s1_readdata[13] <= SDRAM_SDRAM:sdram.za_data
sdram_s1_readdata[14] <= SDRAM_SDRAM:sdram.za_data
sdram_s1_readdata[15] <= SDRAM_SDRAM:sdram.za_data
sdram_s1_readdatavalid <= SDRAM_SDRAM:sdram.za_valid
sdram_s1_waitrequest <= SDRAM_SDRAM:sdram.za_waitrequest
sdram_wire_addr[0] <= SDRAM_SDRAM:sdram.zs_addr
sdram_wire_addr[1] <= SDRAM_SDRAM:sdram.zs_addr
sdram_wire_addr[2] <= SDRAM_SDRAM:sdram.zs_addr
sdram_wire_addr[3] <= SDRAM_SDRAM:sdram.zs_addr
sdram_wire_addr[4] <= SDRAM_SDRAM:sdram.zs_addr
sdram_wire_addr[5] <= SDRAM_SDRAM:sdram.zs_addr
sdram_wire_addr[6] <= SDRAM_SDRAM:sdram.zs_addr
sdram_wire_addr[7] <= SDRAM_SDRAM:sdram.zs_addr
sdram_wire_addr[8] <= SDRAM_SDRAM:sdram.zs_addr
sdram_wire_addr[9] <= SDRAM_SDRAM:sdram.zs_addr
sdram_wire_addr[10] <= SDRAM_SDRAM:sdram.zs_addr
sdram_wire_addr[11] <= SDRAM_SDRAM:sdram.zs_addr
sdram_wire_addr[12] <= SDRAM_SDRAM:sdram.zs_addr
sdram_wire_ba[0] <= SDRAM_SDRAM:sdram.zs_ba
sdram_wire_ba[1] <= SDRAM_SDRAM:sdram.zs_ba
sdram_wire_cas_n <= SDRAM_SDRAM:sdram.zs_cas_n
sdram_wire_cke <= SDRAM_SDRAM:sdram.zs_cke
sdram_wire_cs_n <= SDRAM_SDRAM:sdram.zs_cs_n
sdram_wire_dq[0] <> SDRAM_SDRAM:sdram.zs_dq
sdram_wire_dq[1] <> SDRAM_SDRAM:sdram.zs_dq
sdram_wire_dq[2] <> SDRAM_SDRAM:sdram.zs_dq
sdram_wire_dq[3] <> SDRAM_SDRAM:sdram.zs_dq
sdram_wire_dq[4] <> SDRAM_SDRAM:sdram.zs_dq
sdram_wire_dq[5] <> SDRAM_SDRAM:sdram.zs_dq
sdram_wire_dq[6] <> SDRAM_SDRAM:sdram.zs_dq
sdram_wire_dq[7] <> SDRAM_SDRAM:sdram.zs_dq
sdram_wire_dq[8] <> SDRAM_SDRAM:sdram.zs_dq
sdram_wire_dq[9] <> SDRAM_SDRAM:sdram.zs_dq
sdram_wire_dq[10] <> SDRAM_SDRAM:sdram.zs_dq
sdram_wire_dq[11] <> SDRAM_SDRAM:sdram.zs_dq
sdram_wire_dq[12] <> SDRAM_SDRAM:sdram.zs_dq
sdram_wire_dq[13] <> SDRAM_SDRAM:sdram.zs_dq
sdram_wire_dq[14] <> SDRAM_SDRAM:sdram.zs_dq
sdram_wire_dq[15] <> SDRAM_SDRAM:sdram.zs_dq
sdram_wire_dqm[0] <= SDRAM_SDRAM:sdram.zs_dqm
sdram_wire_dqm[1] <= SDRAM_SDRAM:sdram.zs_dqm
sdram_wire_ras_n <= SDRAM_SDRAM:sdram.zs_ras_n
sdram_wire_we_n <= SDRAM_SDRAM:sdram.zs_we_n


|top|SDRAM:sdram|SDRAM_SDRAM:sdram
az_addr[0] => az_addr[0].IN1
az_addr[1] => az_addr[1].IN1
az_addr[2] => az_addr[2].IN1
az_addr[3] => az_addr[3].IN1
az_addr[4] => az_addr[4].IN1
az_addr[5] => az_addr[5].IN1
az_addr[6] => az_addr[6].IN1
az_addr[7] => az_addr[7].IN1
az_addr[8] => az_addr[8].IN1
az_addr[9] => az_addr[9].IN1
az_addr[10] => az_addr[10].IN1
az_addr[11] => az_addr[11].IN1
az_addr[12] => az_addr[12].IN1
az_addr[13] => az_addr[13].IN1
az_addr[14] => az_addr[14].IN1
az_addr[15] => az_addr[15].IN1
az_addr[16] => az_addr[16].IN1
az_addr[17] => az_addr[17].IN1
az_addr[18] => az_addr[18].IN1
az_addr[19] => az_addr[19].IN1
az_addr[20] => az_addr[20].IN1
az_addr[21] => az_addr[21].IN1
az_addr[22] => az_addr[22].IN1
az_addr[23] => az_addr[23].IN1
az_be_n[0] => comb.DATAA
az_be_n[1] => comb.DATAA
az_cs => ~NO_FANOUT~
az_data[0] => az_data[0].IN1
az_data[1] => az_data[1].IN1
az_data[2] => az_data[2].IN1
az_data[3] => az_data[3].IN1
az_data[4] => az_data[4].IN1
az_data[5] => az_data[5].IN1
az_data[6] => az_data[6].IN1
az_data[7] => az_data[7].IN1
az_data[8] => az_data[8].IN1
az_data[9] => az_data[9].IN1
az_data[10] => az_data[10].IN1
az_data[11] => az_data[11].IN1
az_data[12] => az_data[12].IN1
az_data[13] => az_data[13].IN1
az_data[14] => az_data[14].IN1
az_data[15] => az_data[15].IN1
az_rd_n => comb.IN0
az_wr_n => az_wr_n.IN1
clk => clk.IN1
reset_n => reset_n.IN1
za_data[0] <= za_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[1] <= za_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[2] <= za_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[3] <= za_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[4] <= za_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[5] <= za_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[6] <= za_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[7] <= za_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[8] <= za_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[9] <= za_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[10] <= za_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[11] <= za_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[12] <= za_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[13] <= za_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[14] <= za_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[15] <= za_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_valid <= za_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_waitrequest <= SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module.full
zs_addr[0] <= zs_addr[0].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[1] <= zs_addr[1].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[2] <= zs_addr[2].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[3] <= zs_addr[3].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[4] <= zs_addr[4].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[5] <= zs_addr[5].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[6] <= zs_addr[6].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[7] <= zs_addr[7].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[8] <= zs_addr[8].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[9] <= zs_addr[9].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[10] <= zs_addr[10].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[11] <= zs_addr[11].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[12] <= zs_addr[12].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[0] <= zs_ba[0].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[1] <= zs_ba[1].DB_MAX_OUTPUT_PORT_TYPE
zs_cas_n <= zs_cas_n.DB_MAX_OUTPUT_PORT_TYPE
zs_cke <= <VCC>
zs_cs_n <= zs_cs_n.DB_MAX_OUTPUT_PORT_TYPE
zs_dq[0] <> zs_dq[0]
zs_dq[1] <> zs_dq[1]
zs_dq[2] <> zs_dq[2]
zs_dq[3] <> zs_dq[3]
zs_dq[4] <> zs_dq[4]
zs_dq[5] <> zs_dq[5]
zs_dq[6] <> zs_dq[6]
zs_dq[7] <> zs_dq[7]
zs_dq[8] <> zs_dq[8]
zs_dq[9] <> zs_dq[9]
zs_dq[10] <> zs_dq[10]
zs_dq[11] <> zs_dq[11]
zs_dq[12] <> zs_dq[12]
zs_dq[13] <> zs_dq[13]
zs_dq[14] <> zs_dq[14]
zs_dq[15] <> zs_dq[15]
zs_dqm[0] <= zs_dqm[0].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[1] <= zs_dqm[1].DB_MAX_OUTPUT_PORT_TYPE
zs_ras_n <= zs_ras_n.DB_MAX_OUTPUT_PORT_TYPE
zs_we_n <= zs_we_n.DB_MAX_OUTPUT_PORT_TYPE


|top|SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module
clk => entry_0[0].CLK
clk => entry_0[1].CLK
clk => entry_0[2].CLK
clk => entry_0[3].CLK
clk => entry_0[4].CLK
clk => entry_0[5].CLK
clk => entry_0[6].CLK
clk => entry_0[7].CLK
clk => entry_0[8].CLK
clk => entry_0[9].CLK
clk => entry_0[10].CLK
clk => entry_0[11].CLK
clk => entry_0[12].CLK
clk => entry_0[13].CLK
clk => entry_0[14].CLK
clk => entry_0[15].CLK
clk => entry_0[16].CLK
clk => entry_0[17].CLK
clk => entry_0[18].CLK
clk => entry_0[19].CLK
clk => entry_0[20].CLK
clk => entry_0[21].CLK
clk => entry_0[22].CLK
clk => entry_0[23].CLK
clk => entry_0[24].CLK
clk => entry_0[25].CLK
clk => entry_0[26].CLK
clk => entry_0[27].CLK
clk => entry_0[28].CLK
clk => entry_0[29].CLK
clk => entry_0[30].CLK
clk => entry_0[31].CLK
clk => entry_0[32].CLK
clk => entry_0[33].CLK
clk => entry_0[34].CLK
clk => entry_0[35].CLK
clk => entry_0[36].CLK
clk => entry_0[37].CLK
clk => entry_0[38].CLK
clk => entry_0[39].CLK
clk => entry_0[40].CLK
clk => entry_0[41].CLK
clk => entry_0[42].CLK
clk => entry_1[0].CLK
clk => entry_1[1].CLK
clk => entry_1[2].CLK
clk => entry_1[3].CLK
clk => entry_1[4].CLK
clk => entry_1[5].CLK
clk => entry_1[6].CLK
clk => entry_1[7].CLK
clk => entry_1[8].CLK
clk => entry_1[9].CLK
clk => entry_1[10].CLK
clk => entry_1[11].CLK
clk => entry_1[12].CLK
clk => entry_1[13].CLK
clk => entry_1[14].CLK
clk => entry_1[15].CLK
clk => entry_1[16].CLK
clk => entry_1[17].CLK
clk => entry_1[18].CLK
clk => entry_1[19].CLK
clk => entry_1[20].CLK
clk => entry_1[21].CLK
clk => entry_1[22].CLK
clk => entry_1[23].CLK
clk => entry_1[24].CLK
clk => entry_1[25].CLK
clk => entry_1[26].CLK
clk => entry_1[27].CLK
clk => entry_1[28].CLK
clk => entry_1[29].CLK
clk => entry_1[30].CLK
clk => entry_1[31].CLK
clk => entry_1[32].CLK
clk => entry_1[33].CLK
clk => entry_1[34].CLK
clk => entry_1[35].CLK
clk => entry_1[36].CLK
clk => entry_1[37].CLK
clk => entry_1[38].CLK
clk => entry_1[39].CLK
clk => entry_1[40].CLK
clk => entry_1[41].CLK
clk => entry_1[42].CLK
clk => entries[0].CLK
clk => entries[1].CLK
clk => rd_address.CLK
clk => wr_address.CLK
rd => Mux0.IN2
rd => Mux1.IN4
rd => Mux2.IN4
rd => Mux3.IN4
reset_n => entries[0].ACLR
reset_n => entries[1].ACLR
reset_n => rd_address.ACLR
reset_n => wr_address.ACLR
wr => Mux0.IN3
wr => Mux1.IN5
wr => Mux2.IN5
wr => Mux3.IN5
wr => always2.IN1
wr_data[0] => entry_1.DATAB
wr_data[0] => entry_0.DATAA
wr_data[1] => entry_1.DATAB
wr_data[1] => entry_0.DATAA
wr_data[2] => entry_1.DATAB
wr_data[2] => entry_0.DATAA
wr_data[3] => entry_1.DATAB
wr_data[3] => entry_0.DATAA
wr_data[4] => entry_1.DATAB
wr_data[4] => entry_0.DATAA
wr_data[5] => entry_1.DATAB
wr_data[5] => entry_0.DATAA
wr_data[6] => entry_1.DATAB
wr_data[6] => entry_0.DATAA
wr_data[7] => entry_1.DATAB
wr_data[7] => entry_0.DATAA
wr_data[8] => entry_1.DATAB
wr_data[8] => entry_0.DATAA
wr_data[9] => entry_1.DATAB
wr_data[9] => entry_0.DATAA
wr_data[10] => entry_1.DATAB
wr_data[10] => entry_0.DATAA
wr_data[11] => entry_1.DATAB
wr_data[11] => entry_0.DATAA
wr_data[12] => entry_1.DATAB
wr_data[12] => entry_0.DATAA
wr_data[13] => entry_1.DATAB
wr_data[13] => entry_0.DATAA
wr_data[14] => entry_1.DATAB
wr_data[14] => entry_0.DATAA
wr_data[15] => entry_1.DATAB
wr_data[15] => entry_0.DATAA
wr_data[16] => entry_1.DATAB
wr_data[16] => entry_0.DATAA
wr_data[17] => entry_1.DATAB
wr_data[17] => entry_0.DATAA
wr_data[18] => entry_1.DATAB
wr_data[18] => entry_0.DATAA
wr_data[19] => entry_1.DATAB
wr_data[19] => entry_0.DATAA
wr_data[20] => entry_1.DATAB
wr_data[20] => entry_0.DATAA
wr_data[21] => entry_1.DATAB
wr_data[21] => entry_0.DATAA
wr_data[22] => entry_1.DATAB
wr_data[22] => entry_0.DATAA
wr_data[23] => entry_1.DATAB
wr_data[23] => entry_0.DATAA
wr_data[24] => entry_1.DATAB
wr_data[24] => entry_0.DATAA
wr_data[25] => entry_1.DATAB
wr_data[25] => entry_0.DATAA
wr_data[26] => entry_1.DATAB
wr_data[26] => entry_0.DATAA
wr_data[27] => entry_1.DATAB
wr_data[27] => entry_0.DATAA
wr_data[28] => entry_1.DATAB
wr_data[28] => entry_0.DATAA
wr_data[29] => entry_1.DATAB
wr_data[29] => entry_0.DATAA
wr_data[30] => entry_1.DATAB
wr_data[30] => entry_0.DATAA
wr_data[31] => entry_1.DATAB
wr_data[31] => entry_0.DATAA
wr_data[32] => entry_1.DATAB
wr_data[32] => entry_0.DATAA
wr_data[33] => entry_1.DATAB
wr_data[33] => entry_0.DATAA
wr_data[34] => entry_1.DATAB
wr_data[34] => entry_0.DATAA
wr_data[35] => entry_1.DATAB
wr_data[35] => entry_0.DATAA
wr_data[36] => entry_1.DATAB
wr_data[36] => entry_0.DATAA
wr_data[37] => entry_1.DATAB
wr_data[37] => entry_0.DATAA
wr_data[38] => entry_1.DATAB
wr_data[38] => entry_0.DATAA
wr_data[39] => entry_1.DATAB
wr_data[39] => entry_0.DATAA
wr_data[40] => entry_1.DATAB
wr_data[40] => entry_0.DATAA
wr_data[41] => entry_1.DATAB
wr_data[41] => entry_0.DATAA
wr_data[42] => entry_1.DATAB
wr_data[42] => entry_0.DATAA
almost_empty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[16] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[17] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[18] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[19] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[20] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[21] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[22] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[23] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[24] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[25] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[26] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[27] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[28] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[29] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[30] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[31] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[32] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[33] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[34] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[35] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[36] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[37] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[38] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[39] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[40] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[41] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[42] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE


|top|SDRAM:sdram|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|top|SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|top|SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


