$comment
	File created using the following command:
		vcd file alu.msim.vcd -direction
$end
$date
	Thu May 26 10:38:24 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module alu_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 3 " ALU_Sel [2:0] $end
$var reg 8 # B [7:0] $end
$var wire 1 $ NZVC [3] $end
$var wire 1 % NZVC [2] $end
$var wire 1 & NZVC [1] $end
$var wire 1 ' NZVC [0] $end
$var wire 1 ( Result [7] $end
$var wire 1 ) Result [6] $end
$var wire 1 * Result [5] $end
$var wire 1 + Result [4] $end
$var wire 1 , Result [3] $end
$var wire 1 - Result [2] $end
$var wire 1 . Result [1] $end
$var wire 1 / Result [0] $end
$var wire 1 0 sampler $end
$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var tri1 1 4 devclrn $end
$var tri1 1 5 devpor $end
$var tri1 1 6 devoe $end
$var wire 1 7 NZVC[0]~output_o $end
$var wire 1 8 NZVC[1]~output_o $end
$var wire 1 9 NZVC[2]~output_o $end
$var wire 1 : NZVC[3]~output_o $end
$var wire 1 ; Result[0]~output_o $end
$var wire 1 < Result[1]~output_o $end
$var wire 1 = Result[2]~output_o $end
$var wire 1 > Result[3]~output_o $end
$var wire 1 ? Result[4]~output_o $end
$var wire 1 @ Result[5]~output_o $end
$var wire 1 A Result[6]~output_o $end
$var wire 1 B Result[7]~output_o $end
$var wire 1 C ALU_Sel[2]~input_o $end
$var wire 1 D ALU_Sel[1]~input_o $end
$var wire 1 E ALU_Sel[0]~input_o $end
$var wire 1 F Equal0~0_combout $end
$var wire 1 G A[7]~input_o $end
$var wire 1 H B[7]~input_o $end
$var wire 1 I Add0|auto_generated|_~0_combout $end
$var wire 1 J B[6]~input_o $end
$var wire 1 K Add0|auto_generated|_~1_combout $end
$var wire 1 L A[6]~input_o $end
$var wire 1 M A[5]~input_o $end
$var wire 1 N B[5]~input_o $end
$var wire 1 O Add0|auto_generated|_~2_combout $end
$var wire 1 P A[4]~input_o $end
$var wire 1 Q B[4]~input_o $end
$var wire 1 R Add0|auto_generated|_~3_combout $end
$var wire 1 S B[3]~input_o $end
$var wire 1 T Add0|auto_generated|_~4_combout $end
$var wire 1 U A[3]~input_o $end
$var wire 1 V B[2]~input_o $end
$var wire 1 W Add0|auto_generated|_~5_combout $end
$var wire 1 X A[2]~input_o $end
$var wire 1 Y B[1]~input_o $end
$var wire 1 Z Add0|auto_generated|_~6_combout $end
$var wire 1 [ A[1]~input_o $end
$var wire 1 \ B[0]~input_o $end
$var wire 1 ] Add0|auto_generated|_~7_combout $end
$var wire 1 ^ A[0]~input_o $end
$var wire 1 _ Add0|auto_generated|result_int[0]~1_cout $end
$var wire 1 ` Add0|auto_generated|result_int[1]~3 $end
$var wire 1 a Add0|auto_generated|result_int[2]~5 $end
$var wire 1 b Add0|auto_generated|result_int[3]~7 $end
$var wire 1 c Add0|auto_generated|result_int[4]~9 $end
$var wire 1 d Add0|auto_generated|result_int[5]~11 $end
$var wire 1 e Add0|auto_generated|result_int[6]~13 $end
$var wire 1 f Add0|auto_generated|result_int[7]~15 $end
$var wire 1 g Add0|auto_generated|result_int[8]~17 $end
$var wire 1 h Add0|auto_generated|result_int[9]~18_combout $end
$var wire 1 i Equal0~1_combout $end
$var wire 1 j Equal0~1clkctrl_outclk $end
$var wire 1 k NZVC[0]$latch~combout $end
$var wire 1 l LessThan0~1_cout $end
$var wire 1 m LessThan0~3_cout $end
$var wire 1 n LessThan0~5_cout $end
$var wire 1 o LessThan0~7_cout $end
$var wire 1 p LessThan0~9_cout $end
$var wire 1 q LessThan0~11_cout $end
$var wire 1 r LessThan0~13_cout $end
$var wire 1 s LessThan0~14_combout $end
$var wire 1 t Add1~1 $end
$var wire 1 u Add1~3 $end
$var wire 1 v Add1~5 $end
$var wire 1 w Add1~7 $end
$var wire 1 x Add1~9 $end
$var wire 1 y Add1~11 $end
$var wire 1 z Add1~13 $end
$var wire 1 { Add1~14_combout $end
$var wire 1 | NZVC[1]~1_combout $end
$var wire 1 } Add0~1 $end
$var wire 1 ~ Add0~3 $end
$var wire 1 !! Add0~5 $end
$var wire 1 "! Add0~7 $end
$var wire 1 #! Add0~9 $end
$var wire 1 $! Add0~11 $end
$var wire 1 %! Add0~13 $end
$var wire 1 &! Add0~14_combout $end
$var wire 1 '! NZVC[1]~0_combout $end
$var wire 1 (! NZVC[1]~2_combout $end
$var wire 1 )! NZVC[1]$latch~combout $end
$var wire 1 *! Add0~6_combout $end
$var wire 1 +! Add0~8_combout $end
$var wire 1 ,! Add0~10_combout $end
$var wire 1 -! Add0~4_combout $end
$var wire 1 .! NZVC[2]~4_combout $end
$var wire 1 /! Add0~12_combout $end
$var wire 1 0! Add0~0_combout $end
$var wire 1 1! Add0~2_combout $end
$var wire 1 2! NZVC[2]~3_combout $end
$var wire 1 3! NZVC[2]~5_combout $end
$var wire 1 4! Add1~8_combout $end
$var wire 1 5! Add1~10_combout $end
$var wire 1 6! Add1~4_combout $end
$var wire 1 7! Add1~6_combout $end
$var wire 1 8! NZVC[2]~7_combout $end
$var wire 1 9! Add1~12_combout $end
$var wire 1 :! Add1~2_combout $end
$var wire 1 ;! Add1~0_combout $end
$var wire 1 <! NZVC[2]~6_combout $end
$var wire 1 =! NZVC[2]~8_combout $end
$var wire 1 >! NZVC[2]$latch~combout $end
$var wire 1 ?! Add0|auto_generated|result_int[8]~16_combout $end
$var wire 1 @! NZVC[3]$latch~combout $end
$var wire 1 A! Add0|auto_generated|result_int[1]~2_combout $end
$var wire 1 B! Result[0]$latch~combout $end
$var wire 1 C! Add0|auto_generated|result_int[2]~4_combout $end
$var wire 1 D! Result[1]$latch~combout $end
$var wire 1 E! Add0|auto_generated|result_int[3]~6_combout $end
$var wire 1 F! Result[2]$latch~combout $end
$var wire 1 G! Add0|auto_generated|result_int[4]~8_combout $end
$var wire 1 H! Result[3]$latch~combout $end
$var wire 1 I! Add0|auto_generated|result_int[5]~10_combout $end
$var wire 1 J! Result[4]$latch~combout $end
$var wire 1 K! Add0|auto_generated|result_int[6]~12_combout $end
$var wire 1 L! Result[5]$latch~combout $end
$var wire 1 M! Add0|auto_generated|result_int[7]~14_combout $end
$var wire 1 N! Result[6]$latch~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111 !
b0 "
b1 #
1'
0&
1%
0$
0/
0.
0-
0,
0+
0*
0)
0(
x0
01
12
x3
14
15
16
17
08
19
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
1F
1G
0H
1I
0J
1K
1L
1M
0N
1O
1P
0Q
1R
0S
1T
1U
0V
1W
1X
0Y
1Z
1[
1\
0]
1^
0_
0`
1a
0b
1c
0d
1e
0f
1g
1h
1i
1j
1k
0l
1m
0n
1o
0p
1q
0r
0s
1t
0u
1v
0w
1x
0y
1z
1{
0|
1}
0~
1!!
0"!
1#!
0$!
1%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
1.!
0/!
00!
01!
12!
13!
14!
15!
16!
17!
08!
19!
1:!
0;!
0<!
1=!
1>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
$end
#1000000
