

================================================================
== Vitis HLS Report for 'blockmatmul_Pipeline_1'
================================================================
* Date:           Wed Apr 12 06:49:59 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.983 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      256|      256|         1|          1|          1|   256|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.98>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 4 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %empty"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_load = load i9 %empty"   --->   Operation 7 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 8 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.66ns)   --->   "%exitcond397 = icmp_eq  i9 %p_load, i9 256"   --->   Operation 9 'icmp' 'exitcond397' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 10 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.82ns)   --->   "%empty_16 = add i9 %p_load, i9 1"   --->   Operation 11 'add' 'empty_16' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond397, void %memset.loop.split, void %split.exitStub"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %p_load, i32 4, i32 7"   --->   Operation 13 'partselect' 'tmp_2' <Predicate = (!exitcond397)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_cast78 = zext i4 %tmp_2"   --->   Operation 14 'zext' 'p_cast78' <Predicate = (!exitcond397)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr i32 %AB, i64 0, i64 %p_cast78"   --->   Operation 15 'getelementptr' 'AB_addr' <Predicate = (!exitcond397)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%AB_1_addr = getelementptr i32 %AB_1, i64 0, i64 %p_cast78"   --->   Operation 16 'getelementptr' 'AB_1_addr' <Predicate = (!exitcond397)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%AB_2_addr = getelementptr i32 %AB_2, i64 0, i64 %p_cast78"   --->   Operation 17 'getelementptr' 'AB_2_addr' <Predicate = (!exitcond397)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%AB_3_addr = getelementptr i32 %AB_3, i64 0, i64 %p_cast78"   --->   Operation 18 'getelementptr' 'AB_3_addr' <Predicate = (!exitcond397)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%AB_4_addr = getelementptr i32 %AB_4, i64 0, i64 %p_cast78"   --->   Operation 19 'getelementptr' 'AB_4_addr' <Predicate = (!exitcond397)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%AB_5_addr = getelementptr i32 %AB_5, i64 0, i64 %p_cast78"   --->   Operation 20 'getelementptr' 'AB_5_addr' <Predicate = (!exitcond397)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%AB_6_addr = getelementptr i32 %AB_6, i64 0, i64 %p_cast78"   --->   Operation 21 'getelementptr' 'AB_6_addr' <Predicate = (!exitcond397)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%AB_7_addr = getelementptr i32 %AB_7, i64 0, i64 %p_cast78"   --->   Operation 22 'getelementptr' 'AB_7_addr' <Predicate = (!exitcond397)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%AB_8_addr = getelementptr i32 %AB_8, i64 0, i64 %p_cast78"   --->   Operation 23 'getelementptr' 'AB_8_addr' <Predicate = (!exitcond397)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%AB_9_addr = getelementptr i32 %AB_9, i64 0, i64 %p_cast78"   --->   Operation 24 'getelementptr' 'AB_9_addr' <Predicate = (!exitcond397)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%AB_10_addr = getelementptr i32 %AB_10, i64 0, i64 %p_cast78"   --->   Operation 25 'getelementptr' 'AB_10_addr' <Predicate = (!exitcond397)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%AB_11_addr = getelementptr i32 %AB_11, i64 0, i64 %p_cast78"   --->   Operation 26 'getelementptr' 'AB_11_addr' <Predicate = (!exitcond397)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%AB_12_addr = getelementptr i32 %AB_12, i64 0, i64 %p_cast78"   --->   Operation 27 'getelementptr' 'AB_12_addr' <Predicate = (!exitcond397)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%AB_13_addr = getelementptr i32 %AB_13, i64 0, i64 %p_cast78"   --->   Operation 28 'getelementptr' 'AB_13_addr' <Predicate = (!exitcond397)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%AB_14_addr = getelementptr i32 %AB_14, i64 0, i64 %p_cast78"   --->   Operation 29 'getelementptr' 'AB_14_addr' <Predicate = (!exitcond397)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%AB_15_addr = getelementptr i32 %AB_15, i64 0, i64 %p_cast78"   --->   Operation 30 'getelementptr' 'AB_15_addr' <Predicate = (!exitcond397)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_17 = trunc i9 %p_load"   --->   Operation 31 'trunc' 'empty_17' <Predicate = (!exitcond397)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.95ns)   --->   "%switch_ln0 = switch i4 %empty_17, void %.case.15, i4 0, void %.case.0, i4 1, void %.case.1, i4 2, void %.case.2, i4 3, void %.case.3, i4 4, void %.case.4, i4 5, void %.case.5, i4 6, void %.case.6, i4 7, void %.case.7, i4 8, void %.case.8, i4 9, void %.case.9, i4 10, void %.case.10, i4 11, void %.case.11, i4 12, void %.case.12, i4 13, void %.case.13, i4 14, void %.case.14"   --->   Operation 32 'switch' 'switch_ln0' <Predicate = (!exitcond397)> <Delay = 0.95>
ST_1 : Operation 33 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_14_addr"   --->   Operation 33 'store' 'store_ln0' <Predicate = (!exitcond397 & empty_17 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 34 'br' 'br_ln0' <Predicate = (!exitcond397 & empty_17 == 14)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_13_addr"   --->   Operation 35 'store' 'store_ln0' <Predicate = (!exitcond397 & empty_17 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!exitcond397 & empty_17 == 13)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_12_addr"   --->   Operation 37 'store' 'store_ln0' <Predicate = (!exitcond397 & empty_17 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 38 'br' 'br_ln0' <Predicate = (!exitcond397 & empty_17 == 12)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_11_addr"   --->   Operation 39 'store' 'store_ln0' <Predicate = (!exitcond397 & empty_17 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 40 'br' 'br_ln0' <Predicate = (!exitcond397 & empty_17 == 11)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_10_addr"   --->   Operation 41 'store' 'store_ln0' <Predicate = (!exitcond397 & empty_17 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 42 'br' 'br_ln0' <Predicate = (!exitcond397 & empty_17 == 10)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_9_addr"   --->   Operation 43 'store' 'store_ln0' <Predicate = (!exitcond397 & empty_17 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!exitcond397 & empty_17 == 9)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_8_addr"   --->   Operation 45 'store' 'store_ln0' <Predicate = (!exitcond397 & empty_17 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!exitcond397 & empty_17 == 8)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_7_addr"   --->   Operation 47 'store' 'store_ln0' <Predicate = (!exitcond397 & empty_17 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!exitcond397 & empty_17 == 7)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_6_addr"   --->   Operation 49 'store' 'store_ln0' <Predicate = (!exitcond397 & empty_17 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!exitcond397 & empty_17 == 6)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_5_addr"   --->   Operation 51 'store' 'store_ln0' <Predicate = (!exitcond397 & empty_17 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 52 'br' 'br_ln0' <Predicate = (!exitcond397 & empty_17 == 5)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_4_addr"   --->   Operation 53 'store' 'store_ln0' <Predicate = (!exitcond397 & empty_17 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!exitcond397 & empty_17 == 4)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_3_addr"   --->   Operation 55 'store' 'store_ln0' <Predicate = (!exitcond397 & empty_17 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!exitcond397 & empty_17 == 3)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_2_addr"   --->   Operation 57 'store' 'store_ln0' <Predicate = (!exitcond397 & empty_17 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 58 'br' 'br_ln0' <Predicate = (!exitcond397 & empty_17 == 2)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_1_addr"   --->   Operation 59 'store' 'store_ln0' <Predicate = (!exitcond397 & empty_17 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 60 'br' 'br_ln0' <Predicate = (!exitcond397 & empty_17 == 1)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_addr"   --->   Operation 61 'store' 'store_ln0' <Predicate = (!exitcond397 & empty_17 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 62 'br' 'br_ln0' <Predicate = (!exitcond397 & empty_17 == 0)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_15_addr"   --->   Operation 63 'store' 'store_ln0' <Predicate = (!exitcond397 & empty_17 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 64 'br' 'br_ln0' <Predicate = (!exitcond397 & empty_17 == 15)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 %empty_16, i9 %empty"   --->   Operation 65 'store' 'store_ln0' <Predicate = (!exitcond397)> <Delay = 1.58>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 66 'br' 'br_ln0' <Predicate = (!exitcond397)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (exitcond397)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.98ns
The critical path consists of the following:
	'alloca' operation ('empty') [17]  (0 ns)
	'load' operation ('p_load') on local variable 'empty' [21]  (0 ns)
	'add' operation ('empty_16') [25]  (1.82 ns)
	'store' operation ('store_ln0') of variable 'empty_16' on local variable 'empty' [97]  (1.59 ns)
	blocking operation 0.572 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
