#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c839d279d0 .scope module, "TruthTable_Test" "TruthTable_Test" 2 42;
 .timescale 0 0;
v000001c839d81410_0 .net "s1", 0 0, L_000001c839d82530;  1 drivers
v000001c839d81910_0 .net "s2", 0 0, L_000001c839d82370;  1 drivers
v000001c839d81550_0 .net "s3", 0 0, L_000001c839d82140;  1 drivers
v000001c839d814b0_0 .var "x", 0 0;
v000001c839d81730_0 .var "y", 0 0;
S_000001c839e7cff0 .scope module, "FXY1" "fxy" 2 46, 2 11 0, S_000001c839d279d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /INPUT 1 "y";
L_000001c839d27c00 .functor NOT 1, v000001c839d814b0_0, C4<0>, C4<0>, C4<0>;
L_000001c839d821b0 .functor AND 1, L_000001c839d27c00, v000001c839d81730_0, C4<1>, C4<1>;
L_000001c839d82290 .functor NOT 1, v000001c839d81730_0, C4<0>, C4<0>, C4<0>;
L_000001c839d82060 .functor AND 1, v000001c839d814b0_0, L_000001c839d82290, C4<1>, C4<1>;
L_000001c839d82530 .functor OR 1, L_000001c839d821b0, L_000001c839d82060, C4<0>, C4<0>;
v000001c839d02f60_0 .net *"_ivl_0", 0 0, L_000001c839d27c00;  1 drivers
v000001c839d27b60_0 .net *"_ivl_2", 0 0, L_000001c839d821b0;  1 drivers
v000001c839d810f0_0 .net *"_ivl_4", 0 0, L_000001c839d82290;  1 drivers
v000001c839d81af0_0 .net *"_ivl_6", 0 0, L_000001c839d82060;  1 drivers
v000001c839d81c30_0 .net "s", 0 0, L_000001c839d82530;  alias, 1 drivers
v000001c839d81230_0 .net "x", 0 0, v000001c839d814b0_0;  1 drivers
v000001c839d815f0_0 .net "y", 0 0, v000001c839d81730_0;  1 drivers
S_000001c839e7d180 .scope module, "POS1" "PoS" 2 48, 2 31 0, S_000001c839d279d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /INPUT 1 "X";
    .port_info 2 /INPUT 1 "Y";
L_000001c839d82760 .functor OR 1, v000001c839d814b0_0, v000001c839d81730_0, C4<0>, C4<0>;
L_000001c839d823e0 .functor NOT 1, v000001c839d814b0_0, C4<0>, C4<0>, C4<0>;
L_000001c839d825a0 .functor NOT 1, v000001c839d81730_0, C4<0>, C4<0>, C4<0>;
L_000001c839d820d0 .functor OR 1, L_000001c839d823e0, L_000001c839d825a0, C4<0>, C4<0>;
L_000001c839d82140 .functor AND 1, L_000001c839d82760, L_000001c839d820d0, C4<1>, C4<1>;
v000001c839d81cd0_0 .net "S", 0 0, L_000001c839d82140;  alias, 1 drivers
v000001c839d81a50_0 .net "X", 0 0, v000001c839d814b0_0;  alias, 1 drivers
v000001c839d81050_0 .net "Y", 0 0, v000001c839d81730_0;  alias, 1 drivers
v000001c839d81d70_0 .net *"_ivl_0", 0 0, L_000001c839d82760;  1 drivers
v000001c839d81370_0 .net *"_ivl_2", 0 0, L_000001c839d823e0;  1 drivers
v000001c839d81e10_0 .net *"_ivl_4", 0 0, L_000001c839d825a0;  1 drivers
v000001c839d817d0_0 .net *"_ivl_6", 0 0, L_000001c839d820d0;  1 drivers
S_000001c839e7c360 .scope module, "SOP1" "SoP" 2 47, 2 20 0, S_000001c839d279d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /INPUT 1 "y";
L_000001c839d82220 .functor NOT 1, v000001c839d814b0_0, C4<0>, C4<0>, C4<0>;
L_000001c839d82300 .functor AND 1, L_000001c839d82220, v000001c839d81730_0, C4<1>, C4<1>;
L_000001c839d826f0 .functor NOT 1, v000001c839d81730_0, C4<0>, C4<0>, C4<0>;
L_000001c839d824c0 .functor AND 1, v000001c839d814b0_0, L_000001c839d826f0, C4<1>, C4<1>;
L_000001c839d82370 .functor OR 1, L_000001c839d82300, L_000001c839d824c0, C4<0>, C4<0>;
v000001c839d812d0_0 .net *"_ivl_0", 0 0, L_000001c839d82220;  1 drivers
v000001c839d81690_0 .net *"_ivl_2", 0 0, L_000001c839d82300;  1 drivers
v000001c839d81eb0_0 .net *"_ivl_4", 0 0, L_000001c839d826f0;  1 drivers
v000001c839d81b90_0 .net *"_ivl_6", 0 0, L_000001c839d824c0;  1 drivers
v000001c839d81f50_0 .net "s", 0 0, L_000001c839d82370;  alias, 1 drivers
v000001c839d81870_0 .net "x", 0 0, v000001c839d814b0_0;  alias, 1 drivers
v000001c839d81190_0 .net "y", 0 0, v000001c839d81730_0;  alias, 1 drivers
S_000001c839e7c4f0 .scope begin, "main" "main" 2 56, 2 56 0, S_000001c839d279d0;
 .timescale 0 0;
S_000001c839d026e0 .scope begin, "start" "start" 2 51, 2 51 0, S_000001c839d279d0;
 .timescale 0 0;
    .scope S_000001c839d279d0;
T_0 ;
    %fork t_1, S_000001c839d026e0;
    %jmp t_0;
    .scope S_000001c839d026e0;
t_1 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001c839d814b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001c839d81730_0, 0, 1;
    %end;
    .scope S_000001c839d279d0;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_000001c839d279d0;
T_1 ;
    %fork t_3, S_000001c839e7c4f0;
    %jmp t_2;
    .scope S_000001c839e7c4f0;
t_3 ;
    %vpi_call 2 58 "$display", "Exemplo- xxx yyy zzz - 999999" {0 0 0};
    %vpi_call 2 59 "$display", "Test boolean expression" {0 0 0};
    %vpi_call 2 60 "$display", "\012x'&y+x&y' = s\012" {0 0 0};
    %vpi_call 2 62 "$display", " x  y  = s1 s2 s3" {0 0 0};
    %vpi_call 2 63 "$monitor", "%2b %2b  = %2b %2b %2b", v000001c839d814b0_0, v000001c839d81730_0, v000001c839d81410_0, v000001c839d81910_0, v000001c839d81550_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c839d814b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c839d81730_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c839d814b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c839d81730_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c839d814b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c839d81730_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c839d814b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c839d81730_0, 0, 1;
    %end;
    .scope S_000001c839d279d0;
t_2 %join;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "TruthTable_Test.v";
