library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;

entity cero is 
generic(tam: natural := 5);
	port(s: out std_logic_vector(tam-1 downto 0));
end cero;

architecture comportamiento of cero is
begin
	s <= "00000";			
end comportamiento;
