#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sun Mar 05 22:00:03 2017
# Process ID: 7744
# Current directory: E:/FPGA/senzor_ultrasonic_Sabau/senzor_ultrasonic_Sabau.runs/synth_1
# Command line: vivado.exe -log ultrasonic.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ultrasonic.tcl
# Log file: E:/FPGA/senzor_ultrasonic_Sabau/senzor_ultrasonic_Sabau.runs/synth_1/ultrasonic.vds
# Journal file: E:/FPGA/senzor_ultrasonic_Sabau/senzor_ultrasonic_Sabau.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ultrasonic.tcl -notrace
Command: synth_design -top ultrasonic -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6724 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 284.055 ; gain = 73.176
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ultrasonic' [E:/FPGA/senzor_ultrasonic_Sabau/senzor_ultrasonic_Sabau.srcs/sources_1/new/ultrasonic.vhd:43]
INFO: [Synth 8-3491] module 'clk_divider_100KHz' declared at 'E:/FPGA/senzor_ultrasonic_Sabau/senzor_ultrasonic_Sabau.srcs/sources_1/new/clk_divider_100KHz.vhd:36' bound to instance 'CLOCK_100KHz' of component 'clk_divider_100KHz' [E:/FPGA/senzor_ultrasonic_Sabau/senzor_ultrasonic_Sabau.srcs/sources_1/new/ultrasonic.vhd:72]
INFO: [Synth 8-638] synthesizing module 'clk_divider_100KHz' [E:/FPGA/senzor_ultrasonic_Sabau/senzor_ultrasonic_Sabau.srcs/sources_1/new/clk_divider_100KHz.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'clk_divider_100KHz' (1#1) [E:/FPGA/senzor_ultrasonic_Sabau/senzor_ultrasonic_Sabau.srcs/sources_1/new/clk_divider_100KHz.vhd:41]
INFO: [Synth 8-3491] module 'TriggerGenerator' declared at 'E:/FPGA/senzor_ultrasonic_Sabau/senzor_ultrasonic_Sabau.srcs/sources_1/new/triggerGenerator.vhd:36' bound to instance 'TRIGGER_SIGNAL' of component 'TriggerGenerator' [E:/FPGA/senzor_ultrasonic_Sabau/senzor_ultrasonic_Sabau.srcs/sources_1/new/ultrasonic.vhd:73]
INFO: [Synth 8-638] synthesizing module 'TriggerGenerator' [E:/FPGA/senzor_ultrasonic_Sabau/senzor_ultrasonic_Sabau.srcs/sources_1/new/triggerGenerator.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'TriggerGenerator' (2#1) [E:/FPGA/senzor_ultrasonic_Sabau/senzor_ultrasonic_Sabau.srcs/sources_1/new/triggerGenerator.vhd:42]
INFO: [Synth 8-3491] module 'echo_period' declared at 'E:/FPGA/senzor_ultrasonic_Sabau/senzor_ultrasonic_Sabau.srcs/sources_1/new/echo_period.vhd:36' bound to instance 'COUNT_ECHO_PERIOD' of component 'echo_period' [E:/FPGA/senzor_ultrasonic_Sabau/senzor_ultrasonic_Sabau.srcs/sources_1/new/ultrasonic.vhd:74]
INFO: [Synth 8-638] synthesizing module 'echo_period' [E:/FPGA/senzor_ultrasonic_Sabau/senzor_ultrasonic_Sabau.srcs/sources_1/new/echo_period.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'echo_period' (3#1) [E:/FPGA/senzor_ultrasonic_Sabau/senzor_ultrasonic_Sabau.srcs/sources_1/new/echo_period.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ultrasonic' (4#1) [E:/FPGA/senzor_ultrasonic_Sabau/senzor_ultrasonic_Sabau.srcs/sources_1/new/ultrasonic.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 321.508 ; gain = 110.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 321.508 ; gain = 110.629
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/FPGA/senzor_ultrasonic_Sabau/senzor_ultrasonic_Sabau.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [E:/FPGA/senzor_ultrasonic_Sabau/senzor_ultrasonic_Sabau.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/FPGA/senzor_ultrasonic_Sabau/senzor_ultrasonic_Sabau.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ultrasonic_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ultrasonic_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 622.727 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 622.727 ; gain = 411.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 622.727 ; gain = 411.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 622.727 ; gain = 411.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 622.727 ; gain = 411.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ultrasonic 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module clk_divider_100KHz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TriggerGenerator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'v_en_echo_period_reg' (FDR) to 'v_reg_reg[1]'
WARNING: [Synth 8-3332] Sequential element (CLOCK_100KHz/i_reg[31]) is unused and will be removed from module ultrasonic.
WARNING: [Synth 8-3332] Sequential element (CLOCK_100KHz/i_reg[30]) is unused and will be removed from module ultrasonic.
WARNING: [Synth 8-3332] Sequential element (CLOCK_100KHz/i_reg[29]) is unused and will be removed from module ultrasonic.
WARNING: [Synth 8-3332] Sequential element (CLOCK_100KHz/i_reg[28]) is unused and will be removed from module ultrasonic.
WARNING: [Synth 8-3332] Sequential element (CLOCK_100KHz/i_reg[27]) is unused and will be removed from module ultrasonic.
WARNING: [Synth 8-3332] Sequential element (CLOCK_100KHz/i_reg[26]) is unused and will be removed from module ultrasonic.
WARNING: [Synth 8-3332] Sequential element (CLOCK_100KHz/i_reg[25]) is unused and will be removed from module ultrasonic.
WARNING: [Synth 8-3332] Sequential element (CLOCK_100KHz/i_reg[24]) is unused and will be removed from module ultrasonic.
WARNING: [Synth 8-3332] Sequential element (CLOCK_100KHz/i_reg[23]) is unused and will be removed from module ultrasonic.
WARNING: [Synth 8-3332] Sequential element (CLOCK_100KHz/i_reg[22]) is unused and will be removed from module ultrasonic.
WARNING: [Synth 8-3332] Sequential element (CLOCK_100KHz/i_reg[21]) is unused and will be removed from module ultrasonic.
WARNING: [Synth 8-3332] Sequential element (CLOCK_100KHz/i_reg[20]) is unused and will be removed from module ultrasonic.
WARNING: [Synth 8-3332] Sequential element (CLOCK_100KHz/i_reg[19]) is unused and will be removed from module ultrasonic.
WARNING: [Synth 8-3332] Sequential element (CLOCK_100KHz/i_reg[18]) is unused and will be removed from module ultrasonic.
WARNING: [Synth 8-3332] Sequential element (CLOCK_100KHz/i_reg[17]) is unused and will be removed from module ultrasonic.
WARNING: [Synth 8-3332] Sequential element (CLOCK_100KHz/i_reg[16]) is unused and will be removed from module ultrasonic.
WARNING: [Synth 8-3332] Sequential element (CLOCK_100KHz/i_reg[15]) is unused and will be removed from module ultrasonic.
WARNING: [Synth 8-3332] Sequential element (CLOCK_100KHz/i_reg[14]) is unused and will be removed from module ultrasonic.
WARNING: [Synth 8-3332] Sequential element (CLOCK_100KHz/i_reg[13]) is unused and will be removed from module ultrasonic.
WARNING: [Synth 8-3332] Sequential element (CLOCK_100KHz/i_reg[12]) is unused and will be removed from module ultrasonic.
WARNING: [Synth 8-3332] Sequential element (CLOCK_100KHz/i_reg[11]) is unused and will be removed from module ultrasonic.
WARNING: [Synth 8-3332] Sequential element (v_reg_reg[0]) is unused and will be removed from module ultrasonic.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 622.727 ; gain = 411.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 622.727 ; gain = 411.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 622.727 ; gain = 411.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 622.727 ; gain = 411.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 622.727 ; gain = 411.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 622.727 ; gain = 411.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 622.727 ; gain = 411.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 622.727 ; gain = 411.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 622.727 ; gain = 411.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 622.727 ; gain = 411.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    32|
|3     |LUT1   |    65|
|4     |LUT2   |    45|
|5     |LUT3   |    27|
|6     |LUT4   |     7|
|7     |LUT5   |     8|
|8     |LUT6   |    10|
|9     |FDCE   |    13|
|10    |FDRE   |    75|
|11    |IBUF   |     2|
|12    |OBUF   |     5|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-------------------+------+
|      |Instance            |Module             |Cells |
+------+--------------------+-------------------+------+
|1     |top                 |                   |   291|
|2     |  CLOCK_100KHz      |clk_divider_100KHz |    60|
|3     |  COUNT_ECHO_PERIOD |echo_period        |    71|
|4     |  TRIGGER_SIGNAL    |TriggerGenerator   |   146|
+------+--------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 622.727 ; gain = 411.848
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 622.727 ; gain = 110.629
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 622.727 ; gain = 411.848
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 622.727 ; gain = 411.848
INFO: [Common 17-1381] The checkpoint 'E:/FPGA/senzor_ultrasonic_Sabau/senzor_ultrasonic_Sabau.runs/synth_1/ultrasonic.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 622.727 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Mar 05 22:00:38 2017...
