<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-zynq › timer.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>timer.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file contains driver for the Xilinx PS Timer Counter IP.</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2011 Xilinx</span>
<span class="cm"> *</span>
<span class="cm"> * based on arch/mips/kernel/time.c timer driver</span>
<span class="cm"> *</span>
<span class="cm"> * This software is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2, as published by the Free Software Foundation, and</span>
<span class="cm"> * may be copied, distributed, and modified under those terms.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/clocksource.h&gt;</span>
<span class="cp">#include &lt;linux/clockchips.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;asm/mach/time.h&gt;</span>
<span class="cp">#include &lt;mach/zynq_soc.h&gt;</span>
<span class="cp">#include &quot;common.h&quot;</span>

<span class="cp">#define IRQ_TIMERCOUNTER0	42</span>

<span class="cm">/*</span>
<span class="cm"> * This driver configures the 2 16-bit count-up timers as follows:</span>
<span class="cm"> *</span>
<span class="cm"> * T1: Timer 1, clocksource for generic timekeeping</span>
<span class="cm"> * T2: Timer 2, clockevent source for hrtimers</span>
<span class="cm"> * T3: Timer 3, &lt;unused&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * The input frequency to the timer module for emulation is 2.5MHz which is</span>
<span class="cm"> * common to all the timer channels (T1, T2, and T3). With a pre-scaler of 32,</span>
<span class="cm"> * the timers are clocked at 78.125KHz (12.8 us resolution).</span>
<span class="cm"> *</span>
<span class="cm"> * The input frequency to the timer module in silicon will be 200MHz. With the</span>
<span class="cm"> * pre-scaler of 32, the timers are clocked at 6.25MHz (160ns resolution).</span>
<span class="cm"> */</span>
<span class="cp">#define XTTCPSS_CLOCKSOURCE	0	</span><span class="cm">/* Timer 1 as a generic timekeeping */</span><span class="cp"></span>
<span class="cp">#define XTTCPSS_CLOCKEVENT	1	</span><span class="cm">/* Timer 2 as a clock event */</span><span class="cp"></span>

<span class="cp">#define XTTCPSS_TIMER_BASE		TTC0_BASE</span>
<span class="cp">#define XTTCPCC_EVENT_TIMER_IRQ		(IRQ_TIMERCOUNTER0 + 1)</span>
<span class="cm">/*</span>
<span class="cm"> * Timer Register Offset Definitions of Timer 1, Increment base address by 4</span>
<span class="cm"> * and use same offsets for Timer 2</span>
<span class="cm"> */</span>
<span class="cp">#define XTTCPSS_CLK_CNTRL_OFFSET	0x00 </span><span class="cm">/* Clock Control Reg, RW */</span><span class="cp"></span>
<span class="cp">#define XTTCPSS_CNT_CNTRL_OFFSET	0x0C </span><span class="cm">/* Counter Control Reg, RW */</span><span class="cp"></span>
<span class="cp">#define XTTCPSS_COUNT_VAL_OFFSET	0x18 </span><span class="cm">/* Counter Value Reg, RO */</span><span class="cp"></span>
<span class="cp">#define XTTCPSS_INTR_VAL_OFFSET		0x24 </span><span class="cm">/* Interval Count Reg, RW */</span><span class="cp"></span>
<span class="cp">#define XTTCPSS_MATCH_1_OFFSET		0x30 </span><span class="cm">/* Match 1 Value Reg, RW */</span><span class="cp"></span>
<span class="cp">#define XTTCPSS_MATCH_2_OFFSET		0x3C </span><span class="cm">/* Match 2 Value Reg, RW */</span><span class="cp"></span>
<span class="cp">#define XTTCPSS_MATCH_3_OFFSET		0x48 </span><span class="cm">/* Match 3 Value Reg, RW */</span><span class="cp"></span>
<span class="cp">#define XTTCPSS_ISR_OFFSET		0x54 </span><span class="cm">/* Interrupt Status Reg, RO */</span><span class="cp"></span>
<span class="cp">#define XTTCPSS_IER_OFFSET		0x60 </span><span class="cm">/* Interrupt Enable Reg, RW */</span><span class="cp"></span>

<span class="cp">#define XTTCPSS_CNT_CNTRL_DISABLE_MASK	0x1</span>

<span class="cm">/* Setup the timers to use pre-scaling */</span>

<span class="cp">#define TIMER_RATE (PERIPHERAL_CLOCK_RATE / 32)</span>

<span class="cm">/**</span>
<span class="cm"> * struct xttcpss_timer - This definition defines local timer structure</span>
<span class="cm"> *</span>
<span class="cm"> * @base_addr:	Base address of timer</span>
<span class="cm"> **/</span>
<span class="k">struct</span> <span class="n">xttcpss_timer</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base_addr</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">xttcpss_timer</span> <span class="n">timers</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clock_event_device</span> <span class="n">xttcpss_clockevent</span><span class="p">;</span>

<span class="cm">/**</span>
<span class="cm"> * xttcpss_set_interval - Set the timer interval value</span>
<span class="cm"> *</span>
<span class="cm"> * @timer:	Pointer to the timer instance</span>
<span class="cm"> * @cycles:	Timer interval ticks</span>
<span class="cm"> **/</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">xttcpss_set_interval</span><span class="p">(</span><span class="k">struct</span> <span class="n">xttcpss_timer</span> <span class="o">*</span><span class="n">timer</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cycles</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ctrl_reg</span><span class="p">;</span>

	<span class="cm">/* Disable the counter, set the counter value  and re-enable counter */</span>
	<span class="n">ctrl_reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">timer</span><span class="o">-&gt;</span><span class="n">base_addr</span> <span class="o">+</span> <span class="n">XTTCPSS_CNT_CNTRL_OFFSET</span><span class="p">);</span>
	<span class="n">ctrl_reg</span> <span class="o">|=</span> <span class="n">XTTCPSS_CNT_CNTRL_DISABLE_MASK</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">ctrl_reg</span><span class="p">,</span> <span class="n">timer</span><span class="o">-&gt;</span><span class="n">base_addr</span> <span class="o">+</span> <span class="n">XTTCPSS_CNT_CNTRL_OFFSET</span><span class="p">);</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">cycles</span><span class="p">,</span> <span class="n">timer</span><span class="o">-&gt;</span><span class="n">base_addr</span> <span class="o">+</span> <span class="n">XTTCPSS_INTR_VAL_OFFSET</span><span class="p">);</span>

	<span class="cm">/* Reset the counter (0x10) so that it starts from 0, one-shot</span>
<span class="cm">	   mode makes this needed for timing to be right. */</span>
	<span class="n">ctrl_reg</span> <span class="o">|=</span> <span class="mh">0x10</span><span class="p">;</span>
	<span class="n">ctrl_reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">XTTCPSS_CNT_CNTRL_DISABLE_MASK</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">ctrl_reg</span><span class="p">,</span> <span class="n">timer</span><span class="o">-&gt;</span><span class="n">base_addr</span> <span class="o">+</span> <span class="n">XTTCPSS_CNT_CNTRL_OFFSET</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * xttcpss_clock_event_interrupt - Clock event timer interrupt handler</span>
<span class="cm"> *</span>
<span class="cm"> * @irq:	IRQ number of the Timer</span>
<span class="cm"> * @dev_id:	void pointer to the xttcpss_timer instance</span>
<span class="cm"> *</span>
<span class="cm"> * returns: Always IRQ_HANDLED - success</span>
<span class="cm"> **/</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">xttcpss_clock_event_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">evt</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">xttcpss_clockevent</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">xttcpss_timer</span> <span class="o">*</span><span class="n">timer</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>

	<span class="cm">/* Acknowledge the interrupt and call event handler */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">timer</span><span class="o">-&gt;</span><span class="n">base_addr</span> <span class="o">+</span> <span class="n">XTTCPSS_ISR_OFFSET</span><span class="p">),</span>
			<span class="n">timer</span><span class="o">-&gt;</span><span class="n">base_addr</span> <span class="o">+</span> <span class="n">XTTCPSS_ISR_OFFSET</span><span class="p">);</span>

	<span class="n">evt</span><span class="o">-&gt;</span><span class="n">event_handler</span><span class="p">(</span><span class="n">evt</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">event_timer_irq</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;xttcpss clockevent&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IRQF_DISABLED</span> <span class="o">|</span> <span class="n">IRQF_TIMER</span><span class="p">,</span>
	<span class="p">.</span><span class="n">handler</span> <span class="o">=</span> <span class="n">xttcpss_clock_event_interrupt</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * xttcpss_timer_hardware_init - Initialize the timer hardware</span>
<span class="cm"> *</span>
<span class="cm"> * Initialize the hardware to start the clock source, get the clock</span>
<span class="cm"> * event timer ready to use, and hook up the interrupt.</span>
<span class="cm"> **/</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">xttcpss_timer_hardware_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Setup the clock source counter to be an incrementing counter</span>
<span class="cm">	 * with no interrupt and it rolls over at 0xFFFF. Pre-scale</span>
<span class="cm">	   it by 32 also. Let it start running now.</span>
<span class="cm">	 */</span>
	<span class="n">timers</span><span class="p">[</span><span class="n">XTTCPSS_CLOCKSOURCE</span><span class="p">].</span><span class="n">base_addr</span> <span class="o">=</span> <span class="n">XTTCPSS_TIMER_BASE</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">timers</span><span class="p">[</span><span class="n">XTTCPSS_CLOCKSOURCE</span><span class="p">].</span><span class="n">base_addr</span> <span class="o">+</span>
				<span class="n">XTTCPSS_IER_OFFSET</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x9</span><span class="p">,</span> <span class="n">timers</span><span class="p">[</span><span class="n">XTTCPSS_CLOCKSOURCE</span><span class="p">].</span><span class="n">base_addr</span> <span class="o">+</span>
				<span class="n">XTTCPSS_CLK_CNTRL_OFFSET</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x10</span><span class="p">,</span> <span class="n">timers</span><span class="p">[</span><span class="n">XTTCPSS_CLOCKSOURCE</span><span class="p">].</span><span class="n">base_addr</span> <span class="o">+</span>
				<span class="n">XTTCPSS_CNT_CNTRL_OFFSET</span><span class="p">);</span>

	<span class="cm">/* Setup the clock event timer to be an interval timer which</span>
<span class="cm">	 * is prescaled by 32 using the interval interrupt. Leave it</span>
<span class="cm">	 * disabled for now.</span>
<span class="cm">	 */</span>

	<span class="n">timers</span><span class="p">[</span><span class="n">XTTCPSS_CLOCKEVENT</span><span class="p">].</span><span class="n">base_addr</span> <span class="o">=</span> <span class="n">XTTCPSS_TIMER_BASE</span> <span class="o">+</span> <span class="mi">4</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x23</span><span class="p">,</span> <span class="n">timers</span><span class="p">[</span><span class="n">XTTCPSS_CLOCKEVENT</span><span class="p">].</span><span class="n">base_addr</span> <span class="o">+</span>
			<span class="n">XTTCPSS_CNT_CNTRL_OFFSET</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x9</span><span class="p">,</span> <span class="n">timers</span><span class="p">[</span><span class="n">XTTCPSS_CLOCKEVENT</span><span class="p">].</span><span class="n">base_addr</span> <span class="o">+</span>
			<span class="n">XTTCPSS_CLK_CNTRL_OFFSET</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x1</span><span class="p">,</span> <span class="n">timers</span><span class="p">[</span><span class="n">XTTCPSS_CLOCKEVENT</span><span class="p">].</span><span class="n">base_addr</span> <span class="o">+</span>
			<span class="n">XTTCPSS_IER_OFFSET</span><span class="p">);</span>

	<span class="cm">/* Setup IRQ the clock event timer */</span>
	<span class="n">event_timer_irq</span><span class="p">.</span><span class="n">dev_id</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">timers</span><span class="p">[</span><span class="n">XTTCPSS_CLOCKEVENT</span><span class="p">];</span>
	<span class="n">setup_irq</span><span class="p">(</span><span class="n">XTTCPCC_EVENT_TIMER_IRQ</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">event_timer_irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * __raw_readl_cycles - Reads the timer counter register</span>
<span class="cm"> *</span>
<span class="cm"> * returns: Current timer counter register value</span>
<span class="cm"> **/</span>
<span class="k">static</span> <span class="n">cycle_t</span> <span class="nf">__raw_readl_cycles</span><span class="p">(</span><span class="k">struct</span> <span class="n">clocksource</span> <span class="o">*</span><span class="n">cs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">xttcpss_timer</span> <span class="o">*</span><span class="n">timer</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">timers</span><span class="p">[</span><span class="n">XTTCPSS_CLOCKSOURCE</span><span class="p">];</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">cycle_t</span><span class="p">)</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">timer</span><span class="o">-&gt;</span><span class="n">base_addr</span> <span class="o">+</span>
				<span class="n">XTTCPSS_COUNT_VAL_OFFSET</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * Instantiate and initialize the clock source structure</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clocksource</span> <span class="n">clocksource_xttcpss</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;xttcpss_timer1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rating</span>		<span class="o">=</span> <span class="mi">200</span><span class="p">,</span>			<span class="cm">/* Reasonable clock source */</span>
	<span class="p">.</span><span class="n">read</span>		<span class="o">=</span> <span class="n">__raw_readl_cycles</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mask</span>		<span class="o">=</span> <span class="n">CLOCKSOURCE_MASK</span><span class="p">(</span><span class="mi">16</span><span class="p">),</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLOCK_SOURCE_IS_CONTINUOUS</span><span class="p">,</span>
<span class="p">};</span>


<span class="cm">/**</span>
<span class="cm"> * xttcpss_set_next_event - Sets the time interval for next event</span>
<span class="cm"> *</span>
<span class="cm"> * @cycles:	Timer interval ticks</span>
<span class="cm"> * @evt:	Address of clock event instance</span>
<span class="cm"> *</span>
<span class="cm"> * returns: Always 0 - success</span>
<span class="cm"> **/</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">xttcpss_set_next_event</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cycles</span><span class="p">,</span>
					<span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">evt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">xttcpss_timer</span> <span class="o">*</span><span class="n">timer</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">timers</span><span class="p">[</span><span class="n">XTTCPSS_CLOCKEVENT</span><span class="p">];</span>

	<span class="n">xttcpss_set_interval</span><span class="p">(</span><span class="n">timer</span><span class="p">,</span> <span class="n">cycles</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * xttcpss_set_mode - Sets the mode of timer</span>
<span class="cm"> *</span>
<span class="cm"> * @mode:	Mode to be set</span>
<span class="cm"> * @evt:	Address of clock event instance</span>
<span class="cm"> **/</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">xttcpss_set_mode</span><span class="p">(</span><span class="k">enum</span> <span class="n">clock_event_mode</span> <span class="n">mode</span><span class="p">,</span>
					<span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">evt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">xttcpss_timer</span> <span class="o">*</span><span class="n">timer</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">timers</span><span class="p">[</span><span class="n">XTTCPSS_CLOCKEVENT</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">ctrl_reg</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_PERIODIC</span>:
		<span class="n">xttcpss_set_interval</span><span class="p">(</span><span class="n">timer</span><span class="p">,</span> <span class="n">TIMER_RATE</span> <span class="o">/</span> <span class="n">HZ</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_ONESHOT</span>:
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_UNUSED</span>:
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_SHUTDOWN</span>:
		<span class="n">ctrl_reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">timer</span><span class="o">-&gt;</span><span class="n">base_addr</span> <span class="o">+</span>
					<span class="n">XTTCPSS_CNT_CNTRL_OFFSET</span><span class="p">);</span>
		<span class="n">ctrl_reg</span> <span class="o">|=</span> <span class="n">XTTCPSS_CNT_CNTRL_DISABLE_MASK</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">ctrl_reg</span><span class="p">,</span>
				<span class="n">timer</span><span class="o">-&gt;</span><span class="n">base_addr</span> <span class="o">+</span> <span class="n">XTTCPSS_CNT_CNTRL_OFFSET</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CLOCK_EVT_MODE_RESUME</span>:
		<span class="n">ctrl_reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">timer</span><span class="o">-&gt;</span><span class="n">base_addr</span> <span class="o">+</span>
					<span class="n">XTTCPSS_CNT_CNTRL_OFFSET</span><span class="p">);</span>
		<span class="n">ctrl_reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">XTTCPSS_CNT_CNTRL_DISABLE_MASK</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">ctrl_reg</span><span class="p">,</span>
				<span class="n">timer</span><span class="o">-&gt;</span><span class="n">base_addr</span> <span class="o">+</span> <span class="n">XTTCPSS_CNT_CNTRL_OFFSET</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Instantiate and initialize the clock event structure</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clock_event_device</span> <span class="n">xttcpss_clockevent</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;xttcpss_timer2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">features</span>	<span class="o">=</span> <span class="n">CLOCK_EVT_FEAT_PERIODIC</span> <span class="o">|</span> <span class="n">CLOCK_EVT_FEAT_ONESHOT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_next_event</span>	<span class="o">=</span> <span class="n">xttcpss_set_next_event</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_mode</span>	<span class="o">=</span> <span class="n">xttcpss_set_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rating</span>		<span class="o">=</span> <span class="mi">200</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * xttcpss_timer_init - Initialize the timer</span>
<span class="cm"> *</span>
<span class="cm"> * Initializes the timer hardware and register the clock source and clock event</span>
<span class="cm"> * timers with Linux kernal timer framework</span>
<span class="cm"> **/</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">xttcpss_timer_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">xttcpss_timer_hardware_init</span><span class="p">();</span>
	<span class="n">clocksource_register_hz</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clocksource_xttcpss</span><span class="p">,</span> <span class="n">TIMER_RATE</span><span class="p">);</span>

	<span class="cm">/* Calculate the parameters to allow the clockevent to operate using</span>
<span class="cm">	   integer math</span>
<span class="cm">	*/</span>
	<span class="n">clockevents_calc_mult_shift</span><span class="p">(</span><span class="o">&amp;</span><span class="n">xttcpss_clockevent</span><span class="p">,</span> <span class="n">TIMER_RATE</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>

	<span class="n">xttcpss_clockevent</span><span class="p">.</span><span class="n">max_delta_ns</span> <span class="o">=</span>
		<span class="n">clockevent_delta2ns</span><span class="p">(</span><span class="mh">0xfffe</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">xttcpss_clockevent</span><span class="p">);</span>
	<span class="n">xttcpss_clockevent</span><span class="p">.</span><span class="n">min_delta_ns</span> <span class="o">=</span>
		<span class="n">clockevent_delta2ns</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">xttcpss_clockevent</span><span class="p">);</span>

	<span class="cm">/* Indicate that clock event is on 1st CPU as SMP boot needs it */</span>

	<span class="n">xttcpss_clockevent</span><span class="p">.</span><span class="n">cpumask</span> <span class="o">=</span> <span class="n">cpumask_of</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">clockevents_register_device</span><span class="p">(</span><span class="o">&amp;</span><span class="n">xttcpss_clockevent</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Instantiate and initialize the system timer structure</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">sys_timer</span> <span class="n">xttcpss_sys_timer</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="n">xttcpss_timer_init</span><span class="p">,</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
