Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Wed Feb  9 16:59:29 2022
| Host              : blacklab running 64-bit Pop!_OS 21.04
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /home/federico/cppWorkspace/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/ban/timing_report.txt
| Design            : ban_interface
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (322)
6. checking no_output_delay (131)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (322)
--------------------------------
 There are 322 input ports with no input delay specified. (HIGH)

ap_rst
ap_start
b_op1[0]
b_op1[100]
b_op1[101]
b_op1[102]
b_op1[103]
b_op1[104]
b_op1[105]
b_op1[106]
b_op1[107]
b_op1[108]
b_op1[109]
b_op1[10]
b_op1[110]
b_op1[111]
b_op1[112]
b_op1[113]
b_op1[114]
b_op1[115]
b_op1[116]
b_op1[117]
b_op1[118]
b_op1[119]
b_op1[11]
b_op1[120]
b_op1[121]
b_op1[122]
b_op1[123]
b_op1[124]
b_op1[125]
b_op1[126]
b_op1[127]
b_op1[12]
b_op1[13]
b_op1[14]
b_op1[15]
b_op1[16]
b_op1[17]
b_op1[18]
b_op1[19]
b_op1[1]
b_op1[20]
b_op1[21]
b_op1[22]
b_op1[23]
b_op1[24]
b_op1[25]
b_op1[26]
b_op1[27]
b_op1[28]
b_op1[29]
b_op1[2]
b_op1[30]
b_op1[31]
b_op1[32]
b_op1[33]
b_op1[34]
b_op1[35]
b_op1[36]
b_op1[37]
b_op1[38]
b_op1[39]
b_op1[3]
b_op1[40]
b_op1[41]
b_op1[42]
b_op1[43]
b_op1[44]
b_op1[45]
b_op1[46]
b_op1[47]
b_op1[48]
b_op1[49]
b_op1[4]
b_op1[50]
b_op1[51]
b_op1[52]
b_op1[53]
b_op1[54]
b_op1[55]
b_op1[56]
b_op1[57]
b_op1[58]
b_op1[59]
b_op1[5]
b_op1[60]
b_op1[61]
b_op1[62]
b_op1[63]
b_op1[64]
b_op1[65]
b_op1[66]
b_op1[67]
b_op1[68]
b_op1[69]
b_op1[6]
b_op1[70]
b_op1[71]
b_op1[72]
b_op1[73]
b_op1[74]
b_op1[75]
b_op1[76]
b_op1[77]
b_op1[78]
b_op1[79]
b_op1[7]
b_op1[80]
b_op1[81]
b_op1[82]
b_op1[83]
b_op1[84]
b_op1[85]
b_op1[86]
b_op1[87]
b_op1[88]
b_op1[89]
b_op1[8]
b_op1[90]
b_op1[91]
b_op1[92]
b_op1[93]
b_op1[94]
b_op1[95]
b_op1[96]
b_op1[97]
b_op1[98]
b_op1[99]
b_op1[9]
b_op2[0]
b_op2[100]
b_op2[101]
b_op2[102]
b_op2[103]
b_op2[104]
b_op2[105]
b_op2[106]
b_op2[107]
b_op2[108]
b_op2[109]
b_op2[10]
b_op2[110]
b_op2[111]
b_op2[112]
b_op2[113]
b_op2[114]
b_op2[115]
b_op2[116]
b_op2[117]
b_op2[118]
b_op2[119]
b_op2[11]
b_op2[120]
b_op2[121]
b_op2[122]
b_op2[123]
b_op2[124]
b_op2[125]
b_op2[126]
b_op2[127]
b_op2[12]
b_op2[13]
b_op2[14]
b_op2[15]
b_op2[16]
b_op2[17]
b_op2[18]
b_op2[19]
b_op2[1]
b_op2[20]
b_op2[21]
b_op2[22]
b_op2[23]
b_op2[24]
b_op2[25]
b_op2[26]
b_op2[27]
b_op2[28]
b_op2[29]
b_op2[2]
b_op2[30]
b_op2[31]
b_op2[32]
b_op2[33]
b_op2[34]
b_op2[35]
b_op2[36]
b_op2[37]
b_op2[38]
b_op2[39]
b_op2[3]
b_op2[40]
b_op2[41]
b_op2[42]
b_op2[43]
b_op2[44]
b_op2[45]
b_op2[46]
b_op2[47]
b_op2[48]
b_op2[49]
b_op2[4]
b_op2[50]
b_op2[51]
b_op2[52]
b_op2[53]
b_op2[54]
b_op2[55]
b_op2[56]
b_op2[57]
b_op2[58]
b_op2[59]
b_op2[5]
b_op2[60]
b_op2[61]
b_op2[62]
b_op2[63]
b_op2[64]
b_op2[65]
b_op2[66]
b_op2[67]
b_op2[68]
b_op2[69]
b_op2[6]
b_op2[70]
b_op2[71]
b_op2[72]
b_op2[73]
b_op2[74]
b_op2[75]
b_op2[76]
b_op2[77]
b_op2[78]
b_op2[79]
b_op2[7]
b_op2[80]
b_op2[81]
b_op2[82]
b_op2[83]
b_op2[84]
b_op2[85]
b_op2[86]
b_op2[87]
b_op2[88]
b_op2[89]
b_op2[8]
b_op2[90]
b_op2[91]
b_op2[92]
b_op2[93]
b_op2[94]
b_op2[95]
b_op2[96]
b_op2[97]
b_op2[98]
b_op2[99]
b_op2[9]
f_op[0]
f_op[10]
f_op[11]
f_op[12]
f_op[13]
f_op[14]
f_op[15]
f_op[16]
f_op[17]
f_op[18]
f_op[19]
f_op[1]
f_op[20]
f_op[21]
f_op[22]
f_op[23]
f_op[24]
f_op[25]
f_op[26]
f_op[27]
f_op[28]
f_op[29]
f_op[2]
f_op[30]
f_op[31]
f_op[3]
f_op[4]
f_op[5]
f_op[6]
f_op[7]
f_op[8]
f_op[9]
op[0]
op[10]
op[11]
op[12]
op[13]
op[14]
op[15]
op[16]
op[17]
op[18]
op[19]
op[1]
op[20]
op[21]
op[22]
op[23]
op[24]
op[25]
op[26]
op[27]
op[28]
op[29]
op[2]
op[30]
op[31]
op[3]
op[4]
op[5]
op[6]
op[7]
op[8]
op[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (131)
---------------------------------
 There are 131 ports with no output delay specified. (HIGH)

ap_done
ap_idle
ap_ready
ap_return[0]
ap_return[100]
ap_return[101]
ap_return[102]
ap_return[103]
ap_return[104]
ap_return[105]
ap_return[106]
ap_return[107]
ap_return[108]
ap_return[109]
ap_return[10]
ap_return[110]
ap_return[111]
ap_return[112]
ap_return[113]
ap_return[114]
ap_return[115]
ap_return[116]
ap_return[117]
ap_return[118]
ap_return[119]
ap_return[11]
ap_return[120]
ap_return[121]
ap_return[122]
ap_return[123]
ap_return[124]
ap_return[125]
ap_return[126]
ap_return[127]
ap_return[12]
ap_return[13]
ap_return[14]
ap_return[15]
ap_return[16]
ap_return[17]
ap_return[18]
ap_return[19]
ap_return[1]
ap_return[20]
ap_return[21]
ap_return[22]
ap_return[23]
ap_return[24]
ap_return[25]
ap_return[26]
ap_return[27]
ap_return[28]
ap_return[29]
ap_return[2]
ap_return[30]
ap_return[31]
ap_return[32]
ap_return[33]
ap_return[34]
ap_return[35]
ap_return[36]
ap_return[37]
ap_return[38]
ap_return[39]
ap_return[3]
ap_return[40]
ap_return[41]
ap_return[42]
ap_return[43]
ap_return[44]
ap_return[45]
ap_return[46]
ap_return[47]
ap_return[48]
ap_return[49]
ap_return[4]
ap_return[50]
ap_return[51]
ap_return[52]
ap_return[53]
ap_return[54]
ap_return[55]
ap_return[56]
ap_return[57]
ap_return[58]
ap_return[59]
ap_return[5]
ap_return[60]
ap_return[61]
ap_return[62]
ap_return[63]
ap_return[64]
ap_return[65]
ap_return[66]
ap_return[67]
ap_return[68]
ap_return[69]
ap_return[6]
ap_return[70]
ap_return[71]
ap_return[72]
ap_return[73]
ap_return[74]
ap_return[75]
ap_return[76]
ap_return[77]
ap_return[78]
ap_return[79]
ap_return[7]
ap_return[80]
ap_return[81]
ap_return[82]
ap_return[83]
ap_return[84]
ap_return[85]
ap_return[86]
ap_return[87]
ap_return[88]
ap_return[89]
ap_return[8]
ap_return[90]
ap_return[91]
ap_return[92]
ap_return[93]
ap_return[94]
ap_return[95]
ap_return[96]
ap_return[97]
ap_return[98]
ap_return[99]
ap_return[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.091        0.000                      0                 6912       -0.069     -114.220                   3219                 6912        1.025        0.000                       0                  5511  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.300}        2.600           384.615         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.091        0.000                      0                 6912       -0.069     -114.220                   3219                 6912        1.025        0.000                       0                  5511  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
Hold  :         3219  Failing Endpoints,  Worst Slack       -0.069ns,  Total Violation     -114.220ns
PW    :            0  Failing Endpoints,  Worst Slack        1.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 b_p_reg_6899_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.600ns  (clk rise@2.600ns - clk rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.794ns (35.009%)  route 1.474ns (64.991%))
  Logic Levels:           9  (CARRY8=4 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 5.527 - 2.600 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.584     3.355    ap_clk_IBUF_BUFG
                         FDRE                                         r  b_p_reg_6899_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.432 r  b_p_reg_6899_reg[1]/Q
                         net (fo=4, unplaced)         0.149     3.581    grp_operator_1_fu_511/this_p_write_assign_reg_197_reg[31]_0[1]
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926[7]_i_8/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     3.618 r  grp_operator_1_fu_511/diff_p_reg_926[7]_i_8/O
                         net (fo=1, unplaced)         0.023     3.641    grp_operator_1_fu_511/diff_p_reg_926[7]_i_8_n_0
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926_reg[7]_i_1/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     3.838 r  grp_operator_1_fu_511/diff_p_reg_926_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.843    grp_operator_1_fu_511/diff_p_reg_926_reg[7]_i_1_n_0
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926_reg[15]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     3.865 r  grp_operator_1_fu_511/diff_p_reg_926_reg[15]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.870    grp_operator_1_fu_511/diff_p_reg_926_reg[15]_i_1_n_0
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926_reg[23]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.116     3.986 f  grp_operator_1_fu_511/diff_p_reg_926_reg[23]_i_1/O[5]
                         net (fo=8, unplaced)         0.169     4.155    grp_operator_1_fu_511/diff_p_reg_926_reg[23]_i_1_n_10
                                                                      f  grp_operator_1_fu_511/icmp_ln91_reg_930[0]_i_9/I0
                         LUT2 (Prop_LUT2_I0_O)        0.099     4.254 f  grp_operator_1_fu_511/icmp_ln91_reg_930[0]_i_9/O
                         net (fo=1, unplaced)         0.245     4.499    grp_operator_1_fu_511/icmp_ln91_reg_930[0]_i_9_n_0
                                                                      f  grp_operator_1_fu_511/icmp_ln91_reg_930_reg[0]_i_2/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     4.616 f  grp_operator_1_fu_511/icmp_ln91_reg_930_reg[0]_i_2/CO[7]
                         net (fo=6, unplaced)         0.137     4.753    grp_operator_1_fu_511/icmp_ln91_fu_575_p27_in
                                                                      f  grp_operator_1_fu_511/ap_CS_fsm[20]_i_2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.053     4.806 r  grp_operator_1_fu_511/ap_CS_fsm[20]_i_2/O
                         net (fo=38, unplaced)        0.249     5.055    grp_operator_1_fu_511/ap_CS_fsm[20]_i_2_n_0
                                                                      r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_3/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     5.093 r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_3/O
                         net (fo=65, unplaced)        0.261     5.354    grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_3_n_0
                                                                      r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     5.392 r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_1/O
                         net (fo=128, unplaced)       0.231     5.623    grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_1_n_0
                         FDRE                                         r  grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.600     2.600 r  
                                                      0.000     2.600 r  ap_clk (IN)
                         net (fo=0)                   0.000     2.600    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     2.931 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     2.931    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.931 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     3.064    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.088 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.439     5.527    grp_operator_1_fu_511/ap_clk_IBUF_BUFG
                         FDRE                                         r  grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[0]/C
                         clock pessimism              0.283     5.810    
                         clock uncertainty           -0.035     5.775    
                         FDRE (Setup_FDRE_C_CE)      -0.061     5.714    grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[0]
  -------------------------------------------------------------------
                         required time                          5.714    
                         arrival time                          -5.623    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 b_p_reg_6899_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.600ns  (clk rise@2.600ns - clk rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.794ns (35.009%)  route 1.474ns (64.991%))
  Logic Levels:           9  (CARRY8=4 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 5.527 - 2.600 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.584     3.355    ap_clk_IBUF_BUFG
                         FDRE                                         r  b_p_reg_6899_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.432 r  b_p_reg_6899_reg[1]/Q
                         net (fo=4, unplaced)         0.149     3.581    grp_operator_1_fu_511/this_p_write_assign_reg_197_reg[31]_0[1]
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926[7]_i_8/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     3.618 r  grp_operator_1_fu_511/diff_p_reg_926[7]_i_8/O
                         net (fo=1, unplaced)         0.023     3.641    grp_operator_1_fu_511/diff_p_reg_926[7]_i_8_n_0
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926_reg[7]_i_1/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     3.838 r  grp_operator_1_fu_511/diff_p_reg_926_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.843    grp_operator_1_fu_511/diff_p_reg_926_reg[7]_i_1_n_0
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926_reg[15]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     3.865 r  grp_operator_1_fu_511/diff_p_reg_926_reg[15]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.870    grp_operator_1_fu_511/diff_p_reg_926_reg[15]_i_1_n_0
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926_reg[23]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.116     3.986 f  grp_operator_1_fu_511/diff_p_reg_926_reg[23]_i_1/O[5]
                         net (fo=8, unplaced)         0.169     4.155    grp_operator_1_fu_511/diff_p_reg_926_reg[23]_i_1_n_10
                                                                      f  grp_operator_1_fu_511/icmp_ln91_reg_930[0]_i_9/I0
                         LUT2 (Prop_LUT2_I0_O)        0.099     4.254 f  grp_operator_1_fu_511/icmp_ln91_reg_930[0]_i_9/O
                         net (fo=1, unplaced)         0.245     4.499    grp_operator_1_fu_511/icmp_ln91_reg_930[0]_i_9_n_0
                                                                      f  grp_operator_1_fu_511/icmp_ln91_reg_930_reg[0]_i_2/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     4.616 f  grp_operator_1_fu_511/icmp_ln91_reg_930_reg[0]_i_2/CO[7]
                         net (fo=6, unplaced)         0.137     4.753    grp_operator_1_fu_511/icmp_ln91_fu_575_p27_in
                                                                      f  grp_operator_1_fu_511/ap_CS_fsm[20]_i_2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.053     4.806 r  grp_operator_1_fu_511/ap_CS_fsm[20]_i_2/O
                         net (fo=38, unplaced)        0.249     5.055    grp_operator_1_fu_511/ap_CS_fsm[20]_i_2_n_0
                                                                      r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_3/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     5.093 r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_3/O
                         net (fo=65, unplaced)        0.261     5.354    grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_3_n_0
                                                                      r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     5.392 r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_1/O
                         net (fo=128, unplaced)       0.231     5.623    grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_1_n_0
                         FDRE                                         r  grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.600     2.600 r  
                                                      0.000     2.600 r  ap_clk (IN)
                         net (fo=0)                   0.000     2.600    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     2.931 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     2.931    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.931 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     3.064    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.088 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.439     5.527    grp_operator_1_fu_511/ap_clk_IBUF_BUFG
                         FDRE                                         r  grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[10]/C
                         clock pessimism              0.283     5.810    
                         clock uncertainty           -0.035     5.775    
                         FDRE (Setup_FDRE_C_CE)      -0.061     5.714    grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[10]
  -------------------------------------------------------------------
                         required time                          5.714    
                         arrival time                          -5.623    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 b_p_reg_6899_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.600ns  (clk rise@2.600ns - clk rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.794ns (35.009%)  route 1.474ns (64.991%))
  Logic Levels:           9  (CARRY8=4 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 5.527 - 2.600 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.584     3.355    ap_clk_IBUF_BUFG
                         FDRE                                         r  b_p_reg_6899_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.432 r  b_p_reg_6899_reg[1]/Q
                         net (fo=4, unplaced)         0.149     3.581    grp_operator_1_fu_511/this_p_write_assign_reg_197_reg[31]_0[1]
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926[7]_i_8/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     3.618 r  grp_operator_1_fu_511/diff_p_reg_926[7]_i_8/O
                         net (fo=1, unplaced)         0.023     3.641    grp_operator_1_fu_511/diff_p_reg_926[7]_i_8_n_0
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926_reg[7]_i_1/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     3.838 r  grp_operator_1_fu_511/diff_p_reg_926_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.843    grp_operator_1_fu_511/diff_p_reg_926_reg[7]_i_1_n_0
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926_reg[15]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     3.865 r  grp_operator_1_fu_511/diff_p_reg_926_reg[15]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.870    grp_operator_1_fu_511/diff_p_reg_926_reg[15]_i_1_n_0
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926_reg[23]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.116     3.986 f  grp_operator_1_fu_511/diff_p_reg_926_reg[23]_i_1/O[5]
                         net (fo=8, unplaced)         0.169     4.155    grp_operator_1_fu_511/diff_p_reg_926_reg[23]_i_1_n_10
                                                                      f  grp_operator_1_fu_511/icmp_ln91_reg_930[0]_i_9/I0
                         LUT2 (Prop_LUT2_I0_O)        0.099     4.254 f  grp_operator_1_fu_511/icmp_ln91_reg_930[0]_i_9/O
                         net (fo=1, unplaced)         0.245     4.499    grp_operator_1_fu_511/icmp_ln91_reg_930[0]_i_9_n_0
                                                                      f  grp_operator_1_fu_511/icmp_ln91_reg_930_reg[0]_i_2/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     4.616 f  grp_operator_1_fu_511/icmp_ln91_reg_930_reg[0]_i_2/CO[7]
                         net (fo=6, unplaced)         0.137     4.753    grp_operator_1_fu_511/icmp_ln91_fu_575_p27_in
                                                                      f  grp_operator_1_fu_511/ap_CS_fsm[20]_i_2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.053     4.806 r  grp_operator_1_fu_511/ap_CS_fsm[20]_i_2/O
                         net (fo=38, unplaced)        0.249     5.055    grp_operator_1_fu_511/ap_CS_fsm[20]_i_2_n_0
                                                                      r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_3/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     5.093 r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_3/O
                         net (fo=65, unplaced)        0.261     5.354    grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_3_n_0
                                                                      r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     5.392 r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_1/O
                         net (fo=128, unplaced)       0.231     5.623    grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_1_n_0
                         FDRE                                         r  grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.600     2.600 r  
                                                      0.000     2.600 r  ap_clk (IN)
                         net (fo=0)                   0.000     2.600    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     2.931 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     2.931    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.931 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     3.064    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.088 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.439     5.527    grp_operator_1_fu_511/ap_clk_IBUF_BUFG
                         FDRE                                         r  grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[11]/C
                         clock pessimism              0.283     5.810    
                         clock uncertainty           -0.035     5.775    
                         FDRE (Setup_FDRE_C_CE)      -0.061     5.714    grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[11]
  -------------------------------------------------------------------
                         required time                          5.714    
                         arrival time                          -5.623    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 b_p_reg_6899_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.600ns  (clk rise@2.600ns - clk rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.794ns (35.009%)  route 1.474ns (64.991%))
  Logic Levels:           9  (CARRY8=4 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 5.527 - 2.600 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.584     3.355    ap_clk_IBUF_BUFG
                         FDRE                                         r  b_p_reg_6899_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.432 r  b_p_reg_6899_reg[1]/Q
                         net (fo=4, unplaced)         0.149     3.581    grp_operator_1_fu_511/this_p_write_assign_reg_197_reg[31]_0[1]
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926[7]_i_8/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     3.618 r  grp_operator_1_fu_511/diff_p_reg_926[7]_i_8/O
                         net (fo=1, unplaced)         0.023     3.641    grp_operator_1_fu_511/diff_p_reg_926[7]_i_8_n_0
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926_reg[7]_i_1/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     3.838 r  grp_operator_1_fu_511/diff_p_reg_926_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.843    grp_operator_1_fu_511/diff_p_reg_926_reg[7]_i_1_n_0
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926_reg[15]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     3.865 r  grp_operator_1_fu_511/diff_p_reg_926_reg[15]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.870    grp_operator_1_fu_511/diff_p_reg_926_reg[15]_i_1_n_0
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926_reg[23]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.116     3.986 f  grp_operator_1_fu_511/diff_p_reg_926_reg[23]_i_1/O[5]
                         net (fo=8, unplaced)         0.169     4.155    grp_operator_1_fu_511/diff_p_reg_926_reg[23]_i_1_n_10
                                                                      f  grp_operator_1_fu_511/icmp_ln91_reg_930[0]_i_9/I0
                         LUT2 (Prop_LUT2_I0_O)        0.099     4.254 f  grp_operator_1_fu_511/icmp_ln91_reg_930[0]_i_9/O
                         net (fo=1, unplaced)         0.245     4.499    grp_operator_1_fu_511/icmp_ln91_reg_930[0]_i_9_n_0
                                                                      f  grp_operator_1_fu_511/icmp_ln91_reg_930_reg[0]_i_2/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     4.616 f  grp_operator_1_fu_511/icmp_ln91_reg_930_reg[0]_i_2/CO[7]
                         net (fo=6, unplaced)         0.137     4.753    grp_operator_1_fu_511/icmp_ln91_fu_575_p27_in
                                                                      f  grp_operator_1_fu_511/ap_CS_fsm[20]_i_2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.053     4.806 r  grp_operator_1_fu_511/ap_CS_fsm[20]_i_2/O
                         net (fo=38, unplaced)        0.249     5.055    grp_operator_1_fu_511/ap_CS_fsm[20]_i_2_n_0
                                                                      r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_3/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     5.093 r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_3/O
                         net (fo=65, unplaced)        0.261     5.354    grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_3_n_0
                                                                      r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     5.392 r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_1/O
                         net (fo=128, unplaced)       0.231     5.623    grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_1_n_0
                         FDRE                                         r  grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.600     2.600 r  
                                                      0.000     2.600 r  ap_clk (IN)
                         net (fo=0)                   0.000     2.600    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     2.931 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     2.931    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.931 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     3.064    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.088 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.439     5.527    grp_operator_1_fu_511/ap_clk_IBUF_BUFG
                         FDRE                                         r  grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[12]/C
                         clock pessimism              0.283     5.810    
                         clock uncertainty           -0.035     5.775    
                         FDRE (Setup_FDRE_C_CE)      -0.061     5.714    grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[12]
  -------------------------------------------------------------------
                         required time                          5.714    
                         arrival time                          -5.623    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 b_p_reg_6899_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.600ns  (clk rise@2.600ns - clk rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.794ns (35.009%)  route 1.474ns (64.991%))
  Logic Levels:           9  (CARRY8=4 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 5.527 - 2.600 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.584     3.355    ap_clk_IBUF_BUFG
                         FDRE                                         r  b_p_reg_6899_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.432 r  b_p_reg_6899_reg[1]/Q
                         net (fo=4, unplaced)         0.149     3.581    grp_operator_1_fu_511/this_p_write_assign_reg_197_reg[31]_0[1]
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926[7]_i_8/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     3.618 r  grp_operator_1_fu_511/diff_p_reg_926[7]_i_8/O
                         net (fo=1, unplaced)         0.023     3.641    grp_operator_1_fu_511/diff_p_reg_926[7]_i_8_n_0
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926_reg[7]_i_1/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     3.838 r  grp_operator_1_fu_511/diff_p_reg_926_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.843    grp_operator_1_fu_511/diff_p_reg_926_reg[7]_i_1_n_0
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926_reg[15]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     3.865 r  grp_operator_1_fu_511/diff_p_reg_926_reg[15]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.870    grp_operator_1_fu_511/diff_p_reg_926_reg[15]_i_1_n_0
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926_reg[23]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.116     3.986 f  grp_operator_1_fu_511/diff_p_reg_926_reg[23]_i_1/O[5]
                         net (fo=8, unplaced)         0.169     4.155    grp_operator_1_fu_511/diff_p_reg_926_reg[23]_i_1_n_10
                                                                      f  grp_operator_1_fu_511/icmp_ln91_reg_930[0]_i_9/I0
                         LUT2 (Prop_LUT2_I0_O)        0.099     4.254 f  grp_operator_1_fu_511/icmp_ln91_reg_930[0]_i_9/O
                         net (fo=1, unplaced)         0.245     4.499    grp_operator_1_fu_511/icmp_ln91_reg_930[0]_i_9_n_0
                                                                      f  grp_operator_1_fu_511/icmp_ln91_reg_930_reg[0]_i_2/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     4.616 f  grp_operator_1_fu_511/icmp_ln91_reg_930_reg[0]_i_2/CO[7]
                         net (fo=6, unplaced)         0.137     4.753    grp_operator_1_fu_511/icmp_ln91_fu_575_p27_in
                                                                      f  grp_operator_1_fu_511/ap_CS_fsm[20]_i_2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.053     4.806 r  grp_operator_1_fu_511/ap_CS_fsm[20]_i_2/O
                         net (fo=38, unplaced)        0.249     5.055    grp_operator_1_fu_511/ap_CS_fsm[20]_i_2_n_0
                                                                      r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_3/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     5.093 r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_3/O
                         net (fo=65, unplaced)        0.261     5.354    grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_3_n_0
                                                                      r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     5.392 r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_1/O
                         net (fo=128, unplaced)       0.231     5.623    grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_1_n_0
                         FDRE                                         r  grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.600     2.600 r  
                                                      0.000     2.600 r  ap_clk (IN)
                         net (fo=0)                   0.000     2.600    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     2.931 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     2.931    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.931 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     3.064    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.088 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.439     5.527    grp_operator_1_fu_511/ap_clk_IBUF_BUFG
                         FDRE                                         r  grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[13]/C
                         clock pessimism              0.283     5.810    
                         clock uncertainty           -0.035     5.775    
                         FDRE (Setup_FDRE_C_CE)      -0.061     5.714    grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[13]
  -------------------------------------------------------------------
                         required time                          5.714    
                         arrival time                          -5.623    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 b_p_reg_6899_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.600ns  (clk rise@2.600ns - clk rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.794ns (35.009%)  route 1.474ns (64.991%))
  Logic Levels:           9  (CARRY8=4 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 5.527 - 2.600 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.584     3.355    ap_clk_IBUF_BUFG
                         FDRE                                         r  b_p_reg_6899_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.432 r  b_p_reg_6899_reg[1]/Q
                         net (fo=4, unplaced)         0.149     3.581    grp_operator_1_fu_511/this_p_write_assign_reg_197_reg[31]_0[1]
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926[7]_i_8/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     3.618 r  grp_operator_1_fu_511/diff_p_reg_926[7]_i_8/O
                         net (fo=1, unplaced)         0.023     3.641    grp_operator_1_fu_511/diff_p_reg_926[7]_i_8_n_0
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926_reg[7]_i_1/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     3.838 r  grp_operator_1_fu_511/diff_p_reg_926_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.843    grp_operator_1_fu_511/diff_p_reg_926_reg[7]_i_1_n_0
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926_reg[15]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     3.865 r  grp_operator_1_fu_511/diff_p_reg_926_reg[15]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.870    grp_operator_1_fu_511/diff_p_reg_926_reg[15]_i_1_n_0
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926_reg[23]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.116     3.986 f  grp_operator_1_fu_511/diff_p_reg_926_reg[23]_i_1/O[5]
                         net (fo=8, unplaced)         0.169     4.155    grp_operator_1_fu_511/diff_p_reg_926_reg[23]_i_1_n_10
                                                                      f  grp_operator_1_fu_511/icmp_ln91_reg_930[0]_i_9/I0
                         LUT2 (Prop_LUT2_I0_O)        0.099     4.254 f  grp_operator_1_fu_511/icmp_ln91_reg_930[0]_i_9/O
                         net (fo=1, unplaced)         0.245     4.499    grp_operator_1_fu_511/icmp_ln91_reg_930[0]_i_9_n_0
                                                                      f  grp_operator_1_fu_511/icmp_ln91_reg_930_reg[0]_i_2/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     4.616 f  grp_operator_1_fu_511/icmp_ln91_reg_930_reg[0]_i_2/CO[7]
                         net (fo=6, unplaced)         0.137     4.753    grp_operator_1_fu_511/icmp_ln91_fu_575_p27_in
                                                                      f  grp_operator_1_fu_511/ap_CS_fsm[20]_i_2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.053     4.806 r  grp_operator_1_fu_511/ap_CS_fsm[20]_i_2/O
                         net (fo=38, unplaced)        0.249     5.055    grp_operator_1_fu_511/ap_CS_fsm[20]_i_2_n_0
                                                                      r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_3/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     5.093 r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_3/O
                         net (fo=65, unplaced)        0.261     5.354    grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_3_n_0
                                                                      r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     5.392 r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_1/O
                         net (fo=128, unplaced)       0.231     5.623    grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_1_n_0
                         FDRE                                         r  grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.600     2.600 r  
                                                      0.000     2.600 r  ap_clk (IN)
                         net (fo=0)                   0.000     2.600    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     2.931 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     2.931    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.931 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     3.064    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.088 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.439     5.527    grp_operator_1_fu_511/ap_clk_IBUF_BUFG
                         FDRE                                         r  grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[14]/C
                         clock pessimism              0.283     5.810    
                         clock uncertainty           -0.035     5.775    
                         FDRE (Setup_FDRE_C_CE)      -0.061     5.714    grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[14]
  -------------------------------------------------------------------
                         required time                          5.714    
                         arrival time                          -5.623    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 b_p_reg_6899_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.600ns  (clk rise@2.600ns - clk rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.794ns (35.009%)  route 1.474ns (64.991%))
  Logic Levels:           9  (CARRY8=4 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 5.527 - 2.600 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.584     3.355    ap_clk_IBUF_BUFG
                         FDRE                                         r  b_p_reg_6899_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.432 r  b_p_reg_6899_reg[1]/Q
                         net (fo=4, unplaced)         0.149     3.581    grp_operator_1_fu_511/this_p_write_assign_reg_197_reg[31]_0[1]
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926[7]_i_8/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     3.618 r  grp_operator_1_fu_511/diff_p_reg_926[7]_i_8/O
                         net (fo=1, unplaced)         0.023     3.641    grp_operator_1_fu_511/diff_p_reg_926[7]_i_8_n_0
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926_reg[7]_i_1/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     3.838 r  grp_operator_1_fu_511/diff_p_reg_926_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.843    grp_operator_1_fu_511/diff_p_reg_926_reg[7]_i_1_n_0
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926_reg[15]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     3.865 r  grp_operator_1_fu_511/diff_p_reg_926_reg[15]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.870    grp_operator_1_fu_511/diff_p_reg_926_reg[15]_i_1_n_0
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926_reg[23]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.116     3.986 f  grp_operator_1_fu_511/diff_p_reg_926_reg[23]_i_1/O[5]
                         net (fo=8, unplaced)         0.169     4.155    grp_operator_1_fu_511/diff_p_reg_926_reg[23]_i_1_n_10
                                                                      f  grp_operator_1_fu_511/icmp_ln91_reg_930[0]_i_9/I0
                         LUT2 (Prop_LUT2_I0_O)        0.099     4.254 f  grp_operator_1_fu_511/icmp_ln91_reg_930[0]_i_9/O
                         net (fo=1, unplaced)         0.245     4.499    grp_operator_1_fu_511/icmp_ln91_reg_930[0]_i_9_n_0
                                                                      f  grp_operator_1_fu_511/icmp_ln91_reg_930_reg[0]_i_2/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     4.616 f  grp_operator_1_fu_511/icmp_ln91_reg_930_reg[0]_i_2/CO[7]
                         net (fo=6, unplaced)         0.137     4.753    grp_operator_1_fu_511/icmp_ln91_fu_575_p27_in
                                                                      f  grp_operator_1_fu_511/ap_CS_fsm[20]_i_2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.053     4.806 r  grp_operator_1_fu_511/ap_CS_fsm[20]_i_2/O
                         net (fo=38, unplaced)        0.249     5.055    grp_operator_1_fu_511/ap_CS_fsm[20]_i_2_n_0
                                                                      r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_3/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     5.093 r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_3/O
                         net (fo=65, unplaced)        0.261     5.354    grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_3_n_0
                                                                      r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     5.392 r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_1/O
                         net (fo=128, unplaced)       0.231     5.623    grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_1_n_0
                         FDRE                                         r  grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.600     2.600 r  
                                                      0.000     2.600 r  ap_clk (IN)
                         net (fo=0)                   0.000     2.600    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     2.931 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     2.931    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.931 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     3.064    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.088 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.439     5.527    grp_operator_1_fu_511/ap_clk_IBUF_BUFG
                         FDRE                                         r  grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[15]/C
                         clock pessimism              0.283     5.810    
                         clock uncertainty           -0.035     5.775    
                         FDRE (Setup_FDRE_C_CE)      -0.061     5.714    grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[15]
  -------------------------------------------------------------------
                         required time                          5.714    
                         arrival time                          -5.623    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 b_p_reg_6899_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.600ns  (clk rise@2.600ns - clk rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.794ns (35.009%)  route 1.474ns (64.991%))
  Logic Levels:           9  (CARRY8=4 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 5.527 - 2.600 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.584     3.355    ap_clk_IBUF_BUFG
                         FDRE                                         r  b_p_reg_6899_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.432 r  b_p_reg_6899_reg[1]/Q
                         net (fo=4, unplaced)         0.149     3.581    grp_operator_1_fu_511/this_p_write_assign_reg_197_reg[31]_0[1]
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926[7]_i_8/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     3.618 r  grp_operator_1_fu_511/diff_p_reg_926[7]_i_8/O
                         net (fo=1, unplaced)         0.023     3.641    grp_operator_1_fu_511/diff_p_reg_926[7]_i_8_n_0
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926_reg[7]_i_1/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     3.838 r  grp_operator_1_fu_511/diff_p_reg_926_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.843    grp_operator_1_fu_511/diff_p_reg_926_reg[7]_i_1_n_0
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926_reg[15]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     3.865 r  grp_operator_1_fu_511/diff_p_reg_926_reg[15]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.870    grp_operator_1_fu_511/diff_p_reg_926_reg[15]_i_1_n_0
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926_reg[23]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.116     3.986 f  grp_operator_1_fu_511/diff_p_reg_926_reg[23]_i_1/O[5]
                         net (fo=8, unplaced)         0.169     4.155    grp_operator_1_fu_511/diff_p_reg_926_reg[23]_i_1_n_10
                                                                      f  grp_operator_1_fu_511/icmp_ln91_reg_930[0]_i_9/I0
                         LUT2 (Prop_LUT2_I0_O)        0.099     4.254 f  grp_operator_1_fu_511/icmp_ln91_reg_930[0]_i_9/O
                         net (fo=1, unplaced)         0.245     4.499    grp_operator_1_fu_511/icmp_ln91_reg_930[0]_i_9_n_0
                                                                      f  grp_operator_1_fu_511/icmp_ln91_reg_930_reg[0]_i_2/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     4.616 f  grp_operator_1_fu_511/icmp_ln91_reg_930_reg[0]_i_2/CO[7]
                         net (fo=6, unplaced)         0.137     4.753    grp_operator_1_fu_511/icmp_ln91_fu_575_p27_in
                                                                      f  grp_operator_1_fu_511/ap_CS_fsm[20]_i_2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.053     4.806 r  grp_operator_1_fu_511/ap_CS_fsm[20]_i_2/O
                         net (fo=38, unplaced)        0.249     5.055    grp_operator_1_fu_511/ap_CS_fsm[20]_i_2_n_0
                                                                      r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_3/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     5.093 r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_3/O
                         net (fo=65, unplaced)        0.261     5.354    grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_3_n_0
                                                                      r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     5.392 r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_1/O
                         net (fo=128, unplaced)       0.231     5.623    grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_1_n_0
                         FDRE                                         r  grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.600     2.600 r  
                                                      0.000     2.600 r  ap_clk (IN)
                         net (fo=0)                   0.000     2.600    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     2.931 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     2.931    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.931 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     3.064    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.088 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.439     5.527    grp_operator_1_fu_511/ap_clk_IBUF_BUFG
                         FDRE                                         r  grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[16]/C
                         clock pessimism              0.283     5.810    
                         clock uncertainty           -0.035     5.775    
                         FDRE (Setup_FDRE_C_CE)      -0.061     5.714    grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[16]
  -------------------------------------------------------------------
                         required time                          5.714    
                         arrival time                          -5.623    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 b_p_reg_6899_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.600ns  (clk rise@2.600ns - clk rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.794ns (35.009%)  route 1.474ns (64.991%))
  Logic Levels:           9  (CARRY8=4 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 5.527 - 2.600 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.584     3.355    ap_clk_IBUF_BUFG
                         FDRE                                         r  b_p_reg_6899_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.432 r  b_p_reg_6899_reg[1]/Q
                         net (fo=4, unplaced)         0.149     3.581    grp_operator_1_fu_511/this_p_write_assign_reg_197_reg[31]_0[1]
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926[7]_i_8/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     3.618 r  grp_operator_1_fu_511/diff_p_reg_926[7]_i_8/O
                         net (fo=1, unplaced)         0.023     3.641    grp_operator_1_fu_511/diff_p_reg_926[7]_i_8_n_0
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926_reg[7]_i_1/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     3.838 r  grp_operator_1_fu_511/diff_p_reg_926_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.843    grp_operator_1_fu_511/diff_p_reg_926_reg[7]_i_1_n_0
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926_reg[15]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     3.865 r  grp_operator_1_fu_511/diff_p_reg_926_reg[15]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.870    grp_operator_1_fu_511/diff_p_reg_926_reg[15]_i_1_n_0
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926_reg[23]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.116     3.986 f  grp_operator_1_fu_511/diff_p_reg_926_reg[23]_i_1/O[5]
                         net (fo=8, unplaced)         0.169     4.155    grp_operator_1_fu_511/diff_p_reg_926_reg[23]_i_1_n_10
                                                                      f  grp_operator_1_fu_511/icmp_ln91_reg_930[0]_i_9/I0
                         LUT2 (Prop_LUT2_I0_O)        0.099     4.254 f  grp_operator_1_fu_511/icmp_ln91_reg_930[0]_i_9/O
                         net (fo=1, unplaced)         0.245     4.499    grp_operator_1_fu_511/icmp_ln91_reg_930[0]_i_9_n_0
                                                                      f  grp_operator_1_fu_511/icmp_ln91_reg_930_reg[0]_i_2/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     4.616 f  grp_operator_1_fu_511/icmp_ln91_reg_930_reg[0]_i_2/CO[7]
                         net (fo=6, unplaced)         0.137     4.753    grp_operator_1_fu_511/icmp_ln91_fu_575_p27_in
                                                                      f  grp_operator_1_fu_511/ap_CS_fsm[20]_i_2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.053     4.806 r  grp_operator_1_fu_511/ap_CS_fsm[20]_i_2/O
                         net (fo=38, unplaced)        0.249     5.055    grp_operator_1_fu_511/ap_CS_fsm[20]_i_2_n_0
                                                                      r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_3/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     5.093 r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_3/O
                         net (fo=65, unplaced)        0.261     5.354    grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_3_n_0
                                                                      r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     5.392 r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_1/O
                         net (fo=128, unplaced)       0.231     5.623    grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_1_n_0
                         FDRE                                         r  grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.600     2.600 r  
                                                      0.000     2.600 r  ap_clk (IN)
                         net (fo=0)                   0.000     2.600    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     2.931 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     2.931    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.931 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     3.064    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.088 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.439     5.527    grp_operator_1_fu_511/ap_clk_IBUF_BUFG
                         FDRE                                         r  grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[17]/C
                         clock pessimism              0.283     5.810    
                         clock uncertainty           -0.035     5.775    
                         FDRE (Setup_FDRE_C_CE)      -0.061     5.714    grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[17]
  -------------------------------------------------------------------
                         required time                          5.714    
                         arrival time                          -5.623    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 b_p_reg_6899_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.600ns  (clk rise@2.600ns - clk rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.794ns (35.009%)  route 1.474ns (64.991%))
  Logic Levels:           9  (CARRY8=4 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 5.527 - 2.600 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.584     3.355    ap_clk_IBUF_BUFG
                         FDRE                                         r  b_p_reg_6899_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.432 r  b_p_reg_6899_reg[1]/Q
                         net (fo=4, unplaced)         0.149     3.581    grp_operator_1_fu_511/this_p_write_assign_reg_197_reg[31]_0[1]
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926[7]_i_8/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     3.618 r  grp_operator_1_fu_511/diff_p_reg_926[7]_i_8/O
                         net (fo=1, unplaced)         0.023     3.641    grp_operator_1_fu_511/diff_p_reg_926[7]_i_8_n_0
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926_reg[7]_i_1/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     3.838 r  grp_operator_1_fu_511/diff_p_reg_926_reg[7]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.843    grp_operator_1_fu_511/diff_p_reg_926_reg[7]_i_1_n_0
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926_reg[15]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     3.865 r  grp_operator_1_fu_511/diff_p_reg_926_reg[15]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.870    grp_operator_1_fu_511/diff_p_reg_926_reg[15]_i_1_n_0
                                                                      r  grp_operator_1_fu_511/diff_p_reg_926_reg[23]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.116     3.986 f  grp_operator_1_fu_511/diff_p_reg_926_reg[23]_i_1/O[5]
                         net (fo=8, unplaced)         0.169     4.155    grp_operator_1_fu_511/diff_p_reg_926_reg[23]_i_1_n_10
                                                                      f  grp_operator_1_fu_511/icmp_ln91_reg_930[0]_i_9/I0
                         LUT2 (Prop_LUT2_I0_O)        0.099     4.254 f  grp_operator_1_fu_511/icmp_ln91_reg_930[0]_i_9/O
                         net (fo=1, unplaced)         0.245     4.499    grp_operator_1_fu_511/icmp_ln91_reg_930[0]_i_9_n_0
                                                                      f  grp_operator_1_fu_511/icmp_ln91_reg_930_reg[0]_i_2/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     4.616 f  grp_operator_1_fu_511/icmp_ln91_reg_930_reg[0]_i_2/CO[7]
                         net (fo=6, unplaced)         0.137     4.753    grp_operator_1_fu_511/icmp_ln91_fu_575_p27_in
                                                                      f  grp_operator_1_fu_511/ap_CS_fsm[20]_i_2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.053     4.806 r  grp_operator_1_fu_511/ap_CS_fsm[20]_i_2/O
                         net (fo=38, unplaced)        0.249     5.055    grp_operator_1_fu_511/ap_CS_fsm[20]_i_2_n_0
                                                                      r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_3/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     5.093 r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_3/O
                         net (fo=65, unplaced)        0.261     5.354    grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_3_n_0
                                                                      r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     5.392 r  grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_1/O
                         net (fo=128, unplaced)       0.231     5.623    grp_operator_1_fu_511/this_p_write_assign_reg_197[31]_i_1_n_0
                         FDRE                                         r  grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.600     2.600 r  
                                                      0.000     2.600 r  ap_clk (IN)
                         net (fo=0)                   0.000     2.600    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     2.931 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     2.931    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.931 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     3.064    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.088 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.439     5.527    grp_operator_1_fu_511/ap_clk_IBUF_BUFG
                         FDRE                                         r  grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[18]/C
                         clock pessimism              0.283     5.810    
                         clock uncertainty           -0.035     5.775    
                         FDRE (Setup_FDRE_C_CE)      -0.061     5.714    grp_operator_1_fu_511/this_num_0_write_assign_reg_119_reg[18]
  -------------------------------------------------------------------
                         required time                          5.714    
                         arrival time                          -5.623    
  -------------------------------------------------------------------
                         slack                                  0.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 grp_operator_add_fu_520/trunc_ln27_reg_669_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            grp_operator_add_fu_520/trunc_ln88_reg_744_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.069ns (56.098%)  route 0.054ns (43.902%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      1.114     1.413    grp_operator_add_fu_520/ap_clk_IBUF_BUFG
                         FDRE                                         r  grp_operator_add_fu_520/trunc_ln27_reg_669_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.451 r  grp_operator_add_fu_520/trunc_ln27_reg_669_reg[0]/Q
                         net (fo=3, unplaced)         0.048     1.499    grp_operator_add_fu_520/trunc_ln27_reg_669[0]
                                                                      r  grp_operator_add_fu_520/trunc_ln88_reg_744_reg[1]_i_1/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_O[1])
                                                      0.031     1.530 r  grp_operator_add_fu_520/trunc_ln88_reg_744_reg[1]_i_1/O[1]
                         net (fo=6, unplaced)         0.006     1.536    grp_operator_add_fu_520/trunc_ln88_reg_744_reg[1]_i_1_n_14
                         FDRE                                         r  grp_operator_add_fu_520/trunc_ln88_reg_744_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      1.259     1.763    grp_operator_add_fu_520/ap_clk_IBUF_BUFG
                         FDRE                                         r  grp_operator_add_fu_520/trunc_ln88_reg_744_reg[1]/C
                         clock pessimism             -0.205     1.558    
                         FDRE (Hold_FDRE_C_D)         0.047     1.605    grp_operator_add_fu_520/trunc_ln88_reg_744_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 bitcast_ln114_reg_6834_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.061ns (48.800%)  route 0.064ns (51.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      1.114     1.413    ap_clk_IBUF_BUFG
                         FDRE                                         r  bitcast_ln114_reg_6834_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.451 r  bitcast_ln114_reg_6834_reg[0]/Q
                         net (fo=2, unplaced)         0.048     1.499    fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[31]_0[0]
                                                                      r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1[0]_i_1__15/I4
                         LUT5 (Prop_LUT5_I4_O)        0.023     1.522 r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1[0]_i_1__15/O
                         net (fo=1, unplaced)         0.016     1.538    fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1[0]_i_1__15_n_0
                         FDRE                                         r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      1.259     1.763    fmul_32ns_32ns_32_3_max_dsp_1_U36/ap_clk_IBUF_BUFG
                         FDRE                                         r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[0]/C
                         clock pessimism             -0.205     1.558    
                         FDRE (Hold_FDRE_C_D)         0.046     1.604    fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 bitcast_ln114_reg_6834_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.061ns (48.800%)  route 0.064ns (51.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      1.114     1.413    ap_clk_IBUF_BUFG
                         FDRE                                         r  bitcast_ln114_reg_6834_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.451 r  bitcast_ln114_reg_6834_reg[10]/Q
                         net (fo=2, unplaced)         0.048     1.499    fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[31]_0[10]
                                                                      r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1[10]_i_1__14/I4
                         LUT5 (Prop_LUT5_I4_O)        0.023     1.522 r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1[10]_i_1__14/O
                         net (fo=1, unplaced)         0.016     1.538    fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1[10]_i_1__14_n_0
                         FDRE                                         r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      1.259     1.763    fmul_32ns_32ns_32_3_max_dsp_1_U36/ap_clk_IBUF_BUFG
                         FDRE                                         r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[10]/C
                         clock pessimism             -0.205     1.558    
                         FDRE (Hold_FDRE_C_D)         0.046     1.604    fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 bitcast_ln114_reg_6834_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.061ns (48.800%)  route 0.064ns (51.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      1.114     1.413    ap_clk_IBUF_BUFG
                         FDRE                                         r  bitcast_ln114_reg_6834_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.451 r  bitcast_ln114_reg_6834_reg[11]/Q
                         net (fo=2, unplaced)         0.048     1.499    fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[31]_0[11]
                                                                      r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1[11]_i_1__15/I4
                         LUT5 (Prop_LUT5_I4_O)        0.023     1.522 r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1[11]_i_1__15/O
                         net (fo=1, unplaced)         0.016     1.538    fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1[11]_i_1__15_n_0
                         FDRE                                         r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      1.259     1.763    fmul_32ns_32ns_32_3_max_dsp_1_U36/ap_clk_IBUF_BUFG
                         FDRE                                         r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[11]/C
                         clock pessimism             -0.205     1.558    
                         FDRE (Hold_FDRE_C_D)         0.046     1.604    fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 bitcast_ln114_reg_6834_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.061ns (48.800%)  route 0.064ns (51.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      1.114     1.413    ap_clk_IBUF_BUFG
                         FDRE                                         r  bitcast_ln114_reg_6834_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.451 r  bitcast_ln114_reg_6834_reg[12]/Q
                         net (fo=2, unplaced)         0.048     1.499    fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[31]_0[12]
                                                                      r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1[12]_i_1__15/I4
                         LUT5 (Prop_LUT5_I4_O)        0.023     1.522 r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1[12]_i_1__15/O
                         net (fo=1, unplaced)         0.016     1.538    fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1[12]_i_1__15_n_0
                         FDRE                                         r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      1.259     1.763    fmul_32ns_32ns_32_3_max_dsp_1_U36/ap_clk_IBUF_BUFG
                         FDRE                                         r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[12]/C
                         clock pessimism             -0.205     1.558    
                         FDRE (Hold_FDRE_C_D)         0.046     1.604    fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 bitcast_ln114_reg_6834_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.061ns (48.800%)  route 0.064ns (51.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      1.114     1.413    ap_clk_IBUF_BUFG
                         FDRE                                         r  bitcast_ln114_reg_6834_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.451 r  bitcast_ln114_reg_6834_reg[13]/Q
                         net (fo=2, unplaced)         0.048     1.499    fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[31]_0[13]
                                                                      r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1[13]_i_1__15/I4
                         LUT5 (Prop_LUT5_I4_O)        0.023     1.522 r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1[13]_i_1__15/O
                         net (fo=1, unplaced)         0.016     1.538    fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1[13]_i_1__15_n_0
                         FDRE                                         r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      1.259     1.763    fmul_32ns_32ns_32_3_max_dsp_1_U36/ap_clk_IBUF_BUFG
                         FDRE                                         r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[13]/C
                         clock pessimism             -0.205     1.558    
                         FDRE (Hold_FDRE_C_D)         0.046     1.604    fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 bitcast_ln114_reg_6834_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.061ns (48.800%)  route 0.064ns (51.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      1.114     1.413    ap_clk_IBUF_BUFG
                         FDRE                                         r  bitcast_ln114_reg_6834_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.451 r  bitcast_ln114_reg_6834_reg[14]/Q
                         net (fo=2, unplaced)         0.048     1.499    fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[31]_0[14]
                                                                      r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1[14]_i_1__14/I4
                         LUT5 (Prop_LUT5_I4_O)        0.023     1.522 r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1[14]_i_1__14/O
                         net (fo=1, unplaced)         0.016     1.538    fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1[14]_i_1__14_n_0
                         FDRE                                         r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      1.259     1.763    fmul_32ns_32ns_32_3_max_dsp_1_U36/ap_clk_IBUF_BUFG
                         FDRE                                         r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[14]/C
                         clock pessimism             -0.205     1.558    
                         FDRE (Hold_FDRE_C_D)         0.046     1.604    fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 bitcast_ln114_reg_6834_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.061ns (48.800%)  route 0.064ns (51.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      1.114     1.413    ap_clk_IBUF_BUFG
                         FDRE                                         r  bitcast_ln114_reg_6834_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.451 r  bitcast_ln114_reg_6834_reg[15]/Q
                         net (fo=2, unplaced)         0.048     1.499    fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[31]_0[15]
                                                                      r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1[15]_i_1__13/I4
                         LUT5 (Prop_LUT5_I4_O)        0.023     1.522 r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1[15]_i_1__13/O
                         net (fo=1, unplaced)         0.016     1.538    fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1[15]_i_1__13_n_0
                         FDRE                                         r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      1.259     1.763    fmul_32ns_32ns_32_3_max_dsp_1_U36/ap_clk_IBUF_BUFG
                         FDRE                                         r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[15]/C
                         clock pessimism             -0.205     1.558    
                         FDRE (Hold_FDRE_C_D)         0.046     1.604    fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 bitcast_ln114_reg_6834_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.061ns (48.800%)  route 0.064ns (51.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      1.114     1.413    ap_clk_IBUF_BUFG
                         FDRE                                         r  bitcast_ln114_reg_6834_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.451 r  bitcast_ln114_reg_6834_reg[16]/Q
                         net (fo=2, unplaced)         0.048     1.499    fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[31]_0[16]
                                                                      r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1[16]_i_1__15/I4
                         LUT5 (Prop_LUT5_I4_O)        0.023     1.522 r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1[16]_i_1__15/O
                         net (fo=1, unplaced)         0.016     1.538    fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1[16]_i_1__15_n_0
                         FDRE                                         r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      1.259     1.763    fmul_32ns_32ns_32_3_max_dsp_1_U36/ap_clk_IBUF_BUFG
                         FDRE                                         r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[16]/C
                         clock pessimism             -0.205     1.558    
                         FDRE (Hold_FDRE_C_D)         0.046     1.604    fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 bitcast_ln114_reg_6834_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.061ns (48.800%)  route 0.064ns (51.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      1.114     1.413    ap_clk_IBUF_BUFG
                         FDRE                                         r  bitcast_ln114_reg_6834_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.451 r  bitcast_ln114_reg_6834_reg[17]/Q
                         net (fo=2, unplaced)         0.048     1.499    fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[31]_0[17]
                                                                      r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1[17]_i_1__14/I4
                         LUT5 (Prop_LUT5_I4_O)        0.023     1.522 r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1[17]_i_1__14/O
                         net (fo=1, unplaced)         0.016     1.538    fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1[17]_i_1__14_n_0
                         FDRE                                         r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      1.259     1.763    fmul_32ns_32ns_32_3_max_dsp_1_U36/ap_clk_IBUF_BUFG
                         FDRE                                         r  fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[17]/C
                         clock pessimism             -0.205     1.558    
                         FDRE (Hold_FDRE_C_D)         0.046     1.604    fmul_32ns_32ns_32_3_max_dsp_1_U36/din0_buf1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                 -0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.300 }
Period(ns):         2.600
Sources:            { ap_clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         2.600       1.310                ap_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         2.600       2.050                add1_i_reg_6817_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         2.600       2.050                add1_i_reg_6817_reg[10]/C
Min Period        n/a     FDRE/C    n/a            0.550         2.600       2.050                add1_i_reg_6817_reg[11]/C
Min Period        n/a     FDRE/C    n/a            0.550         2.600       2.050                add1_i_reg_6817_reg[12]/C
Min Period        n/a     FDRE/C    n/a            0.550         2.600       2.050                add1_i_reg_6817_reg[13]/C
Min Period        n/a     FDRE/C    n/a            0.550         2.600       2.050                add1_i_reg_6817_reg[14]/C
Min Period        n/a     FDRE/C    n/a            0.550         2.600       2.050                add1_i_reg_6817_reg[15]/C
Min Period        n/a     FDRE/C    n/a            0.550         2.600       2.050                add1_i_reg_6817_reg[16]/C
Min Period        n/a     FDRE/C    n/a            0.550         2.600       2.050                add1_i_reg_6817_reg[17]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.300       1.025                add1_i_reg_6817_reg[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.300       1.025                add1_i_reg_6817_reg[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.300       1.025                add1_i_reg_6817_reg[10]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.300       1.025                add1_i_reg_6817_reg[10]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.300       1.025                add1_i_reg_6817_reg[11]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.300       1.025                add1_i_reg_6817_reg[11]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.300       1.025                add1_i_reg_6817_reg[12]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.300       1.025                add1_i_reg_6817_reg[12]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.300       1.025                add1_i_reg_6817_reg[13]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.300       1.025                add1_i_reg_6817_reg[13]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.300       1.025                add1_i_reg_6817_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.300       1.025                add1_i_reg_6817_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.300       1.025                add1_i_reg_6817_reg[10]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.300       1.025                add1_i_reg_6817_reg[10]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.300       1.025                add1_i_reg_6817_reg[11]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.300       1.025                add1_i_reg_6817_reg[11]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.300       1.025                add1_i_reg_6817_reg[12]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.300       1.025                add1_i_reg_6817_reg[12]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.300       1.025                add1_i_reg_6817_reg[13]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.300       1.025                add1_i_reg_6817_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           129 Endpoints
Min Delay           129 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 op[9]
                            (input port)
  Destination:            ap_return[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.747ns  (logic 1.989ns (53.081%)  route 1.758ns (46.919%))
  Logic Levels:           8  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  op[9] (IN)
                         net (fo=0)                   0.000     0.000    op_IBUF[9]_inst/I
                                                                      f  op_IBUF[9]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 f  op_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    op_IBUF[9]_inst/OUT
                                                                      f  op_IBUF[9]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 f  op_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.452     1.034    fcmp_32ns_32ns_1_2_no_dsp_1_U46/op_IBUF[9]
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_5__0/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     1.124 f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_5__0/O
                         net (fo=3, unplaced)         0.111     1.235    fcmp_32ns_32ns_1_2_no_dsp_1_U46/op[8]
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_4__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.385 f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_4__0/O
                         net (fo=20, unplaced)        0.234     1.619    fcmp_32ns_32ns_1_2_no_dsp_1_U46_n_11
                                                                      f  ap_return_OBUF[31]_inst_i_3/I2
                         LUT5 (Prop_LUT5_I2_O)        0.038     1.657 r  ap_return_OBUF[31]_inst_i_3/O
                         net (fo=87, unplaced)        0.223     1.880    fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return[16]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[12]_inst_i_2/I0
                         LUT4 (Prop_LUT4_I0_O)        0.100     1.980 r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[12]_inst_i_2/O
                         net (fo=2, unplaced)         0.185     2.165    fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_CS_fsm_reg[119]_7
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[12]_inst_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.070     2.235 r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     2.788    ap_return_OBUF[12]
                                                                      r  ap_return_OBUF[12]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     3.747 r  ap_return_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.747    ap_return[12]
                                                                      r  ap_return[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[9]
                            (input port)
  Destination:            ap_return[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.747ns  (logic 1.989ns (53.081%)  route 1.758ns (46.919%))
  Logic Levels:           8  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  op[9] (IN)
                         net (fo=0)                   0.000     0.000    op_IBUF[9]_inst/I
                                                                      f  op_IBUF[9]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 f  op_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    op_IBUF[9]_inst/OUT
                                                                      f  op_IBUF[9]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 f  op_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.452     1.034    fcmp_32ns_32ns_1_2_no_dsp_1_U46/op_IBUF[9]
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_5__0/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     1.124 f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_5__0/O
                         net (fo=3, unplaced)         0.111     1.235    fcmp_32ns_32ns_1_2_no_dsp_1_U46/op[8]
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_4__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.385 f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_4__0/O
                         net (fo=20, unplaced)        0.234     1.619    fcmp_32ns_32ns_1_2_no_dsp_1_U46_n_11
                                                                      f  ap_return_OBUF[31]_inst_i_3/I2
                         LUT5 (Prop_LUT5_I2_O)        0.038     1.657 r  ap_return_OBUF[31]_inst_i_3/O
                         net (fo=87, unplaced)        0.223     1.880    fcmp_32ns_32ns_1_2_no_dsp_1_U45/out_69_reg_304_reg[31]_2
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[14]_inst_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.980 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[14]_inst_i_2/O
                         net (fo=2, unplaced)         0.185     2.165    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[14]_inst_i_2_n_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[14]_inst_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.070     2.235 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     2.788    ap_return_OBUF[14]
                                                                      r  ap_return_OBUF[14]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     3.747 r  ap_return_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.747    ap_return[14]
                                                                      r  ap_return[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[9]
                            (input port)
  Destination:            ap_return[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.747ns  (logic 1.989ns (53.081%)  route 1.758ns (46.919%))
  Logic Levels:           8  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  op[9] (IN)
                         net (fo=0)                   0.000     0.000    op_IBUF[9]_inst/I
                                                                      f  op_IBUF[9]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 f  op_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    op_IBUF[9]_inst/OUT
                                                                      f  op_IBUF[9]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 f  op_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.452     1.034    fcmp_32ns_32ns_1_2_no_dsp_1_U46/op_IBUF[9]
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_5__0/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     1.124 f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_5__0/O
                         net (fo=3, unplaced)         0.111     1.235    fcmp_32ns_32ns_1_2_no_dsp_1_U46/op[8]
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_4__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.385 f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_4__0/O
                         net (fo=20, unplaced)        0.234     1.619    fcmp_32ns_32ns_1_2_no_dsp_1_U46_n_11
                                                                      f  ap_return_OBUF[31]_inst_i_3/I2
                         LUT5 (Prop_LUT5_I2_O)        0.038     1.657 r  ap_return_OBUF[31]_inst_i_3/O
                         net (fo=87, unplaced)        0.223     1.880    fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return[16]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[16]_inst_i_2/I0
                         LUT4 (Prop_LUT4_I0_O)        0.100     1.980 r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[16]_inst_i_2/O
                         net (fo=2, unplaced)         0.185     2.165    fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[16]_inst_i_2_n_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[16]_inst_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.070     2.235 r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     2.788    ap_return_OBUF[16]
                                                                      r  ap_return_OBUF[16]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     3.747 r  ap_return_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.747    ap_return[16]
                                                                      r  ap_return[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[9]
                            (input port)
  Destination:            ap_return[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.747ns  (logic 1.989ns (53.081%)  route 1.758ns (46.919%))
  Logic Levels:           8  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  op[9] (IN)
                         net (fo=0)                   0.000     0.000    op_IBUF[9]_inst/I
                                                                      f  op_IBUF[9]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 f  op_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    op_IBUF[9]_inst/OUT
                                                                      f  op_IBUF[9]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 f  op_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.452     1.034    fcmp_32ns_32ns_1_2_no_dsp_1_U46/op_IBUF[9]
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_5__0/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     1.124 f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_5__0/O
                         net (fo=3, unplaced)         0.111     1.235    fcmp_32ns_32ns_1_2_no_dsp_1_U46/op[8]
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_4__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.385 f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_4__0/O
                         net (fo=20, unplaced)        0.234     1.619    fcmp_32ns_32ns_1_2_no_dsp_1_U46_n_11
                                                                      f  ap_return_OBUF[31]_inst_i_3/I2
                         LUT5 (Prop_LUT5_I2_O)        0.038     1.657 r  ap_return_OBUF[31]_inst_i_3/O
                         net (fo=87, unplaced)        0.223     1.880    fcmp_32ns_32ns_1_2_no_dsp_1_U45/out_69_reg_304_reg[31]_2
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[17]_inst_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.980 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[17]_inst_i_2/O
                         net (fo=2, unplaced)         0.185     2.165    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[17]_inst_i_2_n_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[17]_inst_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.070     2.235 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     2.788    ap_return_OBUF[17]
                                                                      r  ap_return_OBUF[17]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     3.747 r  ap_return_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.747    ap_return[17]
                                                                      r  ap_return[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[9]
                            (input port)
  Destination:            ap_return[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.747ns  (logic 1.989ns (53.081%)  route 1.758ns (46.919%))
  Logic Levels:           8  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  op[9] (IN)
                         net (fo=0)                   0.000     0.000    op_IBUF[9]_inst/I
                                                                      f  op_IBUF[9]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 f  op_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    op_IBUF[9]_inst/OUT
                                                                      f  op_IBUF[9]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 f  op_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.452     1.034    fcmp_32ns_32ns_1_2_no_dsp_1_U46/op_IBUF[9]
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_5__0/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     1.124 f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_5__0/O
                         net (fo=3, unplaced)         0.111     1.235    fcmp_32ns_32ns_1_2_no_dsp_1_U46/op[8]
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_4__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.385 f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_4__0/O
                         net (fo=20, unplaced)        0.234     1.619    fcmp_32ns_32ns_1_2_no_dsp_1_U46_n_11
                                                                      f  ap_return_OBUF[31]_inst_i_3/I2
                         LUT5 (Prop_LUT5_I2_O)        0.038     1.657 r  ap_return_OBUF[31]_inst_i_3/O
                         net (fo=87, unplaced)        0.223     1.880    fcmp_32ns_32ns_1_2_no_dsp_1_U45/out_69_reg_304_reg[31]_2
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[19]_inst_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.980 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[19]_inst_i_2/O
                         net (fo=2, unplaced)         0.185     2.165    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[19]_inst_i_2_n_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[19]_inst_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.070     2.235 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     2.788    ap_return_OBUF[19]
                                                                      r  ap_return_OBUF[19]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     3.747 r  ap_return_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.747    ap_return[19]
                                                                      r  ap_return[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[9]
                            (input port)
  Destination:            ap_return[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.747ns  (logic 1.989ns (53.081%)  route 1.758ns (46.919%))
  Logic Levels:           8  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  op[9] (IN)
                         net (fo=0)                   0.000     0.000    op_IBUF[9]_inst/I
                                                                      f  op_IBUF[9]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 f  op_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    op_IBUF[9]_inst/OUT
                                                                      f  op_IBUF[9]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 f  op_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.452     1.034    fcmp_32ns_32ns_1_2_no_dsp_1_U46/op_IBUF[9]
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_5__0/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     1.124 f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_5__0/O
                         net (fo=3, unplaced)         0.111     1.235    fcmp_32ns_32ns_1_2_no_dsp_1_U46/op[8]
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_4__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.385 f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_4__0/O
                         net (fo=20, unplaced)        0.234     1.619    fcmp_32ns_32ns_1_2_no_dsp_1_U46_n_11
                                                                      f  ap_return_OBUF[31]_inst_i_3/I2
                         LUT5 (Prop_LUT5_I2_O)        0.038     1.657 r  ap_return_OBUF[31]_inst_i_3/O
                         net (fo=87, unplaced)        0.223     1.880    fcmp_32ns_32ns_1_2_no_dsp_1_U45/out_69_reg_304_reg[31]_2
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[21]_inst_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.980 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[21]_inst_i_2/O
                         net (fo=2, unplaced)         0.185     2.165    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[21]_inst_i_2_n_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[21]_inst_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.070     2.235 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[21]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     2.788    ap_return_OBUF[21]
                                                                      r  ap_return_OBUF[21]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     3.747 r  ap_return_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.747    ap_return[21]
                                                                      r  ap_return[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[9]
                            (input port)
  Destination:            ap_return[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.747ns  (logic 1.989ns (53.081%)  route 1.758ns (46.919%))
  Logic Levels:           8  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  op[9] (IN)
                         net (fo=0)                   0.000     0.000    op_IBUF[9]_inst/I
                                                                      f  op_IBUF[9]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 f  op_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    op_IBUF[9]_inst/OUT
                                                                      f  op_IBUF[9]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 f  op_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.452     1.034    fcmp_32ns_32ns_1_2_no_dsp_1_U46/op_IBUF[9]
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_5__0/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     1.124 f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_5__0/O
                         net (fo=3, unplaced)         0.111     1.235    fcmp_32ns_32ns_1_2_no_dsp_1_U46/op[8]
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_4__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.385 f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_4__0/O
                         net (fo=20, unplaced)        0.234     1.619    fcmp_32ns_32ns_1_2_no_dsp_1_U46_n_11
                                                                      f  ap_return_OBUF[31]_inst_i_3/I2
                         LUT5 (Prop_LUT5_I2_O)        0.038     1.657 r  ap_return_OBUF[31]_inst_i_3/O
                         net (fo=87, unplaced)        0.223     1.880    fcmp_32ns_32ns_1_2_no_dsp_1_U45/out_69_reg_304_reg[31]_2
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[23]_inst_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.980 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[23]_inst_i_2/O
                         net (fo=2, unplaced)         0.185     2.165    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[23]_inst_i_2_n_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[23]_inst_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.070     2.235 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[23]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     2.788    ap_return_OBUF[23]
                                                                      r  ap_return_OBUF[23]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     3.747 r  ap_return_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.747    ap_return[23]
                                                                      r  ap_return[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[9]
                            (input port)
  Destination:            ap_return[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.747ns  (logic 1.989ns (53.081%)  route 1.758ns (46.919%))
  Logic Levels:           8  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  op[9] (IN)
                         net (fo=0)                   0.000     0.000    op_IBUF[9]_inst/I
                                                                      f  op_IBUF[9]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 f  op_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    op_IBUF[9]_inst/OUT
                                                                      f  op_IBUF[9]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 f  op_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.452     1.034    fcmp_32ns_32ns_1_2_no_dsp_1_U46/op_IBUF[9]
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_5__0/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     1.124 f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_5__0/O
                         net (fo=3, unplaced)         0.111     1.235    fcmp_32ns_32ns_1_2_no_dsp_1_U46/op[8]
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_4__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.385 f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_4__0/O
                         net (fo=20, unplaced)        0.234     1.619    fcmp_32ns_32ns_1_2_no_dsp_1_U46_n_11
                                                                      f  ap_return_OBUF[31]_inst_i_3/I2
                         LUT5 (Prop_LUT5_I2_O)        0.038     1.657 r  ap_return_OBUF[31]_inst_i_3/O
                         net (fo=87, unplaced)        0.223     1.880    fcmp_32ns_32ns_1_2_no_dsp_1_U45/out_69_reg_304_reg[31]_2
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[25]_inst_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.980 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[25]_inst_i_2/O
                         net (fo=2, unplaced)         0.185     2.165    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[25]_inst_i_2_n_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[25]_inst_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.070     2.235 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[25]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     2.788    ap_return_OBUF[25]
                                                                      r  ap_return_OBUF[25]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     3.747 r  ap_return_OBUF[25]_inst/O
                         net (fo=0)                   0.000     3.747    ap_return[25]
                                                                      r  ap_return[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[9]
                            (input port)
  Destination:            ap_return[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.747ns  (logic 1.989ns (53.081%)  route 1.758ns (46.919%))
  Logic Levels:           8  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  op[9] (IN)
                         net (fo=0)                   0.000     0.000    op_IBUF[9]_inst/I
                                                                      f  op_IBUF[9]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 f  op_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    op_IBUF[9]_inst/OUT
                                                                      f  op_IBUF[9]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 f  op_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.452     1.034    fcmp_32ns_32ns_1_2_no_dsp_1_U46/op_IBUF[9]
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_5__0/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     1.124 f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_5__0/O
                         net (fo=3, unplaced)         0.111     1.235    fcmp_32ns_32ns_1_2_no_dsp_1_U46/op[8]
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_4__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.385 f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_4__0/O
                         net (fo=20, unplaced)        0.234     1.619    fcmp_32ns_32ns_1_2_no_dsp_1_U46_n_11
                                                                      f  ap_return_OBUF[31]_inst_i_3/I2
                         LUT5 (Prop_LUT5_I2_O)        0.038     1.657 r  ap_return_OBUF[31]_inst_i_3/O
                         net (fo=87, unplaced)        0.223     1.880    fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return[16]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[27]_inst_i_2/I0
                         LUT4 (Prop_LUT4_I0_O)        0.100     1.980 r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[27]_inst_i_2/O
                         net (fo=2, unplaced)         0.185     2.165    fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[27]_inst_i_2_n_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[27]_inst_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.070     2.235 r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[27]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     2.788    ap_return_OBUF[27]
                                                                      r  ap_return_OBUF[27]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     3.747 r  ap_return_OBUF[27]_inst/O
                         net (fo=0)                   0.000     3.747    ap_return[27]
                                                                      r  ap_return[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[9]
                            (input port)
  Destination:            ap_return[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.747ns  (logic 1.989ns (53.081%)  route 1.758ns (46.919%))
  Logic Levels:           8  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  op[9] (IN)
                         net (fo=0)                   0.000     0.000    op_IBUF[9]_inst/I
                                                                      f  op_IBUF[9]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 f  op_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    op_IBUF[9]_inst/OUT
                                                                      f  op_IBUF[9]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 f  op_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.452     1.034    fcmp_32ns_32ns_1_2_no_dsp_1_U46/op_IBUF[9]
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_5__0/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     1.124 f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_5__0/O
                         net (fo=3, unplaced)         0.111     1.235    fcmp_32ns_32ns_1_2_no_dsp_1_U46/op[8]
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_4__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.385 f  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_4__0/O
                         net (fo=20, unplaced)        0.234     1.619    fcmp_32ns_32ns_1_2_no_dsp_1_U46_n_11
                                                                      f  ap_return_OBUF[31]_inst_i_3/I2
                         LUT5 (Prop_LUT5_I2_O)        0.038     1.657 r  ap_return_OBUF[31]_inst_i_3/O
                         net (fo=87, unplaced)        0.223     1.880    fcmp_32ns_32ns_1_2_no_dsp_1_U45/out_69_reg_304_reg[31]_2
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[31]_inst_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.980 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[31]_inst_i_2/O
                         net (fo=2, unplaced)         0.185     2.165    fcmp_32ns_32ns_1_2_no_dsp_1_U45/c_p_8_reg_6827_reg[31]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[31]_inst_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.070     2.235 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[31]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     2.788    ap_return_OBUF[31]
                                                                      r  ap_return_OBUF[31]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     3.747 r  ap_return_OBUF[31]_inst/O
                         net (fo=0)                   0.000     3.747    ap_return[31]
                                                                      r  ap_return[31] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_start
                            (input port)
  Destination:            ap_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.146ns  (logic 0.688ns (60.022%)  route 0.458ns (39.978%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_start (IN)
                         net (fo=0)                   0.000     0.000    ap_start_IBUF_inst/I
                                                                      f  ap_start_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 f  ap_start_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    ap_start_IBUF_inst/OUT
                                                                      f  ap_start_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 f  ap_start_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=16, unplaced)        0.218     0.434    ap_start_IBUF
                                                                      f  ap_idle_OBUF_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.021     0.455 r  ap_idle_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.240     0.695    ap_idle_OBUF
                                                                      r  ap_idle_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.450     1.146 r  ap_idle_OBUF_inst/O
                         net (fo=0)                   0.000     1.146    ap_idle
                                                                      r  ap_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[1]
                            (input port)
  Destination:            ap_return[64]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.299ns  (logic 0.722ns (55.569%)  route 0.577ns (44.431%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  op[1] (IN)
                         net (fo=0)                   0.000     0.000    op_IBUF[1]_inst/I
                                                                      f  op_IBUF[1]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 f  op_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    op_IBUF[1]_inst/OUT
                                                                      f  op_IBUF[1]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 f  op_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=22, unplaced)        0.225     0.441    op_IBUF[1]
                                                                      f  ap_return_OBUF[127]_inst_i_3/I3
                         LUT5 (Prop_LUT5_I3_O)        0.041     0.482 r  ap_return_OBUF[127]_inst_i_3/O
                         net (fo=95, unplaced)        0.112     0.594    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return[127]_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[64]_inst_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.014     0.608 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[64]_inst_i_1/O
                         net (fo=1, unplaced)         0.240     0.848    ap_return_OBUF[64]
                                                                      r  ap_return_OBUF[64]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.450     1.299 r  ap_return_OBUF[64]_inst/O
                         net (fo=0)                   0.000     1.299    ap_return[64]
                                                                      r  ap_return[64] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[1]
                            (input port)
  Destination:            ap_return[65]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.299ns  (logic 0.722ns (55.569%)  route 0.577ns (44.431%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  op[1] (IN)
                         net (fo=0)                   0.000     0.000    op_IBUF[1]_inst/I
                                                                      f  op_IBUF[1]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 f  op_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    op_IBUF[1]_inst/OUT
                                                                      f  op_IBUF[1]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 f  op_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=22, unplaced)        0.225     0.441    op_IBUF[1]
                                                                      f  ap_return_OBUF[127]_inst_i_3/I3
                         LUT5 (Prop_LUT5_I3_O)        0.041     0.482 r  ap_return_OBUF[127]_inst_i_3/O
                         net (fo=95, unplaced)        0.112     0.594    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return[127]_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[65]_inst_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.014     0.608 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[65]_inst_i_1/O
                         net (fo=1, unplaced)         0.240     0.848    ap_return_OBUF[65]
                                                                      r  ap_return_OBUF[65]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.450     1.299 r  ap_return_OBUF[65]_inst/O
                         net (fo=0)                   0.000     1.299    ap_return[65]
                                                                      r  ap_return[65] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[1]
                            (input port)
  Destination:            ap_return[66]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.299ns  (logic 0.722ns (55.569%)  route 0.577ns (44.431%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  op[1] (IN)
                         net (fo=0)                   0.000     0.000    op_IBUF[1]_inst/I
                                                                      f  op_IBUF[1]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 f  op_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    op_IBUF[1]_inst/OUT
                                                                      f  op_IBUF[1]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 f  op_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=22, unplaced)        0.225     0.441    op_IBUF[1]
                                                                      f  ap_return_OBUF[127]_inst_i_3/I3
                         LUT5 (Prop_LUT5_I3_O)        0.041     0.482 r  ap_return_OBUF[127]_inst_i_3/O
                         net (fo=95, unplaced)        0.112     0.594    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return[127]_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[66]_inst_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.014     0.608 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[66]_inst_i_1/O
                         net (fo=1, unplaced)         0.240     0.848    ap_return_OBUF[66]
                                                                      r  ap_return_OBUF[66]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.450     1.299 r  ap_return_OBUF[66]_inst/O
                         net (fo=0)                   0.000     1.299    ap_return[66]
                                                                      r  ap_return[66] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[1]
                            (input port)
  Destination:            ap_return[67]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.299ns  (logic 0.722ns (55.569%)  route 0.577ns (44.431%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  op[1] (IN)
                         net (fo=0)                   0.000     0.000    op_IBUF[1]_inst/I
                                                                      f  op_IBUF[1]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 f  op_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    op_IBUF[1]_inst/OUT
                                                                      f  op_IBUF[1]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 f  op_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=22, unplaced)        0.225     0.441    op_IBUF[1]
                                                                      f  ap_return_OBUF[127]_inst_i_3/I3
                         LUT5 (Prop_LUT5_I3_O)        0.041     0.482 r  ap_return_OBUF[127]_inst_i_3/O
                         net (fo=95, unplaced)        0.112     0.594    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return[127]_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[67]_inst_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.014     0.608 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[67]_inst_i_1/O
                         net (fo=1, unplaced)         0.240     0.848    ap_return_OBUF[67]
                                                                      r  ap_return_OBUF[67]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.450     1.299 r  ap_return_OBUF[67]_inst/O
                         net (fo=0)                   0.000     1.299    ap_return[67]
                                                                      r  ap_return[67] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[1]
                            (input port)
  Destination:            ap_return[68]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.299ns  (logic 0.722ns (55.569%)  route 0.577ns (44.431%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  op[1] (IN)
                         net (fo=0)                   0.000     0.000    op_IBUF[1]_inst/I
                                                                      f  op_IBUF[1]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 f  op_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    op_IBUF[1]_inst/OUT
                                                                      f  op_IBUF[1]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 f  op_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=22, unplaced)        0.225     0.441    op_IBUF[1]
                                                                      f  ap_return_OBUF[127]_inst_i_3/I3
                         LUT5 (Prop_LUT5_I3_O)        0.041     0.482 r  ap_return_OBUF[127]_inst_i_3/O
                         net (fo=95, unplaced)        0.112     0.594    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return[127]_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[68]_inst_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.014     0.608 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[68]_inst_i_1/O
                         net (fo=1, unplaced)         0.240     0.848    ap_return_OBUF[68]
                                                                      r  ap_return_OBUF[68]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.450     1.299 r  ap_return_OBUF[68]_inst/O
                         net (fo=0)                   0.000     1.299    ap_return[68]
                                                                      r  ap_return[68] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[1]
                            (input port)
  Destination:            ap_return[69]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.299ns  (logic 0.722ns (55.569%)  route 0.577ns (44.431%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  op[1] (IN)
                         net (fo=0)                   0.000     0.000    op_IBUF[1]_inst/I
                                                                      f  op_IBUF[1]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 f  op_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    op_IBUF[1]_inst/OUT
                                                                      f  op_IBUF[1]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 f  op_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=22, unplaced)        0.225     0.441    op_IBUF[1]
                                                                      f  ap_return_OBUF[127]_inst_i_3/I3
                         LUT5 (Prop_LUT5_I3_O)        0.041     0.482 r  ap_return_OBUF[127]_inst_i_3/O
                         net (fo=95, unplaced)        0.112     0.594    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return[127]_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[69]_inst_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.014     0.608 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[69]_inst_i_1/O
                         net (fo=1, unplaced)         0.240     0.848    ap_return_OBUF[69]
                                                                      r  ap_return_OBUF[69]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.450     1.299 r  ap_return_OBUF[69]_inst/O
                         net (fo=0)                   0.000     1.299    ap_return[69]
                                                                      r  ap_return[69] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[1]
                            (input port)
  Destination:            ap_return[70]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.299ns  (logic 0.722ns (55.569%)  route 0.577ns (44.431%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  op[1] (IN)
                         net (fo=0)                   0.000     0.000    op_IBUF[1]_inst/I
                                                                      f  op_IBUF[1]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 f  op_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    op_IBUF[1]_inst/OUT
                                                                      f  op_IBUF[1]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 f  op_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=22, unplaced)        0.225     0.441    op_IBUF[1]
                                                                      f  ap_return_OBUF[127]_inst_i_3/I3
                         LUT5 (Prop_LUT5_I3_O)        0.041     0.482 r  ap_return_OBUF[127]_inst_i_3/O
                         net (fo=95, unplaced)        0.112     0.594    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return[127]_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[70]_inst_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.014     0.608 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[70]_inst_i_1/O
                         net (fo=1, unplaced)         0.240     0.848    ap_return_OBUF[70]
                                                                      r  ap_return_OBUF[70]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.450     1.299 r  ap_return_OBUF[70]_inst/O
                         net (fo=0)                   0.000     1.299    ap_return[70]
                                                                      r  ap_return[70] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[1]
                            (input port)
  Destination:            ap_return[71]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.299ns  (logic 0.722ns (55.569%)  route 0.577ns (44.431%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  op[1] (IN)
                         net (fo=0)                   0.000     0.000    op_IBUF[1]_inst/I
                                                                      f  op_IBUF[1]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 f  op_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    op_IBUF[1]_inst/OUT
                                                                      f  op_IBUF[1]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 f  op_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=22, unplaced)        0.225     0.441    op_IBUF[1]
                                                                      f  ap_return_OBUF[127]_inst_i_3/I3
                         LUT5 (Prop_LUT5_I3_O)        0.041     0.482 r  ap_return_OBUF[127]_inst_i_3/O
                         net (fo=95, unplaced)        0.112     0.594    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return[127]_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[71]_inst_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.014     0.608 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[71]_inst_i_1/O
                         net (fo=1, unplaced)         0.240     0.848    ap_return_OBUF[71]
                                                                      r  ap_return_OBUF[71]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.450     1.299 r  ap_return_OBUF[71]_inst/O
                         net (fo=0)                   0.000     1.299    ap_return[71]
                                                                      r  ap_return[71] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[1]
                            (input port)
  Destination:            ap_return[72]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.299ns  (logic 0.722ns (55.569%)  route 0.577ns (44.431%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  op[1] (IN)
                         net (fo=0)                   0.000     0.000    op_IBUF[1]_inst/I
                                                                      f  op_IBUF[1]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 f  op_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    op_IBUF[1]_inst/OUT
                                                                      f  op_IBUF[1]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 f  op_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=22, unplaced)        0.225     0.441    op_IBUF[1]
                                                                      f  ap_return_OBUF[127]_inst_i_3/I3
                         LUT5 (Prop_LUT5_I3_O)        0.041     0.482 r  ap_return_OBUF[127]_inst_i_3/O
                         net (fo=95, unplaced)        0.112     0.594    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return[127]_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[72]_inst_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.014     0.608 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[72]_inst_i_1/O
                         net (fo=1, unplaced)         0.240     0.848    ap_return_OBUF[72]
                                                                      r  ap_return_OBUF[72]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.450     1.299 r  ap_return_OBUF[72]_inst/O
                         net (fo=0)                   0.000     1.299    ap_return[72]
                                                                      r  ap_return[72] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_1045_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            ap_return[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.117ns  (logic 1.546ns (49.598%)  route 1.571ns (50.402%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.584     3.355    ap_clk_IBUF_BUFG
                         FDRE                                         r  reg_1045_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.432 f  reg_1045_reg[21]/Q
                         net (fo=9, unplaced)         0.123     3.555    reg_1045_reg_n_0_[21]
                                                                      f  ap_return_OBUF[95]_inst_i_8/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     3.694 f  ap_return_OBUF[95]_inst_i_8/O
                         net (fo=1, unplaced)         0.098     3.792    ap_return_OBUF[95]_inst_i_8_n_0
                                                                      f  ap_return_OBUF[95]_inst_i_3/I1
                         LUT6 (Prop_LUT6_I1_O)        0.125     3.917 f  ap_return_OBUF[95]_inst_i_3/O
                         net (fo=1, unplaced)         0.141     4.058    fcmp_32ns_32ns_1_2_no_dsp_1_U45/out_67_reg_438[15]_i_5
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[95]_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.100     4.158 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[95]_inst_i_2/O
                         net (fo=195, unplaced)       0.286     4.444    fcmp_32ns_32ns_1_2_no_dsp_1_U45/reg_1045_reg[26]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[2]_inst_i_3/I2
                         LUT4 (Prop_LUT4_I2_O)        0.038     4.482 f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[2]_inst_i_3/O
                         net (fo=1, unplaced)         0.185     4.667    fcmp_32ns_32ns_1_2_no_dsp_1_U47/empty_11_reg_182[2]_i_6
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[2]_inst_i_2/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     4.705 r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[2]_inst_i_2/O
                         net (fo=2, unplaced)         0.185     4.890    fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_CS_fsm_reg[119]_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[2]_inst_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.070     4.960 r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.513    ap_return_OBUF[2]
                                                                      r  ap_return_OBUF[2]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     6.472 r  ap_return_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.472    ap_return[2]
                                                                      r  ap_return[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_1045_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            ap_return[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.117ns  (logic 1.546ns (49.598%)  route 1.571ns (50.402%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.584     3.355    ap_clk_IBUF_BUFG
                         FDRE                                         r  reg_1045_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.432 f  reg_1045_reg[21]/Q
                         net (fo=9, unplaced)         0.123     3.555    reg_1045_reg_n_0_[21]
                                                                      f  ap_return_OBUF[95]_inst_i_8/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     3.694 f  ap_return_OBUF[95]_inst_i_8/O
                         net (fo=1, unplaced)         0.098     3.792    ap_return_OBUF[95]_inst_i_8_n_0
                                                                      f  ap_return_OBUF[95]_inst_i_3/I1
                         LUT6 (Prop_LUT6_I1_O)        0.125     3.917 f  ap_return_OBUF[95]_inst_i_3/O
                         net (fo=1, unplaced)         0.141     4.058    fcmp_32ns_32ns_1_2_no_dsp_1_U45/out_67_reg_438[15]_i_5
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[95]_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.100     4.158 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[95]_inst_i_2/O
                         net (fo=195, unplaced)       0.286     4.444    fcmp_32ns_32ns_1_2_no_dsp_1_U45/reg_1045_reg[26]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[5]_inst_i_3/I2
                         LUT4 (Prop_LUT4_I2_O)        0.038     4.482 f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[5]_inst_i_3/O
                         net (fo=1, unplaced)         0.185     4.667    fcmp_32ns_32ns_1_2_no_dsp_1_U47/empty_11_reg_182[5]_i_6
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[5]_inst_i_2/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     4.705 r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[5]_inst_i_2/O
                         net (fo=2, unplaced)         0.185     4.890    fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_CS_fsm_reg[119]_3
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[5]_inst_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.070     4.960 r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.513    ap_return_OBUF[5]
                                                                      r  ap_return_OBUF[5]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     6.472 r  ap_return_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.472    ap_return[5]
                                                                      r  ap_return[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_1045_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            ap_return[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.117ns  (logic 1.546ns (49.598%)  route 1.571ns (50.402%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.584     3.355    ap_clk_IBUF_BUFG
                         FDRE                                         r  reg_1045_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.432 f  reg_1045_reg[21]/Q
                         net (fo=9, unplaced)         0.123     3.555    reg_1045_reg_n_0_[21]
                                                                      f  ap_return_OBUF[95]_inst_i_8/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     3.694 f  ap_return_OBUF[95]_inst_i_8/O
                         net (fo=1, unplaced)         0.098     3.792    ap_return_OBUF[95]_inst_i_8_n_0
                                                                      f  ap_return_OBUF[95]_inst_i_3/I1
                         LUT6 (Prop_LUT6_I1_O)        0.125     3.917 f  ap_return_OBUF[95]_inst_i_3/O
                         net (fo=1, unplaced)         0.141     4.058    fcmp_32ns_32ns_1_2_no_dsp_1_U45/out_67_reg_438[15]_i_5
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[95]_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.100     4.158 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[95]_inst_i_2/O
                         net (fo=195, unplaced)       0.286     4.444    fcmp_32ns_32ns_1_2_no_dsp_1_U45/reg_1045_reg[26]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[7]_inst_i_5/I2
                         LUT4 (Prop_LUT4_I2_O)        0.038     4.482 f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[7]_inst_i_5/O
                         net (fo=1, unplaced)         0.185     4.667    fcmp_32ns_32ns_1_2_no_dsp_1_U47/empty_11_reg_182[7]_i_11
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[7]_inst_i_2/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     4.705 r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[7]_inst_i_2/O
                         net (fo=2, unplaced)         0.185     4.890    fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_CS_fsm_reg[119]_5
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[7]_inst_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.070     4.960 r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.513    ap_return_OBUF[7]
                                                                      r  ap_return_OBUF[7]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     6.472 r  ap_return_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.472    ap_return[7]
                                                                      r  ap_return[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_1045_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            ap_return[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.117ns  (logic 1.546ns (49.598%)  route 1.571ns (50.402%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.584     3.355    ap_clk_IBUF_BUFG
                         FDRE                                         r  reg_1045_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.432 f  reg_1045_reg[21]/Q
                         net (fo=9, unplaced)         0.123     3.555    reg_1045_reg_n_0_[21]
                                                                      f  ap_return_OBUF[95]_inst_i_8/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     3.694 f  ap_return_OBUF[95]_inst_i_8/O
                         net (fo=1, unplaced)         0.098     3.792    ap_return_OBUF[95]_inst_i_8_n_0
                                                                      f  ap_return_OBUF[95]_inst_i_3/I1
                         LUT6 (Prop_LUT6_I1_O)        0.125     3.917 f  ap_return_OBUF[95]_inst_i_3/O
                         net (fo=1, unplaced)         0.141     4.058    fcmp_32ns_32ns_1_2_no_dsp_1_U45/out_67_reg_438[15]_i_5
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[95]_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.100     4.158 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[95]_inst_i_2/O
                         net (fo=195, unplaced)       0.286     4.444    fcmp_32ns_32ns_1_2_no_dsp_1_U45/reg_1045_reg[26]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[8]_inst_i_3/I2
                         LUT4 (Prop_LUT4_I2_O)        0.038     4.482 f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[8]_inst_i_3/O
                         net (fo=1, unplaced)         0.185     4.667    fcmp_32ns_32ns_1_2_no_dsp_1_U47/out_70_reg_237[0]_i_3
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[8]_inst_i_2/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     4.705 r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[8]_inst_i_2/O
                         net (fo=2, unplaced)         0.185     4.890    fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_CS_fsm_reg[119]_6
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[8]_inst_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.070     4.960 r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.513    ap_return_OBUF[8]
                                                                      r  ap_return_OBUF[8]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     6.472 r  ap_return_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.472    ap_return[8]
                                                                      r  ap_return[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_1045_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            ap_return[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.101ns  (logic 1.477ns (47.629%)  route 1.624ns (52.371%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.584     3.355    ap_clk_IBUF_BUFG
                         FDRE                                         r  reg_1045_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.432 r  reg_1045_reg[24]/Q
                         net (fo=7, unplaced)         0.117     3.549    tmp_100_fu_2916_p4[1]
                                                                      r  ap_return_OBUF[95]_inst_i_13/I0
                         LUT4 (Prop_LUT4_I0_O)        0.100     3.649 f  ap_return_OBUF[95]_inst_i_13/O
                         net (fo=1, unplaced)         0.185     3.834    ap_return_OBUF[95]_inst_i_13_n_0
                                                                      f  ap_return_OBUF[95]_inst_i_4/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     3.872 f  ap_return_OBUF[95]_inst_i_4/O
                         net (fo=3, unplaced)         0.146     4.018    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[63]_inst_i_3
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[127]_inst_i_7/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     4.108 f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[127]_inst_i_7/O
                         net (fo=66, unplaced)        0.213     4.321    fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[62]_inst_i_2
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[63]_inst_i_3/I4
                         LUT6 (Prop_LUT6_I4_O)        0.053     4.374 r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[63]_inst_i_3/O
                         net (fo=99, unplaced)        0.225     4.599    fcmp_32ns_32ns_1_2_no_dsp_1_U45/out_70_reg_237_reg[22]_3
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[25]_inst_i_2/I3
                         LUT4 (Prop_LUT4_I3_O)        0.090     4.689 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[25]_inst_i_2/O
                         net (fo=2, unplaced)         0.185     4.874    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[25]_inst_i_2_n_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[25]_inst_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.070     4.944 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[25]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.497    ap_return_OBUF[25]
                                                                      r  ap_return_OBUF[25]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     6.456 r  ap_return_OBUF[25]_inst/O
                         net (fo=0)                   0.000     6.456    ap_return[25]
                                                                      r  ap_return[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_1045_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            ap_return[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.101ns  (logic 1.477ns (47.629%)  route 1.624ns (52.371%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.584     3.355    ap_clk_IBUF_BUFG
                         FDRE                                         r  reg_1045_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.432 f  reg_1045_reg[24]/Q
                         net (fo=7, unplaced)         0.117     3.549    tmp_100_fu_2916_p4[1]
                                                                      f  ap_return_OBUF[95]_inst_i_13/I0
                         LUT4 (Prop_LUT4_I0_O)        0.100     3.649 r  ap_return_OBUF[95]_inst_i_13/O
                         net (fo=1, unplaced)         0.185     3.834    ap_return_OBUF[95]_inst_i_13_n_0
                                                                      r  ap_return_OBUF[95]_inst_i_4/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     3.872 r  ap_return_OBUF[95]_inst_i_4/O
                         net (fo=3, unplaced)         0.146     4.018    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[63]_inst_i_3
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[127]_inst_i_7/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     4.108 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[127]_inst_i_7/O
                         net (fo=66, unplaced)        0.213     4.321    fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[62]_inst_i_2
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[63]_inst_i_3/I4
                         LUT6 (Prop_LUT6_I4_O)        0.053     4.374 f  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[63]_inst_i_3/O
                         net (fo=99, unplaced)        0.225     4.599    fcmp_32ns_32ns_1_2_no_dsp_1_U47/reg_1059_reg[28]_0
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[27]_inst_i_2/I2
                         LUT4 (Prop_LUT4_I2_O)        0.090     4.689 r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[27]_inst_i_2/O
                         net (fo=2, unplaced)         0.185     4.874    fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[27]_inst_i_2_n_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[27]_inst_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.070     4.944 r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[27]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.497    ap_return_OBUF[27]
                                                                      r  ap_return_OBUF[27]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     6.456 r  ap_return_OBUF[27]_inst/O
                         net (fo=0)                   0.000     6.456    ap_return[27]
                                                                      r  ap_return[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_1045_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            ap_return[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.101ns  (logic 1.477ns (47.629%)  route 1.624ns (52.371%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.584     3.355    ap_clk_IBUF_BUFG
                         FDRE                                         r  reg_1045_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.432 r  reg_1045_reg[24]/Q
                         net (fo=7, unplaced)         0.117     3.549    tmp_100_fu_2916_p4[1]
                                                                      r  ap_return_OBUF[95]_inst_i_13/I0
                         LUT4 (Prop_LUT4_I0_O)        0.100     3.649 f  ap_return_OBUF[95]_inst_i_13/O
                         net (fo=1, unplaced)         0.185     3.834    ap_return_OBUF[95]_inst_i_13_n_0
                                                                      f  ap_return_OBUF[95]_inst_i_4/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     3.872 f  ap_return_OBUF[95]_inst_i_4/O
                         net (fo=3, unplaced)         0.146     4.018    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[63]_inst_i_3
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[127]_inst_i_7/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     4.108 f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[127]_inst_i_7/O
                         net (fo=66, unplaced)        0.213     4.321    fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[62]_inst_i_2
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[63]_inst_i_3/I4
                         LUT6 (Prop_LUT6_I4_O)        0.053     4.374 r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[63]_inst_i_3/O
                         net (fo=99, unplaced)        0.225     4.599    fcmp_32ns_32ns_1_2_no_dsp_1_U45/out_70_reg_237_reg[22]_3
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_LUT4_I3_O)        0.090     4.689 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[31]_inst_i_2/O
                         net (fo=2, unplaced)         0.185     4.874    fcmp_32ns_32ns_1_2_no_dsp_1_U45/c_p_8_reg_6827_reg[31]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[31]_inst_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.070     4.944 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[31]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.497    ap_return_OBUF[31]
                                                                      r  ap_return_OBUF[31]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     6.456 r  ap_return_OBUF[31]_inst/O
                         net (fo=0)                   0.000     6.456    ap_return[31]
                                                                      r  ap_return[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_1045_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            ap_return[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.100ns  (logic 1.425ns (45.967%)  route 1.675ns (54.033%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.584     3.355    ap_clk_IBUF_BUFG
                         FDRE                                         r  reg_1045_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.432 r  reg_1045_reg[24]/Q
                         net (fo=7, unplaced)         0.117     3.549    tmp_100_fu_2916_p4[1]
                                                                      r  ap_return_OBUF[95]_inst_i_13/I0
                         LUT4 (Prop_LUT4_I0_O)        0.100     3.649 f  ap_return_OBUF[95]_inst_i_13/O
                         net (fo=1, unplaced)         0.185     3.834    ap_return_OBUF[95]_inst_i_13_n_0
                                                                      f  ap_return_OBUF[95]_inst_i_4/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     3.872 f  ap_return_OBUF[95]_inst_i_4/O
                         net (fo=3, unplaced)         0.146     4.018    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[63]_inst_i_3
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[127]_inst_i_7/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     4.108 f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[127]_inst_i_7/O
                         net (fo=66, unplaced)        0.213     4.321    fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[62]_inst_i_2
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[63]_inst_i_3/I4
                         LUT6 (Prop_LUT6_I4_O)        0.053     4.374 r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[63]_inst_i_3/O
                         net (fo=99, unplaced)        0.270     4.644    fcmp_32ns_32ns_1_2_no_dsp_1_U45/out_70_reg_237_reg[22]_3
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[33]_inst_i_2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     4.682 f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[33]_inst_i_2/O
                         net (fo=3, unplaced)         0.191     4.873    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[33]_inst_i_2_n_0
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[33]_inst_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.070     4.943 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[33]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.496    ap_return_OBUF[33]
                                                                      r  ap_return_OBUF[33]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     6.455 r  ap_return_OBUF[33]_inst/O
                         net (fo=0)                   0.000     6.455    ap_return[33]
                                                                      r  ap_return[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_1045_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            ap_return[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.100ns  (logic 1.425ns (45.967%)  route 1.675ns (54.033%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.584     3.355    ap_clk_IBUF_BUFG
                         FDRE                                         r  reg_1045_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.432 r  reg_1045_reg[24]/Q
                         net (fo=7, unplaced)         0.117     3.549    tmp_100_fu_2916_p4[1]
                                                                      r  ap_return_OBUF[95]_inst_i_13/I0
                         LUT4 (Prop_LUT4_I0_O)        0.100     3.649 f  ap_return_OBUF[95]_inst_i_13/O
                         net (fo=1, unplaced)         0.185     3.834    ap_return_OBUF[95]_inst_i_13_n_0
                                                                      f  ap_return_OBUF[95]_inst_i_4/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     3.872 f  ap_return_OBUF[95]_inst_i_4/O
                         net (fo=3, unplaced)         0.146     4.018    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[63]_inst_i_3
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[127]_inst_i_7/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     4.108 f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[127]_inst_i_7/O
                         net (fo=66, unplaced)        0.213     4.321    fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[62]_inst_i_2
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[63]_inst_i_3/I4
                         LUT6 (Prop_LUT6_I4_O)        0.053     4.374 r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[63]_inst_i_3/O
                         net (fo=99, unplaced)        0.270     4.644    fcmp_32ns_32ns_1_2_no_dsp_1_U45/out_70_reg_237_reg[22]_3
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[35]_inst_i_2/I3
                         LUT5 (Prop_LUT5_I3_O)        0.038     4.682 f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[35]_inst_i_2/O
                         net (fo=3, unplaced)         0.191     4.873    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[35]_inst_i_2_n_0
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[35]_inst_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.070     4.943 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[35]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.496    ap_return_OBUF[35]
                                                                      r  ap_return_OBUF[35]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     6.455 r  ap_return_OBUF[35]_inst/O
                         net (fo=0)                   0.000     6.455    ap_return[35]
                                                                      r  ap_return[35] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_1045_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            ap_return[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.100ns  (logic 1.425ns (45.967%)  route 1.675ns (54.033%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.584     3.355    ap_clk_IBUF_BUFG
                         FDRE                                         r  reg_1045_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.432 r  reg_1045_reg[24]/Q
                         net (fo=7, unplaced)         0.117     3.549    tmp_100_fu_2916_p4[1]
                                                                      r  ap_return_OBUF[95]_inst_i_13/I0
                         LUT4 (Prop_LUT4_I0_O)        0.100     3.649 f  ap_return_OBUF[95]_inst_i_13/O
                         net (fo=1, unplaced)         0.185     3.834    ap_return_OBUF[95]_inst_i_13_n_0
                                                                      f  ap_return_OBUF[95]_inst_i_4/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     3.872 f  ap_return_OBUF[95]_inst_i_4/O
                         net (fo=3, unplaced)         0.146     4.018    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[63]_inst_i_3
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[127]_inst_i_7/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     4.108 f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[127]_inst_i_7/O
                         net (fo=66, unplaced)        0.213     4.321    fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[62]_inst_i_2
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[63]_inst_i_3/I4
                         LUT6 (Prop_LUT6_I4_O)        0.053     4.374 r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/ap_return_OBUF[63]_inst_i_3/O
                         net (fo=99, unplaced)        0.270     4.644    fcmp_32ns_32ns_1_2_no_dsp_1_U45/out_70_reg_237_reg[22]_3
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[37]_inst_i_2/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     4.682 f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[37]_inst_i_2/O
                         net (fo=3, unplaced)         0.191     4.873    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[37]_inst_i_2_n_0
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[37]_inst_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.070     4.943 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[37]_inst_i_1/O
                         net (fo=1, unplaced)         0.553     5.496    ap_return_OBUF[37]
                                                                      r  ap_return_OBUF[37]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.959     6.455 r  ap_return_OBUF[37]_inst/O
                         net (fo=0)                   0.000     6.455    ap_return[37]
                                                                      r  ap_return[37] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_CS_fsm_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            ap_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.739ns  (logic 0.488ns (66.050%)  route 0.251ns (33.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      1.114     1.413    ap_clk_IBUF_BUFG
                         FDRE                                         r  ap_CS_fsm_reg[119]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.451 r  ap_CS_fsm_reg[119]/Q
                         net (fo=8, unplaced)         0.251     1.702    ap_ready_OBUF
                                                                      r  ap_done_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.450     2.153 r  ap_done_OBUF_inst/O
                         net (fo=0)                   0.000     2.153    ap_done
                                                                      r  ap_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_CS_fsm_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            ap_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.739ns  (logic 0.488ns (66.050%)  route 0.251ns (33.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      1.114     1.413    ap_clk_IBUF_BUFG
                         FDRE                                         r  ap_CS_fsm_reg[119]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.451 r  ap_CS_fsm_reg[119]/Q
                         net (fo=8, unplaced)         0.251     1.702    ap_ready_OBUF
                                                                      r  ap_ready_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.450     2.153 r  ap_ready_OBUF_inst/O
                         net (fo=0)                   0.000     2.153    ap_ready
                                                                      r  ap_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 empty_11_reg_182_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            ap_return[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.810ns  (logic 0.523ns (64.582%)  route 0.287ns (35.418%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      1.114     1.413    ap_clk_IBUF_BUFG
                         FDRE                                         r  empty_11_reg_182_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.451 r  empty_11_reg_182_reg[0]/Q
                         net (fo=1, unplaced)         0.047     1.498    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return[0][0]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[0]_inst_i_1/I2
                         LUT3 (Prop_LUT3_I2_O)        0.035     1.533 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.240     1.773    ap_return_OBUF[0]
                                                                      r  ap_return_OBUF[0]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.450     2.224 r  ap_return_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.224    ap_return[0]
                                                                      r  ap_return[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_69_reg_304_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            ap_return[100]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.810ns  (logic 0.523ns (64.582%)  route 0.287ns (35.418%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      1.114     1.413    ap_clk_IBUF_BUFG
                         FDRE                                         r  out_69_reg_304_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.451 r  out_69_reg_304_reg[4]/Q
                         net (fo=1, unplaced)         0.047     1.498    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return[127]_1[4]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[100]_inst_i_1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     1.533 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[100]_inst_i_1/O
                         net (fo=1, unplaced)         0.240     1.773    ap_return_OBUF[100]
                                                                      r  ap_return_OBUF[100]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.450     2.224 r  ap_return_OBUF[100]_inst/O
                         net (fo=0)                   0.000     2.224    ap_return[100]
                                                                      r  ap_return[100] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_69_reg_304_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            ap_return[101]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.810ns  (logic 0.523ns (64.582%)  route 0.287ns (35.418%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      1.114     1.413    ap_clk_IBUF_BUFG
                         FDRE                                         r  out_69_reg_304_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.451 r  out_69_reg_304_reg[5]/Q
                         net (fo=1, unplaced)         0.047     1.498    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return[127]_1[5]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[101]_inst_i_1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     1.533 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[101]_inst_i_1/O
                         net (fo=1, unplaced)         0.240     1.773    ap_return_OBUF[101]
                                                                      r  ap_return_OBUF[101]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.450     2.224 r  ap_return_OBUF[101]_inst/O
                         net (fo=0)                   0.000     2.224    ap_return[101]
                                                                      r  ap_return[101] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_69_reg_304_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            ap_return[102]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.810ns  (logic 0.523ns (64.582%)  route 0.287ns (35.418%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      1.114     1.413    ap_clk_IBUF_BUFG
                         FDRE                                         r  out_69_reg_304_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.451 r  out_69_reg_304_reg[6]/Q
                         net (fo=1, unplaced)         0.047     1.498    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return[127]_1[6]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[102]_inst_i_1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     1.533 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[102]_inst_i_1/O
                         net (fo=1, unplaced)         0.240     1.773    ap_return_OBUF[102]
                                                                      r  ap_return_OBUF[102]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.450     2.224 r  ap_return_OBUF[102]_inst/O
                         net (fo=0)                   0.000     2.224    ap_return[102]
                                                                      r  ap_return[102] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_69_reg_304_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            ap_return[103]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.810ns  (logic 0.523ns (64.582%)  route 0.287ns (35.418%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      1.114     1.413    ap_clk_IBUF_BUFG
                         FDRE                                         r  out_69_reg_304_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.451 r  out_69_reg_304_reg[7]/Q
                         net (fo=1, unplaced)         0.047     1.498    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return[127]_1[7]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[103]_inst_i_1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     1.533 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[103]_inst_i_1/O
                         net (fo=1, unplaced)         0.240     1.773    ap_return_OBUF[103]
                                                                      r  ap_return_OBUF[103]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.450     2.224 r  ap_return_OBUF[103]_inst/O
                         net (fo=0)                   0.000     2.224    ap_return[103]
                                                                      r  ap_return[103] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_69_reg_304_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            ap_return[104]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.810ns  (logic 0.523ns (64.582%)  route 0.287ns (35.418%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      1.114     1.413    ap_clk_IBUF_BUFG
                         FDRE                                         r  out_69_reg_304_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.451 r  out_69_reg_304_reg[8]/Q
                         net (fo=1, unplaced)         0.047     1.498    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return[127]_1[8]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[104]_inst_i_1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     1.533 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[104]_inst_i_1/O
                         net (fo=1, unplaced)         0.240     1.773    ap_return_OBUF[104]
                                                                      r  ap_return_OBUF[104]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.450     2.224 r  ap_return_OBUF[104]_inst/O
                         net (fo=0)                   0.000     2.224    ap_return[104]
                                                                      r  ap_return[104] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_69_reg_304_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            ap_return[105]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.810ns  (logic 0.523ns (64.582%)  route 0.287ns (35.418%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      1.114     1.413    ap_clk_IBUF_BUFG
                         FDRE                                         r  out_69_reg_304_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.451 r  out_69_reg_304_reg[9]/Q
                         net (fo=1, unplaced)         0.047     1.498    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return[127]_1[9]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[105]_inst_i_1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     1.533 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[105]_inst_i_1/O
                         net (fo=1, unplaced)         0.240     1.773    ap_return_OBUF[105]
                                                                      r  ap_return_OBUF[105]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.450     2.224 r  ap_return_OBUF[105]_inst/O
                         net (fo=0)                   0.000     2.224    ap_return[105]
                                                                      r  ap_return[105] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_69_reg_304_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Destination:            ap_return[106]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.810ns  (logic 0.523ns (64.582%)  route 0.287ns (35.418%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      1.114     1.413    ap_clk_IBUF_BUFG
                         FDRE                                         r  out_69_reg_304_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.451 r  out_69_reg_304_reg[10]/Q
                         net (fo=1, unplaced)         0.047     1.498    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return[127]_1[10]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[106]_inst_i_1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.035     1.533 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_return_OBUF[106]_inst_i_1/O
                         net (fo=1, unplaced)         0.240     1.773    ap_return_OBUF[106]
                                                                      r  ap_return_OBUF[106]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.450     2.224 r  ap_return_OBUF[106]_inst/O
                         net (fo=0)                   0.000     2.224    ap_return[106]
                                                                      r  ap_return[106] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          5900 Endpoints
Min Delay          5900 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b_op1[1]
                            (input port)
  Destination:            out_70_reg_237_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.912ns  (logic 1.389ns (47.698%)  route 1.523ns (52.302%))
  Logic Levels:           13  (CARRY8=5 IBUFCTRL=1 INBUF=1 LUT1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b_op1[1] (IN)
                         net (fo=0)                   0.000     0.000    b_op1_IBUF[1]_inst/I
                                                                      r  b_op1_IBUF[1]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  b_op1_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    b_op1_IBUF[1]_inst/OUT
                                                                      r  b_op1_IBUF[1]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  b_op1_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=63, unplaced)        0.478     1.060    b_op1_IBUF[1]
                                                                      r  empty_11_reg_182[7]_i_58/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     1.097 r  empty_11_reg_182[7]_i_58/O
                         net (fo=1, unplaced)         0.023     1.120    empty_11_reg_182[7]_i_58_n_0
                                                                      r  empty_11_reg_182_reg[7]_i_27/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     1.317 r  empty_11_reg_182_reg[7]_i_27/CO[7]
                         net (fo=1, unplaced)         0.005     1.322    empty_11_reg_182_reg[7]_i_27_n_0
                                                                      r  out_70_reg_237_reg[7]_i_10/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     1.344 r  out_70_reg_237_reg[7]_i_10/CO[7]
                         net (fo=1, unplaced)         0.005     1.349    out_70_reg_237_reg[7]_i_10_n_0
                                                                      r  out_70_reg_237_reg[15]_i_10/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     1.425 f  out_70_reg_237_reg[15]_i_10/O[1]
                         net (fo=5, unplaced)         0.201     1.626    c_p_fu_5613_p2[17]
                                                                      f  out_70_reg_237[16]_i_28/I0
                         LUT1 (Prop_LUT1_I0_O)        0.038     1.664 r  out_70_reg_237[16]_i_28/O
                         net (fo=1, unplaced)         0.020     1.684    out_70_reg_237[16]_i_28_n_0
                                                                      r  out_70_reg_237_reg[16]_i_12/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.199     1.883 r  out_70_reg_237_reg[16]_i_12/CO[7]
                         net (fo=1, unplaced)         0.005     1.888    out_70_reg_237_reg[16]_i_12_n_0
                                                                      r  out_70_reg_237_reg[23]_i_22/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     1.974 r  out_70_reg_237_reg[23]_i_22/O[4]
                         net (fo=1, unplaced)         0.183     2.157    fcmp_32ns_32ns_1_2_no_dsp_1_U46/c_p_3_fu_5708_p2[11]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/out_70_reg_237[21]_i_13/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     2.195 r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/out_70_reg_237[21]_i_13/O
                         net (fo=1, unplaced)         0.185     2.380    fcmp_32ns_32ns_1_2_no_dsp_1_U46/out_70_reg_237[21]_i_13_n_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/out_70_reg_237[21]_i_9/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     2.418 r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/out_70_reg_237[21]_i_9/O
                         net (fo=1, unplaced)         0.185     2.603    grp_operator_add_fu_520/out_70_reg_237_reg[21]_3
                                                                      r  grp_operator_add_fu_520/out_70_reg_237[21]_i_3/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     2.641 r  grp_operator_add_fu_520/out_70_reg_237[21]_i_3/O
                         net (fo=1, unplaced)         0.185     2.826    grp_operator_add_fu_520/out_70_reg_237[21]_i_3_n_0
                                                                      r  grp_operator_add_fu_520/out_70_reg_237[21]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     2.864 r  grp_operator_add_fu_520/out_70_reg_237[21]_i_1/O
                         net (fo=1, unplaced)         0.048     2.912    grp_operator_add_fu_520_n_64
                         FDRE                                         r  out_70_reg_237_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.439     2.927    ap_clk_IBUF_BUFG
                         FDRE                                         r  out_70_reg_237_reg[21]/C

Slack:                    inf
  Source:                 b_op2[39]
                            (input port)
  Destination:            out_35_reg_6660_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.907ns  (logic 1.030ns (35.431%)  route 1.877ns (64.569%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  b_op2[39] (IN)
                         net (fo=0)                   0.000     0.000    b_op2_IBUF[39]_inst/I
                                                                      f  b_op2_IBUF[39]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 f  b_op2_IBUF[39]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    b_op2_IBUF[39]_inst/OUT
                                                                      f  b_op2_IBUF[39]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 f  b_op2_IBUF[39]_inst/IBUFCTRL_INST/O
                         net (fo=21, unplaced)        0.516     1.098    b_op2_IBUF[39]
                                                                      f  out_37_reg_6650[0]_i_95/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.248 r  out_37_reg_6650[0]_i_95/O
                         net (fo=1, unplaced)         0.185     1.433    out_37_reg_6650[0]_i_95_n_0
                                                                      r  out_37_reg_6650[0]_i_92/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.471 r  out_37_reg_6650[0]_i_92/O
                         net (fo=1, unplaced)         0.185     1.656    out_37_reg_6650[0]_i_92_n_0
                                                                      r  out_37_reg_6650[0]_i_51/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     1.694 r  out_37_reg_6650[0]_i_51/O
                         net (fo=1, unplaced)         0.185     1.879    out_37_reg_6650[0]_i_51_n_0
                                                                      r  out_37_reg_6650[0]_i_8/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.917 r  out_37_reg_6650[0]_i_8/O
                         net (fo=5, unplaced)         0.203     2.120    grp_fu_916_p2
                                                                      r  out_35_reg_6660[0]_i_7/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     2.158 f  out_35_reg_6660[0]_i_7/O
                         net (fo=2, unplaced)         0.185     2.343    out_35_reg_6660[0]_i_7_n_0
                                                                      f  out_35_reg_6660[0]_i_4/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     2.381 r  out_35_reg_6660[0]_i_4/O
                         net (fo=2, unplaced)         0.185     2.566    fcmp_32ns_32ns_1_2_no_dsp_1_U45/out_36_reg_6655_reg[0]_1
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/out_35_reg_6660[0]_i_2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.070     2.636 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/out_35_reg_6660[0]_i_2/O
                         net (fo=2, unplaced)         0.185     2.821    fcmp_32ns_32ns_1_2_no_dsp_1_U45/and_ln23_15_fu_5015_p2
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/out_35_reg_6660[0]_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.038     2.859 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/out_35_reg_6660[0]_i_1/O
                         net (fo=1, unplaced)         0.048     2.907    fcmp_32ns_32ns_1_2_no_dsp_1_U45_n_416
                         FDRE                                         r  out_35_reg_6660_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.439     2.927    ap_clk_IBUF_BUFG
                         FDRE                                         r  out_35_reg_6660_reg[0]/C

Slack:                    inf
  Source:                 b_op2[39]
                            (input port)
  Destination:            out_36_reg_6655_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.907ns  (logic 1.030ns (35.431%)  route 1.877ns (64.569%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b_op2[39] (IN)
                         net (fo=0)                   0.000     0.000    b_op2_IBUF[39]_inst/I
                                                                      r  b_op2_IBUF[39]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  b_op2_IBUF[39]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    b_op2_IBUF[39]_inst/OUT
                                                                      r  b_op2_IBUF[39]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  b_op2_IBUF[39]_inst/IBUFCTRL_INST/O
                         net (fo=21, unplaced)        0.516     1.098    b_op2_IBUF[39]
                                                                      r  out_37_reg_6650[0]_i_95/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.248 f  out_37_reg_6650[0]_i_95/O
                         net (fo=1, unplaced)         0.185     1.433    out_37_reg_6650[0]_i_95_n_0
                                                                      f  out_37_reg_6650[0]_i_92/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.471 f  out_37_reg_6650[0]_i_92/O
                         net (fo=1, unplaced)         0.185     1.656    out_37_reg_6650[0]_i_92_n_0
                                                                      f  out_37_reg_6650[0]_i_51/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     1.694 f  out_37_reg_6650[0]_i_51/O
                         net (fo=1, unplaced)         0.185     1.879    out_37_reg_6650[0]_i_51_n_0
                                                                      f  out_37_reg_6650[0]_i_8/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.917 f  out_37_reg_6650[0]_i_8/O
                         net (fo=5, unplaced)         0.203     2.120    grp_fu_916_p2
                                                                      f  out_35_reg_6660[0]_i_7/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     2.158 r  out_35_reg_6660[0]_i_7/O
                         net (fo=2, unplaced)         0.185     2.343    out_35_reg_6660[0]_i_7_n_0
                                                                      r  out_35_reg_6660[0]_i_4/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     2.381 f  out_35_reg_6660[0]_i_4/O
                         net (fo=2, unplaced)         0.185     2.566    fcmp_32ns_32ns_1_2_no_dsp_1_U45/out_36_reg_6655_reg[0]_1
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/out_35_reg_6660[0]_i_2/I0
                         LUT5 (Prop_LUT5_I0_O)        0.070     2.636 f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/out_35_reg_6660[0]_i_2/O
                         net (fo=2, unplaced)         0.185     2.821    fcmp_32ns_32ns_1_2_no_dsp_1_U45/and_ln23_15_fu_5015_p2
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/out_36_reg_6655[0]_i_1/I2
                         LUT5 (Prop_LUT5_I2_O)        0.038     2.859 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/out_36_reg_6655[0]_i_1/O
                         net (fo=1, unplaced)         0.048     2.907    fcmp_32ns_32ns_1_2_no_dsp_1_U45_n_447
                         FDRE                                         r  out_36_reg_6655_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.439     2.927    ap_clk_IBUF_BUFG
                         FDRE                                         r  out_36_reg_6655_reg[0]/C

Slack:                    inf
  Source:                 b_op1[1]
                            (input port)
  Destination:            out_70_reg_237_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.902ns  (logic 1.379ns (47.518%)  route 1.523ns (52.482%))
  Logic Levels:           13  (CARRY8=5 IBUFCTRL=1 INBUF=1 LUT1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b_op1[1] (IN)
                         net (fo=0)                   0.000     0.000    b_op1_IBUF[1]_inst/I
                                                                      r  b_op1_IBUF[1]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  b_op1_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    b_op1_IBUF[1]_inst/OUT
                                                                      r  b_op1_IBUF[1]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  b_op1_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=63, unplaced)        0.478     1.060    b_op1_IBUF[1]
                                                                      r  empty_11_reg_182[7]_i_58/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     1.097 r  empty_11_reg_182[7]_i_58/O
                         net (fo=1, unplaced)         0.023     1.120    empty_11_reg_182[7]_i_58_n_0
                                                                      r  empty_11_reg_182_reg[7]_i_27/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     1.317 r  empty_11_reg_182_reg[7]_i_27/CO[7]
                         net (fo=1, unplaced)         0.005     1.322    empty_11_reg_182_reg[7]_i_27_n_0
                                                                      r  out_70_reg_237_reg[7]_i_10/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     1.344 r  out_70_reg_237_reg[7]_i_10/CO[7]
                         net (fo=1, unplaced)         0.005     1.349    out_70_reg_237_reg[7]_i_10_n_0
                                                                      r  out_70_reg_237_reg[15]_i_10/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     1.425 f  out_70_reg_237_reg[15]_i_10/O[1]
                         net (fo=5, unplaced)         0.201     1.626    c_p_fu_5613_p2[17]
                                                                      f  out_70_reg_237[16]_i_28/I0
                         LUT1 (Prop_LUT1_I0_O)        0.038     1.664 r  out_70_reg_237[16]_i_28/O
                         net (fo=1, unplaced)         0.020     1.684    out_70_reg_237[16]_i_28_n_0
                                                                      r  out_70_reg_237_reg[16]_i_12/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.199     1.883 r  out_70_reg_237_reg[16]_i_12/CO[7]
                         net (fo=1, unplaced)         0.005     1.888    out_70_reg_237_reg[16]_i_12_n_0
                                                                      r  out_70_reg_237_reg[23]_i_22/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     1.964 r  out_70_reg_237_reg[23]_i_22/O[1]
                         net (fo=1, unplaced)         0.183     2.147    fcmp_32ns_32ns_1_2_no_dsp_1_U46/c_p_3_fu_5708_p2[8]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/out_70_reg_237[18]_i_10/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     2.185 r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/out_70_reg_237[18]_i_10/O
                         net (fo=1, unplaced)         0.185     2.370    fcmp_32ns_32ns_1_2_no_dsp_1_U46/out_70_reg_237[18]_i_10_n_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/out_70_reg_237[18]_i_6/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     2.408 r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/out_70_reg_237[18]_i_6/O
                         net (fo=1, unplaced)         0.185     2.593    grp_operator_add_fu_520/out_70_reg_237_reg[18]_2
                                                                      r  grp_operator_add_fu_520/out_70_reg_237[18]_i_2/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     2.631 r  grp_operator_add_fu_520/out_70_reg_237[18]_i_2/O
                         net (fo=1, unplaced)         0.185     2.816    grp_operator_add_fu_520/out_70_reg_237[18]_i_2_n_0
                                                                      r  grp_operator_add_fu_520/out_70_reg_237[18]_i_1/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     2.854 r  grp_operator_add_fu_520/out_70_reg_237[18]_i_1/O
                         net (fo=1, unplaced)         0.048     2.902    grp_operator_add_fu_520_n_67
                         FDRE                                         r  out_70_reg_237_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.439     2.927    ap_clk_IBUF_BUFG
                         FDRE                                         r  out_70_reg_237_reg[18]/C

Slack:                    inf
  Source:                 b_op1[1]
                            (input port)
  Destination:            out_70_reg_237_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.895ns  (logic 1.370ns (47.322%)  route 1.525ns (52.678%))
  Logic Levels:           13  (CARRY8=5 IBUFCTRL=1 INBUF=1 LUT1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b_op1[1] (IN)
                         net (fo=0)                   0.000     0.000    b_op1_IBUF[1]_inst/I
                                                                      r  b_op1_IBUF[1]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  b_op1_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    b_op1_IBUF[1]_inst/OUT
                                                                      r  b_op1_IBUF[1]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  b_op1_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=63, unplaced)        0.478     1.060    b_op1_IBUF[1]
                                                                      r  empty_11_reg_182[7]_i_58/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     1.097 r  empty_11_reg_182[7]_i_58/O
                         net (fo=1, unplaced)         0.023     1.120    empty_11_reg_182[7]_i_58_n_0
                                                                      r  empty_11_reg_182_reg[7]_i_27/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     1.317 r  empty_11_reg_182_reg[7]_i_27/CO[7]
                         net (fo=1, unplaced)         0.005     1.322    empty_11_reg_182_reg[7]_i_27_n_0
                                                                      r  out_70_reg_237_reg[7]_i_10/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     1.344 r  out_70_reg_237_reg[7]_i_10/CO[7]
                         net (fo=1, unplaced)         0.005     1.349    out_70_reg_237_reg[7]_i_10_n_0
                                                                      r  out_70_reg_237_reg[15]_i_10/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     1.425 f  out_70_reg_237_reg[15]_i_10/O[1]
                         net (fo=5, unplaced)         0.201     1.626    c_p_fu_5613_p2[17]
                                                                      f  out_70_reg_237[16]_i_28/I0
                         LUT1 (Prop_LUT1_I0_O)        0.038     1.664 r  out_70_reg_237[16]_i_28/O
                         net (fo=1, unplaced)         0.020     1.684    out_70_reg_237[16]_i_28_n_0
                                                                      r  out_70_reg_237_reg[16]_i_12/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.199     1.883 r  out_70_reg_237_reg[16]_i_12/CO[7]
                         net (fo=1, unplaced)         0.005     1.888    out_70_reg_237_reg[16]_i_12_n_0
                                                                      r  out_70_reg_237_reg[23]_i_22/CI
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.067     1.955 r  out_70_reg_237_reg[23]_i_22/O[2]
                         net (fo=1, unplaced)         0.185     2.140    fcmp_32ns_32ns_1_2_no_dsp_1_U46/c_p_3_fu_5708_p2[9]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/out_70_reg_237[19]_i_10/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     2.178 r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/out_70_reg_237[19]_i_10/O
                         net (fo=1, unplaced)         0.185     2.363    fcmp_32ns_32ns_1_2_no_dsp_1_U46/out_70_reg_237[19]_i_10_n_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/out_70_reg_237[19]_i_6/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     2.401 r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/out_70_reg_237[19]_i_6/O
                         net (fo=1, unplaced)         0.185     2.586    fcmp_32ns_32ns_1_2_no_dsp_1_U47/out_70_reg_237_reg[19]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/out_70_reg_237[19]_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.624 r  fcmp_32ns_32ns_1_2_no_dsp_1_U47/out_70_reg_237[19]_i_2/O
                         net (fo=1, unplaced)         0.185     2.809    grp_operator_add_fu_520/out_70_reg_237_reg[19]
                                                                      r  grp_operator_add_fu_520/out_70_reg_237[19]_i_1/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     2.847 r  grp_operator_add_fu_520/out_70_reg_237[19]_i_1/O
                         net (fo=1, unplaced)         0.048     2.895    grp_operator_add_fu_520_n_66
                         FDRE                                         r  out_70_reg_237_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.439     2.927    ap_clk_IBUF_BUFG
                         FDRE                                         r  out_70_reg_237_reg[19]/C

Slack:                    inf
  Source:                 op[9]
                            (input port)
  Destination:            fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.890ns  (logic 1.106ns (38.269%)  route 1.784ns (61.731%))
  Logic Levels:           9  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  op[9] (IN)
                         net (fo=0)                   0.000     0.000    op_IBUF[9]_inst/I
                                                                      r  op_IBUF[9]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  op_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    op_IBUF[9]_inst/OUT
                                                                      r  op_IBUF[9]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  op_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.452     1.034    fcmp_32ns_32ns_1_2_no_dsp_1_U46/op_IBUF[9]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_5__0/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     1.124 r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_5__0/O
                         net (fo=3, unplaced)         0.111     1.235    fcmp_32ns_32ns_1_2_no_dsp_1_U46/op[8]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_4__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.385 r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_4__0/O
                         net (fo=20, unplaced)        0.234     1.619    fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_10__0_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[137]_i_2/I0
                         LUT3 (Prop_LUT3_I0_O)        0.070     1.689 r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[137]_i_2/O
                         net (fo=27, unplaced)        0.241     1.930    fcmp_32ns_32ns_1_2_no_dsp_1_U49/din0_buf1_reg[8]_2
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U49/opcode_buf1[2]_i_2__0/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.968 f  fcmp_32ns_32ns_1_2_no_dsp_1_U49/opcode_buf1[2]_i_2__0/O
                         net (fo=133, unplaced)       0.277     2.245    fcmp_32ns_32ns_1_2_no_dsp_1_U45/opcode_buf1_reg[1]_0
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1[31]_i_8/I3
                         LUT5 (Prop_LUT5_I3_O)        0.038     2.283 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1[31]_i_8/O
                         net (fo=44, unplaced)        0.252     2.535    fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1[31]_i_8_n_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1[30]_i_6__0/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     2.573 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1[30]_i_6__0/O
                         net (fo=8, unplaced)         0.169     2.742    grp_operator_1_fu_511/din0_buf1_reg[5]
                                                                      r  grp_operator_1_fu_511/din0_buf1[11]_i_1__4/I0
                         LUT6 (Prop_LUT6_I0_O)        0.100     2.842 r  grp_operator_1_fu_511/din0_buf1[11]_i_1__4/O
                         net (fo=1, unplaced)         0.048     2.890    fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1_reg[11]_0
                         FDRE                                         r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.439     2.927    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_clk_IBUF_BUFG
                         FDRE                                         r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1_reg[11]/C

Slack:                    inf
  Source:                 op[9]
                            (input port)
  Destination:            fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.890ns  (logic 1.106ns (38.269%)  route 1.784ns (61.731%))
  Logic Levels:           9  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  op[9] (IN)
                         net (fo=0)                   0.000     0.000    op_IBUF[9]_inst/I
                                                                      r  op_IBUF[9]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  op_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    op_IBUF[9]_inst/OUT
                                                                      r  op_IBUF[9]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  op_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.452     1.034    fcmp_32ns_32ns_1_2_no_dsp_1_U46/op_IBUF[9]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_5__0/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     1.124 r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_5__0/O
                         net (fo=3, unplaced)         0.111     1.235    fcmp_32ns_32ns_1_2_no_dsp_1_U46/op[8]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_4__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.385 r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_4__0/O
                         net (fo=20, unplaced)        0.234     1.619    fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_10__0_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[137]_i_2/I0
                         LUT3 (Prop_LUT3_I0_O)        0.070     1.689 r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[137]_i_2/O
                         net (fo=27, unplaced)        0.241     1.930    fcmp_32ns_32ns_1_2_no_dsp_1_U49/din0_buf1_reg[8]_2
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U49/opcode_buf1[2]_i_2__0/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.968 f  fcmp_32ns_32ns_1_2_no_dsp_1_U49/opcode_buf1[2]_i_2__0/O
                         net (fo=133, unplaced)       0.277     2.245    fcmp_32ns_32ns_1_2_no_dsp_1_U45/opcode_buf1_reg[1]_0
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1[31]_i_8/I3
                         LUT5 (Prop_LUT5_I3_O)        0.038     2.283 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1[31]_i_8/O
                         net (fo=44, unplaced)        0.252     2.535    fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1[31]_i_8_n_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1[30]_i_6__0/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     2.573 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1[30]_i_6__0/O
                         net (fo=8, unplaced)         0.169     2.742    grp_operator_1_fu_511/din0_buf1_reg[5]
                                                                      r  grp_operator_1_fu_511/din0_buf1[16]_i_1__4/I0
                         LUT6 (Prop_LUT6_I0_O)        0.100     2.842 r  grp_operator_1_fu_511/din0_buf1[16]_i_1__4/O
                         net (fo=1, unplaced)         0.048     2.890    fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1_reg[16]_0
                         FDRE                                         r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.439     2.927    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_clk_IBUF_BUFG
                         FDRE                                         r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1_reg[16]/C

Slack:                    inf
  Source:                 op[9]
                            (input port)
  Destination:            fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.890ns  (logic 1.106ns (38.269%)  route 1.784ns (61.731%))
  Logic Levels:           9  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  op[9] (IN)
                         net (fo=0)                   0.000     0.000    op_IBUF[9]_inst/I
                                                                      r  op_IBUF[9]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  op_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    op_IBUF[9]_inst/OUT
                                                                      r  op_IBUF[9]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  op_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.452     1.034    fcmp_32ns_32ns_1_2_no_dsp_1_U46/op_IBUF[9]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_5__0/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     1.124 r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_5__0/O
                         net (fo=3, unplaced)         0.111     1.235    fcmp_32ns_32ns_1_2_no_dsp_1_U46/op[8]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_4__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.385 r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_4__0/O
                         net (fo=20, unplaced)        0.234     1.619    fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_10__0_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[137]_i_2/I0
                         LUT3 (Prop_LUT3_I0_O)        0.070     1.689 r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[137]_i_2/O
                         net (fo=27, unplaced)        0.241     1.930    fcmp_32ns_32ns_1_2_no_dsp_1_U49/din0_buf1_reg[8]_2
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U49/opcode_buf1[2]_i_2__0/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.968 f  fcmp_32ns_32ns_1_2_no_dsp_1_U49/opcode_buf1[2]_i_2__0/O
                         net (fo=133, unplaced)       0.277     2.245    fcmp_32ns_32ns_1_2_no_dsp_1_U45/opcode_buf1_reg[1]_0
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1[31]_i_8/I3
                         LUT5 (Prop_LUT5_I3_O)        0.038     2.283 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1[31]_i_8/O
                         net (fo=44, unplaced)        0.252     2.535    fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1[31]_i_8_n_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1[30]_i_6__0/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     2.573 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1[30]_i_6__0/O
                         net (fo=8, unplaced)         0.169     2.742    grp_operator_1_fu_511/din0_buf1_reg[5]
                                                                      r  grp_operator_1_fu_511/din0_buf1[29]_i_1__4/I0
                         LUT6 (Prop_LUT6_I0_O)        0.100     2.842 r  grp_operator_1_fu_511/din0_buf1[29]_i_1__4/O
                         net (fo=1, unplaced)         0.048     2.890    fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1_reg[29]_0
                         FDRE                                         r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.439     2.927    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_clk_IBUF_BUFG
                         FDRE                                         r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1_reg[29]/C

Slack:                    inf
  Source:                 op[9]
                            (input port)
  Destination:            fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.890ns  (logic 1.106ns (38.269%)  route 1.784ns (61.731%))
  Logic Levels:           9  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  op[9] (IN)
                         net (fo=0)                   0.000     0.000    op_IBUF[9]_inst/I
                                                                      r  op_IBUF[9]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  op_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    op_IBUF[9]_inst/OUT
                                                                      r  op_IBUF[9]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  op_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.452     1.034    fcmp_32ns_32ns_1_2_no_dsp_1_U46/op_IBUF[9]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_5__0/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     1.124 r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_5__0/O
                         net (fo=3, unplaced)         0.111     1.235    fcmp_32ns_32ns_1_2_no_dsp_1_U46/op[8]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_4__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.385 r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_4__0/O
                         net (fo=20, unplaced)        0.234     1.619    fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_10__0_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[137]_i_2/I0
                         LUT3 (Prop_LUT3_I0_O)        0.070     1.689 r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[137]_i_2/O
                         net (fo=27, unplaced)        0.241     1.930    fcmp_32ns_32ns_1_2_no_dsp_1_U49/din0_buf1_reg[8]_2
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U49/opcode_buf1[2]_i_2__0/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.968 f  fcmp_32ns_32ns_1_2_no_dsp_1_U49/opcode_buf1[2]_i_2__0/O
                         net (fo=133, unplaced)       0.277     2.245    fcmp_32ns_32ns_1_2_no_dsp_1_U45/opcode_buf1_reg[1]_0
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1[31]_i_8/I3
                         LUT5 (Prop_LUT5_I3_O)        0.038     2.283 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1[31]_i_8/O
                         net (fo=44, unplaced)        0.252     2.535    fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1[31]_i_8_n_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1[30]_i_6__0/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     2.573 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1[30]_i_6__0/O
                         net (fo=8, unplaced)         0.169     2.742    grp_operator_1_fu_511/din0_buf1_reg[5]
                                                                      r  grp_operator_1_fu_511/din0_buf1[5]_i_1__4/I0
                         LUT6 (Prop_LUT6_I0_O)        0.100     2.842 r  grp_operator_1_fu_511/din0_buf1[5]_i_1__4/O
                         net (fo=1, unplaced)         0.048     2.890    fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1_reg[5]_0
                         FDRE                                         r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.439     2.927    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_clk_IBUF_BUFG
                         FDRE                                         r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1_reg[5]/C

Slack:                    inf
  Source:                 op[9]
                            (input port)
  Destination:            fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.890ns  (logic 1.106ns (38.269%)  route 1.784ns (61.731%))
  Logic Levels:           9  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  op[9] (IN)
                         net (fo=0)                   0.000     0.000    op_IBUF[9]_inst/I
                                                                      r  op_IBUF[9]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  op_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    op_IBUF[9]_inst/OUT
                                                                      r  op_IBUF[9]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  op_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.452     1.034    fcmp_32ns_32ns_1_2_no_dsp_1_U46/op_IBUF[9]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_5__0/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     1.124 r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_5__0/O
                         net (fo=3, unplaced)         0.111     1.235    fcmp_32ns_32ns_1_2_no_dsp_1_U46/op[8]
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_4__0/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     1.385 r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_4__0/O
                         net (fo=20, unplaced)        0.234     1.619    fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[1]_i_10__0_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[137]_i_2/I0
                         LUT3 (Prop_LUT3_I0_O)        0.070     1.689 r  fcmp_32ns_32ns_1_2_no_dsp_1_U46/ap_CS_fsm[137]_i_2/O
                         net (fo=27, unplaced)        0.241     1.930    fcmp_32ns_32ns_1_2_no_dsp_1_U49/din0_buf1_reg[8]_2
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U49/opcode_buf1[2]_i_2__0/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.968 f  fcmp_32ns_32ns_1_2_no_dsp_1_U49/opcode_buf1[2]_i_2__0/O
                         net (fo=133, unplaced)       0.277     2.245    fcmp_32ns_32ns_1_2_no_dsp_1_U45/opcode_buf1_reg[1]_0
                                                                      f  fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1[31]_i_8/I3
                         LUT5 (Prop_LUT5_I3_O)        0.038     2.283 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1[31]_i_8/O
                         net (fo=44, unplaced)        0.252     2.535    fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1[31]_i_8_n_0
                                                                      r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1[30]_i_6__0/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     2.573 r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1[30]_i_6__0/O
                         net (fo=8, unplaced)         0.169     2.742    grp_operator_add_fu_520/din0_buf1_reg[1]_3
                                                                      r  grp_operator_add_fu_520/din0_buf1[6]_i_1__4/I0
                         LUT6 (Prop_LUT6_I0_O)        0.100     2.842 r  grp_operator_add_fu_520/din0_buf1[6]_i_1__4/O
                         net (fo=1, unplaced)         0.048     2.890    fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1_reg[6]_0
                         FDRE                                         r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.331     0.331 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.331    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.331 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     0.464    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.488 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.439     2.927    fcmp_32ns_32ns_1_2_no_dsp_1_U45/ap_clk_IBUF_BUFG
                         FDRE                                         r  fcmp_32ns_32ns_1_2_no_dsp_1_U45/din0_buf1_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/m_axis_result_tdata[0]
                            (internal pin)
  Destination:            add1_i_reg_6817_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip
                                                      0.000     0.000 r  fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/m_axis_result_tdata[0]
                         net (fo=1, unplaced)         0.000     0.000    grp_fu_534_p2[0]
                         FDRE                                         r  add1_i_reg_6817_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.584     3.355    ap_clk_IBUF_BUFG
                         FDRE                                         r  add1_i_reg_6817_reg[0]/C

Slack:                    inf
  Source:                 fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/m_axis_result_tdata[10]
                            (internal pin)
  Destination:            add1_i_reg_6817_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip
                                                      0.000     0.000 r  fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/m_axis_result_tdata[10]
                         net (fo=1, unplaced)         0.000     0.000    grp_fu_534_p2[10]
                         FDRE                                         r  add1_i_reg_6817_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.584     3.355    ap_clk_IBUF_BUFG
                         FDRE                                         r  add1_i_reg_6817_reg[10]/C

Slack:                    inf
  Source:                 fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/m_axis_result_tdata[11]
                            (internal pin)
  Destination:            add1_i_reg_6817_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip
                                                      0.000     0.000 r  fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/m_axis_result_tdata[11]
                         net (fo=1, unplaced)         0.000     0.000    grp_fu_534_p2[11]
                         FDRE                                         r  add1_i_reg_6817_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.584     3.355    ap_clk_IBUF_BUFG
                         FDRE                                         r  add1_i_reg_6817_reg[11]/C

Slack:                    inf
  Source:                 fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/m_axis_result_tdata[12]
                            (internal pin)
  Destination:            add1_i_reg_6817_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip
                                                      0.000     0.000 r  fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/m_axis_result_tdata[12]
                         net (fo=1, unplaced)         0.000     0.000    grp_fu_534_p2[12]
                         FDRE                                         r  add1_i_reg_6817_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.584     3.355    ap_clk_IBUF_BUFG
                         FDRE                                         r  add1_i_reg_6817_reg[12]/C

Slack:                    inf
  Source:                 fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/m_axis_result_tdata[13]
                            (internal pin)
  Destination:            add1_i_reg_6817_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip
                                                      0.000     0.000 r  fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/m_axis_result_tdata[13]
                         net (fo=1, unplaced)         0.000     0.000    grp_fu_534_p2[13]
                         FDRE                                         r  add1_i_reg_6817_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.584     3.355    ap_clk_IBUF_BUFG
                         FDRE                                         r  add1_i_reg_6817_reg[13]/C

Slack:                    inf
  Source:                 fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/m_axis_result_tdata[14]
                            (internal pin)
  Destination:            add1_i_reg_6817_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip
                                                      0.000     0.000 r  fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/m_axis_result_tdata[14]
                         net (fo=1, unplaced)         0.000     0.000    grp_fu_534_p2[14]
                         FDRE                                         r  add1_i_reg_6817_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.584     3.355    ap_clk_IBUF_BUFG
                         FDRE                                         r  add1_i_reg_6817_reg[14]/C

Slack:                    inf
  Source:                 fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/m_axis_result_tdata[15]
                            (internal pin)
  Destination:            add1_i_reg_6817_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip
                                                      0.000     0.000 r  fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/m_axis_result_tdata[15]
                         net (fo=1, unplaced)         0.000     0.000    grp_fu_534_p2[15]
                         FDRE                                         r  add1_i_reg_6817_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.584     3.355    ap_clk_IBUF_BUFG
                         FDRE                                         r  add1_i_reg_6817_reg[15]/C

Slack:                    inf
  Source:                 fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/m_axis_result_tdata[16]
                            (internal pin)
  Destination:            add1_i_reg_6817_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip
                                                      0.000     0.000 r  fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/m_axis_result_tdata[16]
                         net (fo=1, unplaced)         0.000     0.000    grp_fu_534_p2[16]
                         FDRE                                         r  add1_i_reg_6817_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.584     3.355    ap_clk_IBUF_BUFG
                         FDRE                                         r  add1_i_reg_6817_reg[16]/C

Slack:                    inf
  Source:                 fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/m_axis_result_tdata[17]
                            (internal pin)
  Destination:            add1_i_reg_6817_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip
                                                      0.000     0.000 r  fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/m_axis_result_tdata[17]
                         net (fo=1, unplaced)         0.000     0.000    grp_fu_534_p2[17]
                         FDRE                                         r  add1_i_reg_6817_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.584     3.355    ap_clk_IBUF_BUFG
                         FDRE                                         r  add1_i_reg_6817_reg[17]/C

Slack:                    inf
  Source:                 fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/m_axis_result_tdata[18]
                            (internal pin)
  Destination:            add1_i_reg_6817_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.300ns period=2.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip
                                                      0.000     0.000 r  fadd_32ns_32ns_32_4_full_dsp_1_U35/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/m_axis_result_tdata[18]
                         net (fo=1, unplaced)         0.000     0.000    grp_fu_534_p2[18]
                         FDRE                                         r  add1_i_reg_6817_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
                                                                      r  ap_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    ap_clk_IBUF_inst/OUT
                                                                      r  ap_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    ap_clk_IBUF
                                                                      r  ap_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=5527, unplaced)      2.584     3.355    ap_clk_IBUF_BUFG
                         FDRE                                         r  add1_i_reg_6817_reg[18]/C





