// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================


`timescale 1 ns / 1 ps

module fifo_w48_d1_S_shiftReg (
    clk,
    data,
    ce,
    a,
    q);

parameter DATA_WIDTH = 32'd48;
parameter ADDR_WIDTH = 32'd1;
parameter DEPTH = 32'd2;

input clk;
input [DATA_WIDTH-1:0] data;
input ce;
input [ADDR_WIDTH-1:0] a;
output [DATA_WIDTH-1:0] q;

reg[DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
integer i;

always @ (posedge clk)
    begin
        if (ce)
        begin
            for (i=0;i<DEPTH-1;i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= data;
        end
    end

assign q = SRL_SIG[a];

endmodule

module fifo_w48_d1_S (
    clk,
    reset,
    if_empty_n,
    if_read_ce,
    if_read,
    if_dout,
    if_full_n,
    if_write_ce,
    if_write,
    if_din);

parameter MEM_STYLE   = "auto";
parameter DATA_WIDTH  = 32'd48;
parameter ADDR_WIDTH  = 32'd1;
parameter DEPTH       = 32'd2;

input clk;
input reset;
output if_empty_n;
input if_read_ce;
input if_read;
output[DATA_WIDTH - 1:0] if_dout;
output if_full_n;
input if_write_ce;
input if_write;
input[DATA_WIDTH - 1:0] if_din;

wire[ADDR_WIDTH - 1:0] shiftReg_addr ;
wire[DATA_WIDTH - 1:0] shiftReg_data, shiftReg_q;
wire                     shiftReg_ce;
reg[ADDR_WIDTH:0] mOutPtr = {(ADDR_WIDTH+1){1'b1}};
reg internal_empty_n = 0, internal_full_n = 1;

assign if_empty_n = internal_empty_n;
assign if_full_n = internal_full_n;
assign shiftReg_data = if_din;
assign if_dout = shiftReg_q;

always @ (posedge clk) begin
    if (reset == 1'b1)
    begin
        mOutPtr <= ~{ADDR_WIDTH+1{1'b0}};
        internal_empty_n <= 1'b0;
        internal_full_n <= 1'b1;
    end
    else begin
        if (((if_read & if_read_ce) == 1 & internal_empty_n == 1) && 
            ((if_write & if_write_ce) == 0 | internal_full_n == 0))
        begin
            mOutPtr <= mOutPtr - 1;
            if (mOutPtr == 0)
                internal_empty_n <= 1'b0;
            internal_full_n <= 1'b1;
        end 
        else if (((if_read & if_read_ce) == 0 | internal_empty_n == 0) && 
            ((if_write & if_write_ce) == 1 & internal_full_n == 1))
        begin
            mOutPtr <= mOutPtr + 1;
            internal_empty_n <= 1'b1;
            if (mOutPtr == DEPTH - 2)
                internal_full_n <= 1'b0;
        end 
    end
end

assign shiftReg_addr = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0]:{ADDR_WIDTH{1'b0}};
assign shiftReg_ce = (if_write & if_write_ce) & internal_full_n;

fifo_w48_d1_S_shiftReg 
#(
    .DATA_WIDTH(DATA_WIDTH),
    .ADDR_WIDTH(ADDR_WIDTH),
    .DEPTH(DEPTH))
U_fifo_w48_d1_S_ram (
    .clk(clk),
    .data(shiftReg_data),
    .ce(shiftReg_ce),
    .a(shiftReg_addr),
    .q(shiftReg_q));

endmodule  



// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module linebuffer (
        in_stream_V_value_V_dout,
        in_stream_V_value_V_empty_n,
        in_stream_V_value_V_read,
        out_stream_V_value_V_din,
        out_stream_V_value_V_full_n,
        out_stream_V_value_V_write,
        ap_clk,
        ap_rst,
        ap_done,
        ap_start,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [15:0] in_stream_V_value_V_dout;
input   in_stream_V_value_V_empty_n;
output   in_stream_V_value_V_read;
output  [95:0] out_stream_V_value_V_din;
input   out_stream_V_value_V_full_n;
output   out_stream_V_value_V_write;
input   ap_clk;
input   ap_rst;
output   ap_done;
input   ap_start;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    call_U0_in_stream_V_value_V_read;
wire   [95:0] call_U0_out_stream_V_value_V_din;
wire    call_U0_out_stream_V_value_V_write;
wire    call_U0_ap_done;
wire    call_U0_ap_start;
wire    call_U0_ap_ready;
wire    call_U0_ap_idle;
wire    call_U0_ap_continue;
wire    ap_sync_continue;
wire    ap_sync_done;
wire    ap_sync_ready;
wire    call_U0_start_full_n;
wire    call_U0_start_write;

call call_U0(
    .in_stream_V_value_V_dout(in_stream_V_value_V_dout),
    .in_stream_V_value_V_empty_n(in_stream_V_value_V_empty_n),
    .in_stream_V_value_V_read(call_U0_in_stream_V_value_V_read),
    .out_stream_V_value_V_din(call_U0_out_stream_V_value_V_din),
    .out_stream_V_value_V_full_n(out_stream_V_value_V_full_n),
    .out_stream_V_value_V_write(call_U0_out_stream_V_value_V_write),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_done(call_U0_ap_done),
    .ap_start(call_U0_ap_start),
    .ap_ready(call_U0_ap_ready),
    .ap_idle(call_U0_ap_idle),
    .ap_continue(call_U0_ap_continue)
);

assign ap_done = call_U0_ap_done;

assign ap_idle = call_U0_ap_idle;

assign ap_ready = call_U0_ap_ready;

assign ap_sync_continue = ap_continue;

assign ap_sync_done = call_U0_ap_done;

assign ap_sync_ready = call_U0_ap_ready;

assign call_U0_ap_continue = ap_continue;

assign call_U0_ap_start = ap_start;

assign call_U0_start_full_n = 1'b0;

assign call_U0_start_write = 1'b0;

assign in_stream_V_value_V_read = call_U0_in_stream_V_value_V_read;

assign out_stream_V_value_V_din = call_U0_out_stream_V_value_V_din;

assign out_stream_V_value_V_write = call_U0_out_stream_V_value_V_write;

endmodule //linebuffer


// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Loop_1_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_hw_input_stencil_stream_V_value_V_dout,
        p_hw_input_stencil_stream_V_value_V_empty_n,
        p_hw_input_stencil_stream_V_value_V_read,
        hw_output_V_value_V,
        hw_output_V_value_V_ap_vld,
        hw_output_V_value_V_ap_ack,
        hw_output_V_last_V,
        hw_output_V_last_V_ap_vld,
        hw_output_V_last_V_ap_ack
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [95:0] p_hw_input_stencil_stream_V_value_V_dout;
input   p_hw_input_stencil_stream_V_value_V_empty_n;
output   p_hw_input_stencil_stream_V_value_V_read;
output  [15:0] hw_output_V_value_V;
output   hw_output_V_value_V_ap_vld;
input   hw_output_V_value_V_ap_ack;
output  [0:0] hw_output_V_last_V;
output   hw_output_V_last_V_ap_vld;
input   hw_output_V_last_V_ap_ack;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_hw_input_stencil_stream_V_value_V_read;
reg hw_output_V_value_V_ap_vld;
reg hw_output_V_last_V_ap_vld;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_hw_input_stencil_stream_V_value_V_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] exitcond1_fu_127_p2;
reg    hw_output_V_value_V_blk_n;
wire    ap_CS_fsm_state3;
reg    hw_output_V_last_V_blk_n;
wire   [1:0] p_hw_output_y_scan_1_fu_133_p2;
reg   [1:0] p_hw_output_y_scan_1_reg_457;
reg    ap_block_state2;
wire   [0:0] tmp_last_V_fu_139_p2;
reg   [0:0] tmp_last_V_reg_462;
reg   [5:0] p_5_reg_467;
reg   [6:0] p_7_reg_472;
wire   [7:0] tmp1_fu_281_p2;
reg   [7:0] tmp1_reg_477;
wire   [7:0] tmp2_fu_287_p2;
reg   [7:0] tmp2_reg_482;
wire   [7:0] tmp5_fu_299_p2;
reg   [7:0] tmp5_reg_487;
reg   [5:0] p_8_reg_492;
reg   [6:0] p_9_reg_497;
wire   [7:0] tmp8_fu_367_p2;
reg   [7:0] tmp8_reg_502;
wire   [7:0] tmp9_fu_373_p2;
reg   [7:0] tmp9_reg_507;
wire   [7:0] tmp12_fu_385_p2;
reg   [7:0] tmp12_reg_512;
reg   [1:0] p_hw_output_y_scan_s_reg_116;
reg    ap_block_state1;
reg    ap_sig_ioackin_hw_output_V_value_V_ap_ack;
reg    ap_reg_ioackin_hw_output_V_value_V_ap_ack;
reg    ap_reg_ioackin_hw_output_V_last_V_ap_ack;
wire   [6:0] p_s_fu_219_p4;
wire   [6:0] p_3_fu_233_p4;
wire   [6:0] p_1_fu_267_p4;
wire   [7:0] tmp_1_fu_229_p1;
wire   [7:0] tmp_15_fu_145_p1;
wire   [7:0] p_Result_i_i_i_i_0_2_fu_159_p4;
wire   [7:0] tmp_2_fu_243_p1;
wire   [7:0] tmp_5_fu_277_p1;
wire   [7:0] p_Result_i_i_i_i_0_6_fu_199_p4;
wire   [7:0] tmp6_fu_293_p2;
wire   [7:0] p_Result_i_i_i_i_0_4_fu_179_p4;
wire   [6:0] p_4_fu_305_p4;
wire   [6:0] p_6_fu_319_p4;
wire   [6:0] p_10_fu_353_p4;
wire   [7:0] tmp_6_fu_315_p1;
wire   [7:0] p_Result_i_i_i_i_0_1_fu_149_p4;
wire   [7:0] p_Result_i_i_i_i_0_3_fu_169_p4;
wire   [7:0] tmp_7_fu_329_p1;
wire   [7:0] tmp_s_fu_363_p1;
wire   [7:0] p_Result_i_i_i_i_0_7_fu_209_p4;
wire   [7:0] tmp13_fu_379_p2;
wire   [7:0] p_Result_i_i_i_i_0_5_fu_189_p4;
wire   [7:0] tmp_3_fu_391_p1;
wire   [7:0] tmp_4_fu_394_p1;
wire   [7:0] tmp4_fu_401_p2;
wire   [7:0] tmp3_fu_407_p2;
wire   [7:0] tmp_fu_397_p2;
wire   [7:0] tmp_8_fu_418_p1;
wire   [7:0] tmp_9_fu_421_p1;
wire   [7:0] tmp11_fu_428_p2;
wire   [7:0] tmp10_fu_434_p2;
wire   [7:0] tmp7_fu_424_p2;
wire   [7:0] p_11_fu_439_p2;
wire   [7:0] p_2_fu_412_p2;
reg   [2:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_reg_ioackin_hw_output_V_value_V_ap_ack = 1'b0;
#0 ap_reg_ioackin_hw_output_V_last_V_ap_ack = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & ~((exitcond1_fu_127_p2 == 1'd0) & (1'b0 == p_hw_input_stencil_stream_V_value_V_empty_n)) & (exitcond1_fu_127_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_hw_output_V_last_V_ap_ack <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            if ((ap_sig_ioackin_hw_output_V_value_V_ap_ack == 1'b1)) begin
                ap_reg_ioackin_hw_output_V_last_V_ap_ack <= 1'b0;
            end else if ((1'b1 == hw_output_V_last_V_ap_ack)) begin
                ap_reg_ioackin_hw_output_V_last_V_ap_ack <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_hw_output_V_value_V_ap_ack <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            if ((ap_sig_ioackin_hw_output_V_value_V_ap_ack == 1'b1)) begin
                ap_reg_ioackin_hw_output_V_value_V_ap_ack <= 1'b0;
            end else if ((1'b1 == hw_output_V_value_V_ap_ack)) begin
                ap_reg_ioackin_hw_output_V_value_V_ap_ack <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (ap_sig_ioackin_hw_output_V_value_V_ap_ack == 1'b1))) begin
        p_hw_output_y_scan_s_reg_116 <= p_hw_output_y_scan_1_reg_457;
    end else if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1)))) begin
        p_hw_output_y_scan_s_reg_116 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_127_p2 == 1'd0) & ~((exitcond1_fu_127_p2 == 1'd0) & (1'b0 == p_hw_input_stencil_stream_V_value_V_empty_n)))) begin
        p_5_reg_467 <= {{p_hw_input_stencil_stream_V_value_V_dout[47:42]}};
        p_7_reg_472 <= {{p_hw_input_stencil_stream_V_value_V_dout[55:49]}};
        p_8_reg_492 <= {{p_hw_input_stencil_stream_V_value_V_dout[55:50]}};
        p_9_reg_497 <= {{p_hw_input_stencil_stream_V_value_V_dout[63:57]}};
        tmp12_reg_512 <= tmp12_fu_385_p2;
        tmp1_reg_477 <= tmp1_fu_281_p2;
        tmp2_reg_482 <= tmp2_fu_287_p2;
        tmp5_reg_487 <= tmp5_fu_299_p2;
        tmp8_reg_502 <= tmp8_fu_367_p2;
        tmp9_reg_507 <= tmp9_fu_373_p2;
        tmp_last_V_reg_462 <= tmp_last_V_fu_139_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & ~((exitcond1_fu_127_p2 == 1'd0) & (1'b0 == p_hw_input_stencil_stream_V_value_V_empty_n)))) begin
        p_hw_output_y_scan_1_reg_457 <= p_hw_output_y_scan_1_fu_133_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & ~((exitcond1_fu_127_p2 == 1'd0) & (1'b0 == p_hw_input_stencil_stream_V_value_V_empty_n)) & (exitcond1_fu_127_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & ~((exitcond1_fu_127_p2 == 1'd0) & (1'b0 == p_hw_input_stencil_stream_V_value_V_empty_n)) & (exitcond1_fu_127_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_hw_output_V_value_V_ap_ack)) begin
        ap_sig_ioackin_hw_output_V_value_V_ap_ack = hw_output_V_value_V_ap_ack;
    end else begin
        ap_sig_ioackin_hw_output_V_value_V_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_reg_ioackin_hw_output_V_last_V_ap_ack))) begin
        hw_output_V_last_V_ap_vld = 1'b1;
    end else begin
        hw_output_V_last_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        hw_output_V_last_V_blk_n = hw_output_V_last_V_ap_ack;
    end else begin
        hw_output_V_last_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_reg_ioackin_hw_output_V_value_V_ap_ack))) begin
        hw_output_V_value_V_ap_vld = 1'b1;
    end else begin
        hw_output_V_value_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        hw_output_V_value_V_blk_n = hw_output_V_value_V_ap_ack;
    end else begin
        hw_output_V_value_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_127_p2 == 1'd0))) begin
        p_hw_input_stencil_stream_V_value_V_blk_n = p_hw_input_stencil_stream_V_value_V_empty_n;
    end else begin
        p_hw_input_stencil_stream_V_value_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_127_p2 == 1'd0) & ~((exitcond1_fu_127_p2 == 1'd0) & (1'b0 == p_hw_input_stencil_stream_V_value_V_empty_n)))) begin
        p_hw_input_stencil_stream_V_value_V_read = 1'b1;
    end else begin
        p_hw_input_stencil_stream_V_value_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & ~((exitcond1_fu_127_p2 == 1'd0) & (1'b0 == p_hw_input_stencil_stream_V_value_V_empty_n)) & (exitcond1_fu_127_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_127_p2 == 1'd0) & ~((exitcond1_fu_127_p2 == 1'd0) & (1'b0 == p_hw_input_stencil_stream_V_value_V_empty_n)))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (ap_sig_ioackin_hw_output_V_value_V_ap_ack == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((1'b0 == ap_start) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state2 = ((exitcond1_fu_127_p2 == 1'd0) & (1'b0 == p_hw_input_stencil_stream_V_value_V_empty_n));
end

assign exitcond1_fu_127_p2 = ((p_hw_output_y_scan_s_reg_116 == 2'd2) ? 1'b1 : 1'b0);

assign hw_output_V_last_V = tmp_last_V_reg_462;

assign hw_output_V_value_V = {{p_11_fu_439_p2}, {p_2_fu_412_p2}};

assign p_10_fu_353_p4 = {{p_hw_input_stencil_stream_V_value_V_dout[87:81]}};

assign p_11_fu_439_p2 = (tmp10_fu_434_p2 + tmp7_fu_424_p2);

assign p_1_fu_267_p4 = {{p_hw_input_stencil_stream_V_value_V_dout[79:73]}};

assign p_2_fu_412_p2 = (tmp3_fu_407_p2 + tmp_fu_397_p2);

assign p_3_fu_233_p4 = {{p_hw_input_stencil_stream_V_value_V_dout[39:33]}};

assign p_4_fu_305_p4 = {{p_hw_input_stencil_stream_V_value_V_dout[23:17]}};

assign p_6_fu_319_p4 = {{p_hw_input_stencil_stream_V_value_V_dout[47:41]}};

assign p_Result_i_i_i_i_0_1_fu_149_p4 = {{p_hw_input_stencil_stream_V_value_V_dout[15:8]}};

assign p_Result_i_i_i_i_0_2_fu_159_p4 = {{p_hw_input_stencil_stream_V_value_V_dout[23:16]}};

assign p_Result_i_i_i_i_0_3_fu_169_p4 = {{p_hw_input_stencil_stream_V_value_V_dout[31:24]}};

assign p_Result_i_i_i_i_0_4_fu_179_p4 = {{p_hw_input_stencil_stream_V_value_V_dout[71:64]}};

assign p_Result_i_i_i_i_0_5_fu_189_p4 = {{p_hw_input_stencil_stream_V_value_V_dout[79:72]}};

assign p_Result_i_i_i_i_0_6_fu_199_p4 = {{p_hw_input_stencil_stream_V_value_V_dout[87:80]}};

assign p_Result_i_i_i_i_0_7_fu_209_p4 = {{p_hw_input_stencil_stream_V_value_V_dout[95:88]}};

assign p_hw_output_y_scan_1_fu_133_p2 = (p_hw_output_y_scan_s_reg_116 + 2'd1);

assign p_s_fu_219_p4 = {{p_hw_input_stencil_stream_V_value_V_dout[15:9]}};

assign tmp10_fu_434_p2 = (tmp12_reg_512 + tmp11_fu_428_p2);

assign tmp11_fu_428_p2 = (tmp_8_fu_418_p1 + tmp_9_fu_421_p1);

assign tmp12_fu_385_p2 = (tmp13_fu_379_p2 + p_Result_i_i_i_i_0_5_fu_189_p4);

assign tmp13_fu_379_p2 = (tmp_s_fu_363_p1 + p_Result_i_i_i_i_0_7_fu_209_p4);

assign tmp1_fu_281_p2 = (tmp_1_fu_229_p1 + tmp_15_fu_145_p1);

assign tmp2_fu_287_p2 = (p_Result_i_i_i_i_0_2_fu_159_p4 + tmp_2_fu_243_p1);

assign tmp3_fu_407_p2 = (tmp5_reg_487 + tmp4_fu_401_p2);

assign tmp4_fu_401_p2 = (tmp_3_fu_391_p1 + tmp_4_fu_394_p1);

assign tmp5_fu_299_p2 = (tmp6_fu_293_p2 + p_Result_i_i_i_i_0_4_fu_179_p4);

assign tmp6_fu_293_p2 = (tmp_5_fu_277_p1 + p_Result_i_i_i_i_0_6_fu_199_p4);

assign tmp7_fu_424_p2 = (tmp9_reg_507 + tmp8_reg_502);

assign tmp8_fu_367_p2 = (tmp_6_fu_315_p1 + p_Result_i_i_i_i_0_1_fu_149_p4);

assign tmp9_fu_373_p2 = (p_Result_i_i_i_i_0_3_fu_169_p4 + tmp_7_fu_329_p1);

assign tmp_15_fu_145_p1 = p_hw_input_stencil_stream_V_value_V_dout[7:0];

assign tmp_1_fu_229_p1 = p_s_fu_219_p4;

assign tmp_2_fu_243_p1 = p_3_fu_233_p4;

assign tmp_3_fu_391_p1 = p_5_reg_467;

assign tmp_4_fu_394_p1 = p_7_reg_472;

assign tmp_5_fu_277_p1 = p_1_fu_267_p4;

assign tmp_6_fu_315_p1 = p_4_fu_305_p4;

assign tmp_7_fu_329_p1 = p_6_fu_319_p4;

assign tmp_8_fu_418_p1 = p_8_reg_492;

assign tmp_9_fu_421_p1 = p_9_reg_497;

assign tmp_fu_397_p2 = (tmp2_reg_482 + tmp1_reg_477);

assign tmp_last_V_fu_139_p2 = ((p_hw_output_y_scan_s_reg_116 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_s_fu_363_p1 = p_10_fu_353_p4;

endmodule //Loop_1_proc


// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

`timescale 1 ns / 1 ps
module call_Loop_LB2D_bubkb_ram (addr0, ce0, q0, addr1, ce1, d1, we1,  clk);

parameter DWIDTH = 16;
parameter AWIDTH = 1;
parameter MEM_SIZE = 2;

input[AWIDTH-1:0] addr0;
input ce0;
output reg[DWIDTH-1:0] q0;
input[AWIDTH-1:0] addr1;
input ce1;
input[DWIDTH-1:0] d1;
input we1;
input clk;

(* ram_style = "distributed" *)reg [DWIDTH-1:0] ram[0:MEM_SIZE-1];




always @(posedge clk)  
begin 
    if (ce0) 
    begin
            q0 <= ram[addr0];
    end
end


always @(posedge clk)  
begin 
    if (ce1) 
    begin
        if (we1) 
        begin 
            ram[addr1] <= d1; 
        end 
    end
end


endmodule


`timescale 1 ns / 1 ps
module call_Loop_LB2D_bubkb(
    reset,
    clk,
    address0,
    ce0,
    q0,
    address1,
    ce1,
    we1,
    d1);

parameter DataWidth = 32'd16;
parameter AddressRange = 32'd2;
parameter AddressWidth = 32'd1;
input reset;
input clk;
input[AddressWidth - 1:0] address0;
input ce0;
output[DataWidth - 1:0] q0;
input[AddressWidth - 1:0] address1;
input ce1;
input we1;
input[DataWidth - 1:0] d1;



call_Loop_LB2D_bubkb_ram call_Loop_LB2D_bubkb_ram_U(
    .clk( clk ),
    .addr0( address0 ),
    .ce0( ce0 ),
    .q0( q0 ),
    .addr1( address1 ),
    .ce1( ce1 ),
    .d1( d1 ),
    .we1( we1 ));

endmodule



// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================


`timescale 1 ns / 1 ps

module start_for_Loop_1_fYi_shiftReg (
    clk,
    data,
    ce,
    a,
    q);

parameter DATA_WIDTH = 32'd1;
parameter ADDR_WIDTH = 32'd1;
parameter DEPTH = 32'd2;

input clk;
input [DATA_WIDTH-1:0] data;
input ce;
input [ADDR_WIDTH-1:0] a;
output [DATA_WIDTH-1:0] q;

reg[DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
integer i;

always @ (posedge clk)
    begin
        if (ce)
        begin
            for (i=0;i<DEPTH-1;i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= data;
        end
    end

assign q = SRL_SIG[a];

endmodule

module start_for_Loop_1_fYi (
    clk,
    reset,
    if_empty_n,
    if_read_ce,
    if_read,
    if_dout,
    if_full_n,
    if_write_ce,
    if_write,
    if_din);

parameter MEM_STYLE   = "auto";
parameter DATA_WIDTH  = 32'd1;
parameter ADDR_WIDTH  = 32'd1;
parameter DEPTH       = 32'd2;

input clk;
input reset;
output if_empty_n;
input if_read_ce;
input if_read;
output[DATA_WIDTH - 1:0] if_dout;
output if_full_n;
input if_write_ce;
input if_write;
input[DATA_WIDTH - 1:0] if_din;

wire[ADDR_WIDTH - 1:0] shiftReg_addr ;
wire[DATA_WIDTH - 1:0] shiftReg_data, shiftReg_q;
wire                     shiftReg_ce;
reg[ADDR_WIDTH:0] mOutPtr = {(ADDR_WIDTH+1){1'b1}};
reg internal_empty_n = 0, internal_full_n = 1;

assign if_empty_n = internal_empty_n;
assign if_full_n = internal_full_n;
assign shiftReg_data = if_din;
assign if_dout = shiftReg_q;

always @ (posedge clk) begin
    if (reset == 1'b1)
    begin
        mOutPtr <= ~{ADDR_WIDTH+1{1'b0}};
        internal_empty_n <= 1'b0;
        internal_full_n <= 1'b1;
    end
    else begin
        if (((if_read & if_read_ce) == 1 & internal_empty_n == 1) && 
            ((if_write & if_write_ce) == 0 | internal_full_n == 0))
        begin
            mOutPtr <= mOutPtr - 1;
            if (mOutPtr == 0)
                internal_empty_n <= 1'b0;
            internal_full_n <= 1'b1;
        end 
        else if (((if_read & if_read_ce) == 0 | internal_empty_n == 0) && 
            ((if_write & if_write_ce) == 1 & internal_full_n == 1))
        begin
            mOutPtr <= mOutPtr + 1;
            internal_empty_n <= 1'b1;
            if (mOutPtr == DEPTH - 2)
                internal_full_n <= 1'b0;
        end 
    end
end

assign shiftReg_addr = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0]:{ADDR_WIDTH{1'b0}};
assign shiftReg_ce = (if_write & if_write_ce) & internal_full_n;

start_for_Loop_1_fYi_shiftReg 
#(
    .DATA_WIDTH(DATA_WIDTH),
    .ADDR_WIDTH(ADDR_WIDTH),
    .DEPTH(DEPTH))
U_start_for_Loop_1_fYi_ram (
    .clk(clk),
    .data(shiftReg_data),
    .ce(shiftReg_ce),
    .a(shiftReg_addr),
    .q(shiftReg_q));

endmodule  



// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================


`timescale 1 ns / 1 ps

module fifo_w96_d1_S_shiftReg (
    clk,
    data,
    ce,
    a,
    q);

parameter DATA_WIDTH = 32'd96;
parameter ADDR_WIDTH = 32'd1;
parameter DEPTH = 32'd2;

input clk;
input [DATA_WIDTH-1:0] data;
input ce;
input [ADDR_WIDTH-1:0] a;
output [DATA_WIDTH-1:0] q;

reg[DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
integer i;

always @ (posedge clk)
    begin
        if (ce)
        begin
            for (i=0;i<DEPTH-1;i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= data;
        end
    end

assign q = SRL_SIG[a];

endmodule

module fifo_w96_d1_S (
    clk,
    reset,
    if_empty_n,
    if_read_ce,
    if_read,
    if_dout,
    if_full_n,
    if_write_ce,
    if_write,
    if_din);

parameter MEM_STYLE   = "auto";
parameter DATA_WIDTH  = 32'd96;
parameter ADDR_WIDTH  = 32'd1;
parameter DEPTH       = 32'd2;

input clk;
input reset;
output if_empty_n;
input if_read_ce;
input if_read;
output[DATA_WIDTH - 1:0] if_dout;
output if_full_n;
input if_write_ce;
input if_write;
input[DATA_WIDTH - 1:0] if_din;

wire[ADDR_WIDTH - 1:0] shiftReg_addr ;
wire[DATA_WIDTH - 1:0] shiftReg_data, shiftReg_q;
wire                     shiftReg_ce;
reg[ADDR_WIDTH:0] mOutPtr = {(ADDR_WIDTH+1){1'b1}};
reg internal_empty_n = 0, internal_full_n = 1;

assign if_empty_n = internal_empty_n;
assign if_full_n = internal_full_n;
assign shiftReg_data = if_din;
assign if_dout = shiftReg_q;

always @ (posedge clk) begin
    if (reset == 1'b1)
    begin
        mOutPtr <= ~{ADDR_WIDTH+1{1'b0}};
        internal_empty_n <= 1'b0;
        internal_full_n <= 1'b1;
    end
    else begin
        if (((if_read & if_read_ce) == 1 & internal_empty_n == 1) && 
            ((if_write & if_write_ce) == 0 | internal_full_n == 0))
        begin
            mOutPtr <= mOutPtr - 1;
            if (mOutPtr == 0)
                internal_empty_n <= 1'b0;
            internal_full_n <= 1'b1;
        end 
        else if (((if_read & if_read_ce) == 0 | internal_empty_n == 0) && 
            ((if_write & if_write_ce) == 1 & internal_full_n == 1))
        begin
            mOutPtr <= mOutPtr + 1;
            internal_empty_n <= 1'b1;
            if (mOutPtr == DEPTH - 2)
                internal_full_n <= 1'b0;
        end 
    end
end

assign shiftReg_addr = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0]:{ADDR_WIDTH{1'b0}};
assign shiftReg_ce = (if_write & if_write_ce) & internal_full_n;

fifo_w96_d1_S_shiftReg 
#(
    .DATA_WIDTH(DATA_WIDTH),
    .ADDR_WIDTH(ADDR_WIDTH),
    .DEPTH(DEPTH))
U_fifo_w96_d1_S_ram (
    .clk(clk),
    .data(shiftReg_data),
    .ce(shiftReg_ce),
    .a(shiftReg_addr),
    .q(shiftReg_q));

endmodule  



// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module call_Loop_LB2D_shift (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        slice_stream_V_value_V_dout,
        slice_stream_V_value_V_empty_n,
        slice_stream_V_value_V_read,
        out_stream_V_value_V_din,
        out_stream_V_value_V_full_n,
        out_stream_V_value_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state6 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [47:0] slice_stream_V_value_V_dout;
input   slice_stream_V_value_V_empty_n;
output   slice_stream_V_value_V_read;
output  [95:0] out_stream_V_value_V_din;
input   out_stream_V_value_V_full_n;
output   out_stream_V_value_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg slice_stream_V_value_V_read;
reg out_stream_V_value_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    slice_stream_V_value_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0_flag00000000;
reg    out_stream_V_value_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] tmp_9_reg_266;
reg   [0:0] ap_reg_pp0_iter1_tmp_9_reg_266;
reg   [1:0] idx_0_0_i_i_reg_92;
wire   [0:0] tmp_1_fu_103_p2;
wire    ap_CS_fsm_state2;
wire   [1:0] n1_1_fu_109_p2;
reg   [1:0] n1_1_reg_246;
wire   [0:0] tmp_5_fu_115_p2;
reg   [0:0] tmp_5_reg_251;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_block_state4_pp0_stage0_iter1;
reg    ap_block_state5_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_flag00011001;
reg   [0:0] ap_reg_pp0_iter1_tmp_5_reg_251;
wire   [1:0] idx_0_fu_121_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_fu_127_p1;
reg   [0:0] tmp_reg_260;
reg   [0:0] ap_reg_pp0_iter1_tmp_reg_260;
wire   [0:0] tmp_9_fu_131_p2;
reg   [47:0] tmp_value_V_1_reg_270;
reg    ap_block_pp0_stage0_flag00011011;
reg    ap_condition_pp0_exit_iter0_state3;
reg   [1:0] n1_reg_81;
wire    ap_CS_fsm_state6;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_flag00001001;
reg   [47:0] buffer_1_value_V_fu_60;
wire   [47:0] buffer_1_value_V_2_fu_149_p3;
reg   [47:0] buffer_1_value_V_3_fu_64;
wire   [47:0] buffer_1_value_V_1_fu_143_p3;
wire   [15:0] tmp_s_fu_155_p4;
wire   [15:0] tmp_2_fu_165_p4;
wire   [15:0] tmp_4_fu_175_p4;
wire   [15:0] tmp_6_fu_185_p4;
wire   [15:0] tmp_7_fu_195_p1;
wire   [15:0] tmp_10_fu_199_p1;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_1_fu_103_p2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (tmp_1_fu_103_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state3)) begin
                ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state3 ^ 1'b1);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b1 == ap_CS_fsm_state2) & (tmp_1_fu_103_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (tmp_5_fu_115_p2 == 1'd0))) begin
        idx_0_0_i_i_reg_92 <= idx_0_fu_121_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (tmp_1_fu_103_p2 == 1'd0))) begin
        idx_0_0_i_i_reg_92 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1)))) begin
        n1_reg_81 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        n1_reg_81 <= n1_1_reg_246;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        ap_reg_pp0_iter1_tmp_5_reg_251 <= tmp_5_reg_251;
        ap_reg_pp0_iter1_tmp_9_reg_266 <= tmp_9_reg_266;
        ap_reg_pp0_iter1_tmp_reg_260 <= tmp_reg_260;
        tmp_5_reg_251 <= tmp_5_fu_115_p2;
        tmp_value_V_1_reg_270 <= slice_stream_V_value_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_reg_pp0_iter1_tmp_5_reg_251 == 1'd0))) begin
        buffer_1_value_V_3_fu_64 <= buffer_1_value_V_1_fu_143_p3;
        buffer_1_value_V_fu_60 <= buffer_1_value_V_2_fu_149_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        n1_1_reg_246 <= n1_1_fu_109_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (tmp_5_fu_115_p2 == 1'd0))) begin
        tmp_9_reg_266 <= tmp_9_fu_131_p2;
        tmp_reg_260 <= tmp_fu_127_p1;
    end
end

always @ (*) begin
    if ((1'd1 == tmp_5_fu_115_p2)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_1_fu_103_p2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_enable_reg_pp0_iter2))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_1_fu_103_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (ap_reg_pp0_iter1_tmp_9_reg_266 == 1'd1))) begin
        out_stream_V_value_V_blk_n = out_stream_V_value_V_full_n;
    end else begin
        out_stream_V_value_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_reg_pp0_iter1_tmp_9_reg_266 == 1'd1) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        out_stream_V_value_V_write = 1'b1;
    end else begin
        out_stream_V_value_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        slice_stream_V_value_V_blk_n = slice_stream_V_value_V_empty_n;
    end else begin
        slice_stream_V_value_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        slice_stream_V_value_V_read = 1'b1;
    end else begin
        slice_stream_V_value_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_1_fu_103_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (1'd1 == tmp_5_fu_115_p2) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (1'd1 == tmp_5_fu_115_p2) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0_flag00000000 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_flag00001001 = (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == slice_stream_V_value_V_empty_n)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_reg_pp0_iter1_tmp_9_reg_266 == 1'd1) & (1'b0 == out_stream_V_value_V_full_n)));
end

always @ (*) begin
    ap_block_pp0_stage0_flag00011001 = (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == slice_stream_V_value_V_empty_n)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_reg_pp0_iter1_tmp_9_reg_266 == 1'd1) & (1'b0 == out_stream_V_value_V_full_n)));
end

always @ (*) begin
    ap_block_pp0_stage0_flag00011011 = (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == slice_stream_V_value_V_empty_n)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_reg_pp0_iter1_tmp_9_reg_266 == 1'd1) & (1'b0 == out_stream_V_value_V_full_n)));
end

always @ (*) begin
    ap_block_state1 = ((1'b0 == ap_start) | (ap_done_reg == 1'b1));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = (1'b0 == slice_stream_V_value_V_empty_n);
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter2 = ((ap_reg_pp0_iter1_tmp_9_reg_266 == 1'd1) & (1'b0 == out_stream_V_value_V_full_n));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign buffer_1_value_V_1_fu_143_p3 = ((ap_reg_pp0_iter1_tmp_reg_260[0:0] === 1'b1) ? tmp_value_V_1_reg_270 : buffer_1_value_V_3_fu_64);

assign buffer_1_value_V_2_fu_149_p3 = ((ap_reg_pp0_iter1_tmp_reg_260[0:0] === 1'b1) ? buffer_1_value_V_fu_60 : tmp_value_V_1_reg_270);

assign idx_0_fu_121_p2 = (idx_0_0_i_i_reg_92 + 2'd1);

assign n1_1_fu_109_p2 = (n1_reg_81 + 2'd1);

assign out_stream_V_value_V_din = {{{{{{tmp_s_fu_155_p4}, {tmp_2_fu_165_p4}}, {tmp_4_fu_175_p4}}, {tmp_6_fu_185_p4}}, {tmp_7_fu_195_p1}}, {tmp_10_fu_199_p1}};

assign tmp_10_fu_199_p1 = buffer_1_value_V_2_fu_149_p3[15:0];

assign tmp_1_fu_103_p2 = ((n1_reg_81 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_2_fu_165_p4 = {{buffer_1_value_V_2_fu_149_p3[47:32]}};

assign tmp_4_fu_175_p4 = {{buffer_1_value_V_1_fu_143_p3[31:16]}};

assign tmp_5_fu_115_p2 = ((idx_0_0_i_i_reg_92 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_6_fu_185_p4 = {{buffer_1_value_V_2_fu_149_p3[31:16]}};

assign tmp_7_fu_195_p1 = buffer_1_value_V_1_fu_143_p3[15:0];

assign tmp_9_fu_131_p2 = ((idx_0_0_i_i_reg_92 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_fu_127_p1 = idx_0_0_i_i_reg_92[0:0];

assign tmp_s_fu_155_p4 = {{buffer_1_value_V_1_fu_143_p3[47:32]}};

endmodule //call_Loop_LB2D_shift


// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================


`timescale 1 ns / 1 ps

module fifo_w16_d1_S_shiftReg (
    clk,
    data,
    ce,
    a,
    q);

parameter DATA_WIDTH = 32'd16;
parameter ADDR_WIDTH = 32'd1;
parameter DEPTH = 32'd2;

input clk;
input [DATA_WIDTH-1:0] data;
input ce;
input [ADDR_WIDTH-1:0] a;
output [DATA_WIDTH-1:0] q;

reg[DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
integer i;

always @ (posedge clk)
    begin
        if (ce)
        begin
            for (i=0;i<DEPTH-1;i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= data;
        end
    end

assign q = SRL_SIG[a];

endmodule

module fifo_w16_d1_S (
    clk,
    reset,
    if_empty_n,
    if_read_ce,
    if_read,
    if_dout,
    if_full_n,
    if_write_ce,
    if_write,
    if_din);

parameter MEM_STYLE   = "auto";
parameter DATA_WIDTH  = 32'd16;
parameter ADDR_WIDTH  = 32'd1;
parameter DEPTH       = 32'd2;

input clk;
input reset;
output if_empty_n;
input if_read_ce;
input if_read;
output[DATA_WIDTH - 1:0] if_dout;
output if_full_n;
input if_write_ce;
input if_write;
input[DATA_WIDTH - 1:0] if_din;

wire[ADDR_WIDTH - 1:0] shiftReg_addr ;
wire[DATA_WIDTH - 1:0] shiftReg_data, shiftReg_q;
wire                     shiftReg_ce;
reg[ADDR_WIDTH:0] mOutPtr = {(ADDR_WIDTH+1){1'b1}};
reg internal_empty_n = 0, internal_full_n = 1;

assign if_empty_n = internal_empty_n;
assign if_full_n = internal_full_n;
assign shiftReg_data = if_din;
assign if_dout = shiftReg_q;

always @ (posedge clk) begin
    if (reset == 1'b1)
    begin
        mOutPtr <= ~{ADDR_WIDTH+1{1'b0}};
        internal_empty_n <= 1'b0;
        internal_full_n <= 1'b1;
    end
    else begin
        if (((if_read & if_read_ce) == 1 & internal_empty_n == 1) && 
            ((if_write & if_write_ce) == 0 | internal_full_n == 0))
        begin
            mOutPtr <= mOutPtr - 1;
            if (mOutPtr == 0)
                internal_empty_n <= 1'b0;
            internal_full_n <= 1'b1;
        end 
        else if (((if_read & if_read_ce) == 0 | internal_empty_n == 0) && 
            ((if_write & if_write_ce) == 1 & internal_full_n == 1))
        begin
            mOutPtr <= mOutPtr + 1;
            internal_empty_n <= 1'b1;
            if (mOutPtr == DEPTH - 2)
                internal_full_n <= 1'b0;
        end 
    end
end

assign shiftReg_addr = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0]:{ADDR_WIDTH{1'b0}};
assign shiftReg_ce = (if_write & if_write_ce) & internal_full_n;

fifo_w16_d1_S_shiftReg 
#(
    .DATA_WIDTH(DATA_WIDTH),
    .ADDR_WIDTH(ADDR_WIDTH),
    .DEPTH(DEPTH))
U_fifo_w16_d1_S_ram (
    .clk(clk),
    .data(shiftReg_data),
    .ce(shiftReg_ce),
    .a(shiftReg_addr),
    .q(shiftReg_q));

endmodule  



// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module linebuffer_1 (
        ap_start,
        start_full_n,
        ap_ready,
        start_out,
        start_write,
        in_axi_stream_V_value_V,
        in_axi_stream_V_last_V,
        out_stream_V_value_V_din,
        out_stream_V_value_V_full_n,
        out_stream_V_value_V_write,
        ap_clk,
        ap_rst,
        in_axi_stream_V_value_V_ap_vld,
        in_axi_stream_V_value_V_ap_ack,
        in_axi_stream_V_last_V_ap_vld,
        in_axi_stream_V_last_V_ap_ack,
        ap_done,
        ap_idle,
        ap_continue
);


input   ap_start;
input   start_full_n;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] in_axi_stream_V_value_V;
input  [0:0] in_axi_stream_V_last_V;
output  [95:0] out_stream_V_value_V_din;
input   out_stream_V_value_V_full_n;
output   out_stream_V_value_V_write;
input   ap_clk;
input   ap_rst;
input   in_axi_stream_V_value_V_ap_vld;
output   in_axi_stream_V_value_V_ap_ack;
input   in_axi_stream_V_last_V_ap_vld;
output   in_axi_stream_V_last_V_ap_ack;
output   ap_done;
output   ap_idle;
input   ap_continue;

reg    real_start;
reg    real_start_status_reg;
wire    internal_ap_ready;
reg    start_once_reg;
reg    start_control_reg;
wire    linebuffer_Loop_1_pr_U0_ap_start;
wire    linebuffer_Loop_1_pr_U0_start_full_n;
wire    linebuffer_Loop_1_pr_U0_ap_ready;
wire    linebuffer_Loop_1_pr_U0_ap_done;
wire    linebuffer_Loop_1_pr_U0_ap_continue;
wire    linebuffer_Loop_1_pr_U0_ap_idle;
wire    linebuffer_Loop_1_pr_U0_start_out;
wire    linebuffer_Loop_1_pr_U0_start_write;
wire    linebuffer_Loop_1_pr_U0_in_axi_stream_V_value_V_ap_ack;
wire    linebuffer_Loop_1_pr_U0_in_axi_stream_V_last_V_ap_ack;
wire   [15:0] linebuffer_Loop_1_pr_U0_in_stream_V_value_V_din;
wire    linebuffer_Loop_1_pr_U0_in_stream_V_value_V_write;
wire    linebuffer_U0_in_stream_V_value_V_read;
wire   [95:0] linebuffer_U0_out_stream_V_value_V_din;
wire    linebuffer_U0_out_stream_V_value_V_write;
wire    linebuffer_U0_ap_done;
wire    linebuffer_U0_ap_start;
wire    linebuffer_U0_ap_ready;
wire    linebuffer_U0_ap_idle;
wire    linebuffer_U0_ap_continue;
wire    ap_sync_continue;
wire    in_stream_V_value_V_full_n;
wire   [15:0] in_stream_V_value_V_dout;
wire    in_stream_V_value_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_linebuffer_U0_din;
wire    start_for_linebuffer_U0_full_n;
wire   [0:0] start_for_linebuffer_U0_dout;
wire    start_for_linebuffer_U0_empty_n;
wire    linebuffer_U0_start_full_n;
wire    linebuffer_U0_start_write;

// power-on initialization
initial begin
#0 real_start_status_reg = 1'b0;
#0 start_once_reg = 1'b0;
#0 start_control_reg = 1'b0;
end

linebuffer_Loop_1_pr linebuffer_Loop_1_pr_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(linebuffer_Loop_1_pr_U0_ap_start),
    .start_full_n(linebuffer_Loop_1_pr_U0_start_full_n),
    .ap_ready(linebuffer_Loop_1_pr_U0_ap_ready),
    .ap_done(linebuffer_Loop_1_pr_U0_ap_done),
    .ap_continue(linebuffer_Loop_1_pr_U0_ap_continue),
    .ap_idle(linebuffer_Loop_1_pr_U0_ap_idle),
    .start_out(linebuffer_Loop_1_pr_U0_start_out),
    .start_write(linebuffer_Loop_1_pr_U0_start_write),
    .in_axi_stream_V_value_V(in_axi_stream_V_value_V),
    .in_axi_stream_V_value_V_ap_vld(in_axi_stream_V_value_V_ap_vld),
    .in_axi_stream_V_value_V_ap_ack(linebuffer_Loop_1_pr_U0_in_axi_stream_V_value_V_ap_ack),
    .in_axi_stream_V_last_V(in_axi_stream_V_last_V),
    .in_axi_stream_V_last_V_ap_vld(in_axi_stream_V_last_V_ap_vld),
    .in_axi_stream_V_last_V_ap_ack(linebuffer_Loop_1_pr_U0_in_axi_stream_V_last_V_ap_ack),
    .in_stream_V_value_V_din(linebuffer_Loop_1_pr_U0_in_stream_V_value_V_din),
    .in_stream_V_value_V_full_n(in_stream_V_value_V_full_n),
    .in_stream_V_value_V_write(linebuffer_Loop_1_pr_U0_in_stream_V_value_V_write)
);

linebuffer linebuffer_U0(
    .in_stream_V_value_V_dout(in_stream_V_value_V_dout),
    .in_stream_V_value_V_empty_n(in_stream_V_value_V_empty_n),
    .in_stream_V_value_V_read(linebuffer_U0_in_stream_V_value_V_read),
    .out_stream_V_value_V_din(linebuffer_U0_out_stream_V_value_V_din),
    .out_stream_V_value_V_full_n(out_stream_V_value_V_full_n),
    .out_stream_V_value_V_write(linebuffer_U0_out_stream_V_value_V_write),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_done(linebuffer_U0_ap_done),
    .ap_start(linebuffer_U0_ap_start),
    .ap_ready(linebuffer_U0_ap_ready),
    .ap_idle(linebuffer_U0_ap_idle),
    .ap_continue(linebuffer_U0_ap_continue)
);

fifo_w16_d1_S in_stream_V_value_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(linebuffer_Loop_1_pr_U0_in_stream_V_value_V_din),
    .if_full_n(in_stream_V_value_V_full_n),
    .if_write(linebuffer_Loop_1_pr_U0_in_stream_V_value_V_write),
    .if_dout(in_stream_V_value_V_dout),
    .if_empty_n(in_stream_V_value_V_empty_n),
    .if_read(linebuffer_U0_in_stream_V_value_V_read)
);

start_for_linebufeOg start_for_linebufeOg_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_linebuffer_U0_din),
    .if_full_n(start_for_linebuffer_U0_full_n),
    .if_write(linebuffer_Loop_1_pr_U0_start_write),
    .if_dout(start_for_linebuffer_U0_dout),
    .if_empty_n(start_for_linebuffer_U0_empty_n),
    .if_read(linebuffer_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        real_start_status_reg <= 1'b0;
    end else begin
        if ((start_full_n == 1'b1)) begin
            real_start_status_reg <= 1'b0;
        end else if (((start_full_n == 1'b0) & (internal_ap_ready == 1'b1))) begin
            real_start_status_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_control_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & ((internal_ap_ready == 1'b1) | (1'b0 == start_once_reg)))) begin
            start_control_reg <= 1'b1;
        end else if ((1'b1 == start_control_reg)) begin
            start_control_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if ((real_start == 1'b1)) begin
            start_once_reg <= 1'b1;
        end else if ((ap_start == 1'b0)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((real_start_status_reg == 1'b1)) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

assign ap_done = linebuffer_U0_ap_done;

assign ap_idle = (linebuffer_Loop_1_pr_U0_ap_idle & linebuffer_U0_ap_idle);

assign ap_ready = internal_ap_ready;

assign ap_sync_continue = ap_continue;

assign ap_sync_done = linebuffer_U0_ap_done;

assign ap_sync_ready = linebuffer_Loop_1_pr_U0_ap_ready;

assign in_axi_stream_V_last_V_ap_ack = linebuffer_Loop_1_pr_U0_in_axi_stream_V_last_V_ap_ack;

assign in_axi_stream_V_value_V_ap_ack = linebuffer_Loop_1_pr_U0_in_axi_stream_V_value_V_ap_ack;

assign internal_ap_ready = ap_sync_ready;

assign linebuffer_Loop_1_pr_U0_ap_continue = 1'b1;

assign linebuffer_Loop_1_pr_U0_ap_start = real_start;

assign linebuffer_Loop_1_pr_U0_start_full_n = (1'b0 | start_for_linebuffer_U0_full_n);

assign linebuffer_U0_ap_continue = ap_continue;

assign linebuffer_U0_ap_start = start_for_linebuffer_U0_empty_n;

assign linebuffer_U0_start_full_n = 1'b0;

assign linebuffer_U0_start_write = 1'b0;

assign out_stream_V_value_V_din = linebuffer_U0_out_stream_V_value_V_din;

assign out_stream_V_value_V_write = linebuffer_U0_out_stream_V_value_V_write;

assign start_for_linebuffer_U0_din = 1'b1;

assign start_out = real_start;

assign start_write = (ap_start & start_control_reg);

endmodule //linebuffer_1


// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module call (
        in_stream_V_value_V_dout,
        in_stream_V_value_V_empty_n,
        in_stream_V_value_V_read,
        out_stream_V_value_V_din,
        out_stream_V_value_V_full_n,
        out_stream_V_value_V_write,
        ap_clk,
        ap_rst,
        ap_done,
        ap_start,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [15:0] in_stream_V_value_V_dout;
input   in_stream_V_value_V_empty_n;
output   in_stream_V_value_V_read;
output  [95:0] out_stream_V_value_V_din;
input   out_stream_V_value_V_full_n;
output   out_stream_V_value_V_write;
input   ap_clk;
input   ap_rst;
output   ap_done;
input   ap_start;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    call_Loop_LB2D_buf_p_U0_ap_start;
wire    call_Loop_LB2D_buf_p_U0_start_full_n;
wire    call_Loop_LB2D_buf_p_U0_ap_ready;
wire    call_Loop_LB2D_buf_p_U0_ap_done;
wire    call_Loop_LB2D_buf_p_U0_ap_continue;
wire    call_Loop_LB2D_buf_p_U0_ap_idle;
wire    call_Loop_LB2D_buf_p_U0_start_out;
wire    call_Loop_LB2D_buf_p_U0_start_write;
wire    call_Loop_LB2D_buf_p_U0_in_stream_V_value_V_read;
wire   [47:0] call_Loop_LB2D_buf_p_U0_slice_stream_V_value_V_din;
wire    call_Loop_LB2D_buf_p_U0_slice_stream_V_value_V_write;
wire    call_Loop_LB2D_shift_U0_ap_start;
wire    call_Loop_LB2D_shift_U0_ap_done;
wire    call_Loop_LB2D_shift_U0_ap_continue;
wire    call_Loop_LB2D_shift_U0_ap_idle;
wire    call_Loop_LB2D_shift_U0_ap_ready;
wire    call_Loop_LB2D_shift_U0_slice_stream_V_value_V_read;
wire   [95:0] call_Loop_LB2D_shift_U0_out_stream_V_value_V_din;
wire    call_Loop_LB2D_shift_U0_out_stream_V_value_V_write;
wire    ap_sync_continue;
wire    slice_stream_V_value_full_n;
wire   [47:0] slice_stream_V_value_dout;
wire    slice_stream_V_value_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_call_Loop_LB2D_shift_U0_din;
wire    start_for_call_Loop_LB2D_shift_U0_full_n;
wire   [0:0] start_for_call_Loop_LB2D_shift_U0_dout;
wire    start_for_call_Loop_LB2D_shift_U0_empty_n;
wire    call_Loop_LB2D_shift_U0_start_full_n;
wire    call_Loop_LB2D_shift_U0_start_write;

call_Loop_LB2D_buf_p call_Loop_LB2D_buf_p_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_Loop_LB2D_buf_p_U0_ap_start),
    .start_full_n(call_Loop_LB2D_buf_p_U0_start_full_n),
    .ap_ready(call_Loop_LB2D_buf_p_U0_ap_ready),
    .ap_done(call_Loop_LB2D_buf_p_U0_ap_done),
    .ap_continue(call_Loop_LB2D_buf_p_U0_ap_continue),
    .ap_idle(call_Loop_LB2D_buf_p_U0_ap_idle),
    .start_out(call_Loop_LB2D_buf_p_U0_start_out),
    .start_write(call_Loop_LB2D_buf_p_U0_start_write),
    .in_stream_V_value_V_dout(in_stream_V_value_V_dout),
    .in_stream_V_value_V_empty_n(in_stream_V_value_V_empty_n),
    .in_stream_V_value_V_read(call_Loop_LB2D_buf_p_U0_in_stream_V_value_V_read),
    .slice_stream_V_value_V_din(call_Loop_LB2D_buf_p_U0_slice_stream_V_value_V_din),
    .slice_stream_V_value_V_full_n(slice_stream_V_value_full_n),
    .slice_stream_V_value_V_write(call_Loop_LB2D_buf_p_U0_slice_stream_V_value_V_write)
);

call_Loop_LB2D_shift call_Loop_LB2D_shift_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_Loop_LB2D_shift_U0_ap_start),
    .ap_done(call_Loop_LB2D_shift_U0_ap_done),
    .ap_continue(call_Loop_LB2D_shift_U0_ap_continue),
    .ap_idle(call_Loop_LB2D_shift_U0_ap_idle),
    .ap_ready(call_Loop_LB2D_shift_U0_ap_ready),
    .slice_stream_V_value_V_dout(slice_stream_V_value_dout),
    .slice_stream_V_value_V_empty_n(slice_stream_V_value_empty_n),
    .slice_stream_V_value_V_read(call_Loop_LB2D_shift_U0_slice_stream_V_value_V_read),
    .out_stream_V_value_V_din(call_Loop_LB2D_shift_U0_out_stream_V_value_V_din),
    .out_stream_V_value_V_full_n(out_stream_V_value_V_full_n),
    .out_stream_V_value_V_write(call_Loop_LB2D_shift_U0_out_stream_V_value_V_write)
);

fifo_w48_d1_S slice_stream_V_value_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(call_Loop_LB2D_buf_p_U0_slice_stream_V_value_V_din),
    .if_full_n(slice_stream_V_value_full_n),
    .if_write(call_Loop_LB2D_buf_p_U0_slice_stream_V_value_V_write),
    .if_dout(slice_stream_V_value_dout),
    .if_empty_n(slice_stream_V_value_empty_n),
    .if_read(call_Loop_LB2D_shift_U0_slice_stream_V_value_V_read)
);

start_for_call_LodEe start_for_call_LodEe_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_call_Loop_LB2D_shift_U0_din),
    .if_full_n(start_for_call_Loop_LB2D_shift_U0_full_n),
    .if_write(call_Loop_LB2D_buf_p_U0_start_write),
    .if_dout(start_for_call_Loop_LB2D_shift_U0_dout),
    .if_empty_n(start_for_call_Loop_LB2D_shift_U0_empty_n),
    .if_read(call_Loop_LB2D_shift_U0_ap_ready)
);

assign ap_done = call_Loop_LB2D_shift_U0_ap_done;

assign ap_idle = (call_Loop_LB2D_buf_p_U0_ap_idle & call_Loop_LB2D_shift_U0_ap_idle);

assign ap_ready = call_Loop_LB2D_buf_p_U0_ap_ready;

assign ap_sync_continue = ap_continue;

assign ap_sync_done = call_Loop_LB2D_shift_U0_ap_done;

assign ap_sync_ready = call_Loop_LB2D_buf_p_U0_ap_ready;

assign call_Loop_LB2D_buf_p_U0_ap_continue = 1'b1;

assign call_Loop_LB2D_buf_p_U0_ap_start = ap_start;

assign call_Loop_LB2D_buf_p_U0_start_full_n = (1'b0 | start_for_call_Loop_LB2D_shift_U0_full_n);

assign call_Loop_LB2D_shift_U0_ap_continue = ap_continue;

assign call_Loop_LB2D_shift_U0_ap_start = start_for_call_Loop_LB2D_shift_U0_empty_n;

assign call_Loop_LB2D_shift_U0_start_full_n = 1'b0;

assign call_Loop_LB2D_shift_U0_start_write = 1'b0;

assign in_stream_V_value_V_read = call_Loop_LB2D_buf_p_U0_in_stream_V_value_V_read;

assign out_stream_V_value_V_din = call_Loop_LB2D_shift_U0_out_stream_V_value_V_din;

assign out_stream_V_value_V_write = call_Loop_LB2D_shift_U0_out_stream_V_value_V_write;

assign start_for_call_Loop_LB2D_shift_U0_din = 1'b1;

endmodule //call


// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module call_Loop_LB2D_buf_p (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_ready,
        ap_done,
        ap_continue,
        ap_idle,
        start_out,
        start_write,
        in_stream_V_value_V_dout,
        in_stream_V_value_V_empty_n,
        in_stream_V_value_V_read,
        slice_stream_V_value_V_din,
        slice_stream_V_value_V_full_n,
        slice_stream_V_value_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state5 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_ready;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   start_out;
output   start_write;
input  [15:0] in_stream_V_value_V_dout;
input   in_stream_V_value_V_empty_n;
output   in_stream_V_value_V_read;
output  [47:0] slice_stream_V_value_V_din;
input   slice_stream_V_value_V_full_n;
output   slice_stream_V_value_V_write;

reg ap_done;
reg ap_idle;
reg in_stream_V_value_V_read;
reg slice_stream_V_value_V_write;

reg    real_start;
reg    real_start_status_reg;
reg    internal_ap_ready;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    start_once_reg;
reg    start_control_reg;
reg    in_stream_V_value_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0_flag00000000;
reg   [0:0] tmp_4_reg_298;
reg    slice_stream_V_value_V_blk_n;
reg   [0:0] icmp_reg_294;
reg   [63:0] write_idx_1_1_reg_148;
reg   [1:0] col_reg_159;
wire   [0:0] tmp_fu_170_p2;
wire    ap_CS_fsm_state2;
wire   [2:0] row_1_fu_176_p2;
reg   [2:0] row_1_reg_289;
wire   [0:0] icmp_fu_192_p2;
wire   [0:0] tmp_4_fu_198_p2;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_block_state4_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_flag00011001;
wire   [1:0] col_1_fu_204_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [63:0] p_write_idx_1_1_fu_238_p3;
reg   [63:0] p_write_idx_1_1_reg_307;
reg   [0:0] buffer_0_value_V_ad_reg_312;
reg   [0:0] buffer_1_value_V_ad_reg_318;
wire   [0:0] tmp_13_fu_246_p1;
reg   [0:0] tmp_13_reg_324;
wire   [0:0] tmp_14_fu_250_p1;
reg   [0:0] tmp_14_reg_330;
wire   [63:0] write_idx_1_2_fu_279_p2;
wire    ap_CS_fsm_state5;
reg    ap_block_pp0_stage0_flag00011011;
reg    ap_condition_pp0_exit_iter0_state3;
wire   [0:0] buffer_0_value_V_address0;
reg    buffer_0_value_V_ce0;
wire   [15:0] buffer_0_value_V_q0;
wire   [0:0] buffer_0_value_V_address1;
reg    buffer_0_value_V_ce1;
reg    buffer_0_value_V_we1;
wire   [0:0] buffer_1_value_V_address0;
reg    buffer_1_value_V_ce0;
wire   [15:0] buffer_1_value_V_q0;
reg    buffer_1_value_V_ce1;
reg    buffer_1_value_V_we1;
reg   [63:0] write_idx_1_reg_125;
reg    ap_block_state1;
reg   [2:0] row_reg_137;
reg   [63:0] write_idx_1_1_phi_fu_151_p4;
wire   [63:0] col_cast_fu_210_p1;
reg    ap_block_pp0_stage0_flag00001001;
wire   [1:0] tmp_11_fu_182_p4;
wire   [62:0] tmp_12_fu_216_p4;
wire   [0:0] icmp1_fu_226_p2;
wire   [63:0] write_idx_1_3_fu_232_p2;
wire   [15:0] p_Val2_2_1_0_phi_fu_261_p3;
wire   [15:0] p_Val2_2_0_0_phi_fu_254_p3;
reg   [3:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_enable_operation_54;
reg    ap_enable_state4_pp0_iter1_stage0;
reg    ap_enable_operation_36;
reg    ap_enable_state3_pp0_iter0_stage0;
reg    ap_enable_operation_47;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 real_start_status_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 start_once_reg = 1'b0;
#0 start_control_reg = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

call_Loop_LB2D_bubkb #(
    .DataWidth( 16 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
buffer_0_value_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buffer_0_value_V_address0),
    .ce0(buffer_0_value_V_ce0),
    .q0(buffer_0_value_V_q0),
    .address1(buffer_0_value_V_address1),
    .ce1(buffer_0_value_V_ce1),
    .we1(buffer_0_value_V_we1),
    .d1(in_stream_V_value_V_dout)
);

call_Loop_LB2D_bubkb #(
    .DataWidth( 16 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
buffer_1_value_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buffer_1_value_V_address0),
    .ce0(buffer_1_value_V_ce0),
    .q0(buffer_1_value_V_q0),
    .address1(buffer_1_value_V_ad_reg_318),
    .ce1(buffer_1_value_V_ce1),
    .we1(buffer_1_value_V_we1),
    .d1(in_stream_V_value_V_dout)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (tmp_fu_170_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (1'd0 == tmp_fu_170_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((ap_block_pp0_stage0_flag00011011 == 1'b0) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state3 ^ 1'b1);
        end else if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (1'd0 == tmp_fu_170_p2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        real_start_status_reg <= 1'b0;
    end else begin
        if ((start_full_n == 1'b1)) begin
            real_start_status_reg <= 1'b0;
        end else if (((1'b0 == start_full_n) & (1'b1 == internal_ap_ready))) begin
            real_start_status_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_control_reg <= 1'b0;
    end else begin
        if (((1'b1 == real_start) & ((1'b1 == internal_ap_ready) | (1'b0 == start_once_reg)))) begin
            start_control_reg <= 1'b1;
        end else if ((1'b1 == start_control_reg)) begin
            start_control_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if ((1'b1 == real_start)) begin
            start_once_reg <= 1'b1;
        end else if ((1'b0 == ap_start)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == tmp_4_fu_198_p2))) begin
        col_reg_159 <= col_1_fu_204_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd0 == tmp_fu_170_p2))) begin
        col_reg_159 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        row_reg_137 <= row_1_reg_289;
    end else if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == real_start) | (ap_done_reg == 1'b1)))) begin
        row_reg_137 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (tmp_4_reg_298 == 1'd0) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        write_idx_1_1_reg_148 <= p_write_idx_1_1_reg_307;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd0 == tmp_fu_170_p2))) begin
        write_idx_1_1_reg_148 <= write_idx_1_reg_125;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        write_idx_1_reg_125 <= write_idx_1_2_fu_279_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == real_start) | (ap_done_reg == 1'b1)))) begin
        write_idx_1_reg_125 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'd0 == tmp_4_fu_198_p2))) begin
        buffer_0_value_V_ad_reg_312 <= col_cast_fu_210_p1;
        buffer_1_value_V_ad_reg_318 <= col_cast_fu_210_p1;
        tmp_14_reg_330 <= tmp_14_fu_250_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'd0 == tmp_fu_170_p2))) begin
        icmp_reg_294 <= icmp_fu_192_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == tmp_4_fu_198_p2))) begin
        p_write_idx_1_1_reg_307 <= p_write_idx_1_1_fu_238_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        row_1_reg_289 <= row_1_fu_176_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == icmp_reg_294) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'd0 == tmp_4_fu_198_p2))) begin
        tmp_13_reg_324 <= tmp_13_fu_246_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        tmp_4_reg_298 <= tmp_4_fu_198_p2;
    end
end

always @ (*) begin
    if ((tmp_4_fu_198_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_fu_170_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b0 == real_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        buffer_0_value_V_ce0 = 1'b1;
    end else begin
        buffer_0_value_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        buffer_0_value_V_ce1 = 1'b1;
    end else begin
        buffer_0_value_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'd0 == tmp_14_reg_330))) begin
        buffer_0_value_V_we1 = 1'b1;
    end else begin
        buffer_0_value_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        buffer_1_value_V_ce0 = 1'b1;
    end else begin
        buffer_1_value_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        buffer_1_value_V_ce1 = 1'b1;
    end else begin
        buffer_1_value_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (tmp_14_reg_330 == 1'd1))) begin
        buffer_1_value_V_we1 = 1'b1;
    end else begin
        buffer_1_value_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00000000 == 1'b0) & (tmp_4_reg_298 == 1'd0))) begin
        in_stream_V_value_V_blk_n = in_stream_V_value_V_empty_n;
    end else begin
        in_stream_V_value_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (tmp_4_reg_298 == 1'd0) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        in_stream_V_value_V_read = 1'b1;
    end else begin
        in_stream_V_value_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_fu_170_p2 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == real_start_status_reg)) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00000000 == 1'b0) & (1'd0 == icmp_reg_294))) begin
        slice_stream_V_value_V_blk_n = slice_stream_V_value_V_full_n;
    end else begin
        slice_stream_V_value_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == icmp_reg_294) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        slice_stream_V_value_V_write = 1'b1;
    end else begin
        slice_stream_V_value_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00000000 == 1'b0) & (tmp_4_reg_298 == 1'd0))) begin
        write_idx_1_1_phi_fu_151_p4 = p_write_idx_1_1_reg_307;
    end else begin
        write_idx_1_1_phi_fu_151_p4 = write_idx_1_1_reg_148;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == real_start) | (ap_done_reg == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (tmp_fu_170_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (tmp_4_fu_198_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (tmp_4_fu_198_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_pp0 = (1'b1 == ap_block_pp0_stage0_flag00011011);
end

assign ap_block_pp0_stage0_flag00000000 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_flag00001001 = ((1'b1 == ap_enable_reg_pp0_iter1) & (((tmp_4_reg_298 == 1'd0) & (1'b0 == in_stream_V_value_V_empty_n)) | ((1'd0 == icmp_reg_294) & (1'b0 == slice_stream_V_value_V_full_n))));
end

always @ (*) begin
    ap_block_pp0_stage0_flag00011001 = ((1'b1 == ap_enable_reg_pp0_iter1) & (((tmp_4_reg_298 == 1'd0) & (1'b0 == in_stream_V_value_V_empty_n)) | ((1'd0 == icmp_reg_294) & (1'b0 == slice_stream_V_value_V_full_n))));
end

always @ (*) begin
    ap_block_pp0_stage0_flag00011011 = ((1'b1 == ap_enable_reg_pp0_iter1) & (((tmp_4_reg_298 == 1'd0) & (1'b0 == in_stream_V_value_V_empty_n)) | ((1'd0 == icmp_reg_294) & (1'b0 == slice_stream_V_value_V_full_n))));
end

always @ (*) begin
    ap_block_state1 = ((1'b0 == real_start) | (ap_done_reg == 1'b1));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = (((tmp_4_reg_298 == 1'd0) & (1'b0 == in_stream_V_value_V_empty_n)) | ((1'd0 == icmp_reg_294) & (1'b0 == slice_stream_V_value_V_full_n)));
end

always @ (*) begin
    ap_enable_operation_36 = (1'd0 == tmp_4_fu_198_p2);
end

always @ (*) begin
    ap_enable_operation_47 = (tmp_4_reg_298 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_54 = (1'd0 == tmp_14_reg_330);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state3_pp0_iter0_stage0 = ((ap_CS_fsm_pp0_stage0 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_enable_state4_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_CS_fsm_pp0_stage0 == 1'b1));
end

assign ap_ready = internal_ap_ready;

assign buffer_0_value_V_address0 = col_cast_fu_210_p1;

assign buffer_0_value_V_address1 = buffer_0_value_V_ad_reg_312;

assign buffer_1_value_V_address0 = col_cast_fu_210_p1;

assign col_1_fu_204_p2 = (col_reg_159 + 2'd1);

assign col_cast_fu_210_p1 = col_reg_159;

assign icmp1_fu_226_p2 = ((tmp_12_fu_216_p4 != 63'd0) ? 1'b1 : 1'b0);

assign icmp_fu_192_p2 = ((tmp_11_fu_182_p4 == 2'd0) ? 1'b1 : 1'b0);

assign p_Val2_2_0_0_phi_fu_254_p3 = ((tmp_13_reg_324[0:0] === 1'b1) ? buffer_1_value_V_q0 : buffer_0_value_V_q0);

assign p_Val2_2_1_0_phi_fu_261_p3 = ((tmp_13_reg_324[0:0] === 1'b1) ? buffer_0_value_V_q0 : buffer_1_value_V_q0);

assign p_write_idx_1_1_fu_238_p3 = ((icmp1_fu_226_p2[0:0] === 1'b1) ? write_idx_1_3_fu_232_p2 : write_idx_1_1_phi_fu_151_p4);

assign row_1_fu_176_p2 = (row_reg_137 + 3'd1);

assign slice_stream_V_value_V_din = {{{in_stream_V_value_V_dout}, {p_Val2_2_1_0_phi_fu_261_p3}}, {p_Val2_2_0_0_phi_fu_254_p3}};

assign start_out = real_start;

assign start_write = (ap_start & start_control_reg);

assign tmp_11_fu_182_p4 = {{row_reg_137[2:1]}};

assign tmp_12_fu_216_p4 = {{write_idx_1_1_phi_fu_151_p4[63:1]}};

assign tmp_13_fu_246_p1 = p_write_idx_1_1_fu_238_p3[0:0];

assign tmp_14_fu_250_p1 = p_write_idx_1_1_fu_238_p3[0:0];

assign tmp_4_fu_198_p2 = ((col_reg_159 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_fu_170_p2 = ((row_reg_137 == 3'd4) ? 1'b1 : 1'b0);

assign write_idx_1_2_fu_279_p2 = (write_idx_1_1_reg_148 + 64'd1);

assign write_idx_1_3_fu_232_p2 = ($signed(write_idx_1_1_phi_fu_151_p4) + $signed(64'd18446744073709551614));

endmodule //call_Loop_LB2D_buf_p


// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================


`timescale 1 ns / 1 ps

module start_for_linebufeOg_shiftReg (
    clk,
    data,
    ce,
    a,
    q);

parameter DATA_WIDTH = 32'd1;
parameter ADDR_WIDTH = 32'd1;
parameter DEPTH = 32'd2;

input clk;
input [DATA_WIDTH-1:0] data;
input ce;
input [ADDR_WIDTH-1:0] a;
output [DATA_WIDTH-1:0] q;

reg[DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
integer i;

always @ (posedge clk)
    begin
        if (ce)
        begin
            for (i=0;i<DEPTH-1;i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= data;
        end
    end

assign q = SRL_SIG[a];

endmodule

module start_for_linebufeOg (
    clk,
    reset,
    if_empty_n,
    if_read_ce,
    if_read,
    if_dout,
    if_full_n,
    if_write_ce,
    if_write,
    if_din);

parameter MEM_STYLE   = "auto";
parameter DATA_WIDTH  = 32'd1;
parameter ADDR_WIDTH  = 32'd1;
parameter DEPTH       = 32'd2;

input clk;
input reset;
output if_empty_n;
input if_read_ce;
input if_read;
output[DATA_WIDTH - 1:0] if_dout;
output if_full_n;
input if_write_ce;
input if_write;
input[DATA_WIDTH - 1:0] if_din;

wire[ADDR_WIDTH - 1:0] shiftReg_addr ;
wire[DATA_WIDTH - 1:0] shiftReg_data, shiftReg_q;
wire                     shiftReg_ce;
reg[ADDR_WIDTH:0] mOutPtr = {(ADDR_WIDTH+1){1'b1}};
reg internal_empty_n = 0, internal_full_n = 1;

assign if_empty_n = internal_empty_n;
assign if_full_n = internal_full_n;
assign shiftReg_data = if_din;
assign if_dout = shiftReg_q;

always @ (posedge clk) begin
    if (reset == 1'b1)
    begin
        mOutPtr <= ~{ADDR_WIDTH+1{1'b0}};
        internal_empty_n <= 1'b0;
        internal_full_n <= 1'b1;
    end
    else begin
        if (((if_read & if_read_ce) == 1 & internal_empty_n == 1) && 
            ((if_write & if_write_ce) == 0 | internal_full_n == 0))
        begin
            mOutPtr <= mOutPtr - 1;
            if (mOutPtr == 0)
                internal_empty_n <= 1'b0;
            internal_full_n <= 1'b1;
        end 
        else if (((if_read & if_read_ce) == 0 | internal_empty_n == 0) && 
            ((if_write & if_write_ce) == 1 & internal_full_n == 1))
        begin
            mOutPtr <= mOutPtr + 1;
            internal_empty_n <= 1'b1;
            if (mOutPtr == DEPTH - 2)
                internal_full_n <= 1'b0;
        end 
    end
end

assign shiftReg_addr = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0]:{ADDR_WIDTH{1'b0}};
assign shiftReg_ce = (if_write & if_write_ce) & internal_full_n;

start_for_linebufeOg_shiftReg 
#(
    .DATA_WIDTH(DATA_WIDTH),
    .ADDR_WIDTH(ADDR_WIDTH),
    .DEPTH(DEPTH))
U_start_for_linebufeOg_ram (
    .clk(clk),
    .data(shiftReg_data),
    .ce(shiftReg_ce),
    .a(shiftReg_addr),
    .q(shiftReg_q));

endmodule  



// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="hls_target,hls_ip_2017_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.026000,HLS_SYN_LAT=21,HLS_SYN_TPT=22,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1147,HLS_SYN_LUT=1021}" *)

module top (
        hw_input_V_value_V,
        hw_input_V_last_V,
        hw_output_V_value_V,
        hw_output_V_last_V,
        ap_clk,
        ap_rst,
        hw_input_V_value_V_ap_vld,
        hw_input_V_value_V_ap_ack,
        hw_input_V_last_V_ap_vld,
        hw_input_V_last_V_ap_ack,
        hw_output_V_value_V_ap_vld,
        hw_output_V_value_V_ap_ack,
        hw_output_V_last_V_ap_vld,
        hw_output_V_last_V_ap_ack,
        ap_done,
        ap_start,
        ap_ready,
        ap_idle
);


input  [15:0] hw_input_V_value_V;
input  [0:0] hw_input_V_last_V;
output  [15:0] hw_output_V_value_V;
output  [0:0] hw_output_V_last_V;
input   ap_clk;
input   ap_rst;
input   hw_input_V_value_V_ap_vld;
output   hw_input_V_value_V_ap_ack;
input   hw_input_V_last_V_ap_vld;
output   hw_input_V_last_V_ap_ack;
output   hw_output_V_value_V_ap_vld;
input   hw_output_V_value_V_ap_ack;
output   hw_output_V_last_V_ap_vld;
input   hw_output_V_last_V_ap_ack;
output   ap_done;
input   ap_start;
output   ap_ready;
output   ap_idle;

wire    linebuffer_1_U0_ap_start;
wire    linebuffer_1_U0_start_full_n;
wire    linebuffer_1_U0_ap_ready;
wire    linebuffer_1_U0_start_out;
wire    linebuffer_1_U0_start_write;
wire   [95:0] linebuffer_1_U0_out_stream_V_value_V_din;
wire    linebuffer_1_U0_out_stream_V_value_V_write;
wire    linebuffer_1_U0_in_axi_stream_V_value_V_ap_ack;
wire    linebuffer_1_U0_in_axi_stream_V_last_V_ap_ack;
wire    linebuffer_1_U0_ap_done;
wire    linebuffer_1_U0_ap_idle;
wire    linebuffer_1_U0_ap_continue;
wire    Loop_1_proc_U0_ap_start;
wire    Loop_1_proc_U0_ap_done;
wire    Loop_1_proc_U0_ap_continue;
wire    Loop_1_proc_U0_ap_idle;
wire    Loop_1_proc_U0_ap_ready;
wire    Loop_1_proc_U0_p_hw_input_stencil_stream_V_value_V_read;
wire   [15:0] Loop_1_proc_U0_hw_output_V_value_V;
wire    Loop_1_proc_U0_hw_output_V_value_V_ap_vld;
wire   [0:0] Loop_1_proc_U0_hw_output_V_last_V;
wire    Loop_1_proc_U0_hw_output_V_last_V_ap_vld;
wire    ap_sync_continue;
wire    p_hw_input_stencil_st_full_n;
wire   [95:0] p_hw_input_stencil_st_dout;
wire    p_hw_input_stencil_st_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_Loop_1_proc_U0_din;
wire    start_for_Loop_1_proc_U0_full_n;
wire   [0:0] start_for_Loop_1_proc_U0_dout;
wire    start_for_Loop_1_proc_U0_empty_n;
wire    Loop_1_proc_U0_start_full_n;
wire    Loop_1_proc_U0_start_write;

linebuffer_1 linebuffer_1_U0(
    .ap_start(linebuffer_1_U0_ap_start),
    .start_full_n(linebuffer_1_U0_start_full_n),
    .ap_ready(linebuffer_1_U0_ap_ready),
    .start_out(linebuffer_1_U0_start_out),
    .start_write(linebuffer_1_U0_start_write),
    .in_axi_stream_V_value_V(hw_input_V_value_V),
    .in_axi_stream_V_last_V(hw_input_V_last_V),
    .out_stream_V_value_V_din(linebuffer_1_U0_out_stream_V_value_V_din),
    .out_stream_V_value_V_full_n(p_hw_input_stencil_st_full_n),
    .out_stream_V_value_V_write(linebuffer_1_U0_out_stream_V_value_V_write),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_axi_stream_V_value_V_ap_vld(hw_input_V_value_V_ap_vld),
    .in_axi_stream_V_value_V_ap_ack(linebuffer_1_U0_in_axi_stream_V_value_V_ap_ack),
    .in_axi_stream_V_last_V_ap_vld(hw_input_V_last_V_ap_vld),
    .in_axi_stream_V_last_V_ap_ack(linebuffer_1_U0_in_axi_stream_V_last_V_ap_ack),
    .ap_done(linebuffer_1_U0_ap_done),
    .ap_idle(linebuffer_1_U0_ap_idle),
    .ap_continue(linebuffer_1_U0_ap_continue)
);

Loop_1_proc Loop_1_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Loop_1_proc_U0_ap_start),
    .ap_done(Loop_1_proc_U0_ap_done),
    .ap_continue(Loop_1_proc_U0_ap_continue),
    .ap_idle(Loop_1_proc_U0_ap_idle),
    .ap_ready(Loop_1_proc_U0_ap_ready),
    .p_hw_input_stencil_stream_V_value_V_dout(p_hw_input_stencil_st_dout),
    .p_hw_input_stencil_stream_V_value_V_empty_n(p_hw_input_stencil_st_empty_n),
    .p_hw_input_stencil_stream_V_value_V_read(Loop_1_proc_U0_p_hw_input_stencil_stream_V_value_V_read),
    .hw_output_V_value_V(Loop_1_proc_U0_hw_output_V_value_V),
    .hw_output_V_value_V_ap_vld(Loop_1_proc_U0_hw_output_V_value_V_ap_vld),
    .hw_output_V_value_V_ap_ack(hw_output_V_value_V_ap_ack),
    .hw_output_V_last_V(Loop_1_proc_U0_hw_output_V_last_V),
    .hw_output_V_last_V_ap_vld(Loop_1_proc_U0_hw_output_V_last_V_ap_vld),
    .hw_output_V_last_V_ap_ack(hw_output_V_last_V_ap_ack)
);

fifo_w96_d1_S p_hw_input_stencil_st_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(linebuffer_1_U0_out_stream_V_value_V_din),
    .if_full_n(p_hw_input_stencil_st_full_n),
    .if_write(linebuffer_1_U0_out_stream_V_value_V_write),
    .if_dout(p_hw_input_stencil_st_dout),
    .if_empty_n(p_hw_input_stencil_st_empty_n),
    .if_read(Loop_1_proc_U0_p_hw_input_stencil_stream_V_value_V_read)
);

start_for_Loop_1_fYi start_for_Loop_1_fYi_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Loop_1_proc_U0_din),
    .if_full_n(start_for_Loop_1_proc_U0_full_n),
    .if_write(linebuffer_1_U0_start_write),
    .if_dout(start_for_Loop_1_proc_U0_dout),
    .if_empty_n(start_for_Loop_1_proc_U0_empty_n),
    .if_read(Loop_1_proc_U0_ap_ready)
);

assign Loop_1_proc_U0_ap_continue = 1'b1;

assign Loop_1_proc_U0_ap_start = start_for_Loop_1_proc_U0_empty_n;

assign Loop_1_proc_U0_start_full_n = 1'b0;

assign Loop_1_proc_U0_start_write = 1'b0;

assign ap_done = Loop_1_proc_U0_ap_done;

assign ap_idle = (linebuffer_1_U0_ap_idle & Loop_1_proc_U0_ap_idle);

assign ap_ready = linebuffer_1_U0_ap_ready;

assign ap_sync_continue = 1'b1;

assign ap_sync_done = Loop_1_proc_U0_ap_done;

assign ap_sync_ready = linebuffer_1_U0_ap_ready;

assign hw_input_V_last_V_ap_ack = linebuffer_1_U0_in_axi_stream_V_last_V_ap_ack;

assign hw_input_V_value_V_ap_ack = linebuffer_1_U0_in_axi_stream_V_value_V_ap_ack;

assign hw_output_V_last_V = Loop_1_proc_U0_hw_output_V_last_V;

assign hw_output_V_last_V_ap_vld = Loop_1_proc_U0_hw_output_V_last_V_ap_vld;

assign hw_output_V_value_V = Loop_1_proc_U0_hw_output_V_value_V;

assign hw_output_V_value_V_ap_vld = Loop_1_proc_U0_hw_output_V_value_V_ap_vld;

assign linebuffer_1_U0_ap_continue = 1'b1;

assign linebuffer_1_U0_ap_start = ap_start;

assign linebuffer_1_U0_start_full_n = (start_for_Loop_1_proc_U0_full_n | 1'b0);

assign start_for_Loop_1_proc_U0_din = 1'b1;

endmodule //hls_target


// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================


`timescale 1 ns / 1 ps

module start_for_call_LodEe_shiftReg (
    clk,
    data,
    ce,
    a,
    q);

parameter DATA_WIDTH = 32'd1;
parameter ADDR_WIDTH = 32'd1;
parameter DEPTH = 32'd2;

input clk;
input [DATA_WIDTH-1:0] data;
input ce;
input [ADDR_WIDTH-1:0] a;
output [DATA_WIDTH-1:0] q;

reg[DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
integer i;

always @ (posedge clk)
    begin
        if (ce)
        begin
            for (i=0;i<DEPTH-1;i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= data;
        end
    end

assign q = SRL_SIG[a];

endmodule

module start_for_call_LodEe (
    clk,
    reset,
    if_empty_n,
    if_read_ce,
    if_read,
    if_dout,
    if_full_n,
    if_write_ce,
    if_write,
    if_din);

parameter MEM_STYLE   = "auto";
parameter DATA_WIDTH  = 32'd1;
parameter ADDR_WIDTH  = 32'd1;
parameter DEPTH       = 32'd2;

input clk;
input reset;
output if_empty_n;
input if_read_ce;
input if_read;
output[DATA_WIDTH - 1:0] if_dout;
output if_full_n;
input if_write_ce;
input if_write;
input[DATA_WIDTH - 1:0] if_din;

wire[ADDR_WIDTH - 1:0] shiftReg_addr ;
wire[DATA_WIDTH - 1:0] shiftReg_data, shiftReg_q;
wire                     shiftReg_ce;
reg[ADDR_WIDTH:0] mOutPtr = {(ADDR_WIDTH+1){1'b1}};
reg internal_empty_n = 0, internal_full_n = 1;

assign if_empty_n = internal_empty_n;
assign if_full_n = internal_full_n;
assign shiftReg_data = if_din;
assign if_dout = shiftReg_q;

always @ (posedge clk) begin
    if (reset == 1'b1)
    begin
        mOutPtr <= ~{ADDR_WIDTH+1{1'b0}};
        internal_empty_n <= 1'b0;
        internal_full_n <= 1'b1;
    end
    else begin
        if (((if_read & if_read_ce) == 1 & internal_empty_n == 1) && 
            ((if_write & if_write_ce) == 0 | internal_full_n == 0))
        begin
            mOutPtr <= mOutPtr - 1;
            if (mOutPtr == 0)
                internal_empty_n <= 1'b0;
            internal_full_n <= 1'b1;
        end 
        else if (((if_read & if_read_ce) == 0 | internal_empty_n == 0) && 
            ((if_write & if_write_ce) == 1 & internal_full_n == 1))
        begin
            mOutPtr <= mOutPtr + 1;
            internal_empty_n <= 1'b1;
            if (mOutPtr == DEPTH - 2)
                internal_full_n <= 1'b0;
        end 
    end
end

assign shiftReg_addr = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0]:{ADDR_WIDTH{1'b0}};
assign shiftReg_ce = (if_write & if_write_ce) & internal_full_n;

start_for_call_LodEe_shiftReg 
#(
    .DATA_WIDTH(DATA_WIDTH),
    .ADDR_WIDTH(ADDR_WIDTH),
    .DEPTH(DEPTH))
U_start_for_call_LodEe_ram (
    .clk(clk),
    .data(shiftReg_data),
    .ce(shiftReg_ce),
    .a(shiftReg_addr),
    .q(shiftReg_q));

endmodule  



// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module linebuffer_Loop_1_pr (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_ready,
        ap_done,
        ap_continue,
        ap_idle,
        start_out,
        start_write,
        in_axi_stream_V_value_V,
        in_axi_stream_V_value_V_ap_vld,
        in_axi_stream_V_value_V_ap_ack,
        in_axi_stream_V_last_V,
        in_axi_stream_V_last_V_ap_vld,
        in_axi_stream_V_last_V_ap_ack,
        in_stream_V_value_V_din,
        in_stream_V_value_V_full_n,
        in_stream_V_value_V_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state4 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_ready;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   start_out;
output   start_write;
input  [15:0] in_axi_stream_V_value_V;
input   in_axi_stream_V_value_V_ap_vld;
output   in_axi_stream_V_value_V_ap_ack;
input  [0:0] in_axi_stream_V_last_V;
input   in_axi_stream_V_last_V_ap_vld;
output   in_axi_stream_V_last_V_ap_ack;
output  [15:0] in_stream_V_value_V_din;
input   in_stream_V_value_V_full_n;
output   in_stream_V_value_V_write;

reg ap_done;
reg ap_idle;
reg in_axi_stream_V_value_V_ap_ack;
reg in_axi_stream_V_last_V_ap_ack;
reg in_stream_V_value_V_write;

reg    real_start;
reg    real_start_status_reg;
reg    internal_ap_ready;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    start_once_reg;
reg    start_control_reg;
reg    in_axi_stream_V_value_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0_flag00000000;
wire   [0:0] exitcond_flatten_fu_74_p2;
reg    in_axi_stream_V_last_V_blk_n;
reg    in_stream_V_value_V_blk_n;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] exitcond_flatten_reg_90;
reg   [3:0] indvar_flatten_reg_63;
reg    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_flag00011001;
wire   [3:0] indvar_flatten_next_fu_80_p2;
reg   [15:0] tmp_value_V_reg_99;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_flag00011011;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_block_pp0_stage0_flag00001001;
wire    ap_CS_fsm_state4;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 real_start_status_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 start_once_reg = 1'b0;
#0 start_control_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == real_start) | (ap_done_reg == 1'b1)))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((ap_block_pp0_stage0_flag00011011 == 1'b0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state2 ^ 1'b1);
        end else if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == real_start) | (ap_done_reg == 1'b1)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        real_start_status_reg <= 1'b0;
    end else begin
        if ((start_full_n == 1'b1)) begin
            real_start_status_reg <= 1'b0;
        end else if (((1'b0 == start_full_n) & (1'b1 == internal_ap_ready))) begin
            real_start_status_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_control_reg <= 1'b0;
    end else begin
        if (((1'b1 == real_start) & ((1'b1 == internal_ap_ready) | (1'b0 == start_once_reg)))) begin
            start_control_reg <= 1'b1;
        end else if ((1'b1 == start_control_reg)) begin
            start_control_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if ((1'b1 == real_start)) begin
            start_once_reg <= 1'b1;
        end else if ((1'b0 == ap_start)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_fu_74_p2 == 1'd0) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        indvar_flatten_reg_63 <= indvar_flatten_next_fu_80_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == real_start) | (ap_done_reg == 1'b1)))) begin
        indvar_flatten_reg_63 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        exitcond_flatten_reg_90 <= exitcond_flatten_fu_74_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_fu_74_p2 == 1'd0) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        tmp_value_V_reg_99 <= in_axi_stream_V_value_V;
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_74_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b0 == real_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_fu_74_p2 == 1'd0) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        in_axi_stream_V_last_V_ap_ack = 1'b1;
    end else begin
        in_axi_stream_V_last_V_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_flag00000000 == 1'b0) & (exitcond_flatten_fu_74_p2 == 1'd0))) begin
        in_axi_stream_V_last_V_blk_n = in_axi_stream_V_last_V_ap_vld;
    end else begin
        in_axi_stream_V_last_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_fu_74_p2 == 1'd0) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        in_axi_stream_V_value_V_ap_ack = 1'b1;
    end else begin
        in_axi_stream_V_value_V_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_flag00000000 == 1'b0) & (exitcond_flatten_fu_74_p2 == 1'd0))) begin
        in_axi_stream_V_value_V_blk_n = in_axi_stream_V_value_V_ap_vld;
    end else begin
        in_axi_stream_V_value_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00000000 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == exitcond_flatten_reg_90))) begin
        in_stream_V_value_V_blk_n = in_stream_V_value_V_full_n;
    end else begin
        in_stream_V_value_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == exitcond_flatten_reg_90) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        in_stream_V_value_V_write = 1'b1;
    end else begin
        in_stream_V_value_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == real_start_status_reg)) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == real_start) | (ap_done_reg == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (exitcond_flatten_fu_74_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (exitcond_flatten_fu_74_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0_flag00000000 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_flag00001001 = (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_fu_74_p2 == 1'd0) & (1'b0 == in_axi_stream_V_value_V_ap_vld)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == exitcond_flatten_reg_90) & (1'b0 == in_stream_V_value_V_full_n)));
end

always @ (*) begin
    ap_block_pp0_stage0_flag00011001 = (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_fu_74_p2 == 1'd0) & (1'b0 == in_axi_stream_V_value_V_ap_vld)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == exitcond_flatten_reg_90) & (1'b0 == in_stream_V_value_V_full_n)));
end

always @ (*) begin
    ap_block_pp0_stage0_flag00011011 = (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_fu_74_p2 == 1'd0) & (1'b0 == in_axi_stream_V_value_V_ap_vld)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == exitcond_flatten_reg_90) & (1'b0 == in_stream_V_value_V_full_n)));
end

always @ (*) begin
    ap_block_state1 = ((1'b0 == real_start) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = ((exitcond_flatten_fu_74_p2 == 1'd0) & (1'b0 == in_axi_stream_V_value_V_ap_vld));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((1'd0 == exitcond_flatten_reg_90) & (1'b0 == in_stream_V_value_V_full_n));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign exitcond_flatten_fu_74_p2 = ((indvar_flatten_reg_63 == 4'd8) ? 1'b1 : 1'b0);

assign in_stream_V_value_V_din = tmp_value_V_reg_99;

assign indvar_flatten_next_fu_80_p2 = (indvar_flatten_reg_63 + 4'd1);

assign start_out = real_start;

assign start_write = (ap_start & start_control_reg);

endmodule //linebuffer_Loop_1_pr


