---
layout: default
title: Hardware Engineering Portfolio
---

## 01 // CORE COMPETENCIES
* **Digital Systems:** RTL Design (SystemVerilog), Timing Closure, CDC Analysis.
* **Architecture:** Asynchronous Interconnects, NoC Topologies, SNN Hardware.
* **Tools:** Vivado, ModelSim, Efinix Sapphire, GTKWave, \(\LaTeX\), Git.

## 02 // TECHNICAL PROJECTS

<div class="entry">
  <span class="date">FEB 2026</span>
  <h3>ASYNCHRONOUS ELASTIC INTERCONNECT (SNN)</h3>
  <div class="entry-content">
    Developed a Ready/Valid based NoC for sparse spiking data on Efinix FPGAs. Optimized for event-driven traffic to mitigate routing congestion in hardware-accelerated neural networks.
    <ul>
      <li>Implemented distributed FIFO handshake logic in SystemVerilog.</li>
      <li>Synthesis target: Efinix Titanium Ti60.</li>
    </ul>
  </div>
</div>

<div class="entry">
  <span class="date">FEB 2026</span>
  <h3>WORKSHOP: THE PHYSICS OF COMPUTATION</h3>
  <div class="entry-content">
    Authored and delivered a curriculum for 30+ students at UofT. Focused on the transition from CMOS physical layers to sequential state.
    <ul>
      <li>Demonstrated metastability in cross-coupled NOR latches.</li>
      <li>Analyzed propagation delay and \(f_{max}\) constraints in combinational logic.</li>
    </ul>
  </div>
</div>

## 03 // CONTACT & LINKS
* **EMAIL:** [vishwa.eswaran@mail.utoronto.ca](mailto:vishwa.eswaran@mail.utoronto.ca)
* **GITHUB:** [github.com/vishweswar](https://github.com/vishweswar)
* **LINKEDIN:** [linkedin.com/in/vishwaeswaran](https://linkedin.com/in/vishwaeswaran)