{
  "module_name": "amdgpu_psp.h",
  "hash_id": "fdfa729bb462ec0d2b02a67281ee11d7956e47009e0fcd0ab9fe6447b7467fe4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdgpu/amdgpu_psp.h",
  "human_readable_source": " \n#ifndef __AMDGPU_PSP_H__\n#define __AMDGPU_PSP_H__\n\n#include \"amdgpu.h\"\n#include \"psp_gfx_if.h\"\n#include \"ta_xgmi_if.h\"\n#include \"ta_ras_if.h\"\n#include \"ta_rap_if.h\"\n#include \"ta_secureDisplay_if.h\"\n\n#define PSP_FENCE_BUFFER_SIZE\t0x1000\n#define PSP_CMD_BUFFER_SIZE\t0x1000\n#define PSP_1_MEG\t\t0x100000\n#define PSP_TMR_SIZE(adev)\t((adev)->asic_type == CHIP_ALDEBARAN ? 0x800000 : 0x400000)\n#define PSP_TMR_ALIGNMENT\t0x100000\n#define PSP_FW_NAME_LEN\t\t0x24\n\nextern const struct attribute_group amdgpu_flash_attr_group;\n\nenum psp_shared_mem_size {\n\tPSP_ASD_SHARED_MEM_SIZE\t\t\t\t= 0x0,\n\tPSP_XGMI_SHARED_MEM_SIZE\t\t\t= 0x4000,\n\tPSP_RAS_SHARED_MEM_SIZE\t\t\t\t= 0x4000,\n\tPSP_HDCP_SHARED_MEM_SIZE\t\t\t= 0x4000,\n\tPSP_DTM_SHARED_MEM_SIZE\t\t\t\t= 0x4000,\n\tPSP_RAP_SHARED_MEM_SIZE\t\t\t\t= 0x4000,\n\tPSP_SECUREDISPLAY_SHARED_MEM_SIZE\t= 0x4000,\n};\n\nenum ta_type_id {\n\tTA_TYPE_XGMI = 1,\n\tTA_TYPE_RAS,\n\tTA_TYPE_HDCP,\n\tTA_TYPE_DTM,\n\tTA_TYPE_RAP,\n\tTA_TYPE_SECUREDISPLAY,\n\n\tTA_TYPE_MAX_INDEX,\n};\n\nstruct psp_context;\nstruct psp_xgmi_node_info;\nstruct psp_xgmi_topology_info;\nstruct psp_bin_desc;\n\nenum psp_bootloader_cmd {\n\tPSP_BL__LOAD_SYSDRV\t\t= 0x10000,\n\tPSP_BL__LOAD_SOSDRV\t\t= 0x20000,\n\tPSP_BL__LOAD_KEY_DATABASE\t= 0x80000,\n\tPSP_BL__LOAD_SOCDRV             = 0xB0000,\n\tPSP_BL__LOAD_DBGDRV             = 0xC0000,\n\tPSP_BL__LOAD_INTFDRV\t\t= 0xD0000,\n\tPSP_BL__LOAD_RASDRV\t\t    = 0xE0000,\n\tPSP_BL__DRAM_LONG_TRAIN\t\t= 0x100000,\n\tPSP_BL__DRAM_SHORT_TRAIN\t= 0x200000,\n\tPSP_BL__LOAD_TOS_SPL_TABLE\t= 0x10000000,\n};\n\nenum psp_ring_type {\n\tPSP_RING_TYPE__INVALID = 0,\n\t \n\tPSP_RING_TYPE__UM = 1,  \n\tPSP_RING_TYPE__KM = 2   \n};\n\nstruct psp_ring {\n\tenum psp_ring_type\t\tring_type;\n\tstruct psp_gfx_rb_frame\t\t*ring_mem;\n\tuint64_t\t\t\tring_mem_mc_addr;\n\tvoid\t\t\t\t*ring_mem_handle;\n\tuint32_t\t\t\tring_size;\n\tuint32_t\t\t\tring_wptr;\n};\n\n \nenum psp_reg_prog_id {\n\tPSP_REG_IH_RB_CNTL        = 0,   \n\tPSP_REG_IH_RB_CNTL_RING1  = 1,   \n\tPSP_REG_IH_RB_CNTL_RING2  = 2,   \n\tPSP_REG_LAST\n};\n\nstruct psp_funcs {\n\tint (*init_microcode)(struct psp_context *psp);\n\tint (*wait_for_bootloader)(struct psp_context *psp);\n\tint (*bootloader_load_kdb)(struct psp_context *psp);\n\tint (*bootloader_load_spl)(struct psp_context *psp);\n\tint (*bootloader_load_sysdrv)(struct psp_context *psp);\n\tint (*bootloader_load_soc_drv)(struct psp_context *psp);\n\tint (*bootloader_load_intf_drv)(struct psp_context *psp);\n\tint (*bootloader_load_dbg_drv)(struct psp_context *psp);\n\tint (*bootloader_load_ras_drv)(struct psp_context *psp);\n\tint (*bootloader_load_sos)(struct psp_context *psp);\n\tint (*ring_create)(struct psp_context *psp,\n\t\t\t   enum psp_ring_type ring_type);\n\tint (*ring_stop)(struct psp_context *psp,\n\t\t\t    enum psp_ring_type ring_type);\n\tint (*ring_destroy)(struct psp_context *psp,\n\t\t\t    enum psp_ring_type ring_type);\n\tbool (*smu_reload_quirk)(struct psp_context *psp);\n\tint (*mode1_reset)(struct psp_context *psp);\n\tint (*mem_training)(struct psp_context *psp, uint32_t ops);\n\tuint32_t (*ring_get_wptr)(struct psp_context *psp);\n\tvoid (*ring_set_wptr)(struct psp_context *psp, uint32_t value);\n\tint (*load_usbc_pd_fw)(struct psp_context *psp, uint64_t fw_pri_mc_addr);\n\tint (*read_usbc_pd_fw)(struct psp_context *psp, uint32_t *fw_ver);\n\tint (*update_spirom)(struct psp_context *psp, uint64_t fw_pri_mc_addr);\n\tint (*vbflash_stat)(struct psp_context *psp);\n\tint (*fatal_error_recovery_quirk)(struct psp_context *psp);\n};\n\nstruct ta_funcs {\n\tint (*fn_ta_initialize)(struct psp_context *psp);\n\tint (*fn_ta_invoke)(struct psp_context *psp, uint32_t ta_cmd_id);\n\tint (*fn_ta_terminate)(struct psp_context *psp);\n};\n\n#define AMDGPU_XGMI_MAX_CONNECTED_NODES\t\t64\nstruct psp_xgmi_node_info {\n\tuint64_t\t\t\t\tnode_id;\n\tuint8_t\t\t\t\t\tnum_hops;\n\tuint8_t\t\t\t\t\tis_sharing_enabled;\n\tenum ta_xgmi_assigned_sdma_engine\tsdma_engine;\n\tuint8_t\t\t\t\t\tnum_links;\n};\n\nstruct psp_xgmi_topology_info {\n\tuint32_t\t\t\tnum_nodes;\n\tstruct psp_xgmi_node_info\tnodes[AMDGPU_XGMI_MAX_CONNECTED_NODES];\n};\n\nstruct psp_bin_desc {\n\tuint32_t fw_version;\n\tuint32_t feature_version;\n\tuint32_t size_bytes;\n\tuint8_t *start_addr;\n};\n\nstruct ta_mem_context {\n\tstruct amdgpu_bo\t\t*shared_bo;\n\tuint64_t\t\tshared_mc_addr;\n\tvoid\t\t\t*shared_buf;\n\tenum psp_shared_mem_size\tshared_mem_size;\n};\n\nstruct ta_context {\n\tbool\t\t\tinitialized;\n\tuint32_t\t\tsession_id;\n\tuint32_t\t\tresp_status;\n\tstruct ta_mem_context\tmem_context;\n\tstruct psp_bin_desc\t\tbin_desc;\n\tenum psp_gfx_cmd_id\t\tta_load_type;\n\tenum ta_type_id\t\tta_type;\n};\n\nstruct ta_cp_context {\n\tstruct ta_context\t\tcontext;\n\tstruct mutex\t\t\tmutex;\n};\n\nstruct psp_xgmi_context {\n\tstruct ta_context\t\tcontext;\n\tstruct psp_xgmi_topology_info\ttop_info;\n\tbool\t\t\t\tsupports_extended_data;\n};\n\nstruct psp_ras_context {\n\tstruct ta_context\t\tcontext;\n\tstruct amdgpu_ras\t\t*ras;\n};\n\n#define MEM_TRAIN_SYSTEM_SIGNATURE\t\t0x54534942\n#define GDDR6_MEM_TRAINING_DATA_SIZE_IN_BYTES\t0x1000\n#define GDDR6_MEM_TRAINING_OFFSET\t\t0x8000\n \n#define GDDR6_MEM_TRAINING_ENCROACHED_SIZE\t0x2000000\n\nenum psp_memory_training_init_flag {\n\tPSP_MEM_TRAIN_NOT_SUPPORT\t= 0x0,\n\tPSP_MEM_TRAIN_SUPPORT\t\t= 0x1,\n\tPSP_MEM_TRAIN_INIT_FAILED\t= 0x2,\n\tPSP_MEM_TRAIN_RESERVE_SUCCESS\t= 0x4,\n\tPSP_MEM_TRAIN_INIT_SUCCESS\t= 0x8,\n};\n\nenum psp_memory_training_ops {\n\tPSP_MEM_TRAIN_SEND_LONG_MSG\t= 0x1,\n\tPSP_MEM_TRAIN_SAVE\t\t= 0x2,\n\tPSP_MEM_TRAIN_RESTORE\t\t= 0x4,\n\tPSP_MEM_TRAIN_SEND_SHORT_MSG\t= 0x8,\n\tPSP_MEM_TRAIN_COLD_BOOT\t\t= PSP_MEM_TRAIN_SEND_LONG_MSG,\n\tPSP_MEM_TRAIN_RESUME\t\t= PSP_MEM_TRAIN_SEND_SHORT_MSG,\n};\n\nstruct psp_memory_training_context {\n\t \n\tu64 train_data_size;\n\t \n\tvoid *sys_cache;\n\n\t \n\tu64 p2c_train_data_offset;\n\n\t \n\tu64 c2p_train_data_offset;\n\tstruct amdgpu_bo *c2p_bo;\n\n\tenum psp_memory_training_init_flag init;\n\tu32 training_cnt;\n\tbool enable_mem_training;\n};\n\n \n#define PSP_RUNTIME_DB_SIZE_IN_BYTES\t\t0x10000\n#define PSP_RUNTIME_DB_OFFSET\t\t\t0x100000\n#define PSP_RUNTIME_DB_COOKIE_ID\t\t0x0ed5\n#define PSP_RUNTIME_DB_VER_1\t\t\t0x0100\n#define PSP_RUNTIME_DB_DIAG_ENTRY_MAX_COUNT\t0x40\n\nenum psp_runtime_entry_type {\n\tPSP_RUNTIME_ENTRY_TYPE_INVALID\t\t= 0x0,\n\tPSP_RUNTIME_ENTRY_TYPE_TEST\t\t= 0x1,\n\tPSP_RUNTIME_ENTRY_TYPE_MGPU_COMMON\t= 0x2,   \n\tPSP_RUNTIME_ENTRY_TYPE_MGPU_WAFL\t= 0x3,   \n\tPSP_RUNTIME_ENTRY_TYPE_MGPU_XGMI\t= 0x4,   \n\tPSP_RUNTIME_ENTRY_TYPE_BOOT_CONFIG\t= 0x5,   \n\tPSP_RUNTIME_ENTRY_TYPE_PPTABLE_ERR_STATUS = 0x6,  \n};\n\n \nstruct psp_runtime_data_header {\n\t \n\tuint16_t cookie;\n\t \n\tuint16_t version;\n};\n\n \nstruct psp_runtime_entry {\n\t \n\tuint32_t entry_type;\n\t \n\tuint16_t offset;\n\t \n\tuint16_t size;\n};\n\n \nstruct psp_runtime_data_directory {\n\t \n\tuint16_t\t\t\tentry_count;\n\t \n\tstruct psp_runtime_entry\tentry_list[PSP_RUNTIME_DB_DIAG_ENTRY_MAX_COUNT];\n};\n\n \nenum psp_runtime_boot_cfg_feature {\n\tBOOT_CFG_FEATURE_GECC                       = 0x1,\n\tBOOT_CFG_FEATURE_TWO_STAGE_DRAM_TRAINING    = 0x2,\n};\n\n \nenum psp_runtime_scpm_authentication {\n\tSCPM_DISABLE                     = 0x0,\n\tSCPM_ENABLE                      = 0x1,\n\tSCPM_ENABLE_WITH_SCPM_ERR        = 0x2,\n};\n\n \nstruct psp_runtime_boot_cfg_entry {\n\tuint32_t boot_cfg_bitmask;\n\tuint32_t reserved;\n};\n\n \nstruct psp_runtime_scpm_entry {\n\tenum psp_runtime_scpm_authentication scpm_status;\n};\n\nstruct psp_context {\n\tstruct amdgpu_device\t\t*adev;\n\tstruct psp_ring\t\t\tkm_ring;\n\tstruct psp_gfx_cmd_resp\t\t*cmd;\n\n\tconst struct psp_funcs\t\t*funcs;\n\tconst struct ta_funcs\t\t*ta_funcs;\n\n\t \n\tstruct amdgpu_bo\t\t*fw_pri_bo;\n\tuint64_t\t\t\tfw_pri_mc_addr;\n\tvoid\t\t\t\t*fw_pri_buf;\n\n\t \n\tconst struct firmware\t\t*sos_fw;\n\tstruct psp_bin_desc\t\tsys;\n\tstruct psp_bin_desc\t\tsos;\n\tstruct psp_bin_desc\t\ttoc;\n\tstruct psp_bin_desc\t\tkdb;\n\tstruct psp_bin_desc\t\tspl;\n\tstruct psp_bin_desc\t\trl;\n\tstruct psp_bin_desc\t\tsoc_drv;\n\tstruct psp_bin_desc\t\tintf_drv;\n\tstruct psp_bin_desc\t\tdbg_drv;\n\tstruct psp_bin_desc\t\tras_drv;\n\n\t \n\tstruct amdgpu_bo\t\t*tmr_bo;\n\tuint64_t\t\t\ttmr_mc_addr;\n\n\t \n\tconst struct firmware\t\t*asd_fw;\n\n\t \n\tconst struct firmware\t\t*toc_fw;\n\n\t \n\tconst struct firmware\t\t*cap_fw;\n\n\t \n\tstruct amdgpu_bo\t\t*fence_buf_bo;\n\tuint64_t\t\t\tfence_buf_mc_addr;\n\tvoid\t\t\t\t*fence_buf;\n\n\t \n\tstruct amdgpu_bo\t\t*cmd_buf_bo;\n\tuint64_t\t\t\tcmd_buf_mc_addr;\n\tstruct psp_gfx_cmd_resp\t\t*cmd_buf_mem;\n\n\t \n\tatomic_t\t\t\tfence_value;\n\t \n\tbool\t\t\t\tautoload_supported;\n\t \n\tbool\t\t\t\tpmfw_centralized_cstate_management;\n\n\t \n\tconst struct firmware\t\t*ta_fw;\n\tuint32_t\t\t\tta_fw_version;\n\n\tuint32_t\t\t\tcap_fw_version;\n\tuint32_t\t\t\tcap_feature_version;\n\tuint32_t\t\t\tcap_ucode_size;\n\n\tstruct ta_context\t\tasd_context;\n\tstruct psp_xgmi_context\t\txgmi_context;\n\tstruct psp_ras_context\t\tras_context;\n\tstruct ta_cp_context\t\thdcp_context;\n\tstruct ta_cp_context\t\tdtm_context;\n\tstruct ta_cp_context\t\trap_context;\n\tstruct ta_cp_context\t\tsecuredisplay_context;\n\tstruct mutex\t\t\tmutex;\n\tstruct psp_memory_training_context mem_train_ctx;\n\n\tuint32_t\t\t\tboot_cfg_bitmask;\n\n\t \n\tbool\t\t\t\tsup_pd_fw_up;\n\tbool\t\t\t\tsup_ifwi_up;\n\n\tchar\t\t\t\t*vbflash_tmp_buf;\n\tsize_t\t\t\t\tvbflash_image_size;\n\tbool\t\t\t\tvbflash_done;\n};\n\nstruct amdgpu_psp_funcs {\n\tbool (*check_fw_loading_status)(struct amdgpu_device *adev,\n\t\t\t\t\tenum AMDGPU_UCODE_ID);\n};\n\n\n#define psp_ring_create(psp, type) (psp)->funcs->ring_create((psp), (type))\n#define psp_ring_stop(psp, type) (psp)->funcs->ring_stop((psp), (type))\n#define psp_ring_destroy(psp, type) ((psp)->funcs->ring_destroy((psp), (type)))\n#define psp_init_microcode(psp) \\\n\t\t((psp)->funcs->init_microcode ? (psp)->funcs->init_microcode((psp)) : 0)\n#define psp_bootloader_load_kdb(psp) \\\n\t\t((psp)->funcs->bootloader_load_kdb ? (psp)->funcs->bootloader_load_kdb((psp)) : 0)\n#define psp_bootloader_load_spl(psp) \\\n\t\t((psp)->funcs->bootloader_load_spl ? (psp)->funcs->bootloader_load_spl((psp)) : 0)\n#define psp_bootloader_load_sysdrv(psp) \\\n\t\t((psp)->funcs->bootloader_load_sysdrv ? (psp)->funcs->bootloader_load_sysdrv((psp)) : 0)\n#define psp_bootloader_load_soc_drv(psp) \\\n\t\t((psp)->funcs->bootloader_load_soc_drv ? (psp)->funcs->bootloader_load_soc_drv((psp)) : 0)\n#define psp_bootloader_load_intf_drv(psp) \\\n\t\t((psp)->funcs->bootloader_load_intf_drv ? (psp)->funcs->bootloader_load_intf_drv((psp)) : 0)\n#define psp_bootloader_load_dbg_drv(psp) \\\n\t\t((psp)->funcs->bootloader_load_dbg_drv ? (psp)->funcs->bootloader_load_dbg_drv((psp)) : 0)\n#define psp_bootloader_load_ras_drv(psp) \\\n\t\t((psp)->funcs->bootloader_load_ras_drv ? \\\n\t\t(psp)->funcs->bootloader_load_ras_drv((psp)) : 0)\n#define psp_bootloader_load_sos(psp) \\\n\t\t((psp)->funcs->bootloader_load_sos ? (psp)->funcs->bootloader_load_sos((psp)) : 0)\n#define psp_smu_reload_quirk(psp) \\\n\t\t((psp)->funcs->smu_reload_quirk ? (psp)->funcs->smu_reload_quirk((psp)) : false)\n#define psp_mode1_reset(psp) \\\n\t\t((psp)->funcs->mode1_reset ? (psp)->funcs->mode1_reset((psp)) : false)\n#define psp_mem_training(psp, ops) \\\n\t((psp)->funcs->mem_training ? (psp)->funcs->mem_training((psp), (ops)) : 0)\n\n#define psp_ring_get_wptr(psp) (psp)->funcs->ring_get_wptr((psp))\n#define psp_ring_set_wptr(psp, value) (psp)->funcs->ring_set_wptr((psp), (value))\n\n#define psp_load_usbc_pd_fw(psp, fw_pri_mc_addr) \\\n\t((psp)->funcs->load_usbc_pd_fw ? \\\n\t(psp)->funcs->load_usbc_pd_fw((psp), (fw_pri_mc_addr)) : -EINVAL)\n\n#define psp_read_usbc_pd_fw(psp, fw_ver) \\\n\t((psp)->funcs->read_usbc_pd_fw ? \\\n\t(psp)->funcs->read_usbc_pd_fw((psp), fw_ver) : -EINVAL)\n\n#define psp_update_spirom(psp, fw_pri_mc_addr) \\\n\t((psp)->funcs->update_spirom ? \\\n\t(psp)->funcs->update_spirom((psp), fw_pri_mc_addr) : -EINVAL)\n\n#define psp_vbflash_status(psp) \\\n\t((psp)->funcs->vbflash_stat ? \\\n\t(psp)->funcs->vbflash_stat((psp)) : -EINVAL)\n\n#define psp_fatal_error_recovery_quirk(psp) \\\n\t((psp)->funcs->fatal_error_recovery_quirk ? \\\n\t(psp)->funcs->fatal_error_recovery_quirk((psp)) : 0)\n\nextern const struct amd_ip_funcs psp_ip_funcs;\n\nextern const struct amdgpu_ip_block_version psp_v3_1_ip_block;\nextern const struct amdgpu_ip_block_version psp_v10_0_ip_block;\nextern const struct amdgpu_ip_block_version psp_v11_0_ip_block;\nextern const struct amdgpu_ip_block_version psp_v11_0_8_ip_block;\nextern const struct amdgpu_ip_block_version psp_v12_0_ip_block;\nextern const struct amdgpu_ip_block_version psp_v13_0_ip_block;\nextern const struct amdgpu_ip_block_version psp_v13_0_4_ip_block;\n\nextern int psp_wait_for(struct psp_context *psp, uint32_t reg_index,\n\t\t\tuint32_t field_val, uint32_t mask, bool check_changed);\nextern int psp_wait_for_spirom_update(struct psp_context *psp, uint32_t reg_index,\n\t\t\tuint32_t field_val, uint32_t mask, uint32_t msec_timeout);\n\nint psp_execute_ip_fw_load(struct psp_context *psp,\n\t\t\t   struct amdgpu_firmware_info *ucode);\n\nint psp_gpu_reset(struct amdgpu_device *adev);\n\nint psp_ta_init_shared_buf(struct psp_context *psp,\n\t\t\t\t  struct ta_mem_context *mem_ctx);\nvoid psp_ta_free_shared_buf(struct ta_mem_context *mem_ctx);\nint psp_ta_unload(struct psp_context *psp, struct ta_context *context);\nint psp_ta_load(struct psp_context *psp, struct ta_context *context);\nint psp_ta_invoke(struct psp_context *psp,\n\t\t\tuint32_t ta_cmd_id,\n\t\t\tstruct ta_context *context);\n\nint psp_xgmi_initialize(struct psp_context *psp, bool set_extended_data, bool load_ta);\nint psp_xgmi_terminate(struct psp_context *psp);\nint psp_xgmi_invoke(struct psp_context *psp, uint32_t ta_cmd_id);\nint psp_xgmi_get_hive_id(struct psp_context *psp, uint64_t *hive_id);\nint psp_xgmi_get_node_id(struct psp_context *psp, uint64_t *node_id);\nint psp_xgmi_get_topology_info(struct psp_context *psp,\n\t\t\t       int number_devices,\n\t\t\t       struct psp_xgmi_topology_info *topology,\n\t\t\t       bool get_extended_data);\nint psp_xgmi_set_topology_info(struct psp_context *psp,\n\t\t\t       int number_devices,\n\t\t\t       struct psp_xgmi_topology_info *topology);\nint psp_ras_initialize(struct psp_context *psp);\nint psp_ras_invoke(struct psp_context *psp, uint32_t ta_cmd_id);\nint psp_ras_enable_features(struct psp_context *psp,\n\t\tunion ta_ras_cmd_input *info, bool enable);\nint psp_ras_trigger_error(struct psp_context *psp,\n\t\t\t  struct ta_ras_trigger_error_input *info, uint32_t instance_mask);\nint psp_ras_terminate(struct psp_context *psp);\n\nint psp_hdcp_invoke(struct psp_context *psp, uint32_t ta_cmd_id);\nint psp_dtm_invoke(struct psp_context *psp, uint32_t ta_cmd_id);\nint psp_rap_invoke(struct psp_context *psp, uint32_t ta_cmd_id, enum ta_rap_status *status);\nint psp_securedisplay_invoke(struct psp_context *psp, uint32_t ta_cmd_id);\n\nint psp_rlc_autoload_start(struct psp_context *psp);\n\nint psp_reg_program(struct psp_context *psp, enum psp_reg_prog_id reg,\n\t\tuint32_t value);\nint psp_ring_cmd_submit(struct psp_context *psp,\n\t\t\tuint64_t cmd_buf_mc_addr,\n\t\t\tuint64_t fence_mc_addr,\n\t\t\tint index);\nint psp_init_asd_microcode(struct psp_context *psp,\n\t\t\t   const char *chip_name);\nint psp_init_toc_microcode(struct psp_context *psp,\n\t\t\t   const char *chip_name);\nint psp_init_sos_microcode(struct psp_context *psp,\n\t\t\t   const char *chip_name);\nint psp_init_ta_microcode(struct psp_context *psp,\n\t\t\t  const char *chip_name);\nint psp_init_cap_microcode(struct psp_context *psp,\n\t\t\t  const char *chip_name);\nint psp_get_fw_attestation_records_addr(struct psp_context *psp,\n\t\t\t\t\tuint64_t *output_ptr);\n\nint psp_load_fw_list(struct psp_context *psp,\n\t\t     struct amdgpu_firmware_info **ucode_list, int ucode_count);\nvoid psp_copy_fw(struct psp_context *psp, uint8_t *start_addr, uint32_t bin_size);\n\nint psp_spatial_partition(struct psp_context *psp, int mode);\n\nint is_psp_fw_valid(struct psp_bin_desc bin);\n\nint amdgpu_psp_wait_for_bootloader(struct amdgpu_device *adev);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}