// Seed: 2321209966
module module_0 (
    input wand id_0,
    output uwire id_1,
    input wor id_2,
    output wire id_3,
    output supply0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input uwire id_7,
    input tri1 id_8,
    input tri0 id_9,
    input tri1 id_10,
    output wand id_11
);
endmodule
module module_1 #(
    parameter id_0 = 32'd60,
    parameter id_2 = 32'd14
) (
    inout tri0 _id_0,
    input tri id_1,
    input supply1 _id_2,
    input supply1 id_3,
    output uwire id_4,
    input wire id_5,
    input tri1 id_6
);
  logic [7:0] id_8;
  logic [7:0][1 : id_0] id_9;
  assign id_9[id_2] = id_6;
  wire  id_10;
  logic id_11 = -1;
  wire  id_12;
  assign id_8[-1] = id_6;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5,
      id_6,
      id_5,
      id_1,
      id_6,
      id_3,
      id_4
  );
endmodule
