#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Apr  7 03:10:00 2024
# Process ID: 33476
# Current directory: C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.runs/impl_1
# Command line: vivado.exe -log click_display.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source click_display.tcl -notrace
# Log file: C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.runs/impl_1/click_display.vdi
# Journal file: C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source click_display.tcl -notrace
Command: link_design -top click_display -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.srcs/constrs_1/imports/EE2026/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.srcs/constrs_1/imports/EE2026/Basys3_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.srcs/constrs_1/imports/EE2026/Basys3_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.srcs/constrs_1/imports/EE2026/Basys3_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.srcs/constrs_1/imports/EE2026/Basys3_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.srcs/constrs_1/imports/EE2026/Basys3_Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.srcs/constrs_1/imports/EE2026/Basys3_Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.srcs/constrs_1/imports/EE2026/Basys3_Master.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.srcs/constrs_1/imports/EE2026/Basys3_Master.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[2]'. [C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.srcs/constrs_1/imports/EE2026/Basys3_Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.srcs/constrs_1/imports/EE2026/Basys3_Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[3]'. [C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.srcs/constrs_1/imports/EE2026/Basys3_Master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.srcs/constrs_1/imports/EE2026/Basys3_Master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[4]'. [C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.srcs/constrs_1/imports/EE2026/Basys3_Master.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.srcs/constrs_1/imports/EE2026/Basys3_Master.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[5]'. [C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.srcs/constrs_1/imports/EE2026/Basys3_Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.srcs/constrs_1/imports/EE2026/Basys3_Master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[6]'. [C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.srcs/constrs_1/imports/EE2026/Basys3_Master.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.srcs/constrs_1/imports/EE2026/Basys3_Master.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[7]'. [C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.srcs/constrs_1/imports/EE2026/Basys3_Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.srcs/constrs_1/imports/EE2026/Basys3_Master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.srcs/constrs_1/imports/EE2026/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

7 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 599.789 ; gain = 350.492
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.708 . Memory (MB): peak = 601.055 ; gain = 1.266

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 7cabc29f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1124.273 ; gain = 522.957

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1238c2b1f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1124.273 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 141de8802

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1124.273 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14201cbb7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1124.273 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 12 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14201cbb7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1124.273 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1a0d562a1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1124.273 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 13309b0df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1124.273 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1124.273 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 13309b0df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1124.273 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.954 | TNS=-9726.926 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 10
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 13da97aeb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1348.762 ; gain = 0.000
Ending Power Optimization Task | Checksum: 13da97aeb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1348.762 ; gain = 224.488

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 50ba6d15

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1348.762 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 50ba6d15

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1348.762 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1348.762 ; gain = 748.973
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1348.762 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.runs/impl_1/click_display_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file click_display_drc_opted.rpt -pb click_display_drc_opted.pb -rpx click_display_drc_opted.rpx
Command: report_drc -file click_display_drc_opted.rpt -pb click_display_drc_opted.pb -rpx click_display_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.runs/impl_1/click_display_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[10] (net: coa/rom/ADDRARDADDR[7]) which is driven by a register (vga/h_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[10] (net: coa/rom/ADDRARDADDR[7]) which is driven by a register (vga/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[10] (net: coa/rom/ADDRARDADDR[7]) which is driven by a register (vga/h_count_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[10] (net: coa/rom/ADDRARDADDR[7]) which is driven by a register (vga/h_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[10] (net: coa/rom/ADDRARDADDR[7]) which is driven by a register (vga/h_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[10] (net: coa/rom/ADDRARDADDR[7]) which is driven by a register (vga/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[11] (net: coa/rom/ADDRARDADDR[8]) which is driven by a register (vga/h_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[11] (net: coa/rom/ADDRARDADDR[8]) which is driven by a register (vga/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[11] (net: coa/rom/ADDRARDADDR[8]) which is driven by a register (vga/h_count_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[11] (net: coa/rom/ADDRARDADDR[8]) which is driven by a register (vga/h_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[11] (net: coa/rom/ADDRARDADDR[8]) which is driven by a register (vga/h_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[11] (net: coa/rom/ADDRARDADDR[8]) which is driven by a register (vga/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[11] (net: coa/rom/ADDRARDADDR[8]) which is driven by a register (vga/h_count_reg_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[13] (net: coa/rom/ADDRARDADDR[9]) which is driven by a register (vga/h_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[13] (net: coa/rom/ADDRARDADDR[9]) which is driven by a register (vga/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[13] (net: coa/rom/ADDRARDADDR[9]) which is driven by a register (vga/h_count_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[13] (net: coa/rom/ADDRARDADDR[9]) which is driven by a register (vga/h_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[13] (net: coa/rom/ADDRARDADDR[9]) which is driven by a register (vga/h_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[13] (net: coa/rom/ADDRARDADDR[9]) which is driven by a register (vga/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[13] (net: coa/rom/ADDRARDADDR[9]) which is driven by a register (vga/h_count_reg_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1348.762 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4abb37e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1348.762 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1348.762 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'vga/h_count_next[9]_i_2' is driving clock pin of 20 registers. This could lead to large hold time violations. First few involved registers are:
	vga/h_count_next_reg[7] {FDCE}
	vga/h_count_next_reg[8] {FDCE}
	vga/h_count_next_reg[5] {FDCE}
	vga/h_count_next_reg[3] {FDCE}
	vga/h_count_next_reg[6] {FDCE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1106d2e23

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1348.762 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 162ee5893

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1348.762 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 162ee5893

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1348.762 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 162ee5893

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1348.762 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ae885005

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1348.762 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1348.762 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 119574d9b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1348.762 ; gain = 0.000
Phase 2 Global Placement | Checksum: 50b92a89

Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1348.762 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 50b92a89

Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1348.762 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1871341de

Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1348.762 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10fd14b9e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1348.762 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10fd14b9e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1348.762 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 10fd14b9e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1348.762 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 135850e5b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1348.762 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 15dc41746

Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1348.762 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1a8dc8efd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1348.762 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1a8dc8efd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1348.762 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1acf7a4f2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 1348.762 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1acf7a4f2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 1348.762 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 235694331

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 235694331

Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 1348.762 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-19.007. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 213157e2c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 1348.762 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 213157e2c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 1348.762 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 213157e2c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 1348.762 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 213157e2c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 1348.762 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1b8daf631

Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 1348.762 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b8daf631

Time (s): cpu = 00:00:31 ; elapsed = 00:00:58 . Memory (MB): peak = 1348.762 ; gain = 0.000
Ending Placer Task | Checksum: 116f9ba52

Time (s): cpu = 00:00:31 ; elapsed = 00:00:58 . Memory (MB): peak = 1348.762 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 32 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:59 . Memory (MB): peak = 1348.762 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1348.762 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.runs/impl_1/click_display_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file click_display_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1348.762 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file click_display_utilization_placed.rpt -pb click_display_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1348.762 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file click_display_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1348.762 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c35d1968 ConstDB: 0 ShapeSum: 539ca0ea RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10c0c822b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1348.762 ; gain = 0.000
Post Restoration Checksum: NetGraph: 9af6d08b NumContArr: 7115b1a0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10c0c822b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1348.762 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10c0c822b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1355.176 ; gain = 6.414

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10c0c822b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1355.176 ; gain = 6.414
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fd9169c7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1382.090 ; gain = 33.328
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-18.578| TNS=-15263.551| WHS=-0.141 | THS=-56.426|

Phase 2 Router Initialization | Checksum: 198f04e63

Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1420.418 ; gain = 71.656

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1caf6e81a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1420.418 ; gain = 71.656

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3565
 Number of Nodes with overlaps = 520
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-20.224| TNS=-44789.074| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: fd60d616

Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1420.418 ; gain = 71.656

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1044
 Number of Nodes with overlaps = 353
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-19.922| TNS=-44199.090| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f84fccb9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1420.418 ; gain = 71.656

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 977
 Number of Nodes with overlaps = 294
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-20.018| TNS=-44359.406| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 23304dda1

Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1420.418 ; gain = 71.656
Phase 4 Rip-up And Reroute | Checksum: 23304dda1

Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1420.418 ; gain = 71.656

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 202f97c8b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1420.418 ; gain = 71.656
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-19.843| TNS=-44029.840| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1606f5f28

Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1420.418 ; gain = 71.656

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1606f5f28

Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1420.418 ; gain = 71.656
Phase 5 Delay and Skew Optimization | Checksum: 1606f5f28

Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1420.418 ; gain = 71.656

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1307c3a5f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1420.418 ; gain = 71.656
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-19.838| TNS=-43942.719| WHS=0.054  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1307c3a5f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1420.418 ; gain = 71.656
Phase 6 Post Hold Fix | Checksum: 1307c3a5f

Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1420.418 ; gain = 71.656

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.17946 %
  Global Horizontal Routing Utilization  = 6.68011 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 66.6667%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: b72f31d0

Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1420.418 ; gain = 71.656

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: b72f31d0

Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1420.418 ; gain = 71.656

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 62d31f1e

Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1420.418 ; gain = 71.656

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-19.838| TNS=-43942.719| WHS=0.054  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 62d31f1e

Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1420.418 ; gain = 71.656
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1420.418 ; gain = 71.656

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 33 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 1420.418 ; gain = 71.656
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1420.418 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.runs/impl_1/click_display_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1420.418 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file click_display_drc_routed.rpt -pb click_display_drc_routed.pb -rpx click_display_drc_routed.rpx
Command: report_drc -file click_display_drc_routed.rpt -pb click_display_drc_routed.pb -rpx click_display_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.runs/impl_1/click_display_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file click_display_methodology_drc_routed.rpt -pb click_display_methodology_drc_routed.pb -rpx click_display_methodology_drc_routed.rpx
Command: report_methodology -file click_display_methodology_drc_routed.rpt -pb click_display_methodology_drc_routed.pb -rpx click_display_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/86131/Downloads/EE2026/integrated_project v3.0.xpr/integrated_project/integrated_project.runs/impl_1/click_display_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1432.520 ; gain = 12.102
INFO: [runtcl-4] Executing : report_power -file click_display_power_routed.rpt -pb click_display_power_summary_routed.pb -rpx click_display_power_routed.rpx
Command: report_power -file click_display_power_routed.rpt -pb click_display_power_summary_routed.pb -rpx click_display_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
87 Infos, 34 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file click_display_route_status.rpt -pb click_display_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file click_display_timing_summary_routed.rpt -pb click_display_timing_summary_routed.pb -rpx click_display_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file click_display_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file click_display_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file click_display_bus_skew_routed.rpt -pb click_display_bus_skew_routed.pb -rpx click_display_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force click_display.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP ca/is_chess1 input ca/is_chess1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ca/is_chess1 input ca/is_chess1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ca/is_chess2 input ca/is_chess2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ca/is_chess2 input ca/is_chess2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ra/is_chess1 input ra/is_chess1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ra/is_chess1 input ra/is_chess1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ra/is_chess2 input ra/is_chess2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ra/is_chess2 input ra/is_chess2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ca/is_chess1 output ca/is_chess1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ra/is_chess1 output ra/is_chess1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ca/is_chess1 multiplier stage ca/is_chess1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ra/is_chess1 multiplier stage ra/is_chess1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net pclk/cdr/data_reg[7]_i_1_n_0 is a gated clock net sourced by a combinational pin pclk/cdr/data_reg[7]_i_1/O, cell pclk/cdr/data_reg[7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pclk2/cdr2/data_reg[7]_i_1__0_n_0 is a gated clock net sourced by a combinational pin pclk2/cdr2/data_reg[7]_i_1__0/O, cell pclk2/cdr2/data_reg[7]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vga/rgb_reg is a gated clock net sourced by a combinational pin vga/h_count_next[9]_i_2/O, cell vga/h_count_next[9]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT vga/h_count_next[9]_i_2 is driving clock pin of 20 cells. This could lead to large hold time violations. First few involved cells are:
    vga/h_count_next_reg[0] {FDCE}
    vga/h_count_next_reg[1] {FDCE}
    vga/h_count_next_reg[2] {FDCE}
    vga/h_count_next_reg[3] {FDCE}
    vga/h_count_next_reg[4] {FDCE}
    vga/h_count_next_reg[5] {FDCE}
    vga/h_count_next_reg[6] {FDCE}
    vga/h_count_next_reg[7] {FDCE}
    vga/h_count_next_reg[8] {FDCE}
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[10] (net: coa/rom/ADDRARDADDR[7]) which is driven by a register (vga/h_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[10] (net: coa/rom/ADDRARDADDR[7]) which is driven by a register (vga/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[10] (net: coa/rom/ADDRARDADDR[7]) which is driven by a register (vga/h_count_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[10] (net: coa/rom/ADDRARDADDR[7]) which is driven by a register (vga/h_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[10] (net: coa/rom/ADDRARDADDR[7]) which is driven by a register (vga/h_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[10] (net: coa/rom/ADDRARDADDR[7]) which is driven by a register (vga/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[11] (net: coa/rom/ADDRARDADDR[8]) which is driven by a register (vga/h_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[11] (net: coa/rom/ADDRARDADDR[8]) which is driven by a register (vga/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[11] (net: coa/rom/ADDRARDADDR[8]) which is driven by a register (vga/h_count_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[11] (net: coa/rom/ADDRARDADDR[8]) which is driven by a register (vga/h_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[11] (net: coa/rom/ADDRARDADDR[8]) which is driven by a register (vga/h_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[11] (net: coa/rom/ADDRARDADDR[8]) which is driven by a register (vga/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[11] (net: coa/rom/ADDRARDADDR[8]) which is driven by a register (vga/h_count_reg_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[13] (net: coa/rom/ADDRARDADDR[9]) which is driven by a register (vga/h_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[13] (net: coa/rom/ADDRARDADDR[9]) which is driven by a register (vga/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[13] (net: coa/rom/ADDRARDADDR[9]) which is driven by a register (vga/h_count_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[13] (net: coa/rom/ADDRARDADDR[9]) which is driven by a register (vga/h_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[13] (net: coa/rom/ADDRARDADDR[9]) which is driven by a register (vga/h_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[13] (net: coa/rom/ADDRARDADDR[9]) which is driven by a register (vga/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 coa/rom/addr_reg_reg has an input control pin coa/rom/addr_reg_reg/ADDRARDADDR[13] (net: coa/rom/ADDRARDADDR[9]) which is driven by a register (vga/h_count_reg_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 37 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 9044640 bits.
Writing bitstream ./click_display.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 71 Warnings, 11 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1930.996 ; gain = 447.414
INFO: [Common 17-206] Exiting Vivado at Sun Apr  7 03:13:19 2024...
