Info: Generated by version: 21.1 build 169
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/fpga.prj/components/slavereg_comp/slavereg_comp.ip --synthesis=VERILOG --output-directory=/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/fpga.prj/components/slavereg_comp/slavereg_comp --family="Arria 10" --part=10AX115N2F40E2LG
Info: slavereg_comp: "Transforming system: slavereg_comp"
Info: slavereg_comp: "Naming system components in system: slavereg_comp"
Info: slavereg_comp: "Processing generation queue"
Info: slavereg_comp: "Generating: slavereg_comp"
Info: slavereg_comp: "Generating: slavereg_comp_internal"
Info: slavereg_comp: Done "slavereg_comp" with 2 modules, 205 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/fpga.prj/components/slavereg_comp/slavereg_comp.ip --synthesis=VERILOG --ipxact --output-directory=/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/fpga.prj/components/slavereg_comp/slavereg_comp --family="Arria 10" --part=10AX115N2F40E2LG
Info: Finished: IP-XACT
