; Register constraints (not finalised)
; A -- hard accumulator reg
; x -- hard X reg
; y -- hard Y reg
; h -- all hard regs
; r -- general regs
; S -- stack reg

(include "constraints.md")
(include "predicates.md")

(define_insn "movqi"
  [(set (match_operand:QI 0 "nonimmediate_operand"
	  "=A,x,y,A,A,x,y,A,r,x,r,y,r,A,m,x,m,y,m")
	(match_operand:QI 1 "general_operand"
	  " I,I,I,x,y,A,A,r,A,r,x,r,y,m,A,m,x,m,y"))]
  ""
  "@
  lda #%1
  ldx #%1
  ldy #%1
  txa
  tya
  tax
  tay
  lda %1
  sta %0
  ldx %1
  stx %0
  ldy %1
  sty %0
  lda %1
  sta %0
  ldx %1
  stx %1
  ldy %1
  sty %1")

(define_insn "movhi"
  [(set (match_operand:HI 0 "movhi_dst_operand"	"=h,A,j,h,m,A,r")
	(match_operand:HI 1 "movhi_src_operand"	 "J,j,A,r,A,m,r"))]
  ""
{
  switch (which_alternative)
    {
    case 0:
      switch (REGNO (operands[0]))
        {
	case ACC_REGNUM: return "lda #>%1\;sta ah\;lda #<%1";
	case X_REGNUM: return "ldx #>%1\;stx xh\;ldx #<%1";
	case Y_REGNUM: return "ldy #>%1\;sty yh\;ldx #<%1";
	default: gcc_unreachable ();
	}
      break;
    
    case 1:
      switch (REGNO (operands[1]))
        {
	case X_REGNUM: return "lda xh\;sta ah\;txa";
	case Y_REGNUM: return "lda yh\;sta ah\;tya";
	default: gcc_unreachable ();
	}
      break;
    
    case 2:
      switch (REGNO (operands[0]))
        {
	case X_REGNUM: return "ldx ah\;stx xh\;tax";
	case Y_REGNUM: return "ldy ah\;sty yh\;tay";
	default: gcc_unreachable ();
	}
      break;
    
    case 3:
      switch (REGNO (operands[0]))
        {
	case ACC_REGNUM: return "lda %h1\;sta ah\;lda %1";
	case X_REGNUM: return "ldx %h1\;stx xh\;ldx %1";
	case Y_REGNUM: return "ldy %h1\;sty yh\;ldy %1";
	default: gcc_unreachable ();
	}
      break;
    
    case 4:
      return "sta %0\;pha\;lda ah\;sta %0+1\;pla";
    
    case 5:
      return "lda %1+1\;sta ah\;lda %1";
    
    case 6:
      return "pha\;lda %1\;sta %0\;lda %h1\;sta %h0\;pla";
    
    default:
      gcc_unreachable ();
    }
  
  return "";
})

(define_insn "addhi3"
  [(set (match_operand:HI 0 "reg_or_acc_operand"	 "=r,r")
	(plus:HI (match_operand:HI 1 "reg_or_acc_operand" "r,r")
		 (match_operand:HI 2 "nonmemory_operand"  "r,J")))]
  ""
  "@
  pha\;lda %1\;clc\;adc %2\;sta %0\;lda %h1\;adc %h2\;sta %h0\;pla
  pha\;lda %1\;clc\;adc #<%2\;sta %0\;lda %h1\;adc #>%2\;sta %h0\;pla")

(define_expand "reload_inhi"
  [(parallel [(match_operand:HI 0 "register_operand" "=r")
	      (match_operand:HI 1 "general_operand" "mi")
	      (match_operand:QI 2 "register_operand" "=&h")])]
  ""
{
  HOST_WIDE_INT regno = REGNO (operands[0]);

  if (GET_CODE (operands[1]) == CONST_INT)
    {
      HOST_WIDE_INT lo = INTVAL (operands[1]) & 255;
      HOST_WIDE_INT hi = (INTVAL (operands[1]) >> 8) & 255;
      
      emit_insn (gen_movqi (operands[2], gen_int_mode (lo, QImode)));
      emit_insn (gen_movqi (gen_rtx_REG (QImode, regno), operands[2]));
      emit_insn (gen_movqi (operands[2], gen_int_mode (hi, QImode)));
      emit_insn (gen_movqi (gen_rtx_REG (QImode, regno + 1), operands[2]));
    }
  else
    {
      rtx hibyte;
      
      emit_insn (gen_movqi (operands[2], gen_lowpart (QImode, operands[1])));
      emit_insn (gen_movqi (gen_rtx_REG (QImode, regno), operands[2]));
      hibyte = adjust_address (operands[1], QImode, 1);
      emit_insn (gen_movqi (operands[2], hibyte));
      emit_insn (gen_movqi (gen_rtx_REG (QImode, regno + 1), operands[2]));
    }

  DONE;
})

(define_expand "reload_outhi"
  [(parallel [(match_operand:HI 0 "memory_operand" "=m")
	      (match_operand:HI 1 "register_operand" "r")
	      (match_operand:QI 2 "register_operand" "=&h")])]
  ""
{
  HOST_WIDE_INT regno = REGNO (operands[1]);
  rtx hibyte;

  emit_insn (gen_movqi (operands[2], gen_rtx_REG (QImode, regno)));
  emit_insn (gen_movqi (gen_lowpart (QImode, operands[0]), operands[2]));
  hibyte = adjust_address (operands[0], QImode, 1);
  emit_insn (gen_movqi (operands[2], gen_rtx_REG (QImode, regno + 1)));
  emit_insn (gen_movqi (hibyte, operands[2]));

  DONE;
})

(define_expand "reload_outhi_acc"
  [(parallel [(match_operand:HI 0 "memory_operand" "=m")
	      (match_operand:HI 1 "register_operand" "r")
	      (match_operand:QI 2 "register_operand" "=&h")])]
  ""
{
  fprintf (stderr, "operands[0] =\n");
  debug_rtx (operands[0]);
  fprintf (stderr, "operands[1] =\n");
  debug_rtx (operands[1]);
  fprintf (stderr, "operands[2] =\n");
  debug_rtx (operands[2]);

  DONE;
})

(define_insn "addqi3"
  [(set (match_operand:QI 0 "register_operand"		"=A,A,A,A,x,y,A,x,y")
	(plus:QI (match_operand:QI 1 "register_operand"	"%0,0,0,0,0,0,0,0,0")
		 (match_operand:QI 2 "general_operand"	" r,m,K,I,K,K,M,L,L")))]
  ""
  "clc\;adc %2
   clc\;adc %2
   inc a
   clc\;adc #%2
   inx
   iny
   sec\;sbc #%2
   dex
   dey")

(define_insn "subqi3"
  [(set (match_operand:QI 0 "register_operand"		 "=A,A")
	(minus:QI (match_operand:QI 1 "register_operand" " 0,0")
		  (match_operand:QI 2 "memory_operand"	 " r,m")))]
  ""
  "sec\;sbc %2
   sec\;sbc %2")

(define_insn "andqi3"
  [(set (match_operand:QI 0 "register_operand"		"=A,A,A")
	(and:QI (match_operand:QI 1 "register_operand"	" 0,0,0")
		(match_operand:QI 2 "memory_operand"	" r,m,I")))]
  ""
  "and %2
   and %2
   and #%2")

(define_insn "iorqi3"
  [(set (match_operand:QI 0 "register_operand"		"=A,A,A")
	(ior:QI (match_operand:QI 1 "register_operand"	" 0,0,0")
		(match_operand:QI 2 "memory_operand"	" r,m,I")))]
  ""
  "ora %2
   ora %2
   ora #%2")

(define_insn "xorqi3"
  [(set (match_operand:QI 0 "register_operand"		"=A,A,A")
	(xor:QI (match_operand:QI 1 "register_operand"	" 0,0,0")
		(match_operand:QI 2 "memory_operand"	" r,m,I")))]
  ""
  "eor %2
   eor %2
   eor #%2")

(define_insn "ashlqi3"
  [(set (match_operand:QI 0 "register_operand"		  "=A")
	(ashift:QI (match_operand:QI 1 "register_operand" " 0")
		   (const_int 1)))]
  ""
  "asl")

(define_insn "lshrqi3"
  [(set (match_operand:QI 0 "register_operand"		    "=A")
	(ashiftrt:QI (match_operand:QI 1 "register_operand" " 0")
		     (const_int 1)))]
  ""
  "lsr")

(define_insn "one_cmplqi2"
  [(set (match_operand:QI 0 "register_operand"		  "=A")
	(match_operand:QI 1 "register_operand"		  " 0"))]
  ""
  "eor #$ff")

(define_insn "indirect_jump"
  [(set (pc)
	(match_operand:HI 0 "general_operand" "A,r"))]
  ""
  "@
  pha\;lda ah\;pha\;php\;rti
  jmp (%0)")

(define_insn "jump"
  [(set (pc)
	(label_ref (match_operand 0 "" "")))]
  ""
  "jmp %0")

(define_insn "cbranchqi4"
  [(set (pc) (if_then_else
	       (match_operator 0 "comparison_operator"
		 [(match_operand:QI 1 "register_operand"	"")
		  (match_operand:QI 2 "immediate_operand"	"")])
	       (label_ref (match_operand 3 "" ""))
	       (pc)))]
  "1"
  "cmp foo\;bxx %3")

(define_insn "nop"
  [(const_int 0)]
  ""
  "nop")

(define_insn "call"
  [(call (match_operand 0 "memory_operand" "")
  	 (match_operand 1 "general_operand" ""))]
  ""
  "jsr %0")

(define_insn "call_value"
  [(set (match_operand 0 "accumulator_operand" "")
        (call (match_operand 1 "memory_operand" "")
  	      (match_operand 2 "general_operand" "")))]
  ""
  "jsr %1")

(define_insn "return"
  [(return)]
  ""
  "rts")
