/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.10
Build    : 0.8.44
Hash     : 4d0c7ee
Date     : Oct 22 2023
Type     : Engineering
Log Time   : Mon Oct 23 04:36:46 2023 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 28
# Timing Graph Levels: 48

#Path 1
Startpoint: ar_dddd[4].Q[0] (dffre at (47,33) clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.C[22].D[0] (dffre at (47,33) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (8,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
ar_dddd[4].C[0] (dffre at (47,33))                                                   0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
ar_dddd[4].Q[0] (dffre at (47,33)) [clock-to-output]                                 0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$22685$li023_li023.in[1] (.names at (47,33))                                     0.000     0.874
| (primitive '.names' combinational delay)                                           0.017     0.892
$abc$22685$li023_li023.out[0] (.names at (47,33))                                    0.000     0.892
| (intra 'clb' routing)                                                              0.000     0.892
$auto$maccmap.cc:114:fulladd$391.C[22].D[0] (dffre at (47,33))                       0.000     0.892
data arrival time                                                                              0.892

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (8,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
$auto$maccmap.cc:114:fulladd$391.C[22].C[0] (dffre at (47,33))                       0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.892
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.141


#Path 2
Startpoint: ai_dddd[0].Q[0] (dffre at (48,29) clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$720.C[22].D[0] (dffre at (48,29) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (8,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
ai_dddd[0].C[0] (dffre at (48,29))                                                   0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
ai_dddd[0].Q[0] (dffre at (48,29)) [clock-to-output]                                 0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$22685$li044_li044.in[5] (.names at (48,29))                                     0.000     0.874
| (primitive '.names' combinational delay)                                           0.017     0.892
$abc$22685$li044_li044.out[0] (.names at (48,29))                                    0.000     0.892
| (intra 'clb' routing)                                                              0.000     0.892
$auto$maccmap.cc:114:fulladd$720.C[22].D[0] (dffre at (48,29))                       0.000     0.892
data arrival time                                                                              0.892

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (8,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
$auto$maccmap.cc:114:fulladd$720.C[22].C[0] (dffre at (48,29))                       0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.892
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.141


#Path 3
Startpoint: ar_ddd[8].Q[0] (dffre at (49,34) clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.B[0].a[8] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Path Type : hold

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.779     0.779
| (inter-block routing:global net)                                                                       0.000     0.779
| (intra 'clb' routing)                                                                                  0.000     0.779
ar_ddd[8].C[0] (dffre at (49,34))                                                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                            0.029     0.808
ar_ddd[8].Q[0] (dffre at (49,34)) [clock-to-output]                                                      0.000     0.808
| (intra 'clb' routing)                                                                                  0.000     0.808
| (OPIN:1019073 side: (TOP,) (49,34))                                                                    0.000     0.808
| (CHANX:2290273 L4 length:4 (49,34)->(46,34))                                                           0.119     0.927
| (IPIN:975266 side: (TOP,) (46,34))                                                                     0.101     1.028
| (intra 'dsp' routing)                                                                                  0.000     1.028
$auto$maccmap.cc:114:fulladd$391.B[0].a[8] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                         0.000     1.028
data arrival time                                                                                                  1.028

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.779     0.779
| (inter-block routing:global net)                                                                       0.000     0.779
| (intra 'dsp' routing)                                                                                  0.000     0.779
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.779
clock uncertainty                                                                                        0.000     0.779
cell hold time                                                                                           0.074     0.853
data required time                                                                                                 0.853
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.853
data arrival time                                                                                                  1.028
------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                        0.174


#Path 4
Startpoint: bi_d[11].Q[0] (dffre at (56,34) clocked by clk)
Endpoint  : mult0[0].b[11] (RS_DSP_MULT_REGIN_REGOUT at (59,32) clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (8,1))                                              0.000     0.000
| (intra 'io' routing)                                                      0.779     0.779
| (inter-block routing:global net)                                          0.000     0.779
| (intra 'clb' routing)                                                     0.000     0.779
bi_d[11].C[0] (dffre at (56,34))                                            0.000     0.779
| (primitive 'dffre' Tcq_min)                                               0.029     0.808
bi_d[11].Q[0] (dffre at (56,34)) [clock-to-output]                          0.000     0.808
| (intra 'clb' routing)                                                     0.000     0.808
| (OPIN:1019832 side: (TOP,) (56,34))                                       0.000     0.808
| (CHANX:2290904 L4 length:4 (56,34)->(59,34))                              0.119     0.927
| (IPIN:978923 side: (TOP,) (59,34))                                        0.101     1.028
| (intra 'dsp' routing)                                                     0.000     1.028
mult0[0].b[11] (RS_DSP_MULT_REGIN_REGOUT at (59,32))                        0.000     1.028
data arrival time                                                                     1.028

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (8,1))                                              0.000     0.000
| (intra 'io' routing)                                                      0.779     0.779
| (inter-block routing:global net)                                          0.000     0.779
| (intra 'dsp' routing)                                                     0.000     0.779
mult0[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (59,32))                       0.000     0.779
clock uncertainty                                                           0.000     0.779
cell hold time                                                              0.070     0.849
data required time                                                                    0.849
-------------------------------------------------------------------------------------------
data required time                                                                   -0.849
data arrival time                                                                     1.028
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.179


#Path 5
Startpoint: ai_dddd[17].Q[0] (dffre at (48,27) clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$720.C[35].D[0] (dffre at (48,27) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (8,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
ai_dddd[17].C[0] (dffre at (48,27))                                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
ai_dddd[17].Q[0] (dffre at (48,27)) [clock-to-output]                                0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$22685$li057_li057.in[3] (.names at (48,27))                                     0.000     0.874
| (primitive '.names' combinational delay)                                           0.065     0.939
$abc$22685$li057_li057.out[0] (.names at (48,27))                                    0.000     0.939
| (intra 'clb' routing)                                                              0.000     0.939
$auto$maccmap.cc:114:fulladd$720.C[35].D[0] (dffre at (48,27))                       0.000     0.939
data arrival time                                                                              0.939

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (8,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
$auto$maccmap.cc:114:fulladd$720.C[35].C[0] (dffre at (48,27))                       0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.939
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.188


#Path 6
Startpoint: ai_dd[13].Q[0] (dffre at (51,27) clocked by clk)
Endpoint  : ai_ddd[13].D[0] (dffre at (51,27) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_dd[13].C[0] (dffre at (51,27))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ai_dd[13].Q[0] (dffre at (51,27)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li117_li117.in[0] (.names at (51,27))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.065     0.939
$abc$22685$li117_li117.out[0] (.names at (51,27))                       0.000     0.939
| (intra 'clb' routing)                                                 0.000     0.939
ai_ddd[13].D[0] (dffre at (51,27))                                      0.000     0.939
data arrival time                                                                 0.939

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_ddd[13].C[0] (dffre at (51,27))                                      0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.939
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.188


#Path 7
Startpoint: br_dd[9].Q[0] (dffre at (54,32) clocked by clk)
Endpoint  : br_ddd[9].D[0] (dffre at (54,32) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_dd[9].C[0] (dffre at (54,32))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
br_dd[9].Q[0] (dffre at (54,32)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li323_li323.in[0] (.names at (54,32))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.065     0.939
$abc$22685$li323_li323.out[0] (.names at (54,32))                       0.000     0.939
| (intra 'clb' routing)                                                 0.000     0.939
br_ddd[9].D[0] (dffre at (54,32))                                       0.000     0.939
data arrival time                                                                 0.939

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_ddd[9].C[0] (dffre at (54,32))                                       0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.939
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.188


#Path 8
Startpoint: ai_ddd[13].Q[0] (dffre at (51,27) clocked by clk)
Endpoint  : ai_dddd[13].D[0] (dffre at (51,27) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_ddd[13].C[0] (dffre at (51,27))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ai_ddd[13].Q[0] (dffre at (51,27)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li137_li137.in[0] (.names at (51,27))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.065     0.939
$abc$22685$li137_li137.out[0] (.names at (51,27))                       0.000     0.939
| (intra 'clb' routing)                                                 0.000     0.939
ai_dddd[13].D[0] (dffre at (51,27))                                     0.000     0.939
data arrival time                                                                 0.939

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_dddd[13].C[0] (dffre at (51,27))                                     0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.939
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.188


#Path 9
Startpoint: br_dd[10].Q[0] (dffre at (54,31) clocked by clk)
Endpoint  : br_ddd[10].D[0] (dffre at (54,31) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_dd[10].C[0] (dffre at (54,31))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
br_dd[10].Q[0] (dffre at (54,31)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li324_li324.in[0] (.names at (54,31))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.065     0.939
$abc$22685$li324_li324.out[0] (.names at (54,31))                       0.000     0.939
| (intra 'clb' routing)                                                 0.000     0.939
br_ddd[10].D[0] (dffre at (54,31))                                      0.000     0.939
data arrival time                                                                 0.939

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_ddd[10].C[0] (dffre at (54,31))                                      0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.939
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.188


#Path 10
Startpoint: commonr2[19].Q[0] (dffre at (45,32) clocked by clk)
Endpoint  : pr[19].D[0] (dffre at (45,32) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
commonr2[19].C[0] (dffre at (45,32))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
commonr2[19].Q[0] (dffre at (45,32)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li468_li468.in[2] (.names at (45,32))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.065     0.939
$abc$22685$li468_li468.out[0] (.names at (45,32))                       0.000     0.939
| (intra 'clb' routing)                                                 0.000     0.939
pr[19].D[0] (dffre at (45,32))                                          0.000     0.939
data arrival time                                                                 0.939

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
pr[19].C[0] (dffre at (45,32))                                          0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.939
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.188


#Path 11
Startpoint: br_dd[12].Q[0] (dffre at (51,34) clocked by clk)
Endpoint  : br_ddd[12].D[0] (dffre at (51,34) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_dd[12].C[0] (dffre at (51,34))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
br_dd[12].Q[0] (dffre at (51,34)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li326_li326.in[0] (.names at (51,34))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.065     0.939
$abc$22685$li326_li326.out[0] (.names at (51,34))                       0.000     0.939
| (intra 'clb' routing)                                                 0.000     0.939
br_ddd[12].D[0] (dffre at (51,34))                                      0.000     0.939
data arrival time                                                                 0.939

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_ddd[12].C[0] (dffre at (51,34))                                      0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.939
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.188


#Path 12
Startpoint: ar_d[6].Q[0] (dffre at (49,34) clocked by clk)
Endpoint  : ar_dd[6].D[0] (dffre at (49,34) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_d[6].C[0] (dffre at (49,34))                                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ar_d[6].Q[0] (dffre at (49,34)) [clock-to-output]                       0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li170_li170.in[0] (.names at (49,34))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.065     0.939
$abc$22685$li170_li170.out[0] (.names at (49,34))                       0.000     0.939
| (intra 'clb' routing)                                                 0.000     0.939
ar_dd[6].D[0] (dffre at (49,34))                                        0.000     0.939
data arrival time                                                                 0.939

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_dd[6].C[0] (dffre at (49,34))                                        0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.939
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.188


#Path 13
Startpoint: br_dd[13].Q[0] (dffre at (54,31) clocked by clk)
Endpoint  : br_ddd[13].D[0] (dffre at (54,31) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_dd[13].C[0] (dffre at (54,31))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
br_dd[13].Q[0] (dffre at (54,31)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li327_li327.in[0] (.names at (54,31))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.065     0.939
$abc$22685$li327_li327.out[0] (.names at (54,31))                       0.000     0.939
| (intra 'clb' routing)                                                 0.000     0.939
br_ddd[13].D[0] (dffre at (54,31))                                      0.000     0.939
data arrival time                                                                 0.939

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_ddd[13].C[0] (dffre at (54,31))                                      0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.939
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.188


#Path 14
Startpoint: br_dd[14].Q[0] (dffre at (54,33) clocked by clk)
Endpoint  : br_ddd[14].D[0] (dffre at (54,33) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_dd[14].C[0] (dffre at (54,33))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
br_dd[14].Q[0] (dffre at (54,33)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li328_li328.in[0] (.names at (54,33))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.065     0.939
$abc$22685$li328_li328.out[0] (.names at (54,33))                       0.000     0.939
| (intra 'clb' routing)                                                 0.000     0.939
br_ddd[14].D[0] (dffre at (54,33))                                      0.000     0.939
data arrival time                                                                 0.939

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_ddd[14].C[0] (dffre at (54,33))                                      0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.939
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.188


#Path 15
Startpoint: ar_ddd[11].Q[0] (dffre at (49,34) clocked by clk)
Endpoint  : ar_dddd[11].D[0] (dffre at (49,34) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_ddd[11].C[0] (dffre at (49,34))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ar_ddd[11].Q[0] (dffre at (49,34)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li215_li215.in[0] (.names at (49,34))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.065     0.939
$abc$22685$li215_li215.out[0] (.names at (49,34))                       0.000     0.939
| (intra 'clb' routing)                                                 0.000     0.939
ar_dddd[11].D[0] (dffre at (49,34))                                     0.000     0.939
data arrival time                                                                 0.939

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_dddd[11].C[0] (dffre at (49,34))                                     0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.939
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.188


#Path 16
Startpoint: ar_d[17].Q[0] (dffre at (51,30) clocked by clk)
Endpoint  : ar_dd[17].D[0] (dffre at (51,30) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_d[17].C[0] (dffre at (51,30))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ar_d[17].Q[0] (dffre at (51,30)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li181_li181.in[0] (.names at (51,30))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.065     0.939
$abc$22685$li181_li181.out[0] (.names at (51,30))                       0.000     0.939
| (intra 'clb' routing)                                                 0.000     0.939
ar_dd[17].D[0] (dffre at (51,30))                                       0.000     0.939
data arrival time                                                                 0.939

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_dd[17].C[0] (dffre at (51,30))                                       0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.939
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.188


#Path 17
Startpoint: ar_dd[1].Q[0] (dffre at (52,30) clocked by clk)
Endpoint  : ar_ddd[1].D[0] (dffre at (52,30) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_dd[1].C[0] (dffre at (52,30))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ar_dd[1].Q[0] (dffre at (52,30)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li185_li185.in[0] (.names at (52,30))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.065     0.939
$abc$22685$li185_li185.out[0] (.names at (52,30))                       0.000     0.939
| (intra 'clb' routing)                                                 0.000     0.939
ar_ddd[1].D[0] (dffre at (52,30))                                       0.000     0.939
data arrival time                                                                 0.939

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_ddd[1].C[0] (dffre at (52,30))                                       0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.939
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.188


#Path 18
Startpoint: ar_d[2].Q[0] (dffre at (47,32) clocked by clk)
Endpoint  : ar_dd[2].D[0] (dffre at (47,32) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_d[2].C[0] (dffre at (47,32))                                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ar_d[2].Q[0] (dffre at (47,32)) [clock-to-output]                       0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li166_li166.in[0] (.names at (47,32))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.065     0.939
$abc$22685$li166_li166.out[0] (.names at (47,32))                       0.000     0.939
| (intra 'clb' routing)                                                 0.000     0.939
ar_dd[2].D[0] (dffre at (47,32))                                        0.000     0.939
data arrival time                                                                 0.939

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_dd[2].C[0] (dffre at (47,32))                                        0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.939
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.188


#Path 19
Startpoint: ar_dddd[2].Q[0] (dffre at (47,33) clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.C[21].D[0] (dffre at (47,33) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (8,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
ar_dddd[2].C[0] (dffre at (47,33))                                                   0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
ar_dddd[2].Q[0] (dffre at (47,33)) [clock-to-output]                                 0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$22685$li022_li022.in[4] (.names at (47,33))                                     0.000     0.874
| (primitive '.names' combinational delay)                                           0.065     0.939
$abc$22685$li022_li022.out[0] (.names at (47,33))                                    0.000     0.939
| (intra 'clb' routing)                                                              0.000     0.939
$auto$maccmap.cc:114:fulladd$391.C[21].D[0] (dffre at (47,33))                       0.000     0.939
data arrival time                                                                              0.939

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (8,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
$auto$maccmap.cc:114:fulladd$391.C[21].C[0] (dffre at (47,33))                       0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.939
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.188


#Path 20
Startpoint: ar_dd[5].Q[0] (dffre at (47,31) clocked by clk)
Endpoint  : ar_ddd[5].D[0] (dffre at (47,31) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_dd[5].C[0] (dffre at (47,31))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ar_dd[5].Q[0] (dffre at (47,31)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li189_li189.in[0] (.names at (47,31))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.065     0.939
$abc$22685$li189_li189.out[0] (.names at (47,31))                       0.000     0.939
| (intra 'clb' routing)                                                 0.000     0.939
ar_ddd[5].D[0] (dffre at (47,31))                                       0.000     0.939
data arrival time                                                                 0.939

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_ddd[5].C[0] (dffre at (47,31))                                       0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.939
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.188


#Path 21
Startpoint: ar_dd[7].Q[0] (dffre at (53,29) clocked by clk)
Endpoint  : ar_ddd[7].D[0] (dffre at (53,29) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_dd[7].C[0] (dffre at (53,29))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ar_dd[7].Q[0] (dffre at (53,29)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li191_li191.in[0] (.names at (53,29))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.065     0.939
$abc$22685$li191_li191.out[0] (.names at (53,29))                       0.000     0.939
| (intra 'clb' routing)                                                 0.000     0.939
ar_ddd[7].D[0] (dffre at (53,29))                                       0.000     0.939
data arrival time                                                                 0.939

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_ddd[7].C[0] (dffre at (53,29))                                       0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.939
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.188


#Path 22
Startpoint: ar_dddd[2].Q[0] (dffre at (47,33) clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.C[20].D[0] (dffre at (47,33) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (8,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
ar_dddd[2].C[0] (dffre at (47,33))                                                   0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
ar_dddd[2].Q[0] (dffre at (47,33)) [clock-to-output]                                 0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$22685$li021_li021.in[1] (.names at (47,33))                                     0.000     0.874
| (primitive '.names' combinational delay)                                           0.065     0.939
$abc$22685$li021_li021.out[0] (.names at (47,33))                                    0.000     0.939
| (intra 'clb' routing)                                                              0.000     0.939
$auto$maccmap.cc:114:fulladd$391.C[20].D[0] (dffre at (47,33))                       0.000     0.939
data arrival time                                                                              0.939

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (8,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
$auto$maccmap.cc:114:fulladd$391.C[20].C[0] (dffre at (47,33))                       0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.939
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.188


#Path 23
Startpoint: ar_dddd[0].Q[0] (dffre at (45,32) clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.C[19].D[0] (dffre at (45,32) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (8,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
ar_dddd[0].C[0] (dffre at (45,32))                                                   0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
ar_dddd[0].Q[0] (dffre at (45,32)) [clock-to-output]                                 0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$22685$li020_li020.in[1] (.names at (45,32))                                     0.000     0.874
| (primitive '.names' combinational delay)                                           0.065     0.939
$abc$22685$li020_li020.out[0] (.names at (45,32))                                    0.000     0.939
| (intra 'clb' routing)                                                              0.000     0.939
$auto$maccmap.cc:114:fulladd$391.C[19].D[0] (dffre at (45,32))                       0.000     0.939
data arrival time                                                                              0.939

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (8,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
$auto$maccmap.cc:114:fulladd$391.C[19].C[0] (dffre at (45,32))                       0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.939
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.188


#Path 24
Startpoint: ar_dd[11].Q[0] (dffre at (49,34) clocked by clk)
Endpoint  : ar_ddd[11].D[0] (dffre at (49,34) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_dd[11].C[0] (dffre at (49,34))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ar_dd[11].Q[0] (dffre at (49,34)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li195_li195.in[0] (.names at (49,34))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.065     0.939
$abc$22685$li195_li195.out[0] (.names at (49,34))                       0.000     0.939
| (intra 'clb' routing)                                                 0.000     0.939
ar_ddd[11].D[0] (dffre at (49,34))                                      0.000     0.939
data arrival time                                                                 0.939

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_ddd[11].C[0] (dffre at (49,34))                                      0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.939
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.188


#Path 25
Startpoint: ar_dddd[0].Q[0] (dffre at (45,32) clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.C[18].D[0] (dffre at (45,32) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (8,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
ar_dddd[0].C[0] (dffre at (45,32))                                                   0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
ar_dddd[0].Q[0] (dffre at (45,32)) [clock-to-output]                                 0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$22685$li019_li019.in[0] (.names at (45,32))                                     0.000     0.874
| (primitive '.names' combinational delay)                                           0.065     0.939
$abc$22685$li019_li019.out[0] (.names at (45,32))                                    0.000     0.939
| (intra 'clb' routing)                                                              0.000     0.939
$auto$maccmap.cc:114:fulladd$391.C[18].D[0] (dffre at (45,32))                       0.000     0.939
data arrival time                                                                              0.939

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (8,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
$auto$maccmap.cc:114:fulladd$391.C[18].C[0] (dffre at (45,32))                       0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.939
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.188


#Path 26
Startpoint: ar_dd[13].Q[0] (dffre at (52,31) clocked by clk)
Endpoint  : ar_ddd[13].D[0] (dffre at (52,31) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_dd[13].C[0] (dffre at (52,31))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ar_dd[13].Q[0] (dffre at (52,31)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li197_li197.in[0] (.names at (52,31))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.065     0.939
$abc$22685$li197_li197.out[0] (.names at (52,31))                       0.000     0.939
| (intra 'clb' routing)                                                 0.000     0.939
ar_ddd[13].D[0] (dffre at (52,31))                                      0.000     0.939
data arrival time                                                                 0.939

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_ddd[13].C[0] (dffre at (52,31))                                      0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.939
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.188


#Path 27
Startpoint: bi_dd[8].Q[0] (dffre at (57,32) clocked by clk)
Endpoint  : $auto$alumacc.cc:485:replace_alu$186.A[29].D[0] (dffre at (57,32) clocked by clk)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                           0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
bi_dd[8].C[0] (dffre at (57,32))                                                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
bi_dd[8].Q[0] (dffre at (57,32)) [clock-to-output]                                       0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
$abc$22685$li009_li009.in[3] (.names at (57,32))                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.065     0.939
$abc$22685$li009_li009.out[0] (.names at (57,32))                                        0.000     0.939
| (intra 'clb' routing)                                                                  0.000     0.939
$auto$alumacc.cc:485:replace_alu$186.A[29].D[0] (dffre at (57,32))                       0.000     0.939
data arrival time                                                                                  0.939

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                           0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$alumacc.cc:485:replace_alu$186.A[29].C[0] (dffre at (57,32))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  0.939
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.188


#Path 28
Startpoint: bi_dd[8].Q[0] (dffre at (57,32) clocked by clk)
Endpoint  : $auto$alumacc.cc:485:replace_alu$186.A[28].D[0] (dffre at (57,32) clocked by clk)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                           0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
bi_dd[8].C[0] (dffre at (57,32))                                                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
bi_dd[8].Q[0] (dffre at (57,32)) [clock-to-output]                                       0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
$abc$22685$li008_li008.in[1] (.names at (57,32))                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.065     0.939
$abc$22685$li008_li008.out[0] (.names at (57,32))                                        0.000     0.939
| (intra 'clb' routing)                                                                  0.000     0.939
$auto$alumacc.cc:485:replace_alu$186.A[28].D[0] (dffre at (57,32))                       0.000     0.939
data arrival time                                                                                  0.939

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                           0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$alumacc.cc:485:replace_alu$186.A[28].C[0] (dffre at (57,32))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  0.939
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.188


#Path 29
Startpoint: bi_dd[6].Q[0] (dffre at (57,33) clocked by clk)
Endpoint  : $auto$alumacc.cc:485:replace_alu$186.A[26].D[0] (dffre at (57,33) clocked by clk)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                           0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
bi_dd[6].C[0] (dffre at (57,33))                                                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
bi_dd[6].Q[0] (dffre at (57,33)) [clock-to-output]                                       0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
$abc$22685$li006_li006.in[1] (.names at (57,33))                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.065     0.939
$abc$22685$li006_li006.out[0] (.names at (57,33))                                        0.000     0.939
| (intra 'clb' routing)                                                                  0.000     0.939
$auto$alumacc.cc:485:replace_alu$186.A[26].D[0] (dffre at (57,33))                       0.000     0.939
data arrival time                                                                                  0.939

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                           0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$alumacc.cc:485:replace_alu$186.A[26].C[0] (dffre at (57,33))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  0.939
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.188


#Path 30
Startpoint: ar_dd[17].Q[0] (dffre at (51,30) clocked by clk)
Endpoint  : ar_ddd[17].D[0] (dffre at (51,30) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_dd[17].C[0] (dffre at (51,30))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ar_dd[17].Q[0] (dffre at (51,30)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li201_li201.in[0] (.names at (51,30))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.065     0.939
$abc$22685$li201_li201.out[0] (.names at (51,30))                       0.000     0.939
| (intra 'clb' routing)                                                 0.000     0.939
ar_ddd[17].D[0] (dffre at (51,30))                                      0.000     0.939
data arrival time                                                                 0.939

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_ddd[17].C[0] (dffre at (51,30))                                      0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.939
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.188


#Path 31
Startpoint: ar_ddd[15].Q[0] (dffre at (52,31) clocked by clk)
Endpoint  : ar_dddd[15].D[0] (dffre at (52,31) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_ddd[15].C[0] (dffre at (52,31))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ar_ddd[15].Q[0] (dffre at (52,31)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li219_li219.in[0] (.names at (52,31))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.065     0.939
$abc$22685$li219_li219.out[0] (.names at (52,31))                       0.000     0.939
| (intra 'clb' routing)                                                 0.000     0.939
ar_dddd[15].D[0] (dffre at (52,31))                                     0.000     0.939
data arrival time                                                                 0.939

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_dddd[15].C[0] (dffre at (52,31))                                     0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.939
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.188


#Path 32
Startpoint: ai_dd[4].Q[0] (dffre at (52,29) clocked by clk)
Endpoint  : ai_ddd[4].D[0] (dffre at (52,29) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_dd[4].C[0] (dffre at (52,29))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ai_dd[4].Q[0] (dffre at (52,29)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li108_li108.in[0] (.names at (52,29))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.065     0.939
$abc$22685$li108_li108.out[0] (.names at (52,29))                       0.000     0.939
| (intra 'clb' routing)                                                 0.000     0.939
ai_ddd[4].D[0] (dffre at (52,29))                                       0.000     0.939
data arrival time                                                                 0.939

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_ddd[4].C[0] (dffre at (52,29))                                       0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.939
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.188


#Path 33
Startpoint: ai_dd[3].Q[0] (dffre at (47,27) clocked by clk)
Endpoint  : ai_ddd[3].D[0] (dffre at (47,27) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_dd[3].C[0] (dffre at (47,27))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ai_dd[3].Q[0] (dffre at (47,27)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li107_li107.in[0] (.names at (47,27))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.065     0.939
$abc$22685$li107_li107.out[0] (.names at (47,27))                       0.000     0.939
| (intra 'clb' routing)                                                 0.000     0.939
ai_ddd[3].D[0] (dffre at (47,27))                                       0.000     0.939
data arrival time                                                                 0.939

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_ddd[3].C[0] (dffre at (47,27))                                       0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.939
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.188


#Path 34
Startpoint: bi_d[16].Q[0] (dffre at (51,28) clocked by clk)
Endpoint  : bi_dd[16].D[0] (dffre at (51,28) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
bi_d[16].C[0] (dffre at (51,28))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
bi_d[16].Q[0] (dffre at (51,28)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li258_li258.in[0] (.names at (51,28))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.065     0.939
$abc$22685$li258_li258.out[0] (.names at (51,28))                       0.000     0.939
| (intra 'clb' routing)                                                 0.000     0.939
bi_dd[16].D[0] (dffre at (51,28))                                       0.000     0.939
data arrival time                                                                 0.939

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
bi_dd[16].C[0] (dffre at (51,28))                                       0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.939
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.188


#Path 35
Startpoint: ai_d[3].Q[0] (dffre at (47,27) clocked by clk)
Endpoint  : ai_dd[3].D[0] (dffre at (47,27) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_d[3].C[0] (dffre at (47,27))                                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ai_d[3].Q[0] (dffre at (47,27)) [clock-to-output]                       0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li087_li087.in[0] (.names at (47,27))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.065     0.939
$abc$22685$li087_li087.out[0] (.names at (47,27))                       0.000     0.939
| (intra 'clb' routing)                                                 0.000     0.939
ai_dd[3].D[0] (dffre at (47,27))                                        0.000     0.939
data arrival time                                                                 0.939

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_dd[3].C[0] (dffre at (47,27))                                        0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.939
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.188


#Path 36
Startpoint: br_dd[2].Q[0] (dffre at (52,33) clocked by clk)
Endpoint  : br_ddd[2].D[0] (dffre at (52,33) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_dd[2].C[0] (dffre at (52,33))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
br_dd[2].Q[0] (dffre at (52,33)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li316_li316.in[0] (.names at (52,33))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.065     0.939
$abc$22685$li316_li316.out[0] (.names at (52,33))                       0.000     0.939
| (intra 'clb' routing)                                                 0.000     0.939
br_ddd[2].D[0] (dffre at (52,33))                                       0.000     0.939
data arrival time                                                                 0.939

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_ddd[2].C[0] (dffre at (52,33))                                       0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.939
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.188


#Path 37
Startpoint: bi_d[15].Q[0] (dffre at (51,28) clocked by clk)
Endpoint  : bi_dd[15].D[0] (dffre at (51,28) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
bi_d[15].C[0] (dffre at (51,28))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
bi_d[15].Q[0] (dffre at (51,28)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li257_li257.in[0] (.names at (51,28))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.065     0.939
$abc$22685$li257_li257.out[0] (.names at (51,28))                       0.000     0.939
| (intra 'clb' routing)                                                 0.000     0.939
bi_dd[15].D[0] (dffre at (51,28))                                       0.000     0.939
data arrival time                                                                 0.939

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
bi_dd[15].C[0] (dffre at (51,28))                                       0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.939
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.188


#Path 38
Startpoint: br_d[5].Q[0] (dffre at (53,33) clocked by clk)
Endpoint  : br_dd[5].D[0] (dffre at (53,33) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_d[5].C[0] (dffre at (53,33))                                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
br_d[5].Q[0] (dffre at (53,33)) [clock-to-output]                       0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li301_li301.in[0] (.names at (53,33))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.065     0.939
$abc$22685$li301_li301.out[0] (.names at (53,33))                       0.000     0.939
| (intra 'clb' routing)                                                 0.000     0.939
br_dd[5].D[0] (dffre at (53,33))                                        0.000     0.939
data arrival time                                                                 0.939

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_dd[5].C[0] (dffre at (53,33))                                        0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.939
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.188


#Path 39
Startpoint: ai_dd[11].Q[0] (dffre at (51,27) clocked by clk)
Endpoint  : ai_ddd[11].D[0] (dffre at (51,27) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_dd[11].C[0] (dffre at (51,27))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ai_dd[11].Q[0] (dffre at (51,27)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li115_li115.in[0] (.names at (51,27))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.065     0.939
$abc$22685$li115_li115.out[0] (.names at (51,27))                       0.000     0.939
| (intra 'clb' routing)                                                 0.000     0.939
ai_ddd[11].D[0] (dffre at (51,27))                                      0.000     0.939
data arrival time                                                                 0.939

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_ddd[11].C[0] (dffre at (51,27))                                      0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.939
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.188


#Path 40
Startpoint: ai_dd[12].Q[0] (dffre at (52,29) clocked by clk)
Endpoint  : ai_ddd[12].D[0] (dffre at (52,29) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_dd[12].C[0] (dffre at (52,29))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ai_dd[12].Q[0] (dffre at (52,29)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li116_li116.in[0] (.names at (52,29))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.065     0.939
$abc$22685$li116_li116.out[0] (.names at (52,29))                       0.000     0.939
| (intra 'clb' routing)                                                 0.000     0.939
ai_ddd[12].D[0] (dffre at (52,29))                                      0.000     0.939
data arrival time                                                                 0.939

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_ddd[12].C[0] (dffre at (52,29))                                      0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.939
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.188


#Path 41
Startpoint: commonr2[18].Q[0] (dffre at (44,30) clocked by clk)
Endpoint  : pi[19].D[0] (dffre at (44,30) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
commonr2[18].C[0] (dffre at (44,30))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
commonr2[18].Q[0] (dffre at (44,30)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li429_li429.in[3] (.names at (44,30))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.073     0.947
$abc$22685$li429_li429.out[0] (.names at (44,30))                       0.000     0.947
| (intra 'clb' routing)                                                 0.000     0.947
pi[19].D[0] (dffre at (44,30))                                          0.000     0.947
data arrival time                                                                 0.947

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
pi[19].C[0] (dffre at (44,30))                                          0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.947
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.196


#Path 42
Startpoint: bi_dd[9].Q[0] (dffre at (56,32) clocked by clk)
Endpoint  : $auto$alumacc.cc:485:replace_alu$186.A[30].D[0] (dffre at (56,32) clocked by clk)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                           0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
bi_dd[9].C[0] (dffre at (56,32))                                                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
bi_dd[9].Q[0] (dffre at (56,32)) [clock-to-output]                                       0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
$abc$22685$li010_li010.in[3] (.names at (56,32))                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.076     0.951
$abc$22685$li010_li010.out[0] (.names at (56,32))                                        0.000     0.951
| (intra 'clb' routing)                                                                  0.000     0.951
$auto$alumacc.cc:485:replace_alu$186.A[30].D[0] (dffre at (56,32))                       0.000     0.951
data arrival time                                                                                  0.951

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                           0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$alumacc.cc:485:replace_alu$186.A[30].C[0] (dffre at (56,32))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  0.951
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.200


#Path 43
Startpoint: commonr2[11].Q[0] (dffre at (44,31) clocked by clk)
Endpoint  : pr[11].D[0] (dffre at (44,31) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
commonr2[11].C[0] (dffre at (44,31))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
commonr2[11].Q[0] (dffre at (44,31)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li460_li460.in[1] (.names at (44,31))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.076     0.951
$abc$22685$li460_li460.out[0] (.names at (44,31))                       0.000     0.951
| (intra 'clb' routing)                                                 0.000     0.951
pr[11].D[0] (dffre at (44,31))                                          0.000     0.951
data arrival time                                                                 0.951

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
pr[11].C[0] (dffre at (44,31))                                          0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.951
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.200


#Path 44
Startpoint: $auto$alumacc.cc:485:replace_alu$186.A[29].Q[0] (dffre at (57,32) clocked by clk)
Endpoint  : common[30].D[0] (dffre at (57,32) clocked by clk)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                           0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$alumacc.cc:485:replace_alu$186.A[29].C[0] (dffre at (57,32))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$alumacc.cc:485:replace_alu$186.A[29].Q[0] (dffre at (57,32)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
$abc$22685$li362_li362.in[3] (.names at (57,32))                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.076     0.951
$abc$22685$li362_li362.out[0] (.names at (57,32))                                        0.000     0.951
| (intra 'clb' routing)                                                                  0.000     0.951
common[30].D[0] (dffre at (57,32))                                                       0.000     0.951
data arrival time                                                                                  0.951

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                           0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
common[30].C[0] (dffre at (57,32))                                                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  0.951
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.200


#Path 45
Startpoint: bi_dd[11].Q[0] (dffre at (56,34) clocked by clk)
Endpoint  : $auto$alumacc.cc:485:replace_alu$186.A[33].D[0] (dffre at (56,34) clocked by clk)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                           0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
bi_dd[11].C[0] (dffre at (56,34))                                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
bi_dd[11].Q[0] (dffre at (56,34)) [clock-to-output]                                      0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
$abc$22685$li013_li013.in[5] (.names at (56,34))                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.076     0.951
$abc$22685$li013_li013.out[0] (.names at (56,34))                                        0.000     0.951
| (intra 'clb' routing)                                                                  0.000     0.951
$auto$alumacc.cc:485:replace_alu$186.A[33].D[0] (dffre at (56,34))                       0.000     0.951
data arrival time                                                                                  0.951

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                           0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$alumacc.cc:485:replace_alu$186.A[33].C[0] (dffre at (56,34))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  0.951
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.200


#Path 46
Startpoint: ar_dd[6].Q[0] (dffre at (49,34) clocked by clk)
Endpoint  : ar_ddd[6].D[0] (dffre at (49,34) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_dd[6].C[0] (dffre at (49,34))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ar_dd[6].Q[0] (dffre at (49,34)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li190_li190.in[0] (.names at (49,34))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.099     0.973
$abc$22685$li190_li190.out[0] (.names at (49,34))                       0.000     0.973
| (intra 'clb' routing)                                                 0.000     0.973
ar_ddd[6].D[0] (dffre at (49,34))                                       0.000     0.973
data arrival time                                                                 0.973

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_ddd[6].C[0] (dffre at (49,34))                                       0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.973
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.223


#Path 47
Startpoint: ar_dd[2].Q[0] (dffre at (47,32) clocked by clk)
Endpoint  : ar_ddd[2].D[0] (dffre at (47,32) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_dd[2].C[0] (dffre at (47,32))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ar_dd[2].Q[0] (dffre at (47,32)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li186_li186.in[0] (.names at (47,32))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.099     0.973
$abc$22685$li186_li186.out[0] (.names at (47,32))                       0.000     0.973
| (intra 'clb' routing)                                                 0.000     0.973
ar_ddd[2].D[0] (dffre at (47,32))                                       0.000     0.973
data arrival time                                                                 0.973

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_ddd[2].C[0] (dffre at (47,32))                                       0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.973
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.223


#Path 48
Startpoint: ar_dd[4].Q[0] (dffre at (47,32) clocked by clk)
Endpoint  : ar_ddd[4].D[0] (dffre at (47,32) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_dd[4].C[0] (dffre at (47,32))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ar_dd[4].Q[0] (dffre at (47,32)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li188_li188.in[0] (.names at (47,32))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.099     0.973
$abc$22685$li188_li188.out[0] (.names at (47,32))                       0.000     0.973
| (intra 'clb' routing)                                                 0.000     0.973
ar_ddd[4].D[0] (dffre at (47,32))                                       0.000     0.973
data arrival time                                                                 0.973

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_ddd[4].C[0] (dffre at (47,32))                                       0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.973
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.223


#Path 49
Startpoint: br_d[7].Q[0] (dffre at (54,32) clocked by clk)
Endpoint  : br_dd[7].D[0] (dffre at (54,32) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_d[7].C[0] (dffre at (54,32))                                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
br_d[7].Q[0] (dffre at (54,32)) [clock-to-output]                       0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li303_li303.in[0] (.names at (54,32))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.099     0.973
$abc$22685$li303_li303.out[0] (.names at (54,32))                       0.000     0.973
| (intra 'clb' routing)                                                 0.000     0.973
br_dd[7].D[0] (dffre at (54,32))                                        0.000     0.973
data arrival time                                                                 0.973

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_dd[7].C[0] (dffre at (54,32))                                        0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.973
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.223


#Path 50
Startpoint: commonr2[18].Q[0] (dffre at (44,30) clocked by clk)
Endpoint  : pi[18].D[0] (dffre at (44,30) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
commonr2[18].C[0] (dffre at (44,30))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
commonr2[18].Q[0] (dffre at (44,30)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li428_li428.in[1] (.names at (44,30))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.099     0.973
$abc$22685$li428_li428.out[0] (.names at (44,30))                       0.000     0.973
| (intra 'clb' routing)                                                 0.000     0.973
pi[18].D[0] (dffre at (44,30))                                          0.000     0.973
data arrival time                                                                 0.973

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
pi[18].C[0] (dffre at (44,30))                                          0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.973
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.223


#Path 51
Startpoint: br_d[10].Q[0] (dffre at (54,31) clocked by clk)
Endpoint  : br_dd[10].D[0] (dffre at (54,31) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_d[10].C[0] (dffre at (54,31))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
br_d[10].Q[0] (dffre at (54,31)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li306_li306.in[0] (.names at (54,31))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.099     0.973
$abc$22685$li306_li306.out[0] (.names at (54,31))                       0.000     0.973
| (intra 'clb' routing)                                                 0.000     0.973
br_dd[10].D[0] (dffre at (54,31))                                       0.000     0.973
data arrival time                                                                 0.973

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_dd[10].C[0] (dffre at (54,31))                                       0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.973
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.223


#Path 52
Startpoint: br_d[1].Q[0] (dffre at (52,33) clocked by clk)
Endpoint  : br_dd[1].D[0] (dffre at (52,33) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_d[1].C[0] (dffre at (52,33))                                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
br_d[1].Q[0] (dffre at (52,33)) [clock-to-output]                       0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li297_li297.in[0] (.names at (52,33))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.099     0.973
$abc$22685$li297_li297.out[0] (.names at (52,33))                       0.000     0.973
| (intra 'clb' routing)                                                 0.000     0.973
br_dd[1].D[0] (dffre at (52,33))                                        0.000     0.973
data arrival time                                                                 0.973

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_dd[1].C[0] (dffre at (52,33))                                        0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.973
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.223


#Path 53
Startpoint: ai_d[17].Q[0] (dffre at (52,30) clocked by clk)
Endpoint  : ai_dd[17].D[0] (dffre at (52,30) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_d[17].C[0] (dffre at (52,30))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ai_d[17].Q[0] (dffre at (52,30)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li101_li101.in[0] (.names at (52,30))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.099     0.973
$abc$22685$li101_li101.out[0] (.names at (52,30))                       0.000     0.973
| (intra 'clb' routing)                                                 0.000     0.973
ai_dd[17].D[0] (dffre at (52,30))                                       0.000     0.973
data arrival time                                                                 0.973

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_dd[17].C[0] (dffre at (52,30))                                       0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.973
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.223


#Path 54
Startpoint: bi_d[12].Q[0] (dffre at (56,34) clocked by clk)
Endpoint  : bi_dd[12].D[0] (dffre at (56,34) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
bi_d[12].C[0] (dffre at (56,34))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
bi_d[12].Q[0] (dffre at (56,34)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li254_li254.in[0] (.names at (56,34))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.099     0.973
$abc$22685$li254_li254.out[0] (.names at (56,34))                       0.000     0.973
| (intra 'clb' routing)                                                 0.000     0.973
bi_dd[12].D[0] (dffre at (56,34))                                       0.000     0.973
data arrival time                                                                 0.973

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
bi_dd[12].C[0] (dffre at (56,34))                                       0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.973
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.223


#Path 55
Startpoint: ai_dddd[12].Q[0] (dffre at (49,28) clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$720.C[31].D[0] (dffre at (49,28) clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (8,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
ai_dddd[12].C[0] (dffre at (49,28))                                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
ai_dddd[12].Q[0] (dffre at (49,28)) [clock-to-output]                                0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$22685$li053_li053.in[3] (.names at (49,28))                                     0.000     0.874
| (primitive '.names' combinational delay)                                           0.099     0.973
$abc$22685$li053_li053.out[0] (.names at (49,28))                                    0.000     0.973
| (intra 'clb' routing)                                                              0.000     0.973
$auto$maccmap.cc:114:fulladd$720.C[31].D[0] (dffre at (49,28))                       0.000     0.973
data arrival time                                                                              0.973

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (8,1))                                                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
$auto$maccmap.cc:114:fulladd$720.C[31].C[0] (dffre at (49,28))                       0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.973
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.223


#Path 56
Startpoint: ai_d[1].Q[0] (dffre at (52,29) clocked by clk)
Endpoint  : ai_dd[1].D[0] (dffre at (52,29) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_d[1].C[0] (dffre at (52,29))                                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ai_d[1].Q[0] (dffre at (52,29)) [clock-to-output]                       0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li085_li085.in[0] (.names at (52,29))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.099     0.973
$abc$22685$li085_li085.out[0] (.names at (52,29))                       0.000     0.973
| (intra 'clb' routing)                                                 0.000     0.973
ai_dd[1].D[0] (dffre at (52,29))                                        0.000     0.973
data arrival time                                                                 0.973

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_dd[1].C[0] (dffre at (52,29))                                        0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.973
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.223


#Path 57
Startpoint: ai_d[12].Q[0] (dffre at (52,29) clocked by clk)
Endpoint  : ai_dd[12].D[0] (dffre at (52,29) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_d[12].C[0] (dffre at (52,29))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ai_d[12].Q[0] (dffre at (52,29)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li096_li096.in[0] (.names at (52,29))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.099     0.973
$abc$22685$li096_li096.out[0] (.names at (52,29))                       0.000     0.973
| (intra 'clb' routing)                                                 0.000     0.973
ai_dd[12].D[0] (dffre at (52,29))                                       0.000     0.973
data arrival time                                                                 0.973

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_dd[12].C[0] (dffre at (52,29))                                       0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.973
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.223


#Path 58
Startpoint: ar_ddd[6].Q[0] (dffre at (49,34) clocked by clk)
Endpoint  : ar_dddd[6].D[0] (dffre at (49,34) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_ddd[6].C[0] (dffre at (49,34))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ar_ddd[6].Q[0] (dffre at (49,34)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li210_li210.in[0] (.names at (49,34))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.099     0.973
$abc$22685$li210_li210.out[0] (.names at (49,34))                       0.000     0.973
| (intra 'clb' routing)                                                 0.000     0.973
ar_dddd[6].D[0] (dffre at (49,34))                                      0.000     0.973
data arrival time                                                                 0.973

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_dddd[6].C[0] (dffre at (49,34))                                      0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.973
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.223


#Path 59
Startpoint: ar_ddd[5].Q[0] (dffre at (47,31) clocked by clk)
Endpoint  : ar_dddd[5].D[0] (dffre at (47,31) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_ddd[5].C[0] (dffre at (47,31))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ar_ddd[5].Q[0] (dffre at (47,31)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li209_li209.in[0] (.names at (47,31))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.099     0.973
$abc$22685$li209_li209.out[0] (.names at (47,31))                       0.000     0.973
| (intra 'clb' routing)                                                 0.000     0.973
ar_dddd[5].D[0] (dffre at (47,31))                                      0.000     0.973
data arrival time                                                                 0.973

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_dddd[5].C[0] (dffre at (47,31))                                      0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.973
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.223


#Path 60
Startpoint: ai_d[11].Q[0] (dffre at (51,27) clocked by clk)
Endpoint  : ai_dd[11].D[0] (dffre at (51,27) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_d[11].C[0] (dffre at (51,27))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ai_d[11].Q[0] (dffre at (51,27)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li095_li095.in[0] (.names at (51,27))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.099     0.973
$abc$22685$li095_li095.out[0] (.names at (51,27))                       0.000     0.973
| (intra 'clb' routing)                                                 0.000     0.973
ai_dd[11].D[0] (dffre at (51,27))                                       0.000     0.973
data arrival time                                                                 0.973

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_dd[11].C[0] (dffre at (51,27))                                       0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.973
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.223


#Path 61
Startpoint: ar_ddd[17].Q[0] (dffre at (51,30) clocked by clk)
Endpoint  : ar_dddd[17].D[0] (dffre at (51,30) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_ddd[17].C[0] (dffre at (51,30))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ar_ddd[17].Q[0] (dffre at (51,30)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li221_li221.in[0] (.names at (51,30))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.099     0.973
$abc$22685$li221_li221.out[0] (.names at (51,30))                       0.000     0.973
| (intra 'clb' routing)                                                 0.000     0.973
ar_dddd[17].D[0] (dffre at (51,30))                                     0.000     0.973
data arrival time                                                                 0.973

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_dddd[17].C[0] (dffre at (51,30))                                     0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.973
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.223


#Path 62
Startpoint: ai_dd[19].Q[0] (dffre at (45,31) clocked by clk)
Endpoint  : ai_ddd[19].D[0] (dffre at (45,31) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_dd[19].C[0] (dffre at (45,31))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ai_dd[19].Q[0] (dffre at (45,31)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li123_li123.in[0] (.names at (45,31))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.099     0.973
$abc$22685$li123_li123.out[0] (.names at (45,31))                       0.000     0.973
| (intra 'clb' routing)                                                 0.000     0.973
ai_ddd[19].D[0] (dffre at (45,31))                                      0.000     0.973
data arrival time                                                                 0.973

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_ddd[19].C[0] (dffre at (45,31))                                      0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.973
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.223


#Path 63
Startpoint: ai_ddd[11].Q[0] (dffre at (51,27) clocked by clk)
Endpoint  : ai_dddd[11].D[0] (dffre at (51,27) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_ddd[11].C[0] (dffre at (51,27))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ai_ddd[11].Q[0] (dffre at (51,27)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li135_li135.in[0] (.names at (51,27))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.099     0.973
$abc$22685$li135_li135.out[0] (.names at (51,27))                       0.000     0.973
| (intra 'clb' routing)                                                 0.000     0.973
ai_dddd[11].D[0] (dffre at (51,27))                                     0.000     0.973
data arrival time                                                                 0.973

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_dddd[11].C[0] (dffre at (51,27))                                     0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.973
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.223


#Path 64
Startpoint: br_dd[5].Q[0] (dffre at (53,33) clocked by clk)
Endpoint  : br_ddd[5].D[0] (dffre at (53,33) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_dd[5].C[0] (dffre at (53,33))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
br_dd[5].Q[0] (dffre at (53,33)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li319_li319.in[0] (.names at (53,33))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.099     0.973
$abc$22685$li319_li319.out[0] (.names at (53,33))                       0.000     0.973
| (intra 'clb' routing)                                                 0.000     0.973
br_ddd[5].D[0] (dffre at (53,33))                                       0.000     0.973
data arrival time                                                                 0.973

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_ddd[5].C[0] (dffre at (53,33))                                       0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.973
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.223


#Path 65
Startpoint: br_dd[11].Q[0] (dffre at (51,34) clocked by clk)
Endpoint  : br_ddd[11].D[0] (dffre at (51,34) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_dd[11].C[0] (dffre at (51,34))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
br_dd[11].Q[0] (dffre at (51,34)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li325_li325.in[0] (.names at (51,34))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.099     0.973
$abc$22685$li325_li325.out[0] (.names at (51,34))                       0.000     0.973
| (intra 'clb' routing)                                                 0.000     0.973
br_ddd[11].D[0] (dffre at (51,34))                                      0.000     0.973
data arrival time                                                                 0.973

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_ddd[11].C[0] (dffre at (51,34))                                      0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.973
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.223


#Path 66
Startpoint: br_dd[1].Q[0] (dffre at (52,33) clocked by clk)
Endpoint  : br_ddd[1].D[0] (dffre at (52,33) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_dd[1].C[0] (dffre at (52,33))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
br_dd[1].Q[0] (dffre at (52,33)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li315_li315.in[0] (.names at (52,33))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.099     0.973
$abc$22685$li315_li315.out[0] (.names at (52,33))                       0.000     0.973
| (intra 'clb' routing)                                                 0.000     0.973
br_ddd[1].D[0] (dffre at (52,33))                                       0.000     0.973
data arrival time                                                                 0.973

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_ddd[1].C[0] (dffre at (52,33))                                       0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.973
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.223


#Path 67
Startpoint: ar_ddd[13].Q[0] (dffre at (52,31) clocked by clk)
Endpoint  : ar_dddd[13].D[0] (dffre at (52,31) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_ddd[13].C[0] (dffre at (52,31))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ar_ddd[13].Q[0] (dffre at (52,31)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li217_li217.in[0] (.names at (52,31))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.099     0.973
$abc$22685$li217_li217.out[0] (.names at (52,31))                       0.000     0.973
| (intra 'clb' routing)                                                 0.000     0.973
ar_dddd[13].D[0] (dffre at (52,31))                                     0.000     0.973
data arrival time                                                                 0.973

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_dddd[13].C[0] (dffre at (52,31))                                     0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.973
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.223


#Path 68
Startpoint: ar_d[4].Q[0] (dffre at (47,32) clocked by clk)
Endpoint  : ar_dd[4].D[0] (dffre at (47,32) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_d[4].C[0] (dffre at (47,32))                                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ar_d[4].Q[0] (dffre at (47,32)) [clock-to-output]                       0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li168_li168.in[0] (.names at (47,32))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.099     0.973
$abc$22685$li168_li168.out[0] (.names at (47,32))                       0.000     0.973
| (intra 'clb' routing)                                                 0.000     0.973
ar_dd[4].D[0] (dffre at (47,32))                                        0.000     0.973
data arrival time                                                                 0.973

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_dd[4].C[0] (dffre at (47,32))                                        0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.973
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.223


#Path 69
Startpoint: ar_d[7].Q[0] (dffre at (53,29) clocked by clk)
Endpoint  : ar_dd[7].D[0] (dffre at (53,29) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_d[7].C[0] (dffre at (53,29))                                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ar_d[7].Q[0] (dffre at (53,29)) [clock-to-output]                       0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li171_li171.in[0] (.names at (53,29))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.099     0.973
$abc$22685$li171_li171.out[0] (.names at (53,29))                       0.000     0.973
| (intra 'clb' routing)                                                 0.000     0.973
ar_dd[7].D[0] (dffre at (53,29))                                        0.000     0.973
data arrival time                                                                 0.973

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_dd[7].C[0] (dffre at (53,29))                                        0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.973
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.223


#Path 70
Startpoint: ar_d[13].Q[0] (dffre at (52,31) clocked by clk)
Endpoint  : ar_dd[13].D[0] (dffre at (52,31) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_d[13].C[0] (dffre at (52,31))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ar_d[13].Q[0] (dffre at (52,31)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li177_li177.in[0] (.names at (52,31))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.099     0.973
$abc$22685$li177_li177.out[0] (.names at (52,31))                       0.000     0.973
| (intra 'clb' routing)                                                 0.000     0.973
ar_dd[13].D[0] (dffre at (52,31))                                       0.000     0.973
data arrival time                                                                 0.973

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_dd[13].C[0] (dffre at (52,31))                                       0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.973
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.223


#Path 71
Startpoint: br_d[14].Q[0] (dffre at (54,33) clocked by clk)
Endpoint  : br_dd[14].D[0] (dffre at (54,33) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_d[14].C[0] (dffre at (54,33))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
br_d[14].Q[0] (dffre at (54,33)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li310_li310.in[0] (.names at (54,33))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.099     0.973
$abc$22685$li310_li310.out[0] (.names at (54,33))                       0.000     0.973
| (intra 'clb' routing)                                                 0.000     0.973
br_dd[14].D[0] (dffre at (54,33))                                       0.000     0.973
data arrival time                                                                 0.973

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_dd[14].C[0] (dffre at (54,33))                                       0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.973
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.223


#Path 72
Startpoint: br_dd[7].Q[0] (dffre at (54,32) clocked by clk)
Endpoint  : br_ddd[7].D[0] (dffre at (54,32) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_dd[7].C[0] (dffre at (54,32))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
br_dd[7].Q[0] (dffre at (54,32)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li321_li321.in[0] (.names at (54,32))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.099     0.973
$abc$22685$li321_li321.out[0] (.names at (54,32))                       0.000     0.973
| (intra 'clb' routing)                                                 0.000     0.973
br_ddd[7].D[0] (dffre at (54,32))                                       0.000     0.973
data arrival time                                                                 0.973

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_ddd[7].C[0] (dffre at (54,32))                                       0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.973
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.223


#Path 73
Startpoint: br_d[11].Q[0] (dffre at (51,34) clocked by clk)
Endpoint  : br_dd[11].D[0] (dffre at (51,34) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_d[11].C[0] (dffre at (51,34))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
br_d[11].Q[0] (dffre at (51,34)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li307_li307.in[0] (.names at (51,34))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.099     0.973
$abc$22685$li307_li307.out[0] (.names at (51,34))                       0.000     0.973
| (intra 'clb' routing)                                                 0.000     0.973
br_dd[11].D[0] (dffre at (51,34))                                       0.000     0.973
data arrival time                                                                 0.973

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_dd[11].C[0] (dffre at (51,34))                                       0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.973
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.223


#Path 74
Startpoint: ar_ddd[18].Q[0] (dffre at (51,30) clocked by clk)
Endpoint  : ar_dddd[18].D[0] (dffre at (51,30) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_ddd[18].C[0] (dffre at (51,30))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ar_ddd[18].Q[0] (dffre at (51,30)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li222_li222.in[0] (.names at (51,30))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.099     0.973
$abc$22685$li222_li222.out[0] (.names at (51,30))                       0.000     0.973
| (intra 'clb' routing)                                                 0.000     0.973
ar_dddd[18].D[0] (dffre at (51,30))                                     0.000     0.973
data arrival time                                                                 0.973

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_dddd[18].C[0] (dffre at (51,30))                                     0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.973
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.223


#Path 75
Startpoint: ar_ddd[10].Q[0] (dffre at (53,29) clocked by clk)
Endpoint  : ar_dddd[10].D[0] (dffre at (53,29) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_ddd[10].C[0] (dffre at (53,29))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ar_ddd[10].Q[0] (dffre at (53,29)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li214_li214.in[0] (.names at (53,29))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.099     0.973
$abc$22685$li214_li214.out[0] (.names at (53,29))                       0.000     0.973
| (intra 'clb' routing)                                                 0.000     0.973
ar_dddd[10].D[0] (dffre at (53,29))                                     0.000     0.973
data arrival time                                                                 0.973

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_dddd[10].C[0] (dffre at (53,29))                                     0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.973
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.223


#Path 76
Startpoint: bi_dd[0].Q[0] (dffre at (56,32) clocked by clk)
Endpoint  : $auto$alumacc.cc:485:replace_alu$186.A[20].D[0] (dffre at (56,32) clocked by clk)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                           0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
bi_dd[0].C[0] (dffre at (56,32))                                                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
bi_dd[0].Q[0] (dffre at (56,32)) [clock-to-output]                                       0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
$abc$22685$li000_li000.in[0] (.names at (56,32))                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.099     0.973
$abc$22685$li000_li000.out[0] (.names at (56,32))                                        0.000     0.973
| (intra 'clb' routing)                                                                  0.000     0.973
$auto$alumacc.cc:485:replace_alu$186.A[20].D[0] (dffre at (56,32))                       0.000     0.973
data arrival time                                                                                  0.973

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                           0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$alumacc.cc:485:replace_alu$186.A[20].C[0] (dffre at (56,32))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  0.973
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.223


#Path 77
Startpoint: bi_dd[0].Q[0] (dffre at (56,32) clocked by clk)
Endpoint  : $auto$alumacc.cc:485:replace_alu$186.A[21].D[0] (dffre at (56,32) clocked by clk)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                           0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
bi_dd[0].C[0] (dffre at (56,32))                                                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
bi_dd[0].Q[0] (dffre at (56,32)) [clock-to-output]                                       0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
$abc$22685$li001_li001.in[2] (.names at (56,32))                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.099     0.973
$abc$22685$li001_li001.out[0] (.names at (56,32))                                        0.000     0.973
| (intra 'clb' routing)                                                                  0.000     0.973
$auto$alumacc.cc:485:replace_alu$186.A[21].D[0] (dffre at (56,32))                       0.000     0.973
data arrival time                                                                                  0.973

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                           0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$alumacc.cc:485:replace_alu$186.A[21].C[0] (dffre at (56,32))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  0.973
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.223


#Path 78
Startpoint: bi_dd[0].Q[0] (dffre at (56,32) clocked by clk)
Endpoint  : $auto$alumacc.cc:485:replace_alu$186.A[22].D[0] (dffre at (56,32) clocked by clk)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                           0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
bi_dd[0].C[0] (dffre at (56,32))                                                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
bi_dd[0].Q[0] (dffre at (56,32)) [clock-to-output]                                       0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
$abc$22685$li002_li002.in[3] (.names at (56,32))                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.099     0.973
$abc$22685$li002_li002.out[0] (.names at (56,32))                                        0.000     0.973
| (intra 'clb' routing)                                                                  0.000     0.973
$auto$alumacc.cc:485:replace_alu$186.A[22].D[0] (dffre at (56,32))                       0.000     0.973
data arrival time                                                                                  0.973

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                           0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$alumacc.cc:485:replace_alu$186.A[22].C[0] (dffre at (56,32))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  0.973
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.223


#Path 79
Startpoint: ar_ddd[14].Q[0] (dffre at (52,31) clocked by clk)
Endpoint  : ar_dddd[14].D[0] (dffre at (52,31) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_ddd[14].C[0] (dffre at (52,31))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ar_ddd[14].Q[0] (dffre at (52,31)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li218_li218.in[0] (.names at (52,31))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.101     0.976
$abc$22685$li218_li218.out[0] (.names at (52,31))                       0.000     0.976
| (intra 'clb' routing)                                                 0.000     0.976
ar_dddd[14].D[0] (dffre at (52,31))                                     0.000     0.976
data arrival time                                                                 0.976

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_dddd[14].C[0] (dffre at (52,31))                                     0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.976
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.225


#Path 80
Startpoint: ar_dd[18].Q[0] (dffre at (51,30) clocked by clk)
Endpoint  : ar_ddd[18].D[0] (dffre at (51,30) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_dd[18].C[0] (dffre at (51,30))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ar_dd[18].Q[0] (dffre at (51,30)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li202_li202.in[0] (.names at (51,30))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.101     0.976
$abc$22685$li202_li202.out[0] (.names at (51,30))                       0.000     0.976
| (intra 'clb' routing)                                                 0.000     0.976
ar_ddd[18].D[0] (dffre at (51,30))                                      0.000     0.976
data arrival time                                                                 0.976

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_ddd[18].C[0] (dffre at (51,30))                                      0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.976
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.225


#Path 81
Startpoint: bi_d[14].Q[0] (dffre at (54,33) clocked by clk)
Endpoint  : bi_dd[14].D[0] (dffre at (54,33) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
bi_d[14].C[0] (dffre at (54,33))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
bi_d[14].Q[0] (dffre at (54,33)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li256_li256.in[0] (.names at (54,33))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.101     0.976
$abc$22685$li256_li256.out[0] (.names at (54,33))                       0.000     0.976
| (intra 'clb' routing)                                                 0.000     0.976
bi_dd[14].D[0] (dffre at (54,33))                                       0.000     0.976
data arrival time                                                                 0.976

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
bi_dd[14].C[0] (dffre at (54,33))                                       0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.976
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.225


#Path 82
Startpoint: br_d[17].Q[0] (dffre at (51,29) clocked by clk)
Endpoint  : br_dd[17].D[0] (dffre at (51,29) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_d[17].C[0] (dffre at (51,29))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
br_d[17].Q[0] (dffre at (51,29)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li313_li313.in[0] (.names at (51,29))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.101     0.976
$abc$22685$li313_li313.out[0] (.names at (51,29))                       0.000     0.976
| (intra 'clb' routing)                                                 0.000     0.976
br_dd[17].D[0] (dffre at (51,29))                                       0.000     0.976
data arrival time                                                                 0.976

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_dd[17].C[0] (dffre at (51,29))                                       0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.976
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.225


#Path 83
Startpoint: br_dd[17].Q[0] (dffre at (51,29) clocked by clk)
Endpoint  : br_ddd[17].D[0] (dffre at (51,29) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_dd[17].C[0] (dffre at (51,29))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
br_dd[17].Q[0] (dffre at (51,29)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li331_li331.in[0] (.names at (51,29))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.101     0.976
$abc$22685$li331_li331.out[0] (.names at (51,29))                       0.000     0.976
| (intra 'clb' routing)                                                 0.000     0.976
br_ddd[17].D[0] (dffre at (51,29))                                      0.000     0.976
data arrival time                                                                 0.976

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
br_ddd[17].C[0] (dffre at (51,29))                                      0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.976
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.225


#Path 84
Startpoint: bi_d[11].Q[0] (dffre at (56,34) clocked by clk)
Endpoint  : bi_dd[11].D[0] (dffre at (56,34) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
bi_d[11].C[0] (dffre at (56,34))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
bi_d[11].Q[0] (dffre at (56,34)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li253_li253.in[0] (.names at (56,34))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.101     0.976
$abc$22685$li253_li253.out[0] (.names at (56,34))                       0.000     0.976
| (intra 'clb' routing)                                                 0.000     0.976
bi_dd[11].D[0] (dffre at (56,34))                                       0.000     0.976
data arrival time                                                                 0.976

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
bi_dd[11].C[0] (dffre at (56,34))                                       0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.976
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.225


#Path 85
Startpoint: ar_d[10].Q[0] (dffre at (53,29) clocked by clk)
Endpoint  : ar_dd[10].D[0] (dffre at (53,29) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_d[10].C[0] (dffre at (53,29))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ar_d[10].Q[0] (dffre at (53,29)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li174_li174.in[0] (.names at (53,29))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.101     0.976
$abc$22685$li174_li174.out[0] (.names at (53,29))                       0.000     0.976
| (intra 'clb' routing)                                                 0.000     0.976
ar_dd[10].D[0] (dffre at (53,29))                                       0.000     0.976
data arrival time                                                                 0.976

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_dd[10].C[0] (dffre at (53,29))                                       0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.976
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.225


#Path 86
Startpoint: ar_d[8].Q[0] (dffre at (49,34) clocked by clk)
Endpoint  : ar_dd[8].D[0] (dffre at (49,34) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_d[8].C[0] (dffre at (49,34))                                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ar_d[8].Q[0] (dffre at (49,34)) [clock-to-output]                       0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li172_li172.in[0] (.names at (49,34))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.101     0.976
$abc$22685$li172_li172.out[0] (.names at (49,34))                       0.000     0.976
| (intra 'clb' routing)                                                 0.000     0.976
ar_dd[8].D[0] (dffre at (49,34))                                        0.000     0.976
data arrival time                                                                 0.976

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_dd[8].C[0] (dffre at (49,34))                                        0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.976
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.225


#Path 87
Startpoint: ai_dd[1].Q[0] (dffre at (52,29) clocked by clk)
Endpoint  : ai_ddd[1].D[0] (dffre at (52,29) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_dd[1].C[0] (dffre at (52,29))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ai_dd[1].Q[0] (dffre at (52,29)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li105_li105.in[0] (.names at (52,29))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.101     0.976
$abc$22685$li105_li105.out[0] (.names at (52,29))                       0.000     0.976
| (intra 'clb' routing)                                                 0.000     0.976
ai_ddd[1].D[0] (dffre at (52,29))                                       0.000     0.976
data arrival time                                                                 0.976

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_ddd[1].C[0] (dffre at (52,29))                                       0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.976
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.225


#Path 88
Startpoint: ai_ddd[18].Q[0] (dffre at (52,30) clocked by clk)
Endpoint  : ai_dddd[18].D[0] (dffre at (52,30) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_ddd[18].C[0] (dffre at (52,30))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ai_ddd[18].Q[0] (dffre at (52,30)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li142_li142.in[0] (.names at (52,30))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.101     0.976
$abc$22685$li142_li142.out[0] (.names at (52,30))                       0.000     0.976
| (intra 'clb' routing)                                                 0.000     0.976
ai_dddd[18].D[0] (dffre at (52,30))                                     0.000     0.976
data arrival time                                                                 0.976

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_dddd[18].C[0] (dffre at (52,30))                                     0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.976
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.225


#Path 89
Startpoint: ar_dd[10].Q[0] (dffre at (53,29) clocked by clk)
Endpoint  : ar_ddd[10].D[0] (dffre at (53,29) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_dd[10].C[0] (dffre at (53,29))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ar_dd[10].Q[0] (dffre at (53,29)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li194_li194.in[0] (.names at (53,29))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.101     0.976
$abc$22685$li194_li194.out[0] (.names at (53,29))                       0.000     0.976
| (intra 'clb' routing)                                                 0.000     0.976
ar_ddd[10].D[0] (dffre at (53,29))                                      0.000     0.976
data arrival time                                                                 0.976

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_ddd[10].C[0] (dffre at (53,29))                                      0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.976
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.225


#Path 90
Startpoint: ar_d[18].Q[0] (dffre at (51,30) clocked by clk)
Endpoint  : ar_dd[18].D[0] (dffre at (51,30) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_d[18].C[0] (dffre at (51,30))                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ar_d[18].Q[0] (dffre at (51,30)) [clock-to-output]                      0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li182_li182.in[0] (.names at (51,30))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.101     0.976
$abc$22685$li182_li182.out[0] (.names at (51,30))                       0.000     0.976
| (intra 'clb' routing)                                                 0.000     0.976
ar_dd[18].D[0] (dffre at (51,30))                                       0.000     0.976
data arrival time                                                                 0.976

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ar_dd[18].C[0] (dffre at (51,30))                                       0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.976
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.225


#Path 91
Startpoint: ai_d[6].Q[0] (dffre at (45,24) clocked by clk)
Endpoint  : ai_dd[6].D[0] (dffre at (45,24) clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_d[6].C[0] (dffre at (45,24))                                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
ai_d[6].Q[0] (dffre at (45,24)) [clock-to-output]                       0.000     0.808
| (intra 'clb' routing)                                                 0.066     0.874
$abc$22685$li090_li090.in[0] (.names at (45,24))                        0.000     0.874
| (primitive '.names' combinational delay)                              0.101     0.976
$abc$22685$li090_li090.out[0] (.names at (45,24))                       0.000     0.976
| (intra 'clb' routing)                                                 0.000     0.976
ai_dd[6].D[0] (dffre at (45,24))                                        0.000     0.976
data arrival time                                                                 0.976

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input at (8,1))                                          0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
ai_dd[6].C[0] (dffre at (45,24))                                        0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.976
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.225


#Path 92
Startpoint: $auto$alumacc.cc:485:replace_alu$186.A[29].Q[0] (dffre at (57,32) clocked by clk)
Endpoint  : common[29].D[0] (dffre at (57,32) clocked by clk)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                           0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$alumacc.cc:485:replace_alu$186.A[29].C[0] (dffre at (57,32))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$alumacc.cc:485:replace_alu$186.A[29].Q[0] (dffre at (57,32)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
$abc$22685$li361_li361.in[0] (.names at (57,32))                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.101     0.976
$abc$22685$li361_li361.out[0] (.names at (57,32))                                        0.000     0.976
| (intra 'clb' routing)                                                                  0.000     0.976
common[29].D[0] (dffre at (57,32))                                                       0.000     0.976
data arrival time                                                                                  0.976

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                           0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
common[29].C[0] (dffre at (57,32))                                                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  0.976
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.225


#Path 93
Startpoint: ar_ddd[6].Q[0] (dffre at (49,34) clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.B[0].a[6] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Path Type : hold

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.779     0.779
| (inter-block routing:global net)                                                                       0.000     0.779
| (intra 'clb' routing)                                                                                  0.000     0.779
ar_ddd[6].C[0] (dffre at (49,34))                                                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                            0.029     0.808
ar_ddd[6].Q[0] (dffre at (49,34)) [clock-to-output]                                                      0.000     0.808
| (intra 'clb' routing)                                                                                  0.000     0.808
| (OPIN:1019080 side: (RIGHT,) (49,34))                                                                  0.000     0.808
| (CHANY:2743735 L1 length:1 (49,34)->(49,34))                                                           0.061     0.869
| (CHANX:2283539 L4 length:4 (49,33)->(46,33))                                                           0.119     0.988
| (IPIN:975208 side: (TOP,) (46,33))                                                                     0.101     1.089
| (intra 'dsp' routing)                                                                                  0.000     1.089
$auto$maccmap.cc:114:fulladd$391.B[0].a[6] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                         0.000     1.089
data arrival time                                                                                                  1.089

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.779     0.779
| (inter-block routing:global net)                                                                       0.000     0.779
| (intra 'dsp' routing)                                                                                  0.000     0.779
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.779
clock uncertainty                                                                                        0.000     0.779
cell hold time                                                                                           0.074     0.853
data required time                                                                                                 0.853
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.853
data arrival time                                                                                                  1.089
------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                        0.235


#Path 94
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].b[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.B[0].z[3] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Path Type : hold

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.779     0.779
| (inter-block routing:global net)                                                                       0.000     0.779
| (intra 'dsp' routing)                                                                                  0.000     0.779
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_min)                                                         0.151     0.930
$auto$maccmap.cc:114:fulladd$391.B[0].b[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32)) [clock-to-output]       0.000     0.930
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' combinational delay)                                             0.129     1.060
$auto$maccmap.cc:114:fulladd$391.B[0].z[3] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                         0.000     1.060
data arrival time                                                                                                  1.060

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.779     0.779
| (inter-block routing:global net)                                                                       0.000     0.779
| (intra 'dsp' routing)                                                                                  0.000     0.779
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.779
clock uncertainty                                                                                        0.000     0.779
cell hold time                                                                                           0.044     0.824
data required time                                                                                                 0.824
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.824
data arrival time                                                                                                  1.060
------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                        0.236


#Path 95
Startpoint: mult0[0].b[0] (RS_DSP_MULT_REGIN_REGOUT at (59,32) clocked by clk)
Endpoint  : mult0[0].z[36] (RS_DSP_MULT_REGIN_REGOUT at (59,32) clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (8,1))                                              0.000     0.000
| (intra 'io' routing)                                                      0.779     0.779
| (inter-block routing:global net)                                          0.000     0.779
| (intra 'dsp' routing)                                                     0.000     0.779
mult0[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (59,32))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_min)                            0.151     0.930
mult0[0].b[0] (RS_DSP_MULT_REGIN_REGOUT at (59,32)) [clock-to-output]       0.000     0.930
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' combinational delay)                0.129     1.060
mult0[0].z[36] (RS_DSP_MULT_REGIN_REGOUT at (59,32))                        0.000     1.060
data arrival time                                                                     1.060

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (8,1))                                              0.000     0.000
| (intra 'io' routing)                                                      0.779     0.779
| (inter-block routing:global net)                                          0.000     0.779
| (intra 'dsp' routing)                                                     0.000     0.779
mult0[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (59,32))                       0.000     0.779
clock uncertainty                                                           0.000     0.779
cell hold time                                                              0.044     0.824
data required time                                                                    0.824
-------------------------------------------------------------------------------------------
data required time                                                                   -0.824
data arrival time                                                                     1.060
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.236


#Path 96
Startpoint: mult0[0].b[0] (RS_DSP_MULT_REGIN_REGOUT at (59,32) clocked by clk)
Endpoint  : mult0[0].z[37] (RS_DSP_MULT_REGIN_REGOUT at (59,32) clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (8,1))                                              0.000     0.000
| (intra 'io' routing)                                                      0.779     0.779
| (inter-block routing:global net)                                          0.000     0.779
| (intra 'dsp' routing)                                                     0.000     0.779
mult0[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (59,32))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_min)                            0.151     0.930
mult0[0].b[0] (RS_DSP_MULT_REGIN_REGOUT at (59,32)) [clock-to-output]       0.000     0.930
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' combinational delay)                0.129     1.060
mult0[0].z[37] (RS_DSP_MULT_REGIN_REGOUT at (59,32))                        0.000     1.060
data arrival time                                                                     1.060

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (8,1))                                              0.000     0.000
| (intra 'io' routing)                                                      0.779     0.779
| (inter-block routing:global net)                                          0.000     0.779
| (intra 'dsp' routing)                                                     0.000     0.779
mult0[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (59,32))                       0.000     0.779
clock uncertainty                                                           0.000     0.779
cell hold time                                                              0.044     0.824
data required time                                                                    0.824
-------------------------------------------------------------------------------------------
data required time                                                                   -0.824
data arrival time                                                                     1.060
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.236


#Path 97
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].b[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.B[0].z[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Path Type : hold

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.779     0.779
| (inter-block routing:global net)                                                                       0.000     0.779
| (intra 'dsp' routing)                                                                                  0.000     0.779
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_min)                                                         0.151     0.930
$auto$maccmap.cc:114:fulladd$391.B[0].b[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32)) [clock-to-output]       0.000     0.930
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' combinational delay)                                             0.129     1.060
$auto$maccmap.cc:114:fulladd$391.B[0].z[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                         0.000     1.060
data arrival time                                                                                                  1.060

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.779     0.779
| (inter-block routing:global net)                                                                       0.000     0.779
| (intra 'dsp' routing)                                                                                  0.000     0.779
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.779
clock uncertainty                                                                                        0.000     0.779
cell hold time                                                                                           0.044     0.824
data required time                                                                                                 0.824
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.824
data arrival time                                                                                                  1.060
------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                        0.236


#Path 98
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].b[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.B[0].z[1] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Path Type : hold

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.779     0.779
| (inter-block routing:global net)                                                                       0.000     0.779
| (intra 'dsp' routing)                                                                                  0.000     0.779
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_min)                                                         0.151     0.930
$auto$maccmap.cc:114:fulladd$391.B[0].b[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32)) [clock-to-output]       0.000     0.930
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' combinational delay)                                             0.129     1.060
$auto$maccmap.cc:114:fulladd$391.B[0].z[1] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                         0.000     1.060
data arrival time                                                                                                  1.060

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.779     0.779
| (inter-block routing:global net)                                                                       0.000     0.779
| (intra 'dsp' routing)                                                                                  0.000     0.779
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.779
clock uncertainty                                                                                        0.000     0.779
cell hold time                                                                                           0.044     0.824
data required time                                                                                                 0.824
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.824
data arrival time                                                                                                  1.060
------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                        0.236


#Path 99
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].b[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.B[0].z[2] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Path Type : hold

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.779     0.779
| (inter-block routing:global net)                                                                       0.000     0.779
| (intra 'dsp' routing)                                                                                  0.000     0.779
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_min)                                                         0.151     0.930
$auto$maccmap.cc:114:fulladd$391.B[0].b[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32)) [clock-to-output]       0.000     0.930
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' combinational delay)                                             0.129     1.060
$auto$maccmap.cc:114:fulladd$391.B[0].z[2] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                         0.000     1.060
data arrival time                                                                                                  1.060

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.779     0.779
| (inter-block routing:global net)                                                                       0.000     0.779
| (intra 'dsp' routing)                                                                                  0.000     0.779
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.779
clock uncertainty                                                                                        0.000     0.779
cell hold time                                                                                           0.044     0.824
data required time                                                                                                 0.824
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.824
data arrival time                                                                                                  1.060
------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                        0.236


#Path 100
Startpoint: mult0[0].b[0] (RS_DSP_MULT_REGIN_REGOUT at (59,32) clocked by clk)
Endpoint  : mult0[0].z[34] (RS_DSP_MULT_REGIN_REGOUT at (59,32) clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (8,1))                                              0.000     0.000
| (intra 'io' routing)                                                      0.779     0.779
| (inter-block routing:global net)                                          0.000     0.779
| (intra 'dsp' routing)                                                     0.000     0.779
mult0[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (59,32))                       0.000     0.779
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_min)                            0.151     0.930
mult0[0].b[0] (RS_DSP_MULT_REGIN_REGOUT at (59,32)) [clock-to-output]       0.000     0.930
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' combinational delay)                0.129     1.060
mult0[0].z[34] (RS_DSP_MULT_REGIN_REGOUT at (59,32))                        0.000     1.060
data arrival time                                                                     1.060

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (8,1))                                              0.000     0.000
| (intra 'io' routing)                                                      0.779     0.779
| (inter-block routing:global net)                                          0.000     0.779
| (intra 'dsp' routing)                                                     0.000     0.779
mult0[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (59,32))                       0.000     0.779
clock uncertainty                                                           0.000     0.779
cell hold time                                                              0.044     0.824
data required time                                                                    0.824
-------------------------------------------------------------------------------------------
data required time                                                                   -0.824
data arrival time                                                                     1.060
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.236


#End of timing report
