Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:16:21 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_max.rpt
| Design       : diffeq_paj_convert
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.257ns  (logic 5.050ns (69.585%)  route 2.207ns (30.415%))
  Logic Levels:           23  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 8.291 - 7.500 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.270     1.136    temp__0/temp/CLK
                                                                      r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     1.348 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, unplaced)         0.000     1.348    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
                                                                      r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     1.466 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, unplaced)         0.000     1.466    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
                                                                      r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     2.113 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, unplaced)         0.000     2.113    temp__0/temp/DSP_MULTIPLIER.U<25>
                                                                      f  temp__0/temp/DSP_M_DATA_INST/U[25]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.172 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, unplaced)         0.000     2.172    temp__0/temp/DSP_M_DATA.U_DATA<25>
                                                                      r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     2.712 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.712    temp__0/temp/DSP_ALU.ALU_OUT<47>
                                                                      f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     2.788 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.034     2.822    temp__1/temp/PCIN[47]
                                                                      r  temp__1/temp/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[1])
                                                      0.416     3.238 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, unplaced)         0.000     3.238    temp__1/temp/DSP_ALU.ALU_OUT<1>
                                                                      f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[1]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[1]_P[1])
                                                      0.141     3.379 r  temp__1/temp/DSP_OUTPUT_INST/P[1]
                         net (fo=2, unplaced)         0.540     3.918    n_104_temp__1/temp
                                                                      r  u_var2_i_22__0/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_O[5])
                                                      0.251     4.169 r  u_var2_i_22__0/O[5]
                         net (fo=6, unplaced)         0.261     4.430    in[21]
                                                                      r  u_var2_i_33/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     4.467 r  u_var2_i_33/O
                         net (fo=1, unplaced)         0.000     4.467    n_0_u_var2_i_33
                                                                      r  u_var2_i_3/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.243     4.710 r  u_var2_i_3/CO[7]
                         net (fo=1, unplaced)         0.000     4.710    n_0_u_var2_i_3
                                                                      r  u_var2_i_2__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.815 f  u_var2_i_2__0/O[0]
                         net (fo=1, unplaced)         0.270     5.085    u_var2/u_var2/B[7]
                                                                      f  u_var2/u_var2/DSP_A_B_DATA_INST/B[7]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[7]_B2_DATA[7])
                                                      0.175     5.260 r  u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, unplaced)         0.000     5.260    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<7>
                                                                      r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2_DATA[7]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.066     5.326 r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, unplaced)         0.000     5.326    u_var2/u_var2/DSP_PREADD_DATA.B2B1<7>
                                                                      r  u_var2/u_var2/DSP_MULTIPLIER_INST/B2B1[7]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_V[6])
                                                      0.454     5.780 f  u_var2/u_var2/DSP_MULTIPLIER_INST/V[6]
                         net (fo=1, unplaced)         0.000     5.780    u_var2/u_var2/DSP_MULTIPLIER.V<6>
                                                                      f  u_var2/u_var2/DSP_M_DATA_INST/V[6]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     5.880 r  u_var2/u_var2/DSP_M_DATA_INST/V_DATA[6]
                         net (fo=1, unplaced)         0.000     5.880    u_var2/u_var2/DSP_M_DATA.V_DATA<6>
                                                                      r  u_var2/u_var2/DSP_ALU_INST/V_DATA[6]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     6.417 f  u_var2/u_var2/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, unplaced)         0.000     6.417    u_var2/u_var2/DSP_ALU.ALU_OUT<6>
                                                                      f  u_var2/u_var2/DSP_OUTPUT_INST/ALU_OUT[6]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     6.488 r  u_var2/u_var2/DSP_OUTPUT_INST/P[6]
                         net (fo=1, unplaced)         0.270     6.758    n_99_u_var2/u_var2
                                                                      r  u_var[31]_i_38/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     6.795 r  u_var[31]_i_38/O
                         net (fo=1, unplaced)         0.000     6.795    n_0_u_var[31]_i_38
                                                                      r  u_var_reg[31]_i_20/S[7]
                         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.973 r  u_var_reg[31]_i_20/CO[7]
                         net (fo=1, unplaced)         0.013     6.986    n_0_u_var_reg[31]_i_20
                                                                      r  u_var_reg[31]_i_18/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     7.091 r  u_var_reg[31]_i_18/O[0]
                         net (fo=3, unplaced)         0.291     7.382    n_15_u_var_reg[31]_i_18
                                                                      r  u_var[31]_i_17/I1
                         LUT6 (Prop_LUT6_I1_O)        0.034     7.416 r  u_var[31]_i_17/O
                         net (fo=1, unplaced)         0.000     7.416    n_0_u_var[31]_i_17
                                                                      r  u_var_reg[31]_i_2/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_O[5])
                                                      0.348     7.764 r  u_var_reg[31]_i_2/O[5]
                         net (fo=1, unplaced)         0.259     8.023    u_var0[29]
                                                                      r  u_var[29]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.100     8.123 r  u_var[29]_i_1/O
                         net (fo=2, unplaced)         0.270     8.393    temp/temp/B[12]
                         DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
                                                      0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     7.719 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     7.719    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.719 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     7.976    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.035 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.256     8.291    temp/temp/CLK
                                                                      r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.331     8.622    
                         clock uncertainty           -0.035     8.587    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[12])
                                                     -0.293     8.294    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          8.294    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.073ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 5.020ns (69.421%)  route 2.211ns (30.579%))
  Logic Levels:           23  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 8.291 - 7.500 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.270     1.136    temp__0/temp/CLK
                                                                      r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     1.348 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, unplaced)         0.000     1.348    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
                                                                      r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     1.466 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, unplaced)         0.000     1.466    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
                                                                      r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     2.113 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, unplaced)         0.000     2.113    temp__0/temp/DSP_MULTIPLIER.U<25>
                                                                      f  temp__0/temp/DSP_M_DATA_INST/U[25]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.172 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, unplaced)         0.000     2.172    temp__0/temp/DSP_M_DATA.U_DATA<25>
                                                                      r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     2.712 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.712    temp__0/temp/DSP_ALU.ALU_OUT<47>
                                                                      f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     2.788 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.034     2.822    temp__1/temp/PCIN[47]
                                                                      r  temp__1/temp/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[1])
                                                      0.416     3.238 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, unplaced)         0.000     3.238    temp__1/temp/DSP_ALU.ALU_OUT<1>
                                                                      f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[1]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[1]_P[1])
                                                      0.141     3.379 r  temp__1/temp/DSP_OUTPUT_INST/P[1]
                         net (fo=2, unplaced)         0.540     3.918    n_104_temp__1/temp
                                                                      r  u_var2_i_22__0/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_O[5])
                                                      0.251     4.169 r  u_var2_i_22__0/O[5]
                         net (fo=6, unplaced)         0.261     4.430    in[21]
                                                                      r  u_var2_i_33/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     4.467 r  u_var2_i_33/O
                         net (fo=1, unplaced)         0.000     4.467    n_0_u_var2_i_33
                                                                      r  u_var2_i_3/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.243     4.710 r  u_var2_i_3/CO[7]
                         net (fo=1, unplaced)         0.000     4.710    n_0_u_var2_i_3
                                                                      r  u_var2_i_2__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.815 f  u_var2_i_2__0/O[0]
                         net (fo=1, unplaced)         0.270     5.085    u_var2/u_var2/B[7]
                                                                      f  u_var2/u_var2/DSP_A_B_DATA_INST/B[7]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[7]_B2_DATA[7])
                                                      0.175     5.260 r  u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, unplaced)         0.000     5.260    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<7>
                                                                      r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2_DATA[7]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.066     5.326 r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, unplaced)         0.000     5.326    u_var2/u_var2/DSP_PREADD_DATA.B2B1<7>
                                                                      r  u_var2/u_var2/DSP_MULTIPLIER_INST/B2B1[7]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_V[6])
                                                      0.454     5.780 f  u_var2/u_var2/DSP_MULTIPLIER_INST/V[6]
                         net (fo=1, unplaced)         0.000     5.780    u_var2/u_var2/DSP_MULTIPLIER.V<6>
                                                                      f  u_var2/u_var2/DSP_M_DATA_INST/V[6]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     5.880 r  u_var2/u_var2/DSP_M_DATA_INST/V_DATA[6]
                         net (fo=1, unplaced)         0.000     5.880    u_var2/u_var2/DSP_M_DATA.V_DATA<6>
                                                                      r  u_var2/u_var2/DSP_ALU_INST/V_DATA[6]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     6.417 f  u_var2/u_var2/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, unplaced)         0.000     6.417    u_var2/u_var2/DSP_ALU.ALU_OUT<6>
                                                                      f  u_var2/u_var2/DSP_OUTPUT_INST/ALU_OUT[6]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     6.488 r  u_var2/u_var2/DSP_OUTPUT_INST/P[6]
                         net (fo=1, unplaced)         0.270     6.758    n_99_u_var2/u_var2
                                                                      r  u_var[31]_i_38/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     6.795 r  u_var[31]_i_38/O
                         net (fo=1, unplaced)         0.000     6.795    n_0_u_var[31]_i_38
                                                                      r  u_var_reg[31]_i_20/S[7]
                         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.973 r  u_var_reg[31]_i_20/CO[7]
                         net (fo=1, unplaced)         0.013     6.986    n_0_u_var_reg[31]_i_20
                                                                      r  u_var_reg[31]_i_18/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     7.091 r  u_var_reg[31]_i_18/O[0]
                         net (fo=3, unplaced)         0.291     7.382    n_15_u_var_reg[31]_i_18
                                                                      r  u_var[31]_i_17/I1
                         LUT6 (Prop_LUT6_I1_O)        0.034     7.416 r  u_var[31]_i_17/O
                         net (fo=1, unplaced)         0.000     7.416    n_0_u_var[31]_i_17
                                                                      r  u_var_reg[31]_i_2/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_O[4])
                                                      0.318     7.734 r  u_var_reg[31]_i_2/O[4]
                         net (fo=1, unplaced)         0.263     7.997    u_var0[28]
                                                                      r  u_var[28]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.100     8.097 r  u_var[28]_i_1/O
                         net (fo=2, unplaced)         0.270     8.367    temp/temp/B[11]
                         DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
                                                      0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     7.719 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     7.719    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.719 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     7.976    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.035 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.256     8.291    temp/temp/CLK
                                                                      r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.331     8.622    
                         clock uncertainty           -0.035     8.587    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[11])
                                                     -0.293     8.294    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          8.294    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.176ns  (logic 5.105ns (71.137%)  route 2.071ns (28.863%))
  Logic Levels:           22  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 8.291 - 7.500 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.270     1.136    temp__0/temp/CLK
                                                                      r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     1.348 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, unplaced)         0.000     1.348    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
                                                                      r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     1.466 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, unplaced)         0.000     1.466    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
                                                                      r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     2.113 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, unplaced)         0.000     2.113    temp__0/temp/DSP_MULTIPLIER.U<25>
                                                                      f  temp__0/temp/DSP_M_DATA_INST/U[25]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.172 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, unplaced)         0.000     2.172    temp__0/temp/DSP_M_DATA.U_DATA<25>
                                                                      r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     2.712 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.712    temp__0/temp/DSP_ALU.ALU_OUT<47>
                                                                      f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     2.788 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.034     2.822    temp__1/temp/PCIN[47]
                                                                      r  temp__1/temp/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[1])
                                                      0.416     3.238 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, unplaced)         0.000     3.238    temp__1/temp/DSP_ALU.ALU_OUT<1>
                                                                      f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[1]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[1]_P[1])
                                                      0.141     3.379 r  temp__1/temp/DSP_OUTPUT_INST/P[1]
                         net (fo=2, unplaced)         0.540     3.918    n_104_temp__1/temp
                                                                      r  u_var2_i_22__0/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.315     4.233 r  u_var2_i_22__0/CO[7]
                         net (fo=1, unplaced)         0.013     4.246    n_0_u_var2_i_22__0
                                                                      r  u_var2_i_21__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.351 r  u_var2_i_21__0/O[0]
                         net (fo=6, unplaced)         0.291     4.642    in[24]
                                                                      r  u_var2_i_30/I1
                         LUT2 (Prop_LUT2_I1_O)        0.034     4.676 r  u_var2_i_30/O
                         net (fo=1, unplaced)         0.000     4.676    n_0_u_var2_i_30
                                                                      r  u_var2_i_2__0/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_O[4])
                                                      0.318     4.994 f  u_var2_i_2__0/O[4]
                         net (fo=1, unplaced)         0.270     5.264    u_var2/u_var2/B[11]
                                                                      f  u_var2/u_var2/DSP_A_B_DATA_INST/B[11]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[11]_B2_DATA[11])
                                                      0.246     5.510 r  u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, unplaced)         0.000     5.510    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<11>
                                                                      r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2_DATA[11]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[11]_B2B1[11])
                                                      0.082     5.592 r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, unplaced)         0.000     5.592    u_var2/u_var2/DSP_PREADD_DATA.B2B1<11>
                                                                      r  u_var2/u_var2/DSP_MULTIPLIER_INST/B2B1[11]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[11]_V[10])
                                                      0.484     6.076 f  u_var2/u_var2/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, unplaced)         0.000     6.076    u_var2/u_var2/DSP_MULTIPLIER.V<10>
                                                                      f  u_var2/u_var2/DSP_M_DATA_INST/V[10]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[10]_V_DATA[10])
                                                      0.064     6.140 r  u_var2/u_var2/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, unplaced)         0.000     6.140    u_var2/u_var2/DSP_M_DATA.V_DATA<10>
                                                                      r  u_var2/u_var2/DSP_ALU_INST/V_DATA[10]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[10]_ALU_OUT[10])
                                                      0.538     6.678 f  u_var2/u_var2/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, unplaced)         0.000     6.678    u_var2/u_var2/DSP_ALU.ALU_OUT<10>
                                                                      f  u_var2/u_var2/DSP_OUTPUT_INST/ALU_OUT[10]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[10]_P[10])
                                                      0.068     6.746 r  u_var2/u_var2/DSP_OUTPUT_INST/P[10]
                         net (fo=1, unplaced)         0.270     7.016    n_95_u_var2/u_var2
                                                                      r  u_var[31]_i_26/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     7.053 r  u_var[31]_i_26/O
                         net (fo=1, unplaced)         0.000     7.053    n_0_u_var[31]_i_26
                                                                      r  u_var_reg[31]_i_18/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.224     7.277 f  u_var_reg[31]_i_18/O[4]
                         net (fo=3, unplaced)         0.263     7.540    n_11_u_var_reg[31]_i_18
                                                                      f  u_var[31]_i_4/I0
                         LUT3 (Prop_LUT3_I0_O)        0.100     7.640 r  u_var[31]_i_4/O
                         net (fo=1, unplaced)         0.000     7.640    n_0_u_var[31]_i_4
                                                                      r  u_var_reg[31]_i_2/DI[5]
                         CARRY8 (Prop_CARRY8_DI[5]_O[6])
                                                      0.181     7.821 r  u_var_reg[31]_i_2/O[6]
                         net (fo=1, unplaced)         0.121     7.942    u_var0[30]
                                                                      r  u_var[30]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.100     8.042 r  u_var[30]_i_1/O
                         net (fo=2, unplaced)         0.270     8.312    temp/temp/B[13]
                         DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
                                                      0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     7.719 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     7.719    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.719 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     7.976    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.035 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.256     8.291    temp/temp/CLK
                                                                      r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.331     8.622    
                         clock uncertainty           -0.035     8.587    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[13])
                                                     -0.291     8.296    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[14]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.197ns  (logic 5.126ns (71.221%)  route 2.071ns (28.779%))
  Logic Levels:           22  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 8.291 - 7.500 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.270     1.136    temp__0/temp/CLK
                                                                      r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     1.348 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, unplaced)         0.000     1.348    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
                                                                      r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     1.466 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, unplaced)         0.000     1.466    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
                                                                      r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     2.113 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, unplaced)         0.000     2.113    temp__0/temp/DSP_MULTIPLIER.U<25>
                                                                      f  temp__0/temp/DSP_M_DATA_INST/U[25]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.172 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, unplaced)         0.000     2.172    temp__0/temp/DSP_M_DATA.U_DATA<25>
                                                                      r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     2.712 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.712    temp__0/temp/DSP_ALU.ALU_OUT<47>
                                                                      f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     2.788 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.034     2.822    temp__1/temp/PCIN[47]
                                                                      r  temp__1/temp/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[1])
                                                      0.416     3.238 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, unplaced)         0.000     3.238    temp__1/temp/DSP_ALU.ALU_OUT<1>
                                                                      f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[1]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[1]_P[1])
                                                      0.141     3.379 r  temp__1/temp/DSP_OUTPUT_INST/P[1]
                         net (fo=2, unplaced)         0.540     3.918    n_104_temp__1/temp
                                                                      r  u_var2_i_22__0/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.315     4.233 r  u_var2_i_22__0/CO[7]
                         net (fo=1, unplaced)         0.013     4.246    n_0_u_var2_i_22__0
                                                                      r  u_var2_i_21__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.351 r  u_var2_i_21__0/O[0]
                         net (fo=6, unplaced)         0.291     4.642    in[24]
                                                                      r  u_var2_i_30/I1
                         LUT2 (Prop_LUT2_I1_O)        0.034     4.676 r  u_var2_i_30/O
                         net (fo=1, unplaced)         0.000     4.676    n_0_u_var2_i_30
                                                                      r  u_var2_i_2__0/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_O[4])
                                                      0.318     4.994 f  u_var2_i_2__0/O[4]
                         net (fo=1, unplaced)         0.270     5.264    u_var2/u_var2/B[11]
                                                                      f  u_var2/u_var2/DSP_A_B_DATA_INST/B[11]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[11]_B2_DATA[11])
                                                      0.246     5.510 r  u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, unplaced)         0.000     5.510    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<11>
                                                                      r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2_DATA[11]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[11]_B2B1[11])
                                                      0.082     5.592 r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, unplaced)         0.000     5.592    u_var2/u_var2/DSP_PREADD_DATA.B2B1<11>
                                                                      r  u_var2/u_var2/DSP_MULTIPLIER_INST/B2B1[11]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[11]_V[10])
                                                      0.484     6.076 f  u_var2/u_var2/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, unplaced)         0.000     6.076    u_var2/u_var2/DSP_MULTIPLIER.V<10>
                                                                      f  u_var2/u_var2/DSP_M_DATA_INST/V[10]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[10]_V_DATA[10])
                                                      0.064     6.140 r  u_var2/u_var2/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, unplaced)         0.000     6.140    u_var2/u_var2/DSP_M_DATA.V_DATA<10>
                                                                      r  u_var2/u_var2/DSP_ALU_INST/V_DATA[10]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[10]_ALU_OUT[10])
                                                      0.538     6.678 f  u_var2/u_var2/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, unplaced)         0.000     6.678    u_var2/u_var2/DSP_ALU.ALU_OUT<10>
                                                                      f  u_var2/u_var2/DSP_OUTPUT_INST/ALU_OUT[10]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[10]_P[10])
                                                      0.068     6.746 r  u_var2/u_var2/DSP_OUTPUT_INST/P[10]
                         net (fo=1, unplaced)         0.270     7.016    n_95_u_var2/u_var2
                                                                      r  u_var[31]_i_26/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     7.053 r  u_var[31]_i_26/O
                         net (fo=1, unplaced)         0.000     7.053    n_0_u_var[31]_i_26
                                                                      r  u_var_reg[31]_i_18/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.224     7.277 f  u_var_reg[31]_i_18/O[4]
                         net (fo=3, unplaced)         0.263     7.540    n_11_u_var_reg[31]_i_18
                                                                      f  u_var[31]_i_4/I0
                         LUT3 (Prop_LUT3_I0_O)        0.100     7.640 r  u_var[31]_i_4/O
                         net (fo=1, unplaced)         0.000     7.640    n_0_u_var[31]_i_4
                                                                      r  u_var_reg[31]_i_2/DI[5]
                         CARRY8 (Prop_CARRY8_DI[5]_O[7])
                                                      0.202     7.842 r  u_var_reg[31]_i_2/O[7]
                         net (fo=1, unplaced)         0.121     7.963    u_var0[31]
                                                                      r  u_var[31]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.100     8.063 r  u_var[31]_i_1/O
                         net (fo=2, unplaced)         0.270     8.333    temp/temp/B[14]
                         DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
                                                      0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     7.719 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     7.719    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.719 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     7.976    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.035 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.256     8.291    temp/temp/CLK
                                                                      r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.331     8.622    
                         clock uncertainty           -0.035     8.587    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[14])
                                                     -0.235     8.352    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          8.352    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 4.958ns (69.691%)  route 2.156ns (30.309%))
  Logic Levels:           23  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 8.291 - 7.500 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.270     1.136    temp__0/temp/CLK
                                                                      r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     1.348 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, unplaced)         0.000     1.348    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
                                                                      r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     1.466 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, unplaced)         0.000     1.466    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
                                                                      r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     2.113 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, unplaced)         0.000     2.113    temp__0/temp/DSP_MULTIPLIER.U<25>
                                                                      f  temp__0/temp/DSP_M_DATA_INST/U[25]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.172 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, unplaced)         0.000     2.172    temp__0/temp/DSP_M_DATA.U_DATA<25>
                                                                      r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     2.712 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.712    temp__0/temp/DSP_ALU.ALU_OUT<47>
                                                                      f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     2.788 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.034     2.822    temp__1/temp/PCIN[47]
                                                                      r  temp__1/temp/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[1])
                                                      0.416     3.238 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, unplaced)         0.000     3.238    temp__1/temp/DSP_ALU.ALU_OUT<1>
                                                                      f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[1]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[1]_P[1])
                                                      0.141     3.379 r  temp__1/temp/DSP_OUTPUT_INST/P[1]
                         net (fo=2, unplaced)         0.540     3.918    n_104_temp__1/temp
                                                                      r  u_var2_i_22__0/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_O[5])
                                                      0.251     4.169 r  u_var2_i_22__0/O[5]
                         net (fo=6, unplaced)         0.261     4.430    in[21]
                                                                      r  u_var2_i_33/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     4.467 r  u_var2_i_33/O
                         net (fo=1, unplaced)         0.000     4.467    n_0_u_var2_i_33
                                                                      r  u_var2_i_3/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.243     4.710 r  u_var2_i_3/CO[7]
                         net (fo=1, unplaced)         0.000     4.710    n_0_u_var2_i_3
                                                                      r  u_var2_i_2__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.815 f  u_var2_i_2__0/O[0]
                         net (fo=1, unplaced)         0.270     5.085    u_var2/u_var2/B[7]
                                                                      f  u_var2/u_var2/DSP_A_B_DATA_INST/B[7]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[7]_B2_DATA[7])
                                                      0.175     5.260 r  u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, unplaced)         0.000     5.260    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<7>
                                                                      r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2_DATA[7]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.066     5.326 r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, unplaced)         0.000     5.326    u_var2/u_var2/DSP_PREADD_DATA.B2B1<7>
                                                                      r  u_var2/u_var2/DSP_MULTIPLIER_INST/B2B1[7]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_V[6])
                                                      0.454     5.780 f  u_var2/u_var2/DSP_MULTIPLIER_INST/V[6]
                         net (fo=1, unplaced)         0.000     5.780    u_var2/u_var2/DSP_MULTIPLIER.V<6>
                                                                      f  u_var2/u_var2/DSP_M_DATA_INST/V[6]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     5.880 r  u_var2/u_var2/DSP_M_DATA_INST/V_DATA[6]
                         net (fo=1, unplaced)         0.000     5.880    u_var2/u_var2/DSP_M_DATA.V_DATA<6>
                                                                      r  u_var2/u_var2/DSP_ALU_INST/V_DATA[6]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     6.417 f  u_var2/u_var2/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, unplaced)         0.000     6.417    u_var2/u_var2/DSP_ALU.ALU_OUT<6>
                                                                      f  u_var2/u_var2/DSP_OUTPUT_INST/ALU_OUT[6]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     6.488 r  u_var2/u_var2/DSP_OUTPUT_INST/P[6]
                         net (fo=1, unplaced)         0.270     6.758    n_99_u_var2/u_var2
                                                                      r  u_var[31]_i_38/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     6.795 r  u_var[31]_i_38/O
                         net (fo=1, unplaced)         0.000     6.795    n_0_u_var[31]_i_38
                                                                      r  u_var_reg[31]_i_20/S[7]
                         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.973 r  u_var_reg[31]_i_20/CO[7]
                         net (fo=1, unplaced)         0.013     6.986    n_0_u_var_reg[31]_i_20
                                                                      r  u_var_reg[31]_i_18/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     7.091 r  u_var_reg[31]_i_18/O[0]
                         net (fo=3, unplaced)         0.291     7.382    n_15_u_var_reg[31]_i_18
                                                                      r  u_var[31]_i_17/I1
                         LUT6 (Prop_LUT6_I1_O)        0.034     7.416 r  u_var[31]_i_17/O
                         net (fo=1, unplaced)         0.000     7.416    n_0_u_var[31]_i_17
                                                                      r  u_var_reg[31]_i_2/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_O[3])
                                                      0.256     7.672 r  u_var_reg[31]_i_2/O[3]
                         net (fo=1, unplaced)         0.208     7.880    u_var0[27]
                                                                      r  u_var[27]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.100     7.980 r  u_var[27]_i_1/O
                         net (fo=2, unplaced)         0.270     8.250    temp/temp/B[10]
                         DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
                                                      0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     7.719 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     7.719    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.719 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     7.976    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.035 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.256     8.291    temp/temp/CLK
                                                                      r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.331     8.622    
                         clock uncertainty           -0.035     8.587    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[10])
                                                     -0.198     8.389    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          8.389    
                         arrival time                          -8.250    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[9]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.084ns  (logic 4.928ns (69.562%)  route 2.156ns (30.438%))
  Logic Levels:           23  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 8.291 - 7.500 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.270     1.136    temp__0/temp/CLK
                                                                      r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     1.348 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, unplaced)         0.000     1.348    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
                                                                      r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     1.466 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, unplaced)         0.000     1.466    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
                                                                      r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     2.113 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, unplaced)         0.000     2.113    temp__0/temp/DSP_MULTIPLIER.U<25>
                                                                      f  temp__0/temp/DSP_M_DATA_INST/U[25]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.172 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, unplaced)         0.000     2.172    temp__0/temp/DSP_M_DATA.U_DATA<25>
                                                                      r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     2.712 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.712    temp__0/temp/DSP_ALU.ALU_OUT<47>
                                                                      f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     2.788 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.034     2.822    temp__1/temp/PCIN[47]
                                                                      r  temp__1/temp/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[1])
                                                      0.416     3.238 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, unplaced)         0.000     3.238    temp__1/temp/DSP_ALU.ALU_OUT<1>
                                                                      f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[1]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[1]_P[1])
                                                      0.141     3.379 r  temp__1/temp/DSP_OUTPUT_INST/P[1]
                         net (fo=2, unplaced)         0.540     3.918    n_104_temp__1/temp
                                                                      r  u_var2_i_22__0/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_O[5])
                                                      0.251     4.169 r  u_var2_i_22__0/O[5]
                         net (fo=6, unplaced)         0.261     4.430    in[21]
                                                                      r  u_var2_i_33/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     4.467 r  u_var2_i_33/O
                         net (fo=1, unplaced)         0.000     4.467    n_0_u_var2_i_33
                                                                      r  u_var2_i_3/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.243     4.710 r  u_var2_i_3/CO[7]
                         net (fo=1, unplaced)         0.000     4.710    n_0_u_var2_i_3
                                                                      r  u_var2_i_2__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.815 f  u_var2_i_2__0/O[0]
                         net (fo=1, unplaced)         0.270     5.085    u_var2/u_var2/B[7]
                                                                      f  u_var2/u_var2/DSP_A_B_DATA_INST/B[7]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[7]_B2_DATA[7])
                                                      0.175     5.260 r  u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, unplaced)         0.000     5.260    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<7>
                                                                      r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2_DATA[7]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.066     5.326 r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, unplaced)         0.000     5.326    u_var2/u_var2/DSP_PREADD_DATA.B2B1<7>
                                                                      r  u_var2/u_var2/DSP_MULTIPLIER_INST/B2B1[7]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_V[6])
                                                      0.454     5.780 f  u_var2/u_var2/DSP_MULTIPLIER_INST/V[6]
                         net (fo=1, unplaced)         0.000     5.780    u_var2/u_var2/DSP_MULTIPLIER.V<6>
                                                                      f  u_var2/u_var2/DSP_M_DATA_INST/V[6]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     5.880 r  u_var2/u_var2/DSP_M_DATA_INST/V_DATA[6]
                         net (fo=1, unplaced)         0.000     5.880    u_var2/u_var2/DSP_M_DATA.V_DATA<6>
                                                                      r  u_var2/u_var2/DSP_ALU_INST/V_DATA[6]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     6.417 f  u_var2/u_var2/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, unplaced)         0.000     6.417    u_var2/u_var2/DSP_ALU.ALU_OUT<6>
                                                                      f  u_var2/u_var2/DSP_OUTPUT_INST/ALU_OUT[6]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     6.488 r  u_var2/u_var2/DSP_OUTPUT_INST/P[6]
                         net (fo=1, unplaced)         0.270     6.758    n_99_u_var2/u_var2
                                                                      r  u_var[31]_i_38/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     6.795 r  u_var[31]_i_38/O
                         net (fo=1, unplaced)         0.000     6.795    n_0_u_var[31]_i_38
                                                                      r  u_var_reg[31]_i_20/S[7]
                         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.973 r  u_var_reg[31]_i_20/CO[7]
                         net (fo=1, unplaced)         0.013     6.986    n_0_u_var_reg[31]_i_20
                                                                      r  u_var_reg[31]_i_18/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     7.091 r  u_var_reg[31]_i_18/O[0]
                         net (fo=3, unplaced)         0.291     7.382    n_15_u_var_reg[31]_i_18
                                                                      r  u_var[31]_i_17/I1
                         LUT6 (Prop_LUT6_I1_O)        0.034     7.416 r  u_var[31]_i_17/O
                         net (fo=1, unplaced)         0.000     7.416    n_0_u_var[31]_i_17
                                                                      r  u_var_reg[31]_i_2/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_O[2])
                                                      0.226     7.642 r  u_var_reg[31]_i_2/O[2]
                         net (fo=1, unplaced)         0.208     7.850    u_var0[26]
                                                                      r  u_var[26]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.100     7.950 r  u_var[26]_i_1/O
                         net (fo=2, unplaced)         0.270     8.220    temp/temp/B[9]
                         DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
                                                      0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     7.719 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     7.719    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.719 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     7.976    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.035 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.256     8.291    temp/temp/CLK
                                                                      r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.331     8.622    
                         clock uncertainty           -0.035     8.587    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[9])
                                                     -0.207     8.380    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          8.380    
                         arrival time                          -8.220    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 4.904ns (69.796%)  route 2.122ns (30.204%))
  Logic Levels:           20  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 8.291 - 7.500 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.270     1.136    temp__0/temp/CLK
                                                                      r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[1])
                                                      0.185     1.321 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, unplaced)         0.000     1.321    temp__0/temp/DSP_A_B_DATA.A2_DATA<1>
                                                                      r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[1]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[1]_A2A1[1])
                                                      0.088     1.409 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, unplaced)         0.000     1.409    temp__0/temp/DSP_PREADD_DATA.A2A1<1>
                                                                      r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[1]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[1]_V[8])
                                                      0.545     1.954 f  temp__0/temp/DSP_MULTIPLIER_INST/V[8]
                         net (fo=1, unplaced)         0.000     1.954    temp__0/temp/DSP_MULTIPLIER.V<8>
                                                                      f  temp__0/temp/DSP_M_DATA_INST/V[8]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[8]_V_DATA[8])
                                                      0.104     2.058 r  temp__0/temp/DSP_M_DATA_INST/V_DATA[8]
                         net (fo=1, unplaced)         0.000     2.058    temp__0/temp/DSP_M_DATA.V_DATA<8>
                                                                      r  temp__0/temp/DSP_ALU_INST/V_DATA[8]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[8]_ALU_OUT[8])
                                                      0.514     2.572 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, unplaced)         0.000     2.572    temp__0/temp/DSP_ALU.ALU_OUT<8>
                                                                      f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[8]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[8]_P[8])
                                                      0.074     2.646 r  temp__0/temp/DSP_OUTPUT_INST/P[8]
                         net (fo=6, unplaced)         0.540     3.185    n_97_temp__0/temp
                                                                      r  u_var2_i_1/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.315     3.500 r  u_var2_i_1/CO[7]
                         net (fo=1, unplaced)         0.000     3.500    n_0_u_var2_i_1
                                                                      r  u_var2_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     3.605 f  u_var2_i_3/O[0]
                         net (fo=1, unplaced)         0.270     3.875    u_var2__1/u_var2/A[16]
                                                                      f  u_var2__1/u_var2/DSP_A_B_DATA_INST/A[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.248     4.123 r  u_var2__1/u_var2/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, unplaced)         0.000     4.123    u_var2__1/u_var2/DSP_A_B_DATA.A2_DATA<16>
                                                                      r  u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.099     4.222 r  u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, unplaced)         0.000     4.222    u_var2__1/u_var2/DSP_PREADD_DATA.A2A1<16>
                                                                      r  u_var2__1/u_var2/DSP_MULTIPLIER_INST/A2A1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[29])
                                                      0.627     4.849 f  u_var2__1/u_var2/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, unplaced)         0.000     4.849    u_var2__1/u_var2/DSP_MULTIPLIER.U<29>
                                                                      f  u_var2__1/u_var2/DSP_M_DATA_INST/U[29]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.061     4.910 r  u_var2__1/u_var2/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, unplaced)         0.000     4.910    u_var2__1/u_var2/DSP_M_DATA.U_DATA<29>
                                                                      r  u_var2__1/u_var2/DSP_ALU_INST/U_DATA[29]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.541     5.451 f  u_var2__1/u_var2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.451    u_var2__1/u_var2/DSP_ALU.ALU_OUT<47>
                                                                      f  u_var2__1/u_var2/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     5.527 r  u_var2__1/u_var2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.034     5.561    u_var2__2/u_var2/PCIN[47]
                                                                      r  u_var2__2/u_var2/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[1])
                                                      0.416     5.977 f  u_var2__2/u_var2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, unplaced)         0.000     5.977    u_var2__2/u_var2/DSP_ALU.ALU_OUT<1>
                                                                      f  u_var2__2/u_var2/DSP_OUTPUT_INST/ALU_OUT[1]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[1]_P[1])
                                                      0.141     6.118 r  u_var2__2/u_var2/DSP_OUTPUT_INST/P[1]
                         net (fo=2, unplaced)         0.540     6.658    n_104_u_var2__2/u_var2
                                                                      r  u_var_reg[31]_i_20/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_O[5])
                                                      0.251     6.909 r  u_var_reg[31]_i_20/O[5]
                         net (fo=3, unplaced)         0.261     7.170    n_10_u_var_reg[31]_i_20
                                                                      r  u_var[23]_i_13/I1
                         LUT6 (Prop_LUT6_I1_O)        0.037     7.207 r  u_var[23]_i_13/O
                         net (fo=1, unplaced)         0.000     7.207    n_0_u_var[23]_i_13
                                                                      r  u_var_reg[23]_i_2/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.243     7.450 r  u_var_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     7.450    n_0_u_var_reg[23]_i_2
                                                                      r  u_var_reg[31]_i_2/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     7.584 r  u_var_reg[31]_i_2/O[1]
                         net (fo=1, unplaced)         0.208     7.792    u_var0[25]
                                                                      r  u_var[25]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.100     7.892 r  u_var[25]_i_1/O
                         net (fo=2, unplaced)         0.270     8.162    temp/temp/B[8]
                         DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
                                                      0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     7.719 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     7.719    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.719 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     7.976    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.035 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.256     8.291    temp/temp/CLK
                                                                      r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.331     8.622    
                         clock uncertainty           -0.035     8.587    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[8])
                                                     -0.223     8.364    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          8.364    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 4.875ns (70.548%)  route 2.035ns (29.452%))
  Logic Levels:           20  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 8.291 - 7.500 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.270     1.136    temp__0/temp/CLK
                                                                      r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[1])
                                                      0.185     1.321 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, unplaced)         0.000     1.321    temp__0/temp/DSP_A_B_DATA.A2_DATA<1>
                                                                      r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[1]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[1]_A2A1[1])
                                                      0.088     1.409 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, unplaced)         0.000     1.409    temp__0/temp/DSP_PREADD_DATA.A2A1<1>
                                                                      r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[1]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[1]_V[8])
                                                      0.545     1.954 f  temp__0/temp/DSP_MULTIPLIER_INST/V[8]
                         net (fo=1, unplaced)         0.000     1.954    temp__0/temp/DSP_MULTIPLIER.V<8>
                                                                      f  temp__0/temp/DSP_M_DATA_INST/V[8]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[8]_V_DATA[8])
                                                      0.104     2.058 r  temp__0/temp/DSP_M_DATA_INST/V_DATA[8]
                         net (fo=1, unplaced)         0.000     2.058    temp__0/temp/DSP_M_DATA.V_DATA<8>
                                                                      r  temp__0/temp/DSP_ALU_INST/V_DATA[8]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[8]_ALU_OUT[8])
                                                      0.514     2.572 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, unplaced)         0.000     2.572    temp__0/temp/DSP_ALU.ALU_OUT<8>
                                                                      f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[8]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[8]_P[8])
                                                      0.074     2.646 r  temp__0/temp/DSP_OUTPUT_INST/P[8]
                         net (fo=6, unplaced)         0.540     3.185    n_97_temp__0/temp
                                                                      r  u_var2_i_1/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.315     3.500 r  u_var2_i_1/CO[7]
                         net (fo=1, unplaced)         0.000     3.500    n_0_u_var2_i_1
                                                                      r  u_var2_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     3.605 f  u_var2_i_3/O[0]
                         net (fo=1, unplaced)         0.270     3.875    u_var2__1/u_var2/A[16]
                                                                      f  u_var2__1/u_var2/DSP_A_B_DATA_INST/A[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.248     4.123 r  u_var2__1/u_var2/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, unplaced)         0.000     4.123    u_var2__1/u_var2/DSP_A_B_DATA.A2_DATA<16>
                                                                      r  u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.099     4.222 r  u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, unplaced)         0.000     4.222    u_var2__1/u_var2/DSP_PREADD_DATA.A2A1<16>
                                                                      r  u_var2__1/u_var2/DSP_MULTIPLIER_INST/A2A1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[29])
                                                      0.627     4.849 f  u_var2__1/u_var2/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, unplaced)         0.000     4.849    u_var2__1/u_var2/DSP_MULTIPLIER.U<29>
                                                                      f  u_var2__1/u_var2/DSP_M_DATA_INST/U[29]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.061     4.910 r  u_var2__1/u_var2/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, unplaced)         0.000     4.910    u_var2__1/u_var2/DSP_M_DATA.U_DATA<29>
                                                                      r  u_var2__1/u_var2/DSP_ALU_INST/U_DATA[29]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.541     5.451 f  u_var2__1/u_var2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.451    u_var2__1/u_var2/DSP_ALU.ALU_OUT<47>
                                                                      f  u_var2__1/u_var2/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     5.527 r  u_var2__1/u_var2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.034     5.561    u_var2__2/u_var2/PCIN[47]
                                                                      r  u_var2__2/u_var2/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[1])
                                                      0.416     5.977 f  u_var2__2/u_var2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, unplaced)         0.000     5.977    u_var2__2/u_var2/DSP_ALU.ALU_OUT<1>
                                                                      f  u_var2__2/u_var2/DSP_OUTPUT_INST/ALU_OUT[1]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[1]_P[1])
                                                      0.141     6.118 r  u_var2__2/u_var2/DSP_OUTPUT_INST/P[1]
                         net (fo=2, unplaced)         0.540     6.658    n_104_u_var2__2/u_var2
                                                                      r  u_var_reg[31]_i_20/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_O[5])
                                                      0.251     6.909 r  u_var_reg[31]_i_20/O[5]
                         net (fo=3, unplaced)         0.261     7.170    n_10_u_var_reg[31]_i_20
                                                                      r  u_var[23]_i_13/I1
                         LUT6 (Prop_LUT6_I1_O)        0.037     7.207 r  u_var[23]_i_13/O
                         net (fo=1, unplaced)         0.000     7.207    n_0_u_var[23]_i_13
                                                                      r  u_var_reg[23]_i_2/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.243     7.450 r  u_var_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     7.450    n_0_u_var_reg[23]_i_2
                                                                      r  u_var_reg[31]_i_2/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     7.555 r  u_var_reg[31]_i_2/O[0]
                         net (fo=1, unplaced)         0.121     7.676    u_var0[24]
                                                                      r  u_var[24]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.100     7.776 r  u_var[24]_i_1/O
                         net (fo=2, unplaced)         0.270     8.046    temp/temp/B[7]
                         DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
                                                      0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     7.719 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     7.719    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.719 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     7.976    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.035 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.256     8.291    temp/temp/CLK
                                                                      r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.331     8.622    
                         clock uncertainty           -0.035     8.587    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[7])
                                                     -0.193     8.394    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          8.394    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[3]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 4.712ns (68.928%)  route 2.124ns (31.072%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT3=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 8.291 - 7.500 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.270     1.136    temp__0/temp/CLK
                                                                      r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[1])
                                                      0.185     1.321 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, unplaced)         0.000     1.321    temp__0/temp/DSP_A_B_DATA.A2_DATA<1>
                                                                      r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[1]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[1]_A2A1[1])
                                                      0.088     1.409 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, unplaced)         0.000     1.409    temp__0/temp/DSP_PREADD_DATA.A2A1<1>
                                                                      r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[1]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[1]_V[8])
                                                      0.545     1.954 f  temp__0/temp/DSP_MULTIPLIER_INST/V[8]
                         net (fo=1, unplaced)         0.000     1.954    temp__0/temp/DSP_MULTIPLIER.V<8>
                                                                      f  temp__0/temp/DSP_M_DATA_INST/V[8]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[8]_V_DATA[8])
                                                      0.104     2.058 r  temp__0/temp/DSP_M_DATA_INST/V_DATA[8]
                         net (fo=1, unplaced)         0.000     2.058    temp__0/temp/DSP_M_DATA.V_DATA<8>
                                                                      r  temp__0/temp/DSP_ALU_INST/V_DATA[8]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[8]_ALU_OUT[8])
                                                      0.514     2.572 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, unplaced)         0.000     2.572    temp__0/temp/DSP_ALU.ALU_OUT<8>
                                                                      f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[8]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[8]_P[8])
                                                      0.074     2.646 r  temp__0/temp/DSP_OUTPUT_INST/P[8]
                         net (fo=6, unplaced)         0.540     3.185    n_97_temp__0/temp
                                                                      r  u_var2_i_1/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.315     3.500 r  u_var2_i_1/CO[7]
                         net (fo=1, unplaced)         0.000     3.500    n_0_u_var2_i_1
                                                                      r  u_var2_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     3.605 f  u_var2_i_3/O[0]
                         net (fo=1, unplaced)         0.270     3.875    u_var2__1/u_var2/A[16]
                                                                      f  u_var2__1/u_var2/DSP_A_B_DATA_INST/A[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.248     4.123 r  u_var2__1/u_var2/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, unplaced)         0.000     4.123    u_var2__1/u_var2/DSP_A_B_DATA.A2_DATA<16>
                                                                      r  u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.099     4.222 r  u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, unplaced)         0.000     4.222    u_var2__1/u_var2/DSP_PREADD_DATA.A2A1<16>
                                                                      r  u_var2__1/u_var2/DSP_MULTIPLIER_INST/A2A1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[29])
                                                      0.627     4.849 f  u_var2__1/u_var2/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, unplaced)         0.000     4.849    u_var2__1/u_var2/DSP_MULTIPLIER.U<29>
                                                                      f  u_var2__1/u_var2/DSP_M_DATA_INST/U[29]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.061     4.910 r  u_var2__1/u_var2/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, unplaced)         0.000     4.910    u_var2__1/u_var2/DSP_M_DATA.U_DATA<29>
                                                                      r  u_var2__1/u_var2/DSP_ALU_INST/U_DATA[29]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.541     5.451 f  u_var2__1/u_var2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.451    u_var2__1/u_var2/DSP_ALU.ALU_OUT<47>
                                                                      f  u_var2__1/u_var2/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     5.527 r  u_var2__1/u_var2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.034     5.561    u_var2__2/u_var2/PCIN[47]
                                                                      r  u_var2__2/u_var2/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     5.950 f  u_var2__2/u_var2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.950    u_var2__2/u_var2/DSP_ALU.ALU_OUT<0>
                                                                      f  u_var2__2/u_var2/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     6.105 r  u_var2__2/u_var2/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.540     6.645    n_105_u_var2__2/u_var2
                                                                      r  u_var_reg[31]_i_20/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.171     6.816 f  u_var_reg[31]_i_20/O[2]
                         net (fo=3, unplaced)         0.208     7.024    n_13_u_var_reg[31]_i_20
                                                                      f  u_var[23]_i_7/I0
                         LUT3 (Prop_LUT3_I0_O)        0.100     7.124 r  u_var[23]_i_7/O
                         net (fo=1, unplaced)         0.000     7.124    n_0_u_var[23]_i_7
                                                                      r  u_var_reg[23]_i_2/DI[3]
                         CARRY8 (Prop_CARRY8_DI[3]_O[4])
                                                      0.215     7.339 r  u_var_reg[23]_i_2/O[4]
                         net (fo=1, unplaced)         0.263     7.602    u_var0[20]
                                                                      r  u_var[20]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.100     7.702 r  u_var[20]_i_1/O
                         net (fo=2, unplaced)         0.270     7.972    temp/temp/B[3]
                         DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
                                                      0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     7.719 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     7.719    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.719 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     7.976    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.035 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.256     8.291    temp/temp/CLK
                                                                      r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.331     8.622    
                         clock uncertainty           -0.035     8.587    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[3])
                                                     -0.240     8.347    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          8.347    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        6.863ns  (logic 4.743ns (69.108%)  route 2.120ns (30.892%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT3=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 8.291 - 7.500 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.270     1.136    temp__0/temp/CLK
                                                                      r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[1])
                                                      0.185     1.321 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, unplaced)         0.000     1.321    temp__0/temp/DSP_A_B_DATA.A2_DATA<1>
                                                                      r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[1]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[1]_A2A1[1])
                                                      0.088     1.409 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, unplaced)         0.000     1.409    temp__0/temp/DSP_PREADD_DATA.A2A1<1>
                                                                      r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[1]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[1]_V[8])
                                                      0.545     1.954 f  temp__0/temp/DSP_MULTIPLIER_INST/V[8]
                         net (fo=1, unplaced)         0.000     1.954    temp__0/temp/DSP_MULTIPLIER.V<8>
                                                                      f  temp__0/temp/DSP_M_DATA_INST/V[8]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[8]_V_DATA[8])
                                                      0.104     2.058 r  temp__0/temp/DSP_M_DATA_INST/V_DATA[8]
                         net (fo=1, unplaced)         0.000     2.058    temp__0/temp/DSP_M_DATA.V_DATA<8>
                                                                      r  temp__0/temp/DSP_ALU_INST/V_DATA[8]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[8]_ALU_OUT[8])
                                                      0.514     2.572 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, unplaced)         0.000     2.572    temp__0/temp/DSP_ALU.ALU_OUT<8>
                                                                      f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[8]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[8]_P[8])
                                                      0.074     2.646 r  temp__0/temp/DSP_OUTPUT_INST/P[8]
                         net (fo=6, unplaced)         0.540     3.185    n_97_temp__0/temp
                                                                      r  u_var2_i_1/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.315     3.500 r  u_var2_i_1/CO[7]
                         net (fo=1, unplaced)         0.000     3.500    n_0_u_var2_i_1
                                                                      r  u_var2_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     3.605 f  u_var2_i_3/O[0]
                         net (fo=1, unplaced)         0.270     3.875    u_var2__1/u_var2/A[16]
                                                                      f  u_var2__1/u_var2/DSP_A_B_DATA_INST/A[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.248     4.123 r  u_var2__1/u_var2/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, unplaced)         0.000     4.123    u_var2__1/u_var2/DSP_A_B_DATA.A2_DATA<16>
                                                                      r  u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.099     4.222 r  u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, unplaced)         0.000     4.222    u_var2__1/u_var2/DSP_PREADD_DATA.A2A1<16>
                                                                      r  u_var2__1/u_var2/DSP_MULTIPLIER_INST/A2A1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[29])
                                                      0.627     4.849 f  u_var2__1/u_var2/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, unplaced)         0.000     4.849    u_var2__1/u_var2/DSP_MULTIPLIER.U<29>
                                                                      f  u_var2__1/u_var2/DSP_M_DATA_INST/U[29]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.061     4.910 r  u_var2__1/u_var2/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, unplaced)         0.000     4.910    u_var2__1/u_var2/DSP_M_DATA.U_DATA<29>
                                                                      r  u_var2__1/u_var2/DSP_ALU_INST/U_DATA[29]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.541     5.451 f  u_var2__1/u_var2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.451    u_var2__1/u_var2/DSP_ALU.ALU_OUT<47>
                                                                      f  u_var2__1/u_var2/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     5.527 r  u_var2__1/u_var2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.034     5.561    u_var2__2/u_var2/PCIN[47]
                                                                      r  u_var2__2/u_var2/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     5.950 f  u_var2__2/u_var2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.950    u_var2__2/u_var2/DSP_ALU.ALU_OUT<0>
                                                                      f  u_var2__2/u_var2/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     6.105 r  u_var2__2/u_var2/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.540     6.645    n_105_u_var2__2/u_var2
                                                                      r  u_var_reg[31]_i_20/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.171     6.816 f  u_var_reg[31]_i_20/O[2]
                         net (fo=3, unplaced)         0.208     7.024    n_13_u_var_reg[31]_i_20
                                                                      f  u_var[23]_i_7/I0
                         LUT3 (Prop_LUT3_I0_O)        0.100     7.124 r  u_var[23]_i_7/O
                         net (fo=1, unplaced)         0.000     7.124    n_0_u_var[23]_i_7
                                                                      r  u_var_reg[23]_i_2/DI[3]
                         CARRY8 (Prop_CARRY8_DI[3]_O[5])
                                                      0.246     7.370 r  u_var_reg[23]_i_2/O[5]
                         net (fo=1, unplaced)         0.259     7.629    u_var0[21]
                                                                      r  u_var[21]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.100     7.729 r  u_var[21]_i_1/O
                         net (fo=2, unplaced)         0.270     7.999    temp/temp/B[4]
                         DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
                                                      0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     7.719 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     7.719    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.719 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     7.976    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.035 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.256     8.291    temp/temp/CLK
                                                                      r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.331     8.622    
                         clock uncertainty           -0.035     8.587    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[4])
                                                     -0.212     8.375    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          8.375    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                  0.376    




