Circuit: * C:\!!Product Design\Cornverter\Hardware\Spice Sims\Gate and Trig Outputs\Gate and Trig Outputs.asc

WARNING: Less than two connections to node VTRIG.  This node is used by R4.
WARNING: Less than two connections to node VGATE.  This node is used by R6.
Direct Newton iteration for .op point succeeded.
Ignoring empty pin current: Ix(u1:vdd)
Ignoring empty pin current: Ix(u2:vdd)
Ignoring empty pin current: Ix(u4:vdd)
Ignoring empty pin current: Ix(u5:vdd)
Ignoring empty pin current: Ix(u1:vdd)
Ignoring empty pin current: Ix(u2:vdd)
Ignoring empty pin current: Ix(u4:vdd)
Ignoring empty pin current: Ix(u5:vdd)

Date: Sat Jan 05 17:13:56 2019
Total elapsed time: 3.179 seconds.

tnom = 27
temp = 27
method = modified trap
totiter = 203083
traniter = 203065
tranpoints = 101204
accept = 100989
rejected = 215
matrix size = 47
fillins = 0
solver = Normal
Matrix Compiler1: 1.37 KB object code size  0.3/0.2/[0.1]
Matrix Compiler2: off  [0.1]/0.3/0.2

