#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Aug 26 15:56:13 2023
# Process ID: 17172
# Current directory: E:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.runs/impl_1
# Command line: vivado.exe -log Adc3444_TCP_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Adc3444_TCP_wrapper.tcl -notrace
# Log file: E:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.runs/impl_1/Adc3444_TCP_wrapper.vdi
# Journal file: E:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Adc3444_TCP_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ZynqProject_v17/Adc9228_top_axi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/TriggerCh'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado2017.4/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 467.617 ; gain = 174.402
Command: link_design -top Adc3444_TCP_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc3444_TCP_Adc9228_top_0_0.dcp' for cell 'Adc3444_TCP_i/Adc9228_top_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/Adc3444_TCP_TriggerCh_0_2.dcp' for cell 'Adc3444_TCP_i/TriggerCh_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/Adc3444_TCP_TriggerCh_1_0.dcp' for cell 'Adc3444_TCP_i/TriggerCh_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/Adc3444_TCP_TriggerCh_2_0.dcp' for cell 'Adc3444_TCP_i/TriggerCh_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/Adc3444_TCP_TriggerCh_3_1.dcp' for cell 'Adc3444_TCP_i/TriggerCh_3'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_ila_0_0/Adc3444_TCP_ila_0_0.dcp' for cell 'Adc3444_TCP_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_processing_system7_0_1/Adc3444_TCP_processing_system7_0_1.dcp' for cell 'Adc3444_TCP_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_rst_Adc9228_top_0_10M_2/Adc3444_TCP_rst_Adc9228_top_0_10M_2.dcp' for cell 'Adc3444_TCP_i/rst_Adc9228_top_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_0/Adc3444_TCP_smartconnect_0_0.dcp' for cell 'Adc3444_TCP_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_1/Adc3444_TCP_smartconnect_0_1.dcp' for cell 'Adc3444_TCP_i/smartconnect_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_1_0/Adc3444_TCP_smartconnect_1_0.dcp' for cell 'Adc3444_TCP_i/smartconnect_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_2_0/Adc3444_TCP_smartconnect_2_0.dcp' for cell 'Adc3444_TCP_i/smartconnect_3'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_util_ds_buf_0_0/Adc3444_TCP_util_ds_buf_0_0.dcp' for cell 'Adc3444_TCP_i/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_xlconcat_0_1/Adc3444_TCP_xlconcat_0_1.dcp' for cell 'Adc3444_TCP_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_xbar_0/Adc3444_TCP_xbar_0.dcp' for cell 'Adc3444_TCP_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_auto_pc_0/Adc3444_TCP_auto_pc_0.dcp' for cell 'Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 2849 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkin1_ibufg, from the path connected to top-level port: clk_40m_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'Adc3444_TCP_i/Adc9228_top_0/clk_40m_i' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [E:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.runs/impl_1/.Xil/Vivado-17172-LAPTOP-7RHB2PA2/dcp3/Adc3444_TCP_Adc9228_top_0_0.edf:11470]
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/clk_wiz_3/clk_wiz_3.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/clk_wiz_3/clk_wiz_3.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/clk_wiz_3/clk_wiz_3.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1773.438 ; gain = 634.730
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/clk_wiz_3/clk_wiz_3.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst'
INFO: [Timing 38-2] Deriving generated clocks [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc:57]
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_processing_system7_0_1/Adc3444_TCP_processing_system7_0_1.xdc] for cell 'Adc3444_TCP_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_processing_system7_0_1/Adc3444_TCP_processing_system7_0_1.xdc] for cell 'Adc3444_TCP_i/processing_system7_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_0/bd_0/ip/ip_1/bd_ca73_psr_aclk_0_board.xdc] for cell 'Adc3444_TCP_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_0/bd_0/ip/ip_1/bd_ca73_psr_aclk_0_board.xdc] for cell 'Adc3444_TCP_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_0/bd_0/ip/ip_1/bd_ca73_psr_aclk_0.xdc] for cell 'Adc3444_TCP_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_0/bd_0/ip/ip_1/bd_ca73_psr_aclk_0.xdc] for cell 'Adc3444_TCP_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_1/bd_0/ip/ip_1/bd_0ab2_psr_aclk_0_board.xdc] for cell 'Adc3444_TCP_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_1/bd_0/ip/ip_1/bd_0ab2_psr_aclk_0_board.xdc] for cell 'Adc3444_TCP_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_1/bd_0/ip/ip_1/bd_0ab2_psr_aclk_0.xdc] for cell 'Adc3444_TCP_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_1/bd_0/ip/ip_1/bd_0ab2_psr_aclk_0.xdc] for cell 'Adc3444_TCP_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_1_0/bd_0/ip/ip_1/bd_0a22_psr_aclk_0_board.xdc] for cell 'Adc3444_TCP_i/smartconnect_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_1_0/bd_0/ip/ip_1/bd_0a22_psr_aclk_0_board.xdc] for cell 'Adc3444_TCP_i/smartconnect_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_1_0/bd_0/ip/ip_1/bd_0a22_psr_aclk_0.xdc] for cell 'Adc3444_TCP_i/smartconnect_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_1_0/bd_0/ip/ip_1/bd_0a22_psr_aclk_0.xdc] for cell 'Adc3444_TCP_i/smartconnect_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_2_0/bd_0/ip/ip_1/bd_0ad2_psr_aclk_0_board.xdc] for cell 'Adc3444_TCP_i/smartconnect_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_2_0/bd_0/ip/ip_1/bd_0ad2_psr_aclk_0_board.xdc] for cell 'Adc3444_TCP_i/smartconnect_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_2_0/bd_0/ip/ip_1/bd_0ad2_psr_aclk_0.xdc] for cell 'Adc3444_TCP_i/smartconnect_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_2_0/bd_0/ip/ip_1/bd_0ad2_psr_aclk_0.xdc] for cell 'Adc3444_TCP_i/smartconnect_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Adc3444_TCP_i/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Adc3444_TCP_i/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_rst_Adc9228_top_0_10M_2/Adc3444_TCP_rst_Adc9228_top_0_10M_2_board.xdc] for cell 'Adc3444_TCP_i/rst_Adc9228_top_0/U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_rst_Adc9228_top_0_10M_2/Adc3444_TCP_rst_Adc9228_top_0_10M_2_board.xdc] for cell 'Adc3444_TCP_i/rst_Adc9228_top_0/U0'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_rst_Adc9228_top_0_10M_2/Adc3444_TCP_rst_Adc9228_top_0_10M_2.xdc] for cell 'Adc3444_TCP_i/rst_Adc9228_top_0/U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_rst_Adc9228_top_0_10M_2/Adc3444_TCP_rst_Adc9228_top_0_10M_2.xdc] for cell 'Adc3444_TCP_i/rst_Adc9228_top_0/U0'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_util_ds_buf_0_0/Adc3444_TCP_util_ds_buf_0_0_board.xdc] for cell 'Adc3444_TCP_i/util_ds_buf_0/U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_util_ds_buf_0_0/Adc3444_TCP_util_ds_buf_0_0_board.xdc] for cell 'Adc3444_TCP_i/util_ds_buf_0/U0'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_util_ds_buf_0_0/Adc3444_TCP_util_ds_buf_0_0.xdc] for cell 'Adc3444_TCP_i/util_ds_buf_0/U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_util_ds_buf_0_0/Adc3444_TCP_util_ds_buf_0_0.xdc] for cell 'Adc3444_TCP_i/util_ds_buf_0/U0'
Parsing XDC File [E:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [E:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_0/Adc3444_TCP_smartconnect_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_1/Adc3444_TCP_smartconnect_0_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_1_0/Adc3444_TCP_smartconnect_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_2_0/Adc3444_TCP_smartconnect_2_0.dcp'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1381 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 1008 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 372 instances

34 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:03 . Memory (MB): peak = 1793.961 ; gain = 1326.344
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.802 . Memory (MB): peak = 1793.961 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 45 inverter(s) to 449 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18f8e3176

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1805.953 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 681 cells and removed 839 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 39 inverter(s) to 77 load pin(s).
Phase 2 Constant propagation | Checksum: 1eea63236

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1805.953 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 1569 cells and removed 20518 cells

Phase 3 Sweep
INFO: [Opt 31-120] Instance Adc3444_TCP_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_887 (Adc3444_TCP_ila_0_0_xsdbs_v1_0_2_reg__parameterized49) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/ila_0/inst/ila_core_inst/u_ila_regs/reg_887 (Adc3444_TCP_TriggerCh_3_1__xsdbs_v1_0_2_reg__parameterized51) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance Adc3444_TCP_i/TriggerCh_3/inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_887 (Adc3444_TCP_TriggerCh_3_1__xsdbs_v1_0_2_reg__parameterized51_146) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/ila_0/inst/ila_core_inst/u_ila_regs/reg_887 (Adc3444_TCP_TriggerCh_2_0_xsdbs_v1_0_2_reg__parameterized51) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance Adc3444_TCP_i/TriggerCh_2/inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_887 (Adc3444_TCP_TriggerCh_2_0_xsdbs_v1_0_2_reg__parameterized51_146) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/ila_0/inst/ila_core_inst/u_ila_regs/reg_887 (Adc3444_TCP_TriggerCh_1_0__xsdbs_v1_0_2_reg__parameterized51) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance Adc3444_TCP_i/TriggerCh_1/inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_887 (Adc3444_TCP_TriggerCh_1_0__xsdbs_v1_0_2_reg__parameterized51_146) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/ila_0/inst/ila_core_inst/u_ila_regs/reg_887 (Adc3444_TCP_TriggerCh_0_2__xsdbs_v1_0_2_reg__parameterized51) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance Adc3444_TCP_i/TriggerCh_0/inst/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_887 (Adc3444_TCP_TriggerCh_0_2__xsdbs_v1_0_2_reg__parameterized51_146) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
Phase 3 Sweep | Checksum: 21194276f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1805.953 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 12900 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 21194276f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1805.953 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 21194276f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1805.953 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1805.953 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 24fbb0e6b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1805.953 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.612 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 32 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 11aa0ca19

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.228 . Memory (MB): peak = 2136.172 ; gain = 0.000
Ending Power Optimization Task | Checksum: 11aa0ca19

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2136.172 ; gain = 330.219
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 2136.172 ; gain = 342.211
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2136.172 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.runs/impl_1/Adc3444_TCP_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2136.172 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file Adc3444_TCP_wrapper_drc_opted.rpt -pb Adc3444_TCP_wrapper_drc_opted.pb -rpx Adc3444_TCP_wrapper_drc_opted.rpx
Command: report_drc -file Adc3444_TCP_wrapper_drc_opted.rpt -pb Adc3444_TCP_wrapper_drc_opted.pb -rpx Adc3444_TCP_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/ZynqProject_v17/Adc9228_TCP_System_v2/Adc3444_TCP_main.runs/impl_1/Adc3444_TCP_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHA_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHA_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHB_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHB_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHC_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHC_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHD_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHD_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port DCO_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port DCO_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port FCO_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port FCO_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0/WEBWE[0] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0/WEBWE[1] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0/WEBWE[2] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0/WEBWE[3] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0/WEBWE[4] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0/WEBWE[5] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0/WEBWE[6] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0/WEBWE[7] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1/WEBWE[0] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1/WEBWE[1] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1/WEBWE[2] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1/WEBWE[3] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1/WEBWE[4] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1/WEBWE[5] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1/WEBWE[6] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1/WEBWE[7] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_0 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_0/WEBWE[4] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_0 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_0/WEBWE[5] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_0 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_0/WEBWE[6] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_0 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_0/WEBWE[7] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[0] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[1] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[2] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[3] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[0] (net: Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[1] (net: Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[2] (net: Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[3] (net: Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[0] (net: Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[1] (net: Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[2] (net: Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[3] (net: Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[0] (net: Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[1] (net: Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[2] (net: Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[3] (net: Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 49 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 2136.172 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f9ce4995

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 2136.172 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 2136.172 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-188] UnBuffered IOs: SPI0_MOSI has following unbuffered src :  PS7_i(PS7)
ERROR: [Place 30-188] UnBuffered IOs: SPI0_SCLK has following unbuffered src :  PS7_i(PS7)
ERROR: [Place 30-188] UnBuffered IOs: SPI0_SS_T_0 has following unbuffered src :  SPI0_SS_T_INST_0(LUT1)
ERROR: [Place 30-188] UnBuffered IOs: SPI1_MOSI has following unbuffered src :  PS7_i(PS7)
ERROR: [Place 30-188] UnBuffered IOs: SPI1_SCLK has following unbuffered src :  PS7_i(PS7)
ERROR: [Place 30-188] UnBuffered IOs: SPI1_SS_T_0 has following unbuffered src :  SPI1_SS_T_INST_0(LUT1)
ERROR: [Place 30-188] UnBuffered IOs: clk_40m_i has following unbuffered loads :  USE_BUFG.GEN_BUFG[0].BUFG_U(BUFG)
ERROR: [Place 30-188] UnBuffered IOs: led has following unbuffered src :  VCC(VCC)
ERROR: [Place 30-188] UnBuffered IOs: pll_trig1 has following unbuffered loads :  PM_D1_reg(FDCE)
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a6d9962d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2136.172 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a6d9962d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2136.172 ; gain = 0.000
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer stopped due to earlier errors. Implementation Feasibility check failed, Please see the previously displayed individual error or warning messages for more details.'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 1a6d9962d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2136.172 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 51 Warnings, 0 Critical Warnings and 11 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Sat Aug 26 15:58:44 2023...
