<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8">
<link rel="stylesheet" type="text/css" href="mkdown.css" />
<title>MIPI_DPHY_RX</title></head>
<body class="markdown-body">
<h1>MIPI_DPHY_RX</h1>
<h2>Information</h2>
<p><strong>Type:</strong>  MIPI_DPHY_RX  <br />
<strong>Vendor:</strong>  GOWIN Semiconductor  </p>
<h2>Summary</h2>
<p>Gowin IPCore MIPI_DPHY_RX is defined in GW1N-2/GW1NR-2/GW1NZ-2. Compliant to MIPI D-PHY v1.2. The IPCore that supports flowing features: speeds up to 1.5 Gbps per lane of RX and 6.0Gbps per quad, one quad with 1 unidirectional clock lane and up to 4 unidirectional data lanes for RX; Automatic termination dynamic control in high-speed and low-power modes; MIPI D-PHY HS-RX lane signaling, data rate of 80-1500Mbps; MIPI D-PHY LP-RX and LP-TX lane signaling, data rate up to 10Mbps; Word align at lane level; RX lane HS de-skew function.  </p>
<h2>Reference</h2>
<ul>
<li><a href="http://www.gowinsemi.com.cn/enrollment_view.aspx?TypeId=67&amp;Id=867&amp;FId=t27:67:27#IP">Reference documents(CN)</a> - IP reference designs and user guide</li>
<li><a href="https://www.gowinsemi.com/en/support/ip_detail/99/">Reference documents(EN)</a> - IP reference designs and user guide</li>
</ul>
</body>
</html>
