#Timing report of worst 75 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $abc$2079$lo17.Q[0] (dffsre at (16,19) clocked by clock0)
Endpoint  : out:Txd_busy.outpad[0] (.output at (9,0) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$2079$lo17.C[0] (dffsre at (16,19))                          0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$2079$lo17.Q[0] (dffsre at (16,19)) [clock-to-output]        0.000     2.809
| (intra 'clb' routing)                                          0.889     3.698
Txd_busy.in[0] (.names at (16,19))                               0.000     3.698
| (primitive '.names' combinational delay)                       0.280     3.978
Txd_busy.out[0] (.names at (16,19))                              0.000     3.978
| (intra 'clb' routing)                                          0.149     4.127
| (inter-block routing)                                          1.004     5.130
| (intra 'io' routing)                                           0.118     5.248
out:Txd_busy.outpad[0] (.output at (9,0))                        0.000     5.248
data arrival time                                                          5.248

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -5.248
--------------------------------------------------------------------------------
slack (MET)                                                                0.552


#Path 2
Startpoint: $abc$2079$lo24.Q[0] (dffsre at (16,19) clocked by clock0)
Endpoint  : out:TxD.outpad[0] (.output at (8,0) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$2079$lo24.C[0] (dffsre at (16,19))                          0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$2079$lo24.Q[0] (dffsre at (16,19)) [clock-to-output]        0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.272     3.223
| (intra 'clb' routing)                                          0.208     3.431
TxD.in[0] (.names at (16,19))                                    0.000     3.431
| (primitive '.names' combinational delay)                       0.220     3.651
TxD.out[0] (.names at (16,19))                                   0.000     3.651
| (intra 'clb' routing)                                          0.149     3.799
| (inter-block routing)                                          1.004     4.803
| (intra 'io' routing)                                           0.118     4.921
out:TxD.outpad[0] (.output at (8,0))                            -0.000     4.921
data arrival time                                                          4.921

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -4.921
--------------------------------------------------------------------------------
slack (MET)                                                                0.879


#Path 3
Startpoint: $abc$2079$lo17.Q[0] (dffsre at (16,19) clocked by clock0)
Endpoint  : $abc$2050$lo4.D[0] (dffsre at (17,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
$abc$2079$lo17.C[0] (dffsre at (16,19))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
$abc$2079$lo17.Q[0] (dffsre at (16,19)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                   0.889     3.698
$abc$4207$new_new_n103__.in[1] (.names at (16,19))                        0.000     3.698
| (primitive '.names' combinational delay)                                0.280     3.978
$abc$4207$new_new_n103__.out[0] (.names at (16,19))                       0.000     3.978
| (intra 'clb' routing)                                                   0.363     4.341
$abc$2050$li4_li4.in[0] (.names at (16,19))                               0.000     4.341
| (primitive '.names' combinational delay)                                0.220     4.561
$abc$2050$li4_li4.out[0] (.names at (16,19))                              0.000     4.561
| (intra 'clb' routing)                                                   0.149     4.710
| (inter-block routing)                                                   0.284     4.993
| (intra 'clb' routing)                                                   0.488     5.481
$abc$2050$lo4.D[0] (dffsre at (17,19))                                    0.000     5.481
data arrival time                                                                   5.481

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'clb' routing)                                                   2.000     8.899
$abc$2050$lo4.C[0] (dffsre at (17,19))                                    0.000     8.899
clock uncertainty                                                         0.000     8.899
cell setup time                                                          -0.063     8.836
data required time                                                                  8.836
-----------------------------------------------------------------------------------------
data required time                                                                  8.836
data arrival time                                                                  -5.481
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.354


#Path 4
Startpoint: $abc$2079$lo17.Q[0] (dffsre at (16,19) clocked by clock0)
Endpoint  : $abc$2050$lo1.D[0] (dffsre at (17,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
$abc$2079$lo17.C[0] (dffsre at (16,19))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
$abc$2079$lo17.Q[0] (dffsre at (16,19)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                   0.889     3.698
$abc$4207$new_new_n103__.in[1] (.names at (16,19))                        0.000     3.698
| (primitive '.names' combinational delay)                                0.280     3.978
$abc$4207$new_new_n103__.out[0] (.names at (16,19))                       0.000     3.978
| (intra 'clb' routing)                                                   0.363     4.341
$abc$1573$li2_li2.in[0] (.names at (16,19))                               0.000     4.341
| (primitive '.names' combinational delay)                                0.220     4.561
$abc$1573$li2_li2.out[0] (.names at (16,19))                              0.000     4.561
| (intra 'clb' routing)                                                   0.149     4.710
| (inter-block routing)                                                   0.284     4.993
| (intra 'clb' routing)                                                   0.488     5.481
$abc$2050$lo1.D[0] (dffsre at (17,19))                                    0.000     5.481
data arrival time                                                                   5.481

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'clb' routing)                                                   2.000     8.899
$abc$2050$lo1.C[0] (dffsre at (17,19))                                    0.000     8.899
clock uncertainty                                                         0.000     8.899
cell setup time                                                          -0.063     8.836
data required time                                                                  8.836
-----------------------------------------------------------------------------------------
data required time                                                                  8.836
data arrival time                                                                  -5.481
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.354


#Path 5
Startpoint: $abc$2079$lo17.Q[0] (dffsre at (16,19) clocked by clock0)
Endpoint  : $abc$2050$lo0.D[0] (dffsre at (17,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
$abc$2079$lo17.C[0] (dffsre at (16,19))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
$abc$2079$lo17.Q[0] (dffsre at (16,19)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                   0.889     3.698
$abc$4207$new_new_n103__.in[1] (.names at (16,19))                        0.000     3.698
| (primitive '.names' combinational delay)                                0.280     3.978
$abc$4207$new_new_n103__.out[0] (.names at (16,19))                       0.000     3.978
| (intra 'clb' routing)                                                   0.363     4.341
$abc$2050$li0_li0.in[0] (.names at (16,19))                               0.000     4.341
| (primitive '.names' combinational delay)                                0.220     4.561
$abc$2050$li0_li0.out[0] (.names at (16,19))                              0.000     4.561
| (intra 'clb' routing)                                                   0.149     4.710
| (inter-block routing)                                                   0.284     4.993
| (intra 'clb' routing)                                                   0.488     5.481
$abc$2050$lo0.D[0] (dffsre at (17,19))                                    0.000     5.481
data arrival time                                                                   5.481

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'clb' routing)                                                   2.000     8.899
$abc$2050$lo0.C[0] (dffsre at (17,19))                                    0.000     8.899
clock uncertainty                                                         0.000     8.899
cell setup time                                                          -0.063     8.836
data required time                                                                  8.836
-----------------------------------------------------------------------------------------
data required time                                                                  8.836
data arrival time                                                                  -5.481
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.354


#Path 6
Startpoint: $abc$2079$lo17.Q[0] (dffsre at (16,19) clocked by clock0)
Endpoint  : $abc$2050$lo5.D[0] (dffsre at (17,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
$abc$2079$lo17.C[0] (dffsre at (16,19))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
$abc$2079$lo17.Q[0] (dffsre at (16,19)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                   0.889     3.698
$abc$4207$new_new_n103__.in[1] (.names at (16,19))                        0.000     3.698
| (primitive '.names' combinational delay)                                0.280     3.978
$abc$4207$new_new_n103__.out[0] (.names at (16,19))                       0.000     3.978
| (intra 'clb' routing)                                                   0.363     4.341
$abc$2050$li5_li5.in[0] (.names at (16,19))                               0.000     4.341
| (primitive '.names' combinational delay)                                0.170     4.511
$abc$2050$li5_li5.out[0] (.names at (16,19))                              0.000     4.511
| (intra 'clb' routing)                                                   0.149     4.660
| (inter-block routing)                                                   0.284     4.943
| (intra 'clb' routing)                                                   0.488     5.431
$abc$2050$lo5.D[0] (dffsre at (17,19))                                    0.000     5.431
data arrival time                                                                   5.431

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'clb' routing)                                                   2.000     8.899
$abc$2050$lo5.C[0] (dffsre at (17,19))                                    0.000     8.899
clock uncertainty                                                         0.000     8.899
cell setup time                                                          -0.063     8.836
data required time                                                                  8.836
-----------------------------------------------------------------------------------------
data required time                                                                  8.836
data arrival time                                                                  -5.431
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.404


#Path 7
Startpoint: $abc$2079$lo17.Q[0] (dffsre at (16,19) clocked by clock0)
Endpoint  : $abc$2050$lo6.D[0] (dffsre at (17,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
$abc$2079$lo17.C[0] (dffsre at (16,19))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
$abc$2079$lo17.Q[0] (dffsre at (16,19)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                   0.889     3.698
$abc$4207$new_new_n103__.in[1] (.names at (16,19))                        0.000     3.698
| (primitive '.names' combinational delay)                                0.280     3.978
$abc$4207$new_new_n103__.out[0] (.names at (16,19))                       0.000     3.978
| (intra 'clb' routing)                                                   0.363     4.341
$abc$2050$li6_li6.in[0] (.names at (16,19))                               0.000     4.341
| (primitive '.names' combinational delay)                                0.170     4.511
$abc$2050$li6_li6.out[0] (.names at (16,19))                              0.000     4.511
| (intra 'clb' routing)                                                   0.149     4.660
| (inter-block routing)                                                   0.284     4.943
| (intra 'clb' routing)                                                   0.428     5.371
$abc$2050$lo6.D[0] (dffsre at (17,19))                                    0.000     5.371
data arrival time                                                                   5.371

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'clb' routing)                                                   2.000     8.899
$abc$2050$lo6.C[0] (dffsre at (17,19))                                    0.000     8.899
clock uncertainty                                                         0.000     8.899
cell setup time                                                          -0.063     8.836
data required time                                                                  8.836
-----------------------------------------------------------------------------------------
data required time                                                                  8.836
data arrival time                                                                  -5.371
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.464


#Path 8
Startpoint: $abc$2079$lo17.Q[0] (dffsre at (16,19) clocked by clock0)
Endpoint  : $abc$2050$lo2.D[0] (dffsre at (17,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
$abc$2079$lo17.C[0] (dffsre at (16,19))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
$abc$2079$lo17.Q[0] (dffsre at (16,19)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                   0.889     3.698
$abc$4207$new_new_n103__.in[1] (.names at (16,19))                        0.000     3.698
| (primitive '.names' combinational delay)                                0.280     3.978
$abc$4207$new_new_n103__.out[0] (.names at (16,19))                       0.000     3.978
| (intra 'clb' routing)                                                   0.363     4.341
$abc$2050$li2_li2.in[0] (.names at (16,19))                               0.000     4.341
| (primitive '.names' combinational delay)                                0.220     4.561
$abc$2050$li2_li2.out[0] (.names at (16,19))                              0.000     4.561
| (intra 'clb' routing)                                                   0.149     4.710
| (inter-block routing)                                                   0.284     4.993
| (intra 'clb' routing)                                                   0.328     5.321
$abc$2050$lo2.D[0] (dffsre at (17,19))                                    0.000     5.321
data arrival time                                                                   5.321

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'clb' routing)                                                   2.000     8.899
$abc$2050$lo2.C[0] (dffsre at (17,19))                                    0.000     8.899
clock uncertainty                                                         0.000     8.899
cell setup time                                                          -0.063     8.836
data required time                                                                  8.836
-----------------------------------------------------------------------------------------
data required time                                                                  8.836
data arrival time                                                                  -5.321
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.514


#Path 9
Startpoint: $abc$2079$lo17.Q[0] (dffsre at (16,19) clocked by clock0)
Endpoint  : $abc$2050$lo3.D[0] (dffsre at (17,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
$abc$2079$lo17.C[0] (dffsre at (16,19))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
$abc$2079$lo17.Q[0] (dffsre at (16,19)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                   0.889     3.698
$abc$4207$new_new_n103__.in[1] (.names at (16,19))                        0.000     3.698
| (primitive '.names' combinational delay)                                0.280     3.978
$abc$4207$new_new_n103__.out[0] (.names at (16,19))                       0.000     3.978
| (intra 'clb' routing)                                                   0.363     4.341
$abc$1573$li0_li0.in[0] (.names at (16,19))                               0.000     4.341
| (primitive '.names' combinational delay)                                0.220     4.561
$abc$1573$li0_li0.out[0] (.names at (16,19))                              0.000     4.561
| (intra 'clb' routing)                                                   0.149     4.710
| (inter-block routing)                                                   0.284     4.993
| (intra 'clb' routing)                                                   0.278     5.271
$abc$2050$lo3.D[0] (dffsre at (17,19))                                    0.000     5.271
data arrival time                                                                   5.271

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'clb' routing)                                                   2.000     8.899
$abc$2050$lo3.C[0] (dffsre at (17,19))                                    0.000     8.899
clock uncertainty                                                         0.000     8.899
cell setup time                                                          -0.063     8.836
data required time                                                                  8.836
-----------------------------------------------------------------------------------------
data required time                                                                  8.836
data arrival time                                                                  -5.271
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.564


#Path 10
Startpoint: $abc$2079$lo00.Q[0] (dffsre at (25,17) clocked by clock0)
Endpoint  : $abc$2079$lo05.D[0] (dffsre at (17,18) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
$abc$2079$lo00.C[0] (dffsre at (25,17))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
$abc$2079$lo00.Q[0] (dffsre at (25,17)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.284     3.235
| (intra 'clb' routing)                                                   0.208     3.443
$abc$4207$new_new_n105__.in[5] (.names at (25,18))                        0.000     3.443
| (primitive '.names' combinational delay)                                0.260     3.703
$abc$4207$new_new_n105__.out[0] (.names at (25,18))                       0.000     3.703
| (intra 'clb' routing)                                                   0.149     3.851
| (inter-block routing)                                                   0.524     4.375
| (intra 'clb' routing)                                                   0.208     4.583
$abc$2079$li05_li05.in[5] (.names at (17,18))                             0.000     4.583
| (primitive '.names' combinational delay)                                0.070     4.653
$abc$2079$li05_li05.out[0] (.names at (17,18))                            0.000     4.653
| (intra 'clb' routing)                                                   0.533     5.185
$abc$2079$lo05.D[0] (dffsre at (17,18))                                   0.000     5.185
data arrival time                                                                   5.185

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'clb' routing)                                                   2.000     8.899
$abc$2079$lo05.C[0] (dffsre at (17,18))                                   0.000     8.899
clock uncertainty                                                         0.000     8.899
cell setup time                                                          -0.063     8.836
data required time                                                                  8.836
-----------------------------------------------------------------------------------------
data required time                                                                  8.836
data arrival time                                                                  -5.185
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.650


#Path 11
Startpoint: $abc$2079$lo00.Q[0] (dffsre at (25,17) clocked by clock0)
Endpoint  : $abc$2079$lo21.D[0] (dffsre at (17,18) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
$abc$2079$lo00.C[0] (dffsre at (25,17))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
$abc$2079$lo00.Q[0] (dffsre at (25,17)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.284     3.235
| (intra 'clb' routing)                                                   0.208     3.443
$abc$4207$new_new_n105__.in[5] (.names at (25,18))                        0.000     3.443
| (primitive '.names' combinational delay)                                0.260     3.703
$abc$4207$new_new_n105__.out[0] (.names at (25,18))                       0.000     3.703
| (intra 'clb' routing)                                                   0.149     3.851
| (inter-block routing)                                                   0.524     4.375
| (intra 'clb' routing)                                                   0.208     4.583
$abc$2079$li21_li21.in[5] (.names at (17,18))                             0.000     4.583
| (primitive '.names' combinational delay)                                0.320     4.903
$abc$2079$li21_li21.out[0] (.names at (17,18))                            0.000     4.903
| (intra 'clb' routing)                                                   0.000     4.903
$abc$2079$lo21.D[0] (dffsre at (17,18))                                   0.000     4.903
data arrival time                                                                   4.903

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'clb' routing)                                                   2.000     8.899
$abc$2079$lo21.C[0] (dffsre at (17,18))                                   0.000     8.899
clock uncertainty                                                         0.000     8.899
cell setup time                                                          -0.063     8.836
data required time                                                                  8.836
-----------------------------------------------------------------------------------------
data required time                                                                  8.836
data arrival time                                                                  -4.903
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.933


#Path 12
Startpoint: $abc$2079$lo00.Q[0] (dffsre at (25,17) clocked by clock0)
Endpoint  : $abc$2079$lo23.D[0] (dffsre at (17,18) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
$abc$2079$lo00.C[0] (dffsre at (25,17))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
$abc$2079$lo00.Q[0] (dffsre at (25,17)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.284     3.235
| (intra 'clb' routing)                                                   0.208     3.443
$abc$4207$new_new_n105__.in[5] (.names at (25,18))                        0.000     3.443
| (primitive '.names' combinational delay)                                0.260     3.703
$abc$4207$new_new_n105__.out[0] (.names at (25,18))                       0.000     3.703
| (intra 'clb' routing)                                                   0.149     3.851
| (inter-block routing)                                                   0.524     4.375
| (intra 'clb' routing)                                                   0.208     4.583
$abc$2079$li23_li23.in[5] (.names at (17,18))                             0.000     4.583
| (primitive '.names' combinational delay)                                0.260     4.843
$abc$2079$li23_li23.out[0] (.names at (17,18))                            0.000     4.843
| (intra 'clb' routing)                                                   0.000     4.843
$abc$2079$lo23.D[0] (dffsre at (17,18))                                   0.000     4.843
data arrival time                                                                   4.843

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'clb' routing)                                                   2.000     8.899
$abc$2079$lo23.C[0] (dffsre at (17,18))                                   0.000     8.899
clock uncertainty                                                         0.000     8.899
cell setup time                                                          -0.063     8.836
data required time                                                                  8.836
-----------------------------------------------------------------------------------------
data required time                                                                  8.836
data arrival time                                                                  -4.843
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.993


#Path 13
Startpoint: async_receiver_inst.RxD_state[3].Q[0] (dffsre at (17,18) clocked by clock0)
Endpoint  : $abc$2222$lo3.D[0] (dffsre at (16,18) clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.099     0.099
| (inter-block routing)                                                         0.000     0.099
| (intra 'clb' routing)                                                         2.000     2.099
async_receiver_inst.RxD_state[3].C[0] (dffsre at (17,18))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                  0.709     2.809
async_receiver_inst.RxD_state[3].Q[0] (dffsre at (17,18)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                                         0.142     2.951
| (inter-block routing)                                                         0.284     3.235
| (intra 'clb' routing)                                                         0.208     3.443
$abc$2222$li3_li3.in[2] (.names at (16,18))                                     0.000     3.443
| (primitive '.names' combinational delay)                                      0.220     3.663
$abc$2222$li3_li3.out[0] (.names at (16,18))                                    0.000     3.663
| (intra 'clb' routing)                                                         1.176     4.838
$abc$2222$lo3.D[0] (dffsre at (16,18))                                          0.000     4.838
data arrival time                                                                         4.838

clock clock0 (rise edge)                                                        6.800     6.800
clock source latency                                                            0.000     6.800
clock0.inpad[0] (.input at (6,0))                                               0.000     6.800
| (intra 'io' routing)                                                          0.099     6.899
| (inter-block routing)                                                         0.000     6.899
| (intra 'clb' routing)                                                         2.000     8.899
$abc$2222$lo3.C[0] (dffsre at (16,18))                                          0.000     8.899
clock uncertainty                                                               0.000     8.899
cell setup time                                                                -0.063     8.836
data required time                                                                        8.836
-----------------------------------------------------------------------------------------------
data required time                                                                        8.836
data arrival time                                                                        -4.838
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               3.997


#Path 14
Startpoint: $abc$2079$lo00.Q[0] (dffsre at (25,17) clocked by clock0)
Endpoint  : BaudTickGen_inst.tick.D[0] (dffsre at (17,18) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
$abc$2079$lo00.C[0] (dffsre at (25,17))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
$abc$2079$lo00.Q[0] (dffsre at (25,17)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.284     3.235
| (intra 'clb' routing)                                                   0.208     3.443
$abc$4207$new_new_n105__.in[5] (.names at (25,18))                        0.000     3.443
| (primitive '.names' combinational delay)                                0.260     3.703
$abc$4207$new_new_n105__.out[0] (.names at (25,18))                       0.000     3.703
| (intra 'clb' routing)                                                   0.149     3.851
| (inter-block routing)                                                   0.524     4.375
| (intra 'clb' routing)                                                   0.208     4.583
$abc$2079$li06_li06.in[5] (.names at (17,18))                             0.000     4.583
| (primitive '.names' combinational delay)                                0.160     4.743
$abc$2079$li06_li06.out[0] (.names at (17,18))                            0.000     4.743
| (intra 'clb' routing)                                                   0.000     4.743
BaudTickGen_inst.tick.D[0] (dffsre at (17,18))                            0.000     4.743
data arrival time                                                                   4.743

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'clb' routing)                                                   2.000     8.899
BaudTickGen_inst.tick.C[0] (dffsre at (17,18))                            0.000     8.899
clock uncertainty                                                         0.000     8.899
cell setup time                                                          -0.063     8.836
data required time                                                                  8.836
-----------------------------------------------------------------------------------------
data required time                                                                  8.836
data arrival time                                                                  -4.743
-----------------------------------------------------------------------------------------
slack (MET)                                                                         4.093


#Path 15
Startpoint: $abc$2222$lo1.Q[0] (dffsre at (16,18) clocked by clock0)
Endpoint  : $abc$2037$lo1.D[0] (dffsre at (17,20) clocked by clock0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clock0 (rise edge)                                           0.000     0.000
clock source latency                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                  0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
$abc$2222$lo1.C[0] (dffsre at (16,18))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
$abc$2222$lo1.Q[0] (dffsre at (16,18)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.404     3.355
| (intra 'clb' routing)                                            0.208     3.563
$abc$2037$li1_li1.in[2] (.names at (17,19))                        0.000     3.563
| (primitive '.names' combinational delay)                         0.220     3.783
$abc$2037$li1_li1.out[0] (.names at (17,19))                       0.000     3.783
| (intra 'clb' routing)                                            0.149     3.931
| (inter-block routing)                                            0.284     4.215
| (intra 'clb' routing)                                            0.488     4.703
$abc$2037$lo1.D[0] (dffsre at (17,20))                             0.000     4.703
data arrival time                                                            4.703

clock clock0 (rise edge)                                           6.800     6.800
clock source latency                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                  0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'clb' routing)                                            2.000     8.899
$abc$2037$lo1.C[0] (dffsre at (17,20))                             0.000     8.899
clock uncertainty                                                  0.000     8.899
cell setup time                                                   -0.063     8.836
data required time                                                           8.836
----------------------------------------------------------------------------------
data required time                                                           8.836
data arrival time                                                           -4.703
----------------------------------------------------------------------------------
slack (MET)                                                                  4.132


#Path 16
Startpoint: $abc$2079$lo17.Q[0] (dffsre at (16,19) clocked by clock0)
Endpoint  : $abc$2050$lo3.E[0] (dffsre at (17,19) clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                      0.000     0.000
| (intra 'io' routing)                                                                                 0.099     0.099
| (inter-block routing)                                                                                0.000     0.099
| (intra 'clb' routing)                                                                                2.000     2.099
$abc$2079$lo17.C[0] (dffsre at (16,19))                                                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                         0.709     2.809
$abc$2079$lo17.Q[0] (dffsre at (16,19)) [clock-to-output]                                              0.000     2.809
| (intra 'clb' routing)                                                                                0.889     3.698
$abc$1358$auto$opt_dff.cc:194:make_patterns_logic$250.in[5] (.names at (16,19))                        0.000     3.698
| (primitive '.names' combinational delay)                                                             0.320     4.018
$abc$1358$auto$opt_dff.cc:194:make_patterns_logic$250.out[0] (.names at (16,19))                       0.000     4.018
| (intra 'clb' routing)                                                                                0.149     4.166
| (inter-block routing)                                                                                0.284     4.450
| (intra 'clb' routing)                                                                                0.154     4.604
$abc$2050$lo3.E[0] (dffsre at (17,19))                                                                 0.000     4.604
data arrival time                                                                                                4.604

clock clock0 (rise edge)                                                                               6.800     6.800
clock source latency                                                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                      0.000     6.800
| (intra 'io' routing)                                                                                 0.099     6.899
| (inter-block routing)                                                                                0.000     6.899
| (intra 'clb' routing)                                                                                2.000     8.899
$abc$2050$lo3.C[0] (dffsre at (17,19))                                                                 0.000     8.899
clock uncertainty                                                                                      0.000     8.899
cell setup time                                                                                       -0.081     8.818
data required time                                                                                               8.818
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               8.818
data arrival time                                                                                               -4.604
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      4.214


#Path 17
Startpoint: $abc$2079$lo17.Q[0] (dffsre at (16,19) clocked by clock0)
Endpoint  : $abc$2050$lo7.E[0] (dffsre at (17,19) clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                      0.000     0.000
| (intra 'io' routing)                                                                                 0.099     0.099
| (inter-block routing)                                                                                0.000     0.099
| (intra 'clb' routing)                                                                                2.000     2.099
$abc$2079$lo17.C[0] (dffsre at (16,19))                                                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                         0.709     2.809
$abc$2079$lo17.Q[0] (dffsre at (16,19)) [clock-to-output]                                              0.000     2.809
| (intra 'clb' routing)                                                                                0.889     3.698
$abc$1358$auto$opt_dff.cc:194:make_patterns_logic$250.in[5] (.names at (16,19))                        0.000     3.698
| (primitive '.names' combinational delay)                                                             0.320     4.018
$abc$1358$auto$opt_dff.cc:194:make_patterns_logic$250.out[0] (.names at (16,19))                       0.000     4.018
| (intra 'clb' routing)                                                                                0.149     4.166
| (inter-block routing)                                                                                0.284     4.450
| (intra 'clb' routing)                                                                                0.154     4.604
$abc$2050$lo7.E[0] (dffsre at (17,19))                                                                 0.000     4.604
data arrival time                                                                                                4.604

clock clock0 (rise edge)                                                                               6.800     6.800
clock source latency                                                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                      0.000     6.800
| (intra 'io' routing)                                                                                 0.099     6.899
| (inter-block routing)                                                                                0.000     6.899
| (intra 'clb' routing)                                                                                2.000     8.899
$abc$2050$lo7.C[0] (dffsre at (17,19))                                                                 0.000     8.899
clock uncertainty                                                                                      0.000     8.899
cell setup time                                                                                       -0.081     8.818
data required time                                                                                               8.818
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               8.818
data arrival time                                                                                               -4.604
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      4.214


#Path 18
Startpoint: $abc$2079$lo17.Q[0] (dffsre at (16,19) clocked by clock0)
Endpoint  : $abc$2050$lo0.E[0] (dffsre at (17,19) clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                      0.000     0.000
| (intra 'io' routing)                                                                                 0.099     0.099
| (inter-block routing)                                                                                0.000     0.099
| (intra 'clb' routing)                                                                                2.000     2.099
$abc$2079$lo17.C[0] (dffsre at (16,19))                                                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                         0.709     2.809
$abc$2079$lo17.Q[0] (dffsre at (16,19)) [clock-to-output]                                              0.000     2.809
| (intra 'clb' routing)                                                                                0.889     3.698
$abc$1358$auto$opt_dff.cc:194:make_patterns_logic$250.in[5] (.names at (16,19))                        0.000     3.698
| (primitive '.names' combinational delay)                                                             0.320     4.018
$abc$1358$auto$opt_dff.cc:194:make_patterns_logic$250.out[0] (.names at (16,19))                       0.000     4.018
| (intra 'clb' routing)                                                                                0.149     4.166
| (inter-block routing)                                                                                0.284     4.450
| (intra 'clb' routing)                                                                                0.154     4.604
$abc$2050$lo0.E[0] (dffsre at (17,19))                                                                 0.000     4.604
data arrival time                                                                                                4.604

clock clock0 (rise edge)                                                                               6.800     6.800
clock source latency                                                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                      0.000     6.800
| (intra 'io' routing)                                                                                 0.099     6.899
| (inter-block routing)                                                                                0.000     6.899
| (intra 'clb' routing)                                                                                2.000     8.899
$abc$2050$lo0.C[0] (dffsre at (17,19))                                                                 0.000     8.899
clock uncertainty                                                                                      0.000     8.899
cell setup time                                                                                       -0.081     8.818
data required time                                                                                               8.818
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               8.818
data arrival time                                                                                               -4.604
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      4.214


#Path 19
Startpoint: $abc$2079$lo17.Q[0] (dffsre at (16,19) clocked by clock0)
Endpoint  : $abc$2050$lo1.E[0] (dffsre at (17,19) clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                      0.000     0.000
| (intra 'io' routing)                                                                                 0.099     0.099
| (inter-block routing)                                                                                0.000     0.099
| (intra 'clb' routing)                                                                                2.000     2.099
$abc$2079$lo17.C[0] (dffsre at (16,19))                                                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                         0.709     2.809
$abc$2079$lo17.Q[0] (dffsre at (16,19)) [clock-to-output]                                              0.000     2.809
| (intra 'clb' routing)                                                                                0.889     3.698
$abc$1358$auto$opt_dff.cc:194:make_patterns_logic$250.in[5] (.names at (16,19))                        0.000     3.698
| (primitive '.names' combinational delay)                                                             0.320     4.018
$abc$1358$auto$opt_dff.cc:194:make_patterns_logic$250.out[0] (.names at (16,19))                       0.000     4.018
| (intra 'clb' routing)                                                                                0.149     4.166
| (inter-block routing)                                                                                0.284     4.450
| (intra 'clb' routing)                                                                                0.154     4.604
$abc$2050$lo1.E[0] (dffsre at (17,19))                                                                 0.000     4.604
data arrival time                                                                                                4.604

clock clock0 (rise edge)                                                                               6.800     6.800
clock source latency                                                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                      0.000     6.800
| (intra 'io' routing)                                                                                 0.099     6.899
| (inter-block routing)                                                                                0.000     6.899
| (intra 'clb' routing)                                                                                2.000     8.899
$abc$2050$lo1.C[0] (dffsre at (17,19))                                                                 0.000     8.899
clock uncertainty                                                                                      0.000     8.899
cell setup time                                                                                       -0.081     8.818
data required time                                                                                               8.818
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               8.818
data arrival time                                                                                               -4.604
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      4.214


#Path 20
Startpoint: $abc$2079$lo17.Q[0] (dffsre at (16,19) clocked by clock0)
Endpoint  : $abc$2050$lo2.E[0] (dffsre at (17,19) clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                      0.000     0.000
| (intra 'io' routing)                                                                                 0.099     0.099
| (inter-block routing)                                                                                0.000     0.099
| (intra 'clb' routing)                                                                                2.000     2.099
$abc$2079$lo17.C[0] (dffsre at (16,19))                                                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                         0.709     2.809
$abc$2079$lo17.Q[0] (dffsre at (16,19)) [clock-to-output]                                              0.000     2.809
| (intra 'clb' routing)                                                                                0.889     3.698
$abc$1358$auto$opt_dff.cc:194:make_patterns_logic$250.in[5] (.names at (16,19))                        0.000     3.698
| (primitive '.names' combinational delay)                                                             0.320     4.018
$abc$1358$auto$opt_dff.cc:194:make_patterns_logic$250.out[0] (.names at (16,19))                       0.000     4.018
| (intra 'clb' routing)                                                                                0.149     4.166
| (inter-block routing)                                                                                0.284     4.450
| (intra 'clb' routing)                                                                                0.154     4.604
$abc$2050$lo2.E[0] (dffsre at (17,19))                                                                 0.000     4.604
data arrival time                                                                                                4.604

clock clock0 (rise edge)                                                                               6.800     6.800
clock source latency                                                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                      0.000     6.800
| (intra 'io' routing)                                                                                 0.099     6.899
| (inter-block routing)                                                                                0.000     6.899
| (intra 'clb' routing)                                                                                2.000     8.899
$abc$2050$lo2.C[0] (dffsre at (17,19))                                                                 0.000     8.899
clock uncertainty                                                                                      0.000     8.899
cell setup time                                                                                       -0.081     8.818
data required time                                                                                               8.818
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               8.818
data arrival time                                                                                               -4.604
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      4.214


#Path 21
Startpoint: $abc$2079$lo17.Q[0] (dffsre at (16,19) clocked by clock0)
Endpoint  : $abc$2050$lo4.E[0] (dffsre at (17,19) clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                      0.000     0.000
| (intra 'io' routing)                                                                                 0.099     0.099
| (inter-block routing)                                                                                0.000     0.099
| (intra 'clb' routing)                                                                                2.000     2.099
$abc$2079$lo17.C[0] (dffsre at (16,19))                                                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                         0.709     2.809
$abc$2079$lo17.Q[0] (dffsre at (16,19)) [clock-to-output]                                              0.000     2.809
| (intra 'clb' routing)                                                                                0.889     3.698
$abc$1358$auto$opt_dff.cc:194:make_patterns_logic$250.in[5] (.names at (16,19))                        0.000     3.698
| (primitive '.names' combinational delay)                                                             0.320     4.018
$abc$1358$auto$opt_dff.cc:194:make_patterns_logic$250.out[0] (.names at (16,19))                       0.000     4.018
| (intra 'clb' routing)                                                                                0.149     4.166
| (inter-block routing)                                                                                0.284     4.450
| (intra 'clb' routing)                                                                                0.154     4.604
$abc$2050$lo4.E[0] (dffsre at (17,19))                                                                 0.000     4.604
data arrival time                                                                                                4.604

clock clock0 (rise edge)                                                                               6.800     6.800
clock source latency                                                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                      0.000     6.800
| (intra 'io' routing)                                                                                 0.099     6.899
| (inter-block routing)                                                                                0.000     6.899
| (intra 'clb' routing)                                                                                2.000     8.899
$abc$2050$lo4.C[0] (dffsre at (17,19))                                                                 0.000     8.899
clock uncertainty                                                                                      0.000     8.899
cell setup time                                                                                       -0.081     8.818
data required time                                                                                               8.818
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               8.818
data arrival time                                                                                               -4.604
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      4.214


#Path 22
Startpoint: $abc$2079$lo17.Q[0] (dffsre at (16,19) clocked by clock0)
Endpoint  : $abc$2050$lo5.E[0] (dffsre at (17,19) clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                      0.000     0.000
| (intra 'io' routing)                                                                                 0.099     0.099
| (inter-block routing)                                                                                0.000     0.099
| (intra 'clb' routing)                                                                                2.000     2.099
$abc$2079$lo17.C[0] (dffsre at (16,19))                                                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                         0.709     2.809
$abc$2079$lo17.Q[0] (dffsre at (16,19)) [clock-to-output]                                              0.000     2.809
| (intra 'clb' routing)                                                                                0.889     3.698
$abc$1358$auto$opt_dff.cc:194:make_patterns_logic$250.in[5] (.names at (16,19))                        0.000     3.698
| (primitive '.names' combinational delay)                                                             0.320     4.018
$abc$1358$auto$opt_dff.cc:194:make_patterns_logic$250.out[0] (.names at (16,19))                       0.000     4.018
| (intra 'clb' routing)                                                                                0.149     4.166
| (inter-block routing)                                                                                0.284     4.450
| (intra 'clb' routing)                                                                                0.154     4.604
$abc$2050$lo5.E[0] (dffsre at (17,19))                                                                 0.000     4.604
data arrival time                                                                                                4.604

clock clock0 (rise edge)                                                                               6.800     6.800
clock source latency                                                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                      0.000     6.800
| (intra 'io' routing)                                                                                 0.099     6.899
| (inter-block routing)                                                                                0.000     6.899
| (intra 'clb' routing)                                                                                2.000     8.899
$abc$2050$lo5.C[0] (dffsre at (17,19))                                                                 0.000     8.899
clock uncertainty                                                                                      0.000     8.899
cell setup time                                                                                       -0.081     8.818
data required time                                                                                               8.818
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               8.818
data arrival time                                                                                               -4.604
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      4.214


#Path 23
Startpoint: $abc$2079$lo17.Q[0] (dffsre at (16,19) clocked by clock0)
Endpoint  : $abc$2050$lo6.E[0] (dffsre at (17,19) clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                      0.000     0.000
| (intra 'io' routing)                                                                                 0.099     0.099
| (inter-block routing)                                                                                0.000     0.099
| (intra 'clb' routing)                                                                                2.000     2.099
$abc$2079$lo17.C[0] (dffsre at (16,19))                                                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                         0.709     2.809
$abc$2079$lo17.Q[0] (dffsre at (16,19)) [clock-to-output]                                              0.000     2.809
| (intra 'clb' routing)                                                                                0.889     3.698
$abc$1358$auto$opt_dff.cc:194:make_patterns_logic$250.in[5] (.names at (16,19))                        0.000     3.698
| (primitive '.names' combinational delay)                                                             0.320     4.018
$abc$1358$auto$opt_dff.cc:194:make_patterns_logic$250.out[0] (.names at (16,19))                       0.000     4.018
| (intra 'clb' routing)                                                                                0.149     4.166
| (inter-block routing)                                                                                0.284     4.450
| (intra 'clb' routing)                                                                                0.154     4.604
$abc$2050$lo6.E[0] (dffsre at (17,19))                                                                 0.000     4.604
data arrival time                                                                                                4.604

clock clock0 (rise edge)                                                                               6.800     6.800
clock source latency                                                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                      0.000     6.800
| (intra 'io' routing)                                                                                 0.099     6.899
| (inter-block routing)                                                                                0.000     6.899
| (intra 'clb' routing)                                                                                2.000     8.899
$abc$2050$lo6.C[0] (dffsre at (17,19))                                                                 0.000     8.899
clock uncertainty                                                                                      0.000     8.899
cell setup time                                                                                       -0.081     8.818
data required time                                                                                               8.818
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               8.818
data arrival time                                                                                               -4.604
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      4.214


#Path 24
Startpoint: $abc$2079$lo17.Q[0] (dffsre at (16,19) clocked by clock0)
Endpoint  : $abc$2079$lo22.D[0] (dffsre at (16,19) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$2079$lo17.C[0] (dffsre at (16,19))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$2079$lo17.Q[0] (dffsre at (16,19)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                              0.889     3.698
$abc$2079$li22_li22.in[4] (.names at (16,19))                        0.000     3.698
| (primitive '.names' combinational delay)                           0.280     3.978
$abc$2079$li22_li22.out[0] (.names at (16,19))                       0.000     3.978
| (intra 'clb' routing)                                              0.643     4.621
$abc$2079$lo22.D[0] (dffsre at (16,19))                              0.000     4.621
data arrival time                                                              4.621

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$2079$lo22.C[0] (dffsre at (16,19))                              0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -4.621
------------------------------------------------------------------------------------
slack (MET)                                                                    4.215


#Path 25
Startpoint: $abc$2079$lo17.Q[0] (dffsre at (16,19) clocked by clock0)
Endpoint  : $abc$2079$lo24.D[0] (dffsre at (16,19) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$2079$lo17.C[0] (dffsre at (16,19))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$2079$lo17.Q[0] (dffsre at (16,19)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                              0.889     3.698
$abc$2079$li24_li24.in[2] (.names at (16,19))                        0.000     3.698
| (primitive '.names' combinational delay)                           0.280     3.978
$abc$2079$li24_li24.out[0] (.names at (16,19))                       0.000     3.978
| (intra 'clb' routing)                                              0.643     4.621
$abc$2079$lo24.D[0] (dffsre at (16,19))                              0.000     4.621
data arrival time                                                              4.621

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$2079$lo24.C[0] (dffsre at (16,19))                              0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -4.621
------------------------------------------------------------------------------------
slack (MET)                                                                    4.215


#Path 26
Startpoint: $abc$2079$lo17.Q[0] (dffsre at (16,19) clocked by clock0)
Endpoint  : $abc$2079$lo15.D[0] (dffsre at (16,19) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$2079$lo17.C[0] (dffsre at (16,19))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$2079$lo17.Q[0] (dffsre at (16,19)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.284     3.235
| (intra 'clb' routing)                                              0.208     3.443
$abc$2079$li15_li15.in[4] (.names at (17,19))                        0.000     3.443
| (primitive '.names' combinational delay)                           0.280     3.723
$abc$2079$li15_li15.out[0] (.names at (17,19))                       0.000     3.723
| (intra 'clb' routing)                                              0.149     3.871
| (inter-block routing)                                              0.284     4.155
| (intra 'clb' routing)                                              0.378     4.533
$abc$2079$lo15.D[0] (dffsre at (16,19))                              0.000     4.533
data arrival time                                                              4.533

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$2079$lo15.C[0] (dffsre at (16,19))                              0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -4.533
------------------------------------------------------------------------------------
slack (MET)                                                                    4.302


#Path 27
Startpoint: $abc$2037$lo0.Q[0] (dffsre at (17,20) clocked by clock0)
Endpoint  : $abc$2071$lo0.D[0] (dffsre at (17,17) clocked by clock0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clock0 (rise edge)                                           0.000     0.000
clock source latency                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                  0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
$abc$2037$lo0.C[0] (dffsre at (17,20))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
$abc$2037$lo0.Q[0] (dffsre at (17,20)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'clb' routing)                                            0.208     3.443
$abc$1335$li0_li0.in[0] (.names at (17,19))                        0.000     3.443
| (primitive '.names' combinational delay)                         0.280     3.723
$abc$1335$li0_li0.out[0] (.names at (17,19))                       0.000     3.723
| (intra 'clb' routing)                                            0.149     3.871
| (inter-block routing)                                            0.284     4.155
| (intra 'clb' routing)                                            0.378     4.533
$abc$2071$lo0.D[0] (dffsre at (17,17))                             0.000     4.533
data arrival time                                                            4.533

clock clock0 (rise edge)                                           6.800     6.800
clock source latency                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                  0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'clb' routing)                                            2.000     8.899
$abc$2071$lo0.C[0] (dffsre at (17,17))                             0.000     8.899
clock uncertainty                                                  0.000     8.899
cell setup time                                                   -0.063     8.836
data required time                                                           8.836
----------------------------------------------------------------------------------
data required time                                                           8.836
data arrival time                                                           -4.533
----------------------------------------------------------------------------------
slack (MET)                                                                  4.302


#Path 28
Startpoint: $abc$2071$lo0.Q[0] (dffsre at (17,17) clocked by clock0)
Endpoint  : $abc$2011$lo5.D[0] (dffsre at (16,20) clocked by clock0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                     0.000     0.000
clock source latency                                                         0.000     0.000
clock0.inpad[0] (.input at (6,0))                                            0.000     0.000
| (intra 'io' routing)                                                       0.099     0.099
| (inter-block routing)                                                      0.000     0.099
| (intra 'clb' routing)                                                      2.000     2.099
$abc$2071$lo0.C[0] (dffsre at (17,17))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                               0.709     2.809
$abc$2071$lo0.Q[0] (dffsre at (17,17)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                                      0.142     2.951
| (inter-block routing)                                                      0.404     3.355
| (intra 'clb' routing)                                                      0.208     3.563
async_receiver_inst.RxD_bit.in[0] (.names at (16,18))                        0.000     3.563
| (primitive '.names' combinational delay)                                   0.220     3.783
async_receiver_inst.RxD_bit.out[0] (.names at (16,18))                       0.000     3.783
| (intra 'clb' routing)                                                      0.149     3.931
| (inter-block routing)                                                      0.284     4.215
| (intra 'clb' routing)                                                      0.278     4.493
$abc$2011$lo5.D[0] (dffsre at (16,20))                                       0.000     4.493
data arrival time                                                                      4.493

clock clock0 (rise edge)                                                     6.800     6.800
clock source latency                                                         0.000     6.800
clock0.inpad[0] (.input at (6,0))                                            0.000     6.800
| (intra 'io' routing)                                                       0.099     6.899
| (inter-block routing)                                                      0.000     6.899
| (intra 'clb' routing)                                                      2.000     8.899
$abc$2011$lo5.C[0] (dffsre at (16,20))                                       0.000     8.899
clock uncertainty                                                            0.000     8.899
cell setup time                                                             -0.063     8.836
data required time                                                                     8.836
--------------------------------------------------------------------------------------------
data required time                                                                     8.836
data arrival time                                                                     -4.493
--------------------------------------------------------------------------------------------
slack (MET)                                                                            4.342


#Path 29
Startpoint: BaudTickGen_inst.tick.Q[0] (dffsre at (17,18) clocked by clock0)
Endpoint  : $abc$2079$lo17.D[0] (dffsre at (16,19) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
BaudTickGen_inst.tick.C[0] (dffsre at (17,18))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
BaudTickGen_inst.tick.Q[0] (dffsre at (17,18)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.284     3.235
| (intra 'clb' routing)                                              0.208     3.443
$abc$2079$li17_li17.in[4] (.names at (17,19))                        0.000     3.443
| (primitive '.names' combinational delay)                           0.320     3.763
$abc$2079$li17_li17.out[0] (.names at (17,19))                       0.000     3.763
| (intra 'clb' routing)                                              0.149     3.911
| (inter-block routing)                                              0.284     4.195
| (intra 'clb' routing)                                              0.278     4.473
$abc$2079$lo17.D[0] (dffsre at (16,19))                             -0.000     4.473
data arrival time                                                              4.473

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$2079$lo17.C[0] (dffsre at (16,19))                              0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -4.473
------------------------------------------------------------------------------------
slack (MET)                                                                    4.363


#Path 30
Startpoint: $abc$2079$lo00.Q[0] (dffsre at (25,17) clocked by clock0)
Endpoint  : $abc$2079$lo20.D[0] (dffsre at (25,18) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
$abc$2079$lo00.C[0] (dffsre at (25,17))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
$abc$2079$lo00.Q[0] (dffsre at (25,17)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.284     3.235
| (intra 'clb' routing)                                                   0.208     3.443
$abc$4207$new_new_n105__.in[5] (.names at (25,18))                        0.000     3.443
| (primitive '.names' combinational delay)                                0.260     3.703
$abc$4207$new_new_n105__.out[0] (.names at (25,18))                       0.000     3.703
| (intra 'clb' routing)                                                   0.149     3.851
| (inter-block routing)                                                   0.272     4.123
| (intra 'clb' routing)                                                   0.208     4.331
$abc$2079$li20_li20.in[5] (.names at (25,18))                             0.000     4.331
| (primitive '.names' combinational delay)                                0.110     4.441
$abc$2079$li20_li20.out[0] (.names at (25,18))                            0.000     4.441
| (intra 'clb' routing)                                                   0.000     4.441
$abc$2079$lo20.D[0] (dffsre at (25,18))                                   0.000     4.441
data arrival time                                                                   4.441

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'clb' routing)                                                   2.000     8.899
$abc$2079$lo20.C[0] (dffsre at (25,18))                                   0.000     8.899
clock uncertainty                                                         0.000     8.899
cell setup time                                                          -0.063     8.836
data required time                                                                  8.836
-----------------------------------------------------------------------------------------
data required time                                                                  8.836
data arrival time                                                                  -4.441
-----------------------------------------------------------------------------------------
slack (MET)                                                                         4.395


#Path 31
Startpoint: $abc$2079$lo00.Q[0] (dffsre at (25,17) clocked by clock0)
Endpoint  : $abc$2079$lo07.D[0] (dffsre at (25,18) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
$abc$2079$lo00.C[0] (dffsre at (25,17))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
$abc$2079$lo00.Q[0] (dffsre at (25,17)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.284     3.235
| (intra 'clb' routing)                                                   0.208     3.443
$abc$4207$new_new_n105__.in[5] (.names at (25,18))                        0.000     3.443
| (primitive '.names' combinational delay)                                0.260     3.703
$abc$4207$new_new_n105__.out[0] (.names at (25,18))                       0.000     3.703
| (intra 'clb' routing)                                                   0.149     3.851
| (inter-block routing)                                                   0.272     4.123
| (intra 'clb' routing)                                                   0.208     4.331
$abc$2079$li07_li07.in[5] (.names at (25,18))                             0.000     4.331
| (primitive '.names' combinational delay)                                0.110     4.441
$abc$2079$li07_li07.out[0] (.names at (25,18))                            0.000     4.441
| (intra 'clb' routing)                                                   0.000     4.441
$abc$2079$lo07.D[0] (dffsre at (25,18))                                   0.000     4.441
data arrival time                                                                   4.441

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'clb' routing)                                                   2.000     8.899
$abc$2079$lo07.C[0] (dffsre at (25,18))                                   0.000     8.899
clock uncertainty                                                         0.000     8.899
cell setup time                                                          -0.063     8.836
data required time                                                                  8.836
-----------------------------------------------------------------------------------------
data required time                                                                  8.836
data arrival time                                                                  -4.441
-----------------------------------------------------------------------------------------
slack (MET)                                                                         4.395


#Path 32
Startpoint: $abc$2079$lo16.Q[0] (dffsre at (25,18) clocked by clock0)
Endpoint  : $abc$2079$lo16.D[0] (dffsre at (25,18) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$2079$lo16.C[0] (dffsre at (25,18))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$2079$lo16.Q[0] (dffsre at (25,18)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.284     3.235
| (intra 'clb' routing)                                              0.208     3.443
$abc$2079$li16_li16.in[1] (.names at (25,17))                        0.000     3.443
| (primitive '.names' combinational delay)                           0.260     3.703
$abc$2079$li16_li16.out[0] (.names at (25,17))                       0.000     3.703
| (intra 'clb' routing)                                              0.149     3.851
| (inter-block routing)                                              0.284     4.135
| (intra 'clb' routing)                                              0.278     4.413
$abc$2079$lo16.D[0] (dffsre at (25,18))                              0.000     4.413
data arrival time                                                              4.413

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$2079$lo16.C[0] (dffsre at (25,18))                              0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -4.413
------------------------------------------------------------------------------------
slack (MET)                                                                    4.423


#Path 33
Startpoint: $abc$2222$lo4.Q[0] (dffsre at (16,18) clocked by clock0)
Endpoint  : $abc$2079$lo13.D[0] (dffsre at (17,18) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
$abc$2222$lo4.C[0] (dffsre at (16,18))                                    0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
$abc$2222$lo4.Q[0] (dffsre at (16,18)) [clock-to-output]                  0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.284     3.235
| (intra 'clb' routing)                                                   0.208     3.443
$abc$4207$new_new_n107__.in[3] (.names at (17,18))                        0.000     3.443
| (primitive '.names' combinational delay)                                0.170     3.613
$abc$4207$new_new_n107__.out[0] (.names at (17,18))                       0.000     3.613
| (intra 'clb' routing)                                                   0.149     3.762
| (inter-block routing)                                                   0.272     4.033
| (intra 'clb' routing)                                                   0.208     4.241
$abc$2079$li13_li13.in[0] (.names at (17,18))                             0.000     4.241
| (primitive '.names' combinational delay)                                0.170     4.411
$abc$2079$li13_li13.out[0] (.names at (17,18))                            0.000     4.411
| (intra 'clb' routing)                                                   0.000     4.411
$abc$2079$lo13.D[0] (dffsre at (17,18))                                   0.000     4.411
data arrival time                                                                   4.411

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'clb' routing)                                                   2.000     8.899
$abc$2079$lo13.C[0] (dffsre at (17,18))                                   0.000     8.899
clock uncertainty                                                         0.000     8.899
cell setup time                                                          -0.063     8.836
data required time                                                                  8.836
-----------------------------------------------------------------------------------------
data required time                                                                  8.836
data arrival time                                                                  -4.411
-----------------------------------------------------------------------------------------
slack (MET)                                                                         4.424


#Path 34
Startpoint: $abc$2222$lo4.Q[0] (dffsre at (16,18) clocked by clock0)
Endpoint  : $abc$2079$lo09.D[0] (dffsre at (17,18) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
$abc$2222$lo4.C[0] (dffsre at (16,18))                                    0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
$abc$2222$lo4.Q[0] (dffsre at (16,18)) [clock-to-output]                  0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.284     3.235
| (intra 'clb' routing)                                                   0.208     3.443
$abc$4207$new_new_n107__.in[3] (.names at (17,18))                        0.000     3.443
| (primitive '.names' combinational delay)                                0.170     3.613
$abc$4207$new_new_n107__.out[0] (.names at (17,18))                       0.000     3.613
| (intra 'clb' routing)                                                   0.149     3.762
| (inter-block routing)                                                   0.272     4.033
| (intra 'clb' routing)                                                   0.208     4.241
$abc$2079$li09_li09.in[2] (.names at (17,18))                             0.000     4.241
| (primitive '.names' combinational delay)                                0.170     4.411
$abc$2079$li09_li09.out[0] (.names at (17,18))                            0.000     4.411
| (intra 'clb' routing)                                                   0.000     4.411
$abc$2079$lo09.D[0] (dffsre at (17,18))                                   0.000     4.411
data arrival time                                                                   4.411

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'clb' routing)                                                   2.000     8.899
$abc$2079$lo09.C[0] (dffsre at (17,18))                                   0.000     8.899
clock uncertainty                                                         0.000     8.899
cell setup time                                                          -0.063     8.836
data required time                                                                  8.836
-----------------------------------------------------------------------------------------
data required time                                                                  8.836
data arrival time                                                                  -4.411
-----------------------------------------------------------------------------------------
slack (MET)                                                                         4.424


#Path 35
Startpoint: $abc$2079$lo00.Q[0] (dffsre at (25,17) clocked by clock0)
Endpoint  : $abc$2079$lo11.D[0] (dffsre at (25,18) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
$abc$2079$lo00.C[0] (dffsre at (25,17))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
$abc$2079$lo00.Q[0] (dffsre at (25,17)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.284     3.235
| (intra 'clb' routing)                                                   0.208     3.443
$abc$4207$new_new_n105__.in[5] (.names at (25,18))                        0.000     3.443
| (primitive '.names' combinational delay)                                0.260     3.703
$abc$4207$new_new_n105__.out[0] (.names at (25,18))                       0.000     3.703
| (intra 'clb' routing)                                                   0.149     3.851
| (inter-block routing)                                                   0.272     4.123
| (intra 'clb' routing)                                                   0.208     4.331
$abc$2079$li11_li11.in[4] (.names at (25,18))                             0.000     4.331
| (primitive '.names' combinational delay)                                0.070     4.401
$abc$2079$li11_li11.out[0] (.names at (25,18))                            0.000     4.401
| (intra 'clb' routing)                                                   0.000     4.401
$abc$2079$lo11.D[0] (dffsre at (25,18))                                   0.000     4.401
data arrival time                                                                   4.401

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'clb' routing)                                                   2.000     8.899
$abc$2079$lo11.C[0] (dffsre at (25,18))                                   0.000     8.899
clock uncertainty                                                         0.000     8.899
cell setup time                                                          -0.063     8.836
data required time                                                                  8.836
-----------------------------------------------------------------------------------------
data required time                                                                  8.836
data arrival time                                                                  -4.401
-----------------------------------------------------------------------------------------
slack (MET)                                                                         4.435


#Path 36
Startpoint: $abc$2079$lo08.Q[0] (dffsre at (25,18) clocked by clock0)
Endpoint  : $abc$2079$lo08.D[0] (dffsre at (25,18) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$2079$lo08.C[0] (dffsre at (25,18))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$2079$lo08.Q[0] (dffsre at (25,18)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.284     3.235
| (intra 'clb' routing)                                              0.208     3.443
$abc$2079$li08_li08.in[1] (.names at (25,17))                        0.000     3.443
| (primitive '.names' combinational delay)                           0.220     3.663
$abc$2079$li08_li08.out[0] (.names at (25,17))                       0.000     3.663
| (intra 'clb' routing)                                              0.149     3.811
| (inter-block routing)                                              0.284     4.095
| (intra 'clb' routing)                                              0.278     4.373
$abc$2079$lo08.D[0] (dffsre at (25,18))                              0.000     4.373
data arrival time                                                              4.373

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$2079$lo08.C[0] (dffsre at (25,18))                              0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -4.373
------------------------------------------------------------------------------------
slack (MET)                                                                    4.462


#Path 37
Startpoint: $abc$2037$lo0.Q[0] (dffsre at (17,20) clocked by clock0)
Endpoint  : $abc$2037$lo0.D[0] (dffsre at (17,20) clocked by clock0)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                           0.000     0.000
clock source latency                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                  0.000     0.000
| (intra 'io' routing)                                                             0.099     0.099
| (inter-block routing)                                                            0.000     0.099
| (intra 'clb' routing)                                                            2.000     2.099
$abc$2037$lo0.C[0] (dffsre at (17,20))                                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                     0.709     2.809
$abc$2037$lo0.Q[0] (dffsre at (17,20)) [clock-to-output]                           0.000     2.809
| (intra 'clb' routing)                                                            0.142     2.951
| (inter-block routing)                                                            0.284     3.235
| (intra 'clb' routing)                                                            0.208     3.443
async_receiver_inst.Filter_cnt[0].in[0] (.names at (17,19))                        0.000     3.443
| (primitive '.names' combinational delay)                                         0.170     3.613
async_receiver_inst.Filter_cnt[0].out[0] (.names at (17,19))                       0.000     3.613
| (intra 'clb' routing)                                                            0.149     3.761
| (inter-block routing)                                                            0.284     4.045
| (intra 'clb' routing)                                                            0.328     4.373
$abc$2037$lo0.D[0] (dffsre at (17,20))                                             0.000     4.373
data arrival time                                                                            4.373

clock clock0 (rise edge)                                                           6.800     6.800
clock source latency                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                  0.000     6.800
| (intra 'io' routing)                                                             0.099     6.899
| (inter-block routing)                                                            0.000     6.899
| (intra 'clb' routing)                                                            2.000     8.899
$abc$2037$lo0.C[0] (dffsre at (17,20))                                             0.000     8.899
clock uncertainty                                                                  0.000     8.899
cell setup time                                                                   -0.063     8.836
data required time                                                                           8.836
--------------------------------------------------------------------------------------------------
data required time                                                                           8.836
data arrival time                                                                           -4.373
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                  4.462


#Path 38
Startpoint: $abc$2222$lo4.Q[0] (dffsre at (16,18) clocked by clock0)
Endpoint  : $abc$2011$lo2.E[0] (dffsre at (16,20) clocked by clock0)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                       0.000     0.000
| (intra 'io' routing)                                                                                  0.099     0.099
| (inter-block routing)                                                                                 0.000     0.099
| (intra 'clb' routing)                                                                                 2.000     2.099
$abc$2222$lo4.C[0] (dffsre at (16,18))                                                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                          0.709     2.809
$abc$2222$lo4.Q[0] (dffsre at (16,18)) [clock-to-output]                                                0.000     2.809
| (intra 'clb' routing)                                                                                 0.142     2.951
| (inter-block routing)                                                                                 0.284     3.235
| (intra 'clb' routing)                                                                                 0.208     3.443
$abc$1309$flatten\async_receiver_inst.$verific$n208$63.in[4] (.names at (17,18))                        0.000     3.443
| (primitive '.names' combinational delay)                                                              0.170     3.613
$abc$1309$flatten\async_receiver_inst.$verific$n208$63.out[0] (.names at (17,18))                       0.000     3.613
| (intra 'clb' routing)                                                                                 0.149     3.762
| (inter-block routing)                                                                                 0.404     4.165
| (intra 'clb' routing)                                                                                 0.154     4.319
$abc$2011$lo2.E[0] (dffsre at (16,20))                                                                  0.000     4.319
data arrival time                                                                                                 4.319

clock clock0 (rise edge)                                                                                6.800     6.800
clock source latency                                                                                    0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                       0.000     6.800
| (intra 'io' routing)                                                                                  0.099     6.899
| (inter-block routing)                                                                                 0.000     6.899
| (intra 'clb' routing)                                                                                 2.000     8.899
$abc$2011$lo2.C[0] (dffsre at (16,20))                                                                  0.000     8.899
clock uncertainty                                                                                       0.000     8.899
cell setup time                                                                                        -0.081     8.818
data required time                                                                                                8.818
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                8.818
data arrival time                                                                                                -4.319
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       4.498


#Path 39
Startpoint: $abc$2222$lo4.Q[0] (dffsre at (16,18) clocked by clock0)
Endpoint  : $abc$2011$lo7.E[0] (dffsre at (16,20) clocked by clock0)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                       0.000     0.000
| (intra 'io' routing)                                                                                  0.099     0.099
| (inter-block routing)                                                                                 0.000     0.099
| (intra 'clb' routing)                                                                                 2.000     2.099
$abc$2222$lo4.C[0] (dffsre at (16,18))                                                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                          0.709     2.809
$abc$2222$lo4.Q[0] (dffsre at (16,18)) [clock-to-output]                                                0.000     2.809
| (intra 'clb' routing)                                                                                 0.142     2.951
| (inter-block routing)                                                                                 0.284     3.235
| (intra 'clb' routing)                                                                                 0.208     3.443
$abc$1309$flatten\async_receiver_inst.$verific$n208$63.in[4] (.names at (17,18))                        0.000     3.443
| (primitive '.names' combinational delay)                                                              0.170     3.613
$abc$1309$flatten\async_receiver_inst.$verific$n208$63.out[0] (.names at (17,18))                       0.000     3.613
| (intra 'clb' routing)                                                                                 0.149     3.762
| (inter-block routing)                                                                                 0.404     4.165
| (intra 'clb' routing)                                                                                 0.154     4.319
$abc$2011$lo7.E[0] (dffsre at (16,20))                                                                  0.000     4.319
data arrival time                                                                                                 4.319

clock clock0 (rise edge)                                                                                6.800     6.800
clock source latency                                                                                    0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                       0.000     6.800
| (intra 'io' routing)                                                                                  0.099     6.899
| (inter-block routing)                                                                                 0.000     6.899
| (intra 'clb' routing)                                                                                 2.000     8.899
$abc$2011$lo7.C[0] (dffsre at (16,20))                                                                  0.000     8.899
clock uncertainty                                                                                       0.000     8.899
cell setup time                                                                                        -0.081     8.818
data required time                                                                                                8.818
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                8.818
data arrival time                                                                                                -4.319
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       4.498


#Path 40
Startpoint: $abc$2222$lo4.Q[0] (dffsre at (16,18) clocked by clock0)
Endpoint  : $abc$2011$lo6.E[0] (dffsre at (16,20) clocked by clock0)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                       0.000     0.000
| (intra 'io' routing)                                                                                  0.099     0.099
| (inter-block routing)                                                                                 0.000     0.099
| (intra 'clb' routing)                                                                                 2.000     2.099
$abc$2222$lo4.C[0] (dffsre at (16,18))                                                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                          0.709     2.809
$abc$2222$lo4.Q[0] (dffsre at (16,18)) [clock-to-output]                                                0.000     2.809
| (intra 'clb' routing)                                                                                 0.142     2.951
| (inter-block routing)                                                                                 0.284     3.235
| (intra 'clb' routing)                                                                                 0.208     3.443
$abc$1309$flatten\async_receiver_inst.$verific$n208$63.in[4] (.names at (17,18))                        0.000     3.443
| (primitive '.names' combinational delay)                                                              0.170     3.613
$abc$1309$flatten\async_receiver_inst.$verific$n208$63.out[0] (.names at (17,18))                       0.000     3.613
| (intra 'clb' routing)                                                                                 0.149     3.762
| (inter-block routing)                                                                                 0.404     4.165
| (intra 'clb' routing)                                                                                 0.154     4.319
$abc$2011$lo6.E[0] (dffsre at (16,20))                                                                  0.000     4.319
data arrival time                                                                                                 4.319

clock clock0 (rise edge)                                                                                6.800     6.800
clock source latency                                                                                    0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                       0.000     6.800
| (intra 'io' routing)                                                                                  0.099     6.899
| (inter-block routing)                                                                                 0.000     6.899
| (intra 'clb' routing)                                                                                 2.000     8.899
$abc$2011$lo6.C[0] (dffsre at (16,20))                                                                  0.000     8.899
clock uncertainty                                                                                       0.000     8.899
cell setup time                                                                                        -0.081     8.818
data required time                                                                                                8.818
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                8.818
data arrival time                                                                                                -4.319
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       4.498


#Path 41
Startpoint: $abc$2222$lo4.Q[0] (dffsre at (16,18) clocked by clock0)
Endpoint  : $abc$2011$lo5.E[0] (dffsre at (16,20) clocked by clock0)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                       0.000     0.000
| (intra 'io' routing)                                                                                  0.099     0.099
| (inter-block routing)                                                                                 0.000     0.099
| (intra 'clb' routing)                                                                                 2.000     2.099
$abc$2222$lo4.C[0] (dffsre at (16,18))                                                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                          0.709     2.809
$abc$2222$lo4.Q[0] (dffsre at (16,18)) [clock-to-output]                                                0.000     2.809
| (intra 'clb' routing)                                                                                 0.142     2.951
| (inter-block routing)                                                                                 0.284     3.235
| (intra 'clb' routing)                                                                                 0.208     3.443
$abc$1309$flatten\async_receiver_inst.$verific$n208$63.in[4] (.names at (17,18))                        0.000     3.443
| (primitive '.names' combinational delay)                                                              0.170     3.613
$abc$1309$flatten\async_receiver_inst.$verific$n208$63.out[0] (.names at (17,18))                       0.000     3.613
| (intra 'clb' routing)                                                                                 0.149     3.762
| (inter-block routing)                                                                                 0.404     4.165
| (intra 'clb' routing)                                                                                 0.154     4.319
$abc$2011$lo5.E[0] (dffsre at (16,20))                                                                  0.000     4.319
data arrival time                                                                                                 4.319

clock clock0 (rise edge)                                                                                6.800     6.800
clock source latency                                                                                    0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                       0.000     6.800
| (intra 'io' routing)                                                                                  0.099     6.899
| (inter-block routing)                                                                                 0.000     6.899
| (intra 'clb' routing)                                                                                 2.000     8.899
$abc$2011$lo5.C[0] (dffsre at (16,20))                                                                  0.000     8.899
clock uncertainty                                                                                       0.000     8.899
cell setup time                                                                                        -0.081     8.818
data required time                                                                                                8.818
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                8.818
data arrival time                                                                                                -4.319
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       4.498


#Path 42
Startpoint: $abc$2222$lo4.Q[0] (dffsre at (16,18) clocked by clock0)
Endpoint  : $abc$2011$lo4.E[0] (dffsre at (16,20) clocked by clock0)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                       0.000     0.000
| (intra 'io' routing)                                                                                  0.099     0.099
| (inter-block routing)                                                                                 0.000     0.099
| (intra 'clb' routing)                                                                                 2.000     2.099
$abc$2222$lo4.C[0] (dffsre at (16,18))                                                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                          0.709     2.809
$abc$2222$lo4.Q[0] (dffsre at (16,18)) [clock-to-output]                                                0.000     2.809
| (intra 'clb' routing)                                                                                 0.142     2.951
| (inter-block routing)                                                                                 0.284     3.235
| (intra 'clb' routing)                                                                                 0.208     3.443
$abc$1309$flatten\async_receiver_inst.$verific$n208$63.in[4] (.names at (17,18))                        0.000     3.443
| (primitive '.names' combinational delay)                                                              0.170     3.613
$abc$1309$flatten\async_receiver_inst.$verific$n208$63.out[0] (.names at (17,18))                       0.000     3.613
| (intra 'clb' routing)                                                                                 0.149     3.762
| (inter-block routing)                                                                                 0.404     4.165
| (intra 'clb' routing)                                                                                 0.154     4.319
$abc$2011$lo4.E[0] (dffsre at (16,20))                                                                  0.000     4.319
data arrival time                                                                                                 4.319

clock clock0 (rise edge)                                                                                6.800     6.800
clock source latency                                                                                    0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                       0.000     6.800
| (intra 'io' routing)                                                                                  0.099     6.899
| (inter-block routing)                                                                                 0.000     6.899
| (intra 'clb' routing)                                                                                 2.000     8.899
$abc$2011$lo4.C[0] (dffsre at (16,20))                                                                  0.000     8.899
clock uncertainty                                                                                       0.000     8.899
cell setup time                                                                                        -0.081     8.818
data required time                                                                                                8.818
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                8.818
data arrival time                                                                                                -4.319
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       4.498


#Path 43
Startpoint: $abc$2222$lo4.Q[0] (dffsre at (16,18) clocked by clock0)
Endpoint  : $abc$2011$lo3.E[0] (dffsre at (16,20) clocked by clock0)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                       0.000     0.000
| (intra 'io' routing)                                                                                  0.099     0.099
| (inter-block routing)                                                                                 0.000     0.099
| (intra 'clb' routing)                                                                                 2.000     2.099
$abc$2222$lo4.C[0] (dffsre at (16,18))                                                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                          0.709     2.809
$abc$2222$lo4.Q[0] (dffsre at (16,18)) [clock-to-output]                                                0.000     2.809
| (intra 'clb' routing)                                                                                 0.142     2.951
| (inter-block routing)                                                                                 0.284     3.235
| (intra 'clb' routing)                                                                                 0.208     3.443
$abc$1309$flatten\async_receiver_inst.$verific$n208$63.in[4] (.names at (17,18))                        0.000     3.443
| (primitive '.names' combinational delay)                                                              0.170     3.613
$abc$1309$flatten\async_receiver_inst.$verific$n208$63.out[0] (.names at (17,18))                       0.000     3.613
| (intra 'clb' routing)                                                                                 0.149     3.762
| (inter-block routing)                                                                                 0.404     4.165
| (intra 'clb' routing)                                                                                 0.154     4.319
$abc$2011$lo3.E[0] (dffsre at (16,20))                                                                  0.000     4.319
data arrival time                                                                                                 4.319

clock clock0 (rise edge)                                                                                6.800     6.800
clock source latency                                                                                    0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                       0.000     6.800
| (intra 'io' routing)                                                                                  0.099     6.899
| (inter-block routing)                                                                                 0.000     6.899
| (intra 'clb' routing)                                                                                 2.000     8.899
$abc$2011$lo3.C[0] (dffsre at (16,20))                                                                  0.000     8.899
clock uncertainty                                                                                       0.000     8.899
cell setup time                                                                                        -0.081     8.818
data required time                                                                                                8.818
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                8.818
data arrival time                                                                                                -4.319
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       4.498


#Path 44
Startpoint: $abc$2222$lo4.Q[0] (dffsre at (16,18) clocked by clock0)
Endpoint  : $abc$2011$lo1.E[0] (dffsre at (16,20) clocked by clock0)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                       0.000     0.000
| (intra 'io' routing)                                                                                  0.099     0.099
| (inter-block routing)                                                                                 0.000     0.099
| (intra 'clb' routing)                                                                                 2.000     2.099
$abc$2222$lo4.C[0] (dffsre at (16,18))                                                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                          0.709     2.809
$abc$2222$lo4.Q[0] (dffsre at (16,18)) [clock-to-output]                                                0.000     2.809
| (intra 'clb' routing)                                                                                 0.142     2.951
| (inter-block routing)                                                                                 0.284     3.235
| (intra 'clb' routing)                                                                                 0.208     3.443
$abc$1309$flatten\async_receiver_inst.$verific$n208$63.in[4] (.names at (17,18))                        0.000     3.443
| (primitive '.names' combinational delay)                                                              0.170     3.613
$abc$1309$flatten\async_receiver_inst.$verific$n208$63.out[0] (.names at (17,18))                       0.000     3.613
| (intra 'clb' routing)                                                                                 0.149     3.762
| (inter-block routing)                                                                                 0.404     4.165
| (intra 'clb' routing)                                                                                 0.154     4.319
$abc$2011$lo1.E[0] (dffsre at (16,20))                                                                  0.000     4.319
data arrival time                                                                                                 4.319

clock clock0 (rise edge)                                                                                6.800     6.800
clock source latency                                                                                    0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                       0.000     6.800
| (intra 'io' routing)                                                                                  0.099     6.899
| (inter-block routing)                                                                                 0.000     6.899
| (intra 'clb' routing)                                                                                 2.000     8.899
$abc$2011$lo1.C[0] (dffsre at (16,20))                                                                  0.000     8.899
clock uncertainty                                                                                       0.000     8.899
cell setup time                                                                                        -0.081     8.818
data required time                                                                                                8.818
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                8.818
data arrival time                                                                                                -4.319
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       4.498


#Path 45
Startpoint: $abc$2222$lo4.Q[0] (dffsre at (16,18) clocked by clock0)
Endpoint  : $abc$2011$lo0.E[0] (dffsre at (16,20) clocked by clock0)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                       0.000     0.000
| (intra 'io' routing)                                                                                  0.099     0.099
| (inter-block routing)                                                                                 0.000     0.099
| (intra 'clb' routing)                                                                                 2.000     2.099
$abc$2222$lo4.C[0] (dffsre at (16,18))                                                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                          0.709     2.809
$abc$2222$lo4.Q[0] (dffsre at (16,18)) [clock-to-output]                                                0.000     2.809
| (intra 'clb' routing)                                                                                 0.142     2.951
| (inter-block routing)                                                                                 0.284     3.235
| (intra 'clb' routing)                                                                                 0.208     3.443
$abc$1309$flatten\async_receiver_inst.$verific$n208$63.in[4] (.names at (17,18))                        0.000     3.443
| (primitive '.names' combinational delay)                                                              0.170     3.613
$abc$1309$flatten\async_receiver_inst.$verific$n208$63.out[0] (.names at (17,18))                       0.000     3.613
| (intra 'clb' routing)                                                                                 0.149     3.762
| (inter-block routing)                                                                                 0.404     4.165
| (intra 'clb' routing)                                                                                 0.154     4.319
$abc$2011$lo0.E[0] (dffsre at (16,20))                                                                  0.000     4.319
data arrival time                                                                                                 4.319

clock clock0 (rise edge)                                                                                6.800     6.800
clock source latency                                                                                    0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                       0.000     6.800
| (intra 'io' routing)                                                                                  0.099     6.899
| (inter-block routing)                                                                                 0.000     6.899
| (intra 'clb' routing)                                                                                 2.000     8.899
$abc$2011$lo0.C[0] (dffsre at (16,20))                                                                  0.000     8.899
clock uncertainty                                                                                       0.000     8.899
cell setup time                                                                                        -0.081     8.818
data required time                                                                                                8.818
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                8.818
data arrival time                                                                                                -4.319
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       4.498


#Path 46
Startpoint: $abc$2037$lo1.Q[0] (dffsre at (17,20) clocked by clock0)
Endpoint  : $abc$2071$lo0.E[0] (dffsre at (17,17) clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                      0.000     0.000
| (intra 'io' routing)                                                                                 0.099     0.099
| (inter-block routing)                                                                                0.000     0.099
| (intra 'clb' routing)                                                                                2.000     2.099
$abc$2037$lo1.C[0] (dffsre at (17,20))                                                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                         0.709     2.809
$abc$2037$lo1.Q[0] (dffsre at (17,20)) [clock-to-output]                                               0.000     2.809
| (intra 'clb' routing)                                                                                0.142     2.951
| (inter-block routing)                                                                                0.284     3.235
| (intra 'clb' routing)                                                                                0.208     3.443
$abc$1335$auto$opt_dff.cc:219:make_patterns_logic$257.in[2] (.names at (17,18))                        0.000     3.443
| (primitive '.names' combinational delay)                                                             0.280     3.723
$abc$1335$auto$opt_dff.cc:219:make_patterns_logic$257.out[0] (.names at (17,18))                       0.000     3.723
| (intra 'clb' routing)                                                                                0.149     3.871
| (inter-block routing)                                                                                0.284     4.155
| (intra 'clb' routing)                                                                                0.154     4.309
$abc$2071$lo0.E[0] (dffsre at (17,17))                                                                 0.000     4.309
data arrival time                                                                                                4.309

clock clock0 (rise edge)                                                                               6.800     6.800
clock source latency                                                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                      0.000     6.800
| (intra 'io' routing)                                                                                 0.099     6.899
| (inter-block routing)                                                                                0.000     6.899
| (intra 'clb' routing)                                                                                2.000     8.899
$abc$2071$lo0.C[0] (dffsre at (17,17))                                                                 0.000     8.899
clock uncertainty                                                                                      0.000     8.899
cell setup time                                                                                       -0.081     8.818
data required time                                                                                               8.818
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               8.818
data arrival time                                                                                               -4.309
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      4.509


#Path 47
Startpoint: $abc$2222$lo4.Q[0] (dffsre at (16,18) clocked by clock0)
Endpoint  : $abc$2079$lo02.D[0] (dffsre at (17,18) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
$abc$2222$lo4.C[0] (dffsre at (16,18))                                    0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
$abc$2222$lo4.Q[0] (dffsre at (16,18)) [clock-to-output]                  0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.284     3.235
| (intra 'clb' routing)                                                   0.208     3.443
$abc$4207$new_new_n107__.in[3] (.names at (17,18))                        0.000     3.443
| (primitive '.names' combinational delay)                                0.170     3.613
$abc$4207$new_new_n107__.out[0] (.names at (17,18))                       0.000     3.613
| (intra 'clb' routing)                                                   0.149     3.762
| (inter-block routing)                                                   0.272     4.033
| (intra 'clb' routing)                                                   0.208     4.241
$abc$2079$li02_li02.in[1] (.names at (17,18))                             0.000     4.241
| (primitive '.names' combinational delay)                                0.070     4.311
$abc$2079$li02_li02.out[0] (.names at (17,18))                            0.000     4.311
| (intra 'clb' routing)                                                   0.000     4.311
$abc$2079$lo02.D[0] (dffsre at (17,18))                                   0.000     4.311
data arrival time                                                                   4.311

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'clb' routing)                                                   2.000     8.899
$abc$2079$lo02.C[0] (dffsre at (17,18))                                   0.000     8.899
clock uncertainty                                                         0.000     8.899
cell setup time                                                          -0.063     8.836
data required time                                                                  8.836
-----------------------------------------------------------------------------------------
data required time                                                                  8.836
data arrival time                                                                  -4.311
-----------------------------------------------------------------------------------------
slack (MET)                                                                         4.524


#Path 48
Startpoint: $abc$2222$lo4.Q[0] (dffsre at (16,18) clocked by clock0)
Endpoint  : $abc$2079$lo01.D[0] (dffsre at (17,18) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
$abc$2222$lo4.C[0] (dffsre at (16,18))                                    0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
$abc$2222$lo4.Q[0] (dffsre at (16,18)) [clock-to-output]                  0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.284     3.235
| (intra 'clb' routing)                                                   0.208     3.443
$abc$4207$new_new_n107__.in[3] (.names at (17,18))                        0.000     3.443
| (primitive '.names' combinational delay)                                0.170     3.613
$abc$4207$new_new_n107__.out[0] (.names at (17,18))                       0.000     3.613
| (intra 'clb' routing)                                                   0.149     3.762
| (inter-block routing)                                                   0.272     4.033
| (intra 'clb' routing)                                                   0.208     4.241
$abc$2079$li01_li01.in[0] (.names at (17,18))                             0.000     4.241
| (primitive '.names' combinational delay)                                0.070     4.311
$abc$2079$li01_li01.out[0] (.names at (17,18))                            0.000     4.311
| (intra 'clb' routing)                                                   0.000     4.311
$abc$2079$lo01.D[0] (dffsre at (17,18))                                   0.000     4.311
data arrival time                                                                   4.311

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'clb' routing)                                                   2.000     8.899
$abc$2079$lo01.C[0] (dffsre at (17,18))                                   0.000     8.899
clock uncertainty                                                         0.000     8.899
cell setup time                                                          -0.063     8.836
data required time                                                                  8.836
-----------------------------------------------------------------------------------------
data required time                                                                  8.836
data arrival time                                                                  -4.311
-----------------------------------------------------------------------------------------
slack (MET)                                                                         4.524


#Path 49
Startpoint: $abc$2222$lo4.Q[0] (dffsre at (16,18) clocked by clock0)
Endpoint  : async_receiver_inst.RxD_state[3].D[0] (dffsre at (17,18) clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input at (6,0))                                               0.000     0.000
| (intra 'io' routing)                                                          0.099     0.099
| (inter-block routing)                                                         0.000     0.099
| (intra 'clb' routing)                                                         2.000     2.099
$abc$2222$lo4.C[0] (dffsre at (16,18))                                          0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                  0.709     2.809
$abc$2222$lo4.Q[0] (dffsre at (16,18)) [clock-to-output]                        0.000     2.809
| (intra 'clb' routing)                                                         0.142     2.951
| (inter-block routing)                                                         0.284     3.235
| (intra 'clb' routing)                                                         0.208     3.443
$abc$4207$new_new_n107__.in[3] (.names at (17,18))                              0.000     3.443
| (primitive '.names' combinational delay)                                      0.170     3.613
$abc$4207$new_new_n107__.out[0] (.names at (17,18))                             0.000     3.613
| (intra 'clb' routing)                                                         0.149     3.762
| (inter-block routing)                                                         0.272     4.033
| (intra 'clb' routing)                                                         0.208     4.241
$abc$2079$li03_li03.in[2] (.names at (17,18))                                   0.000     4.241
| (primitive '.names' combinational delay)                                      0.070     4.311
$abc$2079$li03_li03.out[0] (.names at (17,18))                                  0.000     4.311
| (intra 'clb' routing)                                                         0.000     4.311
async_receiver_inst.RxD_state[3].D[0] (dffsre at (17,18))                       0.000     4.311
data arrival time                                                                         4.311

clock clock0 (rise edge)                                                        6.800     6.800
clock source latency                                                            0.000     6.800
clock0.inpad[0] (.input at (6,0))                                               0.000     6.800
| (intra 'io' routing)                                                          0.099     6.899
| (inter-block routing)                                                         0.000     6.899
| (intra 'clb' routing)                                                         2.000     8.899
async_receiver_inst.RxD_state[3].C[0] (dffsre at (17,18))                       0.000     8.899
clock uncertainty                                                               0.000     8.899
cell setup time                                                                -0.063     8.836
data required time                                                                        8.836
-----------------------------------------------------------------------------------------------
data required time                                                                        8.836
data arrival time                                                                        -4.311
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               4.524


#Path 50
Startpoint: $abc$2222$lo1.Q[0] (dffsre at (16,18) clocked by clock0)
Endpoint  : $abc$2037$lo1.E[0] (dffsre at (17,20) clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                      0.000     0.000
| (intra 'io' routing)                                                                                 0.099     0.099
| (inter-block routing)                                                                                0.000     0.099
| (intra 'clb' routing)                                                                                2.000     2.099
$abc$2222$lo1.C[0] (dffsre at (16,18))                                                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                         0.709     2.809
$abc$2222$lo1.Q[0] (dffsre at (16,18)) [clock-to-output]                                               0.000     2.809
| (intra 'clb' routing)                                                                                0.142     2.951
| (inter-block routing)                                                                                0.404     3.355
| (intra 'clb' routing)                                                                                0.208     3.563
$abc$1345$auto$opt_dff.cc:219:make_patterns_logic$263.in[1] (.names at (17,19))                        0.000     3.563
| (primitive '.names' combinational delay)                                                             0.120     3.683
$abc$1345$auto$opt_dff.cc:219:make_patterns_logic$263.out[0] (.names at (17,19))                       0.000     3.683
| (intra 'clb' routing)                                                                                0.149     3.831
| (inter-block routing)                                                                                0.284     4.115
| (intra 'clb' routing)                                                                                0.154     4.269
$abc$2037$lo1.E[0] (dffsre at (17,20))                                                                 0.000     4.269
data arrival time                                                                                                4.269

clock clock0 (rise edge)                                                                               6.800     6.800
clock source latency                                                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                      0.000     6.800
| (intra 'io' routing)                                                                                 0.099     6.899
| (inter-block routing)                                                                                0.000     6.899
| (intra 'clb' routing)                                                                                2.000     8.899
$abc$2037$lo1.C[0] (dffsre at (17,20))                                                                 0.000     8.899
clock uncertainty                                                                                      0.000     8.899
cell setup time                                                                                       -0.081     8.818
data required time                                                                                               8.818
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               8.818
data arrival time                                                                                               -4.269
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      4.549


#Path 51
Startpoint: $abc$2222$lo1.Q[0] (dffsre at (16,18) clocked by clock0)
Endpoint  : $abc$2037$lo0.E[0] (dffsre at (17,20) clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                      0.000     0.000
| (intra 'io' routing)                                                                                 0.099     0.099
| (inter-block routing)                                                                                0.000     0.099
| (intra 'clb' routing)                                                                                2.000     2.099
$abc$2222$lo1.C[0] (dffsre at (16,18))                                                                 0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                         0.709     2.809
$abc$2222$lo1.Q[0] (dffsre at (16,18)) [clock-to-output]                                               0.000     2.809
| (intra 'clb' routing)                                                                                0.142     2.951
| (inter-block routing)                                                                                0.404     3.355
| (intra 'clb' routing)                                                                                0.208     3.563
$abc$1345$auto$opt_dff.cc:219:make_patterns_logic$263.in[1] (.names at (17,19))                        0.000     3.563
| (primitive '.names' combinational delay)                                                             0.120     3.683
$abc$1345$auto$opt_dff.cc:219:make_patterns_logic$263.out[0] (.names at (17,19))                       0.000     3.683
| (intra 'clb' routing)                                                                                0.149     3.831
| (inter-block routing)                                                                                0.284     4.115
| (intra 'clb' routing)                                                                                0.154     4.269
$abc$2037$lo0.E[0] (dffsre at (17,20))                                                                 0.000     4.269
data arrival time                                                                                                4.269

clock clock0 (rise edge)                                                                               6.800     6.800
clock source latency                                                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                      0.000     6.800
| (intra 'io' routing)                                                                                 0.099     6.899
| (inter-block routing)                                                                                0.000     6.899
| (intra 'clb' routing)                                                                                2.000     8.899
$abc$2037$lo0.C[0] (dffsre at (17,20))                                                                 0.000     8.899
clock uncertainty                                                                                      0.000     8.899
cell setup time                                                                                       -0.081     8.818
data required time                                                                                               8.818
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               8.818
data arrival time                                                                                               -4.269
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      4.549


#Path 52
Startpoint: $abc$2079$lo04.Q[0] (dffsre at (25,18) clocked by clock0)
Endpoint  : $abc$2079$lo04.D[0] (dffsre at (25,18) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
$abc$2079$lo04.C[0] (dffsre at (25,18))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
$abc$2079$lo04.Q[0] (dffsre at (25,18)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.272     3.223
| (intra 'clb' routing)                                                   0.208     3.431
$abc$4207$new_new_n123__.in[0] (.names at (25,18))                        0.000     3.431
| (primitive '.names' combinational delay)                                0.260     3.691
$abc$4207$new_new_n123__.out[0] (.names at (25,18))                       0.000     3.691
| (intra 'clb' routing)                                                   0.363     4.053
$abc$2079$li04_li04.in[0] (.names at (25,18))                             0.000     4.053
| (primitive '.names' combinational delay)                                0.220     4.273
$abc$2079$li04_li04.out[0] (.names at (25,18))                            0.000     4.273
| (intra 'clb' routing)                                                   0.000     4.273
$abc$2079$lo04.D[0] (dffsre at (25,18))                                   0.000     4.273
data arrival time                                                                   4.273

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'clb' routing)                                                   2.000     8.899
$abc$2079$lo04.C[0] (dffsre at (25,18))                                   0.000     8.899
clock uncertainty                                                         0.000     8.899
cell setup time                                                          -0.063     8.836
data required time                                                                  8.836
-----------------------------------------------------------------------------------------
data required time                                                                  8.836
data arrival time                                                                  -4.273
-----------------------------------------------------------------------------------------
slack (MET)                                                                         4.563


#Path 53
Startpoint: $abc$2079$lo00.Q[0] (dffsre at (25,17) clocked by clock0)
Endpoint  : $abc$2079$lo10.D[0] (dffsre at (25,18) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
$abc$2079$lo00.C[0] (dffsre at (25,17))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
$abc$2079$lo00.Q[0] (dffsre at (25,17)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.284     3.235
| (intra 'clb' routing)                                                   0.208     3.443
$abc$4207$new_new_n105__.in[5] (.names at (25,18))                        0.000     3.443
| (primitive '.names' combinational delay)                                0.260     3.703
$abc$4207$new_new_n105__.out[0] (.names at (25,18))                       0.000     3.703
| (intra 'clb' routing)                                                   0.363     4.065
$abc$2079$li10_li10.in[1] (.names at (25,18))                             0.000     4.065
| (primitive '.names' combinational delay)                                0.170     4.235
$abc$2079$li10_li10.out[0] (.names at (25,18))                            0.000     4.235
| (intra 'clb' routing)                                                   0.000     4.235
$abc$2079$lo10.D[0] (dffsre at (25,18))                                   0.000     4.235
data arrival time                                                                   4.235

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'clb' routing)                                                   2.000     8.899
$abc$2079$lo10.C[0] (dffsre at (25,18))                                   0.000     8.899
clock uncertainty                                                         0.000     8.899
cell setup time                                                          -0.063     8.836
data required time                                                                  8.836
-----------------------------------------------------------------------------------------
data required time                                                                  8.836
data arrival time                                                                  -4.235
-----------------------------------------------------------------------------------------
slack (MET)                                                                         4.601


#Path 54
Startpoint: $abc$2079$lo00.Q[0] (dffsre at (25,17) clocked by clock0)
Endpoint  : $abc$2079$lo12.D[0] (dffsre at (25,18) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
$abc$2079$lo00.C[0] (dffsre at (25,17))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
$abc$2079$lo00.Q[0] (dffsre at (25,17)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.284     3.235
| (intra 'clb' routing)                                                   0.208     3.443
$abc$4207$new_new_n105__.in[5] (.names at (25,18))                        0.000     3.443
| (primitive '.names' combinational delay)                                0.260     3.703
$abc$4207$new_new_n105__.out[0] (.names at (25,18))                       0.000     3.703
| (intra 'clb' routing)                                                   0.363     4.065
$abc$2079$li12_li12.in[3] (.names at (25,18))                             0.000     4.065
| (primitive '.names' combinational delay)                                0.170     4.235
$abc$2079$li12_li12.out[0] (.names at (25,18))                            0.000     4.235
| (intra 'clb' routing)                                                   0.000     4.235
$abc$2079$lo12.D[0] (dffsre at (25,18))                                   0.000     4.235
data arrival time                                                                   4.235

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'clb' routing)                                                   2.000     8.899
$abc$2079$lo12.C[0] (dffsre at (25,18))                                   0.000     8.899
clock uncertainty                                                         0.000     8.899
cell setup time                                                          -0.063     8.836
data required time                                                                  8.836
-----------------------------------------------------------------------------------------
data required time                                                                  8.836
data arrival time                                                                  -4.235
-----------------------------------------------------------------------------------------
slack (MET)                                                                         4.601


#Path 55
Startpoint: $abc$2079$lo00.Q[0] (dffsre at (25,17) clocked by clock0)
Endpoint  : $abc$2079$lo19.D[0] (dffsre at (25,18) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
$abc$2079$lo00.C[0] (dffsre at (25,17))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
$abc$2079$lo00.Q[0] (dffsre at (25,17)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.284     3.235
| (intra 'clb' routing)                                                   0.208     3.443
$abc$4207$new_new_n105__.in[5] (.names at (25,18))                        0.000     3.443
| (primitive '.names' combinational delay)                                0.260     3.703
$abc$4207$new_new_n105__.out[0] (.names at (25,18))                       0.000     3.703
| (intra 'clb' routing)                                                   0.363     4.065
$abc$2079$li19_li19.in[4] (.names at (25,18))                             0.000     4.065
| (primitive '.names' combinational delay)                                0.170     4.235
$abc$2079$li19_li19.out[0] (.names at (25,18))                            0.000     4.235
| (intra 'clb' routing)                                                   0.000     4.235
$abc$2079$lo19.D[0] (dffsre at (25,18))                                   0.000     4.235
data arrival time                                                                   4.235

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'clb' routing)                                                   2.000     8.899
$abc$2079$lo19.C[0] (dffsre at (25,18))                                   0.000     8.899
clock uncertainty                                                         0.000     8.899
cell setup time                                                          -0.063     8.836
data required time                                                                  8.836
-----------------------------------------------------------------------------------------
data required time                                                                  8.836
data arrival time                                                                  -4.235
-----------------------------------------------------------------------------------------
slack (MET)                                                                         4.601


#Path 56
Startpoint: $abc$2079$lo14.Q[0] (dffsre at (25,18) clocked by clock0)
Endpoint  : $abc$2079$lo14.D[0] (dffsre at (25,18) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$2079$lo14.C[0] (dffsre at (25,18))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$2079$lo14.Q[0] (dffsre at (25,18)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.284     3.235
| (intra 'clb' routing)                                              0.208     3.443
$abc$2079$li14_li14.in[1] (.names at (25,17))                        0.000     3.443
| (primitive '.names' combinational delay)                           0.070     3.513
$abc$2079$li14_li14.out[0] (.names at (25,17))                       0.000     3.513
| (intra 'clb' routing)                                              0.149     3.661
| (inter-block routing)                                              0.284     3.945
| (intra 'clb' routing)                                              0.278     4.223
$abc$2079$lo14.D[0] (dffsre at (25,18))                              0.000     4.223
data arrival time                                                              4.223

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$2079$lo14.C[0] (dffsre at (25,18))                              0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -4.223
------------------------------------------------------------------------------------
slack (MET)                                                                    4.612


#Path 57
Startpoint: $abc$2079$lo13.Q[0] (dffsre at (17,18) clocked by clock0)
Endpoint  : $abc$2050$lo7.D[0] (dffsre at (17,19) clocked by clock0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clock0 (rise edge)                                           0.000     0.000
clock source latency                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                  0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
$abc$2079$lo13.C[0] (dffsre at (17,18))                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
$abc$2079$lo13.Q[0] (dffsre at (17,18)) [clock-to-output]          0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'clb' routing)                                            0.208     3.443
$abc$2050$li7_li7.in[0] (.names at (17,19))                        0.000     3.443
| (primitive '.names' combinational delay)                         0.320     3.763
$abc$2050$li7_li7.out[0] (.names at (17,19))                       0.000     3.763
| (intra 'clb' routing)                                            0.000     3.763
$abc$2050$lo7.D[0] (dffsre at (17,19))                             0.000     3.763
data arrival time                                                            3.763

clock clock0 (rise edge)                                           6.800     6.800
clock source latency                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                  0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'clb' routing)                                            2.000     8.899
$abc$2050$lo7.C[0] (dffsre at (17,19))                             0.000     8.899
clock uncertainty                                                  0.000     8.899
cell setup time                                                   -0.063     8.836
data required time                                                           8.836
----------------------------------------------------------------------------------
data required time                                                           8.836
data arrival time                                                           -3.763
----------------------------------------------------------------------------------
slack (MET)                                                                  5.073


#Path 58
Startpoint: $abc$2079$lo09.Q[0] (dffsre at (17,18) clocked by clock0)
Endpoint  : $abc$2222$lo2.D[0] (dffsre at (16,18) clocked by clock0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clock0 (rise edge)                                           0.000     0.000
clock source latency                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                  0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
$abc$2079$lo09.C[0] (dffsre at (17,18))                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
$abc$2079$lo09.Q[0] (dffsre at (17,18)) [clock-to-output]          0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'clb' routing)                                            0.208     3.443
$abc$2222$li2_li2.in[2] (.names at (16,18))                        0.000     3.443
| (primitive '.names' combinational delay)                         0.220     3.663
$abc$2222$li2_li2.out[0] (.names at (16,18))                       0.000     3.663
| (intra 'clb' routing)                                            0.000     3.663
$abc$2222$lo2.D[0] (dffsre at (16,18))                             0.000     3.663
data arrival time                                                            3.663

clock clock0 (rise edge)                                           6.800     6.800
clock source latency                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                  0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'clb' routing)                                            2.000     8.899
$abc$2222$lo2.C[0] (dffsre at (16,18))                             0.000     8.899
clock uncertainty                                                  0.000     8.899
cell setup time                                                   -0.063     8.836
data required time                                                           8.836
----------------------------------------------------------------------------------
data required time                                                           8.836
data arrival time                                                           -3.663
----------------------------------------------------------------------------------
slack (MET)                                                                  5.173


#Path 59
Startpoint: $abc$2079$lo01.Q[0] (dffsre at (17,18) clocked by clock0)
Endpoint  : $abc$2222$lo4.D[0] (dffsre at (16,18) clocked by clock0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clock0 (rise edge)                                           0.000     0.000
clock source latency                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                  0.000     0.000
| (intra 'io' routing)                                             0.099     0.099
| (inter-block routing)                                            0.000     0.099
| (intra 'clb' routing)                                            2.000     2.099
$abc$2079$lo01.C[0] (dffsre at (17,18))                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                     0.709     2.809
$abc$2079$lo01.Q[0] (dffsre at (17,18)) [clock-to-output]          0.000     2.809
| (intra 'clb' routing)                                            0.142     2.951
| (inter-block routing)                                            0.284     3.235
| (intra 'clb' routing)                                            0.208     3.443
$abc$2222$li4_li4.in[5] (.names at (16,18))                        0.000     3.443
| (primitive '.names' combinational delay)                         0.160     3.603
$abc$2222$li4_li4.out[0] (.names at (16,18))                       0.000     3.603
| (intra 'clb' routing)                                            0.000     3.603
$abc$2222$lo4.D[0] (dffsre at (16,18))                             0.000     3.603
data arrival time                                                            3.603

clock clock0 (rise edge)                                           6.800     6.800
clock source latency                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                  0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'clb' routing)                                            2.000     8.899
$abc$2222$lo4.C[0] (dffsre at (16,18))                             0.000     8.899
clock uncertainty                                                  0.000     8.899
cell setup time                                                   -0.063     8.836
data required time                                                           8.836
----------------------------------------------------------------------------------
data required time                                                           8.836
data arrival time                                                           -3.603
----------------------------------------------------------------------------------
slack (MET)                                                                  5.233


#Path 60
Startpoint: $abc$2011$lo4.Q[0] (dffsre at (16,20) clocked by clock0)
Endpoint  : $abc$2011$lo6.D[0] (dffsre at (16,20) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$2011$lo4.C[0] (dffsre at (16,20))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$2011$lo4.Q[0] (dffsre at (16,20)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.272     3.223
| (intra 'clb' routing)                                          0.328     3.551
$abc$2011$lo6.D[0] (dffsre at (16,20))                           0.000     3.551
data arrival time                                                          3.551

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
$abc$2011$lo6.C[0] (dffsre at (16,20))                           0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.551
--------------------------------------------------------------------------------
slack (MET)                                                                5.285


#Path 61
Startpoint: $abc$2079$lo14.Q[0] (dffsre at (25,18) clocked by clock0)
Endpoint  : $abc$2079$lo00.D[0] (dffsre at (25,17) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$2079$lo14.C[0] (dffsre at (25,18))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$2079$lo14.Q[0] (dffsre at (25,18)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.284     3.235
| (intra 'clb' routing)                                              0.208     3.443
$abc$2079$li00_li00.in[2] (.names at (25,17))                        0.000     3.443
| (primitive '.names' combinational delay)                           0.070     3.513
$abc$2079$li00_li00.out[0] (.names at (25,17))                       0.000     3.513
| (intra 'clb' routing)                                              0.000     3.513
$abc$2079$lo00.D[0] (dffsre at (25,17))                              0.000     3.513
data arrival time                                                              3.513

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$2079$lo00.C[0] (dffsre at (25,17))                              0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.513
------------------------------------------------------------------------------------
slack (MET)                                                                    5.323


#Path 62
Startpoint: $abc$2011$lo1.Q[0] (dffsre at (16,20) clocked by clock0)
Endpoint  : $abc$2011$lo2.D[0] (dffsre at (16,20) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$2011$lo1.C[0] (dffsre at (16,20))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$2011$lo1.Q[0] (dffsre at (16,20)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.636     3.445
$abc$2011$lo2.D[0] (dffsre at (16,20))                           0.000     3.445
data arrival time                                                          3.445

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
$abc$2011$lo2.C[0] (dffsre at (16,20))                           0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.445
--------------------------------------------------------------------------------
slack (MET)                                                                5.391


#Path 63
Startpoint: $abc$2011$lo2.Q[0] (dffsre at (16,20) clocked by clock0)
Endpoint  : $abc$2011$lo3.D[0] (dffsre at (16,20) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$2011$lo2.C[0] (dffsre at (16,20))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$2011$lo2.Q[0] (dffsre at (16,20)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.636     3.445
$abc$2011$lo3.D[0] (dffsre at (16,20))                           0.000     3.445
data arrival time                                                          3.445

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
$abc$2011$lo3.C[0] (dffsre at (16,20))                           0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.445
--------------------------------------------------------------------------------
slack (MET)                                                                5.391


#Path 64
Startpoint: BaudTickGen_inst.tick.Q[0] (dffsre at (17,18) clocked by clock0)
Endpoint  : $abc$2222$lo4.E[0] (dffsre at (16,18) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
BaudTickGen_inst.tick.C[0] (dffsre at (17,18))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
BaudTickGen_inst.tick.Q[0] (dffsre at (17,18)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.284     3.235
| (intra 'clb' routing)                                              0.154     3.389
$abc$2222$lo4.E[0] (dffsre at (16,18))                               0.000     3.389
data arrival time                                                              3.389

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$2222$lo4.C[0] (dffsre at (16,18))                               0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.081     8.818
data required time                                                             8.818
------------------------------------------------------------------------------------
data required time                                                             8.818
data arrival time                                                             -3.389
------------------------------------------------------------------------------------
slack (MET)                                                                    5.429


#Path 65
Startpoint: BaudTickGen_inst.tick.Q[0] (dffsre at (17,18) clocked by clock0)
Endpoint  : $abc$2222$lo3.E[0] (dffsre at (16,18) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
BaudTickGen_inst.tick.C[0] (dffsre at (17,18))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
BaudTickGen_inst.tick.Q[0] (dffsre at (17,18)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.284     3.235
| (intra 'clb' routing)                                              0.154     3.389
$abc$2222$lo3.E[0] (dffsre at (16,18))                               0.000     3.389
data arrival time                                                              3.389

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$2222$lo3.C[0] (dffsre at (16,18))                               0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.081     8.818
data required time                                                             8.818
------------------------------------------------------------------------------------
data required time                                                             8.818
data arrival time                                                             -3.389
------------------------------------------------------------------------------------
slack (MET)                                                                    5.429


#Path 66
Startpoint: BaudTickGen_inst.tick.Q[0] (dffsre at (17,18) clocked by clock0)
Endpoint  : $abc$2222$lo2.E[0] (dffsre at (16,18) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
BaudTickGen_inst.tick.C[0] (dffsre at (17,18))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
BaudTickGen_inst.tick.Q[0] (dffsre at (17,18)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.284     3.235
| (intra 'clb' routing)                                              0.154     3.389
$abc$2222$lo2.E[0] (dffsre at (16,18))                               0.000     3.389
data arrival time                                                              3.389

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$2222$lo2.C[0] (dffsre at (16,18))                               0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.081     8.818
data required time                                                             8.818
------------------------------------------------------------------------------------
data required time                                                             8.818
data arrival time                                                             -3.389
------------------------------------------------------------------------------------
slack (MET)                                                                    5.429


#Path 67
Startpoint: BaudTickGen_inst.tick.Q[0] (dffsre at (17,18) clocked by clock0)
Endpoint  : $abc$2222$lo1.E[0] (dffsre at (16,18) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
BaudTickGen_inst.tick.C[0] (dffsre at (17,18))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
BaudTickGen_inst.tick.Q[0] (dffsre at (17,18)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.284     3.235
| (intra 'clb' routing)                                              0.154     3.389
$abc$2222$lo1.E[0] (dffsre at (16,18))                               0.000     3.389
data arrival time                                                              3.389

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$2222$lo1.C[0] (dffsre at (16,18))                               0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.081     8.818
data required time                                                             8.818
------------------------------------------------------------------------------------
data required time                                                             8.818
data arrival time                                                             -3.389
------------------------------------------------------------------------------------
slack (MET)                                                                    5.429


#Path 68
Startpoint: BaudTickGen_inst.tick.Q[0] (dffsre at (17,18) clocked by clock0)
Endpoint  : $abc$2222$lo0.E[0] (dffsre at (16,18) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
BaudTickGen_inst.tick.C[0] (dffsre at (17,18))                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
BaudTickGen_inst.tick.Q[0] (dffsre at (17,18)) [clock-to-output]     0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.284     3.235
| (intra 'clb' routing)                                              0.154     3.389
$abc$2222$lo0.E[0] (dffsre at (16,18))                               0.000     3.389
data arrival time                                                              3.389

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$2222$lo0.C[0] (dffsre at (16,18))                               0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.081     8.818
data required time                                                             8.818
------------------------------------------------------------------------------------
data required time                                                             8.818
data arrival time                                                             -3.389
------------------------------------------------------------------------------------
slack (MET)                                                                    5.429


#Path 69
Startpoint: $abc$2011$lo5.Q[0] (dffsre at (16,20) clocked by clock0)
Endpoint  : $abc$2011$lo0.D[0] (dffsre at (16,20) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$2011$lo5.C[0] (dffsre at (16,20))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$2011$lo5.Q[0] (dffsre at (16,20)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.576     3.385
$abc$2011$lo0.D[0] (dffsre at (16,20))                           0.000     3.385
data arrival time                                                          3.385

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
$abc$2011$lo0.C[0] (dffsre at (16,20))                           0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.385
--------------------------------------------------------------------------------
slack (MET)                                                                5.451


#Path 70
Startpoint: $abc$2011$lo0.Q[0] (dffsre at (16,20) clocked by clock0)
Endpoint  : $abc$2011$lo1.D[0] (dffsre at (16,20) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$2011$lo0.C[0] (dffsre at (16,20))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$2011$lo0.Q[0] (dffsre at (16,20)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.576     3.385
$abc$2011$lo1.D[0] (dffsre at (16,20))                           0.000     3.385
data arrival time                                                          3.385

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
$abc$2011$lo1.C[0] (dffsre at (16,20))                           0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.385
--------------------------------------------------------------------------------
slack (MET)                                                                5.451


#Path 71
Startpoint: $abc$2222$lo0.Q[0] (dffsre at (16,18) clocked by clock0)
Endpoint  : $abc$2222$lo1.D[0] (dffsre at (16,18) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$2222$lo0.C[0] (dffsre at (16,18))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$2222$lo0.Q[0] (dffsre at (16,18)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.526     3.335
$abc$2222$lo1.D[0] (dffsre at (16,18))                           0.000     3.335
data arrival time                                                          3.335

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
$abc$2222$lo1.C[0] (dffsre at (16,18))                           0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.335
--------------------------------------------------------------------------------
slack (MET)                                                                5.501


#Path 72
Startpoint: $abc$2011$lo6.Q[0] (dffsre at (16,20) clocked by clock0)
Endpoint  : $abc$2011$lo7.D[0] (dffsre at (16,20) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$2011$lo6.C[0] (dffsre at (16,20))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$2011$lo6.Q[0] (dffsre at (16,20)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.526     3.335
$abc$2011$lo7.D[0] (dffsre at (16,20))                           0.000     3.335
data arrival time                                                          3.335

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
$abc$2011$lo7.C[0] (dffsre at (16,20))                           0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.335
--------------------------------------------------------------------------------
slack (MET)                                                                5.501


#Path 73
Startpoint: $abc$2011$lo3.Q[0] (dffsre at (16,20) clocked by clock0)
Endpoint  : $abc$2011$lo4.D[0] (dffsre at (16,20) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$2011$lo3.C[0] (dffsre at (16,20))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$2011$lo3.Q[0] (dffsre at (16,20)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.526     3.335
$abc$2011$lo4.D[0] (dffsre at (16,20))                           0.000     3.335
data arrival time                                                          3.335

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
$abc$2011$lo4.C[0] (dffsre at (16,20))                           0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.335
--------------------------------------------------------------------------------
slack (MET)                                                                5.501


#Path 74
Startpoint: $abc$2079$lo18.Q[0] (dffsre at (25,17) clocked by clock0)
Endpoint  : $abc$2079$lo18.D[0] (dffsre at (25,17) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$2079$lo18.C[0] (dffsre at (25,17))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
$abc$2079$lo18.Q[0] (dffsre at (25,17)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                              0.356     3.165
$abc$2079$li18_li18.in[1] (.names at (25,17))                        0.000     3.165
| (primitive '.names' combinational delay)                           0.170     3.335
$abc$2079$li18_li18.out[0] (.names at (25,17))                       0.000     3.335
| (intra 'clb' routing)                                              0.000     3.335
$abc$2079$lo18.D[0] (dffsre at (25,17))                              0.000     3.335
data arrival time                                                              3.335

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock0.inpad[0] (.input at (6,0))                                    0.000     6.800
| (intra 'io' routing)                                               0.099     6.899
| (inter-block routing)                                              0.000     6.899
| (intra 'clb' routing)                                              2.000     8.899
$abc$2079$lo18.C[0] (dffsre at (25,17))                              0.000     8.899
clock uncertainty                                                    0.000     8.899
cell setup time                                                     -0.063     8.836
data required time                                                             8.836
------------------------------------------------------------------------------------
data required time                                                             8.836
data arrival time                                                             -3.335
------------------------------------------------------------------------------------
slack (MET)                                                                    5.501


#Path 75
Startpoint: RxD.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : $abc$2222$lo0.D[0] (dffsre at (16,18) clocked by clock0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clock0 (rise edge)                                           0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               1.000     1.000
RxD.inpad[0] (.input at (8,0))                                     0.000     1.000
| (intra 'io' routing)                                             0.099     1.099
| (inter-block routing)                                            1.004     2.103
| (intra 'clb' routing)                                            0.208     2.311
$abc$2222$li0_li0.in[0] (.names at (16,18))                        0.000     2.311
| (primitive '.names' combinational delay)                         0.220     2.531
$abc$2222$li0_li0.out[0] (.names at (16,18))                       0.000     2.531
| (intra 'clb' routing)                                            0.000     2.531
$abc$2222$lo0.D[0] (dffsre at (16,18))                             0.000     2.531
data arrival time                                                            2.531

clock clock0 (rise edge)                                           6.800     6.800
clock source latency                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                  0.000     6.800
| (intra 'io' routing)                                             0.099     6.899
| (inter-block routing)                                            0.000     6.899
| (intra 'clb' routing)                                            2.000     8.899
$abc$2222$lo0.C[0] (dffsre at (16,18))                             0.000     8.899
clock uncertainty                                                  0.000     8.899
cell setup time                                                   -0.063     8.836
data required time                                                           8.836
----------------------------------------------------------------------------------
data required time                                                           8.836
data arrival time                                                           -2.531
----------------------------------------------------------------------------------
slack (MET)                                                                  6.305


#End of timing report
