// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\cust_arch_16\Filter2.v
// Created: 2019-08-30 15:36:56
// 
// Generated by MATLAB 9.5 and HDL Coder 3.13
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Filter2
// Source Path: cust_arch_16/cust_architecture/one_pole_IIR/Filter2
// Hierarchy Level: 2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Filter2
          (Input_rsvd,
           Input1,
           Output_rsvd,
           Output1);


  input   signed [15:0] Input_rsvd;  // sfix16_En15
  input   signed [15:0] Input1;  // sfix16_En15
  output  signed [15:0] Output_rsvd;  // sfix16_En13
  output  signed [15:0] Output1;  // sfix16_En15


  wire signed [31:0] s_1_mul_temp;  // sfix32_En35
  wire signed [15:0] s_1_out1;  // sfix16_En17
  wire signed [31:0] a_2_1_mul_temp;  // sfix32_En29
  wire signed [30:0] a_2_1_out1;  // sfix31_En30
  wire signed [33:0] SumA21_sub_cast;  // sfix34_En30
  wire signed [33:0] SumA21_sub_cast_1;  // sfix34_En30
  wire signed [33:0] SumA21_out1;  // sfix34_En30
  wire signed [15:0] CastState1_out1;  // sfix16_En15
  wire signed [33:0] SumB21_add_cast;  // sfix34_En31
  wire signed [33:0] SumB21_add_cast_1;  // sfix34_En31
  wire signed [33:0] SumB21_out1;  // sfix34_En31
  wire signed [15:0] ConvertOut_out1;  // sfix16_En13


  assign s_1_mul_temp = 16'sb0111110011001101 * Input_rsvd;
  assign s_1_out1 = ({{2{s_1_mul_temp[31]}}, s_1_mul_temp[31:18]}) + $signed({1'b0, s_1_mul_temp[17] & (s_1_mul_temp[18] | (|s_1_mul_temp[16:0]))});



  assign a_2_1_mul_temp = 16'sb1100001111100110 * Input1;
  assign a_2_1_out1 = {a_2_1_mul_temp[29:0], 1'b0};



  assign SumA21_sub_cast = {{5{s_1_out1[15]}}, {s_1_out1, 13'b0000000000000}};
  assign SumA21_sub_cast_1 = {{3{a_2_1_out1[30]}}, a_2_1_out1};
  assign SumA21_out1 = SumA21_sub_cast - SumA21_sub_cast_1;



  assign CastState1_out1 = SumA21_out1[30:15] + $signed({1'b0, SumA21_out1[14] & (SumA21_out1[15] | (|SumA21_out1[13:0]))});



  assign SumB21_add_cast = {{2{CastState1_out1[15]}}, {CastState1_out1, 16'b0000000000000000}};
  assign SumB21_add_cast_1 = {{2{Input1[15]}}, {Input1, 16'b0000000000000000}};
  assign SumB21_out1 = SumB21_add_cast + SumB21_add_cast_1;



  assign ConvertOut_out1 = SumB21_out1[33:18] + $signed({1'b0, SumB21_out1[17] & (SumB21_out1[18] | (|SumB21_out1[16:0]))});



  assign Output_rsvd = ConvertOut_out1;

  assign Output1 = CastState1_out1;

endmodule  // Filter2

