[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  15186       tick       2477387       1107435       1058993       2477387 
      2  15186       tick       4559327       2175709       2156753       4559327 
      3  15186       tick       4550565       2174478       2156033       4550565 
      4  15186       tick       4550448       2173975       2158407       4550448 
      5  15186       tick       4546144       2171182       2155763       4546144 
      6  15186       tick       4544440       2171596       2152801       4544440 
      7  15186       tick       4553405       2175248       2158477       4553405 
      8  15186       tick       4546703       2169990       2153344       4546703 
      9  15186       tick       4542839       2170030       2146985       4542839 
     10  15186       tick       4547318       2172654       2152237       4547318 
     11  15186       tick       4549228       2173870       2154342       4549228 
     12  15186       tick       4545511       2172407       2151872       4545511 
     13  15186       tick       4548679       2171267       2153997       4548679 
     14  15186       tick       4540161       2167752       2146079       4540161 
     15  15186       tick       4544477       2171106       2155024       4544477 
     16  15186       tick       4546653       2171306       2152573       4546653 
     17  15186       tick       4539327       2169045       2152110       4539327 
     18  15186       tick       4551373       2174689       2153921       4551373 
     19  15186       tick       4539664       2169129       2152889       4539664 
     20  15186       exit       3146858       1502442       1489646       3146858 
