rd_fifo.v,verilog,xil_defaultlib,../../../../encode_ex.srcs/sources_1/ip/rd_fifo/sim/rd_fifo.v,incdir="../../../../encode_ex.srcs/sources_1/ip/rd_fifo/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
