// Seed: 1215528173
module module_0 #(
    parameter id_7 = 32'd20,
    parameter id_8 = 32'd36
) (
    input wor id_0,
    output uwire id_1,
    input supply1 id_2,
    output tri id_3,
    input tri1 id_4,
    input wand id_5
);
  wire _id_7;
  ;
  wire _id_8;
  ;
  logic [7:0][id_7] id_9;
  wire [id_8 : id_7] id_10;
  assign id_1 = id_9;
  logic id_11;
endmodule
module module_1 #(
    parameter id_5 = 32'd21,
    parameter id_7 = 32'd19
) (
    output tri0 id_0,
    output tri id_1,
    input tri1 id_2,
    output tri0 id_3,
    output tri0 id_4,
    input tri _id_5,
    output supply1 id_6,
    input supply0 _id_7,
    output supply1 id_8
);
  wire \id_10 ;
  assign id_1 = -1'b0 && 1;
  wire [1 : id_5] id_11[-1  +  id_5 : id_7];
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_8,
      id_2,
      id_2
  );
endmodule
