# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 4 8 8 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
BLOCK 3 1
CPU 3 0 0
# CONTEXT CPU 1 3
CPU 3 2 2
CPU 3 3 3
BLOCK 4 3
UNBLOCK 4 1
CPU 4 0 0
CPU 4 4 1
CPU 4 2 2
# CONTEXT CPU 3 4
UNBLOCK 5 3
CPU 5 0 0
CPU 5 4 1
CPU 5 2 2
CPU 5 5 3
BLOCK 6 0
# CONTEXT CPU 0 6
CPU 6 4 1
CPU 6 2 2
CPU 6 5 3
BLOCK 7 2
UNBLOCK 7 0
CPU 7 6 0
CPU 7 4 1
# CONTEXT CPU 2 7
CPU 7 5 3
UNBLOCK 8 2
# CONTEXT CPU 0 8
# CONTEXT CPU 1 8
CPU 8 7 2
CPU 8 5 3
CPU 9 8 0
CPU 9 9 1
CPU 9 7 2
CPU 9 5 3
BLOCK 10 8
# CONTEXT CPU 0 10
CPU 10 9 1
CPU 10 7 2
CPU 10 5 3
BLOCK 11 9
BLOCK 11 5
UNBLOCK 11 8
CPU 11 10 0
# CONTEXT CPU 1 11
CPU 11 7 2
# CONTEXT CPU 3 11
UNBLOCK 12 5
UNBLOCK 12 9
CPU 12 10 0
CPU 12 11 1
# CONTEXT CPU 2 12
CPU 12 12 3
CPU 13 10 0
CPU 13 11 1
CPU 13 13 2
CPU 13 12 3
BLOCK 14 10
BLOCK 14 12
# CONTEXT CPU 0 14
CPU 14 11 1
CPU 14 13 2
# CONTEXT CPU 3 14
BLOCK 15 11
UNBLOCK 15 10
UNBLOCK 15 12
CPU 15 14 0
# CONTEXT CPU 1 15
CPU 15 13 2
# CONTEXT CPU 3 15
BLOCK 16 14
BLOCK 16 13
UNBLOCK 16 11
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
# CONTEXT CPU 2 16
# CONTEXT CPU 3 16
UNBLOCK 17 13
UNBLOCK 17 14
CPU 17 0 0
# CONTEXT CPU 1 17
CPU 17 2 2
CPU 17 1 3
CPU 18 0 0
CPU 18 3 1
CPU 18 2 2
# CONTEXT CPU 3 18
CPU 19 0 0
CPU 19 3 1
CPU 19 2 2
# CONTEXT CPU 3 19
EXIT 20 2 2
# CONTEXT CPU 0 20
# CONTEXT CPU 1 20
# CONTEXT CPU 2 20
# CONTEXT CPU 3 20
# CONTEXT CPU 0 21
# CONTEXT CPU 1 21
# CONTEXT CPU 2 21
CPU 21 6 3
# CONTEXT CPU 0 22
# CONTEXT CPU 1 22
# CONTEXT CPU 2 22
CPU 22 6 3
BLOCK 23 6
CPU 23 4 0
CPU 23 8 1
CPU 23 5 2
# CONTEXT CPU 3 23
BLOCK 24 4
UNBLOCK 24 6
# CONTEXT CPU 0 24
CPU 24 8 1
CPU 24 5 2
# CONTEXT CPU 3 24
UNBLOCK 25 4
# CONTEXT CPU 0 25
CPU 25 8 1
CPU 25 5 2
# CONTEXT CPU 3 25
EXIT 26 5 2
# CONTEXT CPU 0 26
CPU 26 8 1
# CONTEXT CPU 2 26
CPU 26 9 3
CPU 27 7 0
CPU 27 8 1
# CONTEXT CPU 2 27
CPU 27 9 3
BLOCK 28 7
BLOCK 28 8
# CONTEXT CPU 0 28
# CONTEXT CPU 1 28
# CONTEXT CPU 2 28
CPU 28 9 3
UNBLOCK 29 7
UNBLOCK 29 8
# CONTEXT CPU 0 29
CPU 29 11 1
CPU 29 10 2
CPU 29 9 3
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
CPU 30 10 2
CPU 30 9 3
BLOCK 31 10
CPU 31 12 0
# CONTEXT CPU 1 31
# CONTEXT CPU 2 31
CPU 31 9 3
BLOCK 32 12
BLOCK 32 9
UNBLOCK 32 10
# CONTEXT CPU 0 32
# CONTEXT CPU 1 32
# CONTEXT CPU 2 32
# CONTEXT CPU 3 32
UNBLOCK 33 9
UNBLOCK 33 12
# CONTEXT CPU 0 33
CPU 33 13 1
# CONTEXT CPU 2 33
# CONTEXT CPU 3 33
# CONTEXT CPU 0 34
CPU 34 13 1
CPU 34 14 2
# CONTEXT CPU 3 34
BLOCK 35 13
BLOCK 35 14
CPU 35 1 0
# CONTEXT CPU 1 35
# CONTEXT CPU 2 35
CPU 35 0 3
EXIT 36 0 3
UNBLOCK 36 13
UNBLOCK 36 14
CPU 36 1 0
CPU 36 3 1
# CONTEXT CPU 2 36
# CONTEXT CPU 3 36
CPU 37 1 0
CPU 37 3 1
# CONTEXT CPU 2 37
# CONTEXT CPU 3 37
CPU 38 1 0
CPU 38 3 1
CPU 38 6 2
# CONTEXT CPU 3 38
CPU 39 1 0
CPU 39 3 1
CPU 39 6 2
CPU 39 4 3
EXIT 40 3 1
# CONTEXT CPU 0 40
# CONTEXT CPU 1 40
CPU 40 6 2
CPU 40 4 3
CPU 41 7 0
CPU 41 8 1
CPU 41 6 2
CPU 41 4 3
CPU 42 7 0
CPU 42 8 1
CPU 42 6 2
CPU 42 4 3
EXIT 43 4 3
CPU 43 7 0
CPU 43 8 1
CPU 43 6 2
# CONTEXT CPU 3 43
EXIT 44 8 1
EXIT 44 6 2
CPU 44 7 0
# CONTEXT CPU 1 44
# CONTEXT CPU 2 44
# CONTEXT CPU 3 44
EXIT 45 7 0
# CONTEXT CPU 0 45
# CONTEXT CPU 1 45
# CONTEXT CPU 2 45
# CONTEXT CPU 3 45
CPU 46 12 0
# CONTEXT CPU 1 46
# CONTEXT CPU 2 46
CPU 46 11 3
BLOCK 47 12
BLOCK 47 11
# CONTEXT CPU 0 47
CPU 47 10 1
CPU 47 9 2
# CONTEXT CPU 3 47
EXIT 48 9 2
UNBLOCK 48 11
UNBLOCK 48 12
# CONTEXT CPU 0 48
CPU 48 10 1
# CONTEXT CPU 2 48
# CONTEXT CPU 3 48
# CONTEXT CPU 0 49
CPU 49 10 1
# CONTEXT CPU 2 49
# CONTEXT CPU 3 49
CPU 50 13 0
CPU 50 10 1
# CONTEXT CPU 2 50
CPU 50 14 3
BLOCK 51 13
EXIT 51 10 1
BLOCK 51 14
# CONTEXT CPU 0 51
# CONTEXT CPU 1 51
CPU 51 1 2
CPU 51 -1 3
EXIT 52 1 2
UNBLOCK 52 13
UNBLOCK 52 14
# CONTEXT CPU 0 52
# CONTEXT CPU 1 52
# CONTEXT CPU 2 52
# CONTEXT CPU 3 52
# CONTEXT CPU 0 53
# CONTEXT CPU 1 53
# CONTEXT CPU 2 53
CPU 53 14 3
BLOCK 54 14
CPU 54 11 0
CPU 54 12 1
# CONTEXT CPU 2 54
CPU 54 -1 3
UNBLOCK 55 14
CPU 55 11 0
CPU 55 12 1
CPU 55 13 2
# CONTEXT CPU 3 55
BLOCK 56 12
BLOCK 56 13
CPU 56 11 0
CPU 56 -1 1
CPU 56 -1 2
CPU 56 14 3
BLOCK 57 14
UNBLOCK 57 12
UNBLOCK 57 13
CPU 57 11 0
# CONTEXT CPU 1 57
# CONTEXT CPU 2 57
CPU 57 -1 3
EXIT 58 11 0
UNBLOCK 58 14
# CONTEXT CPU 0 58
CPU 58 12 1
CPU 58 13 2
CPU 58 -1 3
# CONTEXT CPU 0 59
CPU 59 12 1
CPU 59 13 2
CPU 59 -1 3
EXIT 60 13 2
# CONTEXT CPU 0 60
CPU 60 12 1
CPU 60 -1 2
CPU 60 -1 3
EXIT 61 12 1
CPU 61 14 0
CPU 61 -1 1
CPU 61 -1 2
CPU 61 -1 3
BLOCK 62 14
CPU 62 -1 0
CPU 62 -1 1
CPU 62 -1 2
CPU 62 -1 3
UNBLOCK 63 14
# CONTEXT CPU 0 63
CPU 63 -1 1
CPU 63 -1 2
CPU 63 -1 3
CPU 64 14 0
CPU 64 -1 1
CPU 64 -1 2
CPU 64 -1 3
BLOCK 65 14
CPU 65 -1 0
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
UNBLOCK 66 14
# CONTEXT CPU 0 66
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
CPU 67 14 0
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
BLOCK 68 14
CPU 68 -1 0
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
UNBLOCK 69 14
# CONTEXT CPU 0 69
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
CPU 70 14 0
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
EXIT 71 14 0
CPU 71 -1 0
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
