$date
	Sat Jun 17 14:26:49 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALUtest $end
$var wire 1 ! zero $end
$var wire 32 " res [31:0] $end
$scope module alu $end
$var wire 32 # a [31:0] $end
$var wire 3 $ alucontrol [2:0] $end
$var wire 32 % b [31:0] $end
$var wire 32 & result [31:0] $end
$var wire 1 ! zero $end
$var reg 32 ' RES [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10010000000010001001 '
b10010000000010001001 &
b10001001 %
b11 $
b10010000000000000000 #
b10010000000010001001 "
0!
$end
#5
