// $Id: $
// File name:   stp_sr.sv
// Created:     9/3/2013
// Author:      Nicholas Molo
// Lab Section: 337-03
// Version:     1.0  Initial Design Entry


module stp_sr
       (
       input wire clk,
       input wire n_rst,
       input wire shift_enable,
	     input wire serial_in,
       output wire [3:0] parallel_out
       );

		reg [3:0] buffer;

		always @ (posedge clk, negedge n_rst) begin
		  if (n_rst==0) begin
		    buffer =0;
		  end else begin
			  buffer <= {buffer[3:0], serial_in};
      end
		end

		assign parallel_out = buffer[3];

endmodule

