{
  "module_name": "hw.c",
  "hash_id": "1dac0dc1f3000522f30758e48d5b53f90f87905a47675f66a2ccf415fac4a9df",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtlwifi/rtl8192ce/hw.c",
  "human_readable_source": "\n \n\n#include \"../wifi.h\"\n#include \"../efuse.h\"\n#include \"../base.h\"\n#include \"../regd.h\"\n#include \"../cam.h\"\n#include \"../ps.h\"\n#include \"../pci.h\"\n#include \"reg.h\"\n#include \"def.h\"\n#include \"phy.h\"\n#include \"../rtl8192c/dm_common.h\"\n#include \"../rtl8192c/fw_common.h\"\n#include \"../rtl8192c/phy_common.h\"\n#include \"dm.h\"\n#include \"led.h\"\n#include \"hw.h\"\n\n#define LLT_CONFIG\t5\n\nstatic void _rtl92ce_set_bcn_ctrl_reg(struct ieee80211_hw *hw,\n\t\t\t\t      u8 set_bits, u8 clear_bits)\n{\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\trtlpci->reg_bcn_ctrl_val |= set_bits;\n\trtlpci->reg_bcn_ctrl_val &= ~clear_bits;\n\n\trtl_write_byte(rtlpriv, REG_BCN_CTRL, (u8)rtlpci->reg_bcn_ctrl_val);\n}\n\nstatic void _rtl92ce_stop_tx_beacon(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu8 tmp1byte;\n\n\ttmp1byte = rtl_read_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 2);\n\trtl_write_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 2, tmp1byte & (~BIT(6)));\n\trtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 1, 0x64);\n\ttmp1byte = rtl_read_byte(rtlpriv, REG_TBTT_PROHIBIT + 2);\n\ttmp1byte &= ~(BIT(0));\n\trtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 2, tmp1byte);\n}\n\nstatic void _rtl92ce_resume_tx_beacon(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu8 tmp1byte;\n\n\ttmp1byte = rtl_read_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 2);\n\trtl_write_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 2, tmp1byte | BIT(6));\n\trtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 1, 0xff);\n\ttmp1byte = rtl_read_byte(rtlpriv, REG_TBTT_PROHIBIT + 2);\n\ttmp1byte |= BIT(0);\n\trtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 2, tmp1byte);\n}\n\nstatic void _rtl92ce_enable_bcn_sub_func(struct ieee80211_hw *hw)\n{\n\t_rtl92ce_set_bcn_ctrl_reg(hw, 0, BIT(1));\n}\n\nstatic void _rtl92ce_disable_bcn_sub_func(struct ieee80211_hw *hw)\n{\n\t_rtl92ce_set_bcn_ctrl_reg(hw, BIT(1), 0);\n}\n\nvoid rtl92ce_get_hw_reg(struct ieee80211_hw *hw, u8 variable, u8 *val)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\n\tswitch (variable) {\n\tcase HW_VAR_RCR:\n\t\t*((u32 *) (val)) = rtlpci->receive_config;\n\t\tbreak;\n\tcase HW_VAR_RF_STATE:\n\t\t*((enum rf_pwrstate *)(val)) = ppsc->rfpwr_state;\n\t\tbreak;\n\tcase HW_VAR_FWLPS_RF_ON:{\n\t\t\tenum rf_pwrstate rfstate;\n\t\t\tu32 val_rcr;\n\n\t\t\trtlpriv->cfg->ops->get_hw_reg(hw,\n\t\t\t\t\t\t      HW_VAR_RF_STATE,\n\t\t\t\t\t\t      (u8 *)(&rfstate));\n\t\t\tif (rfstate == ERFOFF) {\n\t\t\t\t*((bool *) (val)) = true;\n\t\t\t} else {\n\t\t\t\tval_rcr = rtl_read_dword(rtlpriv, REG_RCR);\n\t\t\t\tval_rcr &= 0x00070000;\n\t\t\t\tif (val_rcr)\n\t\t\t\t\t*((bool *) (val)) = false;\n\t\t\t\telse\n\t\t\t\t\t*((bool *) (val)) = true;\n\t\t\t}\n\t\t\tbreak;\n\t\t}\n\tcase HW_VAR_FW_PSMODE_STATUS:\n\t\t*((bool *) (val)) = ppsc->fw_current_inpsmode;\n\t\tbreak;\n\tcase HW_VAR_CORRECT_TSF:{\n\t\tu64 tsf;\n\t\tu32 *ptsf_low = (u32 *)&tsf;\n\t\tu32 *ptsf_high = ((u32 *)&tsf) + 1;\n\n\t\t*ptsf_high = rtl_read_dword(rtlpriv, (REG_TSFTR + 4));\n\t\t*ptsf_low = rtl_read_dword(rtlpriv, REG_TSFTR);\n\n\t\t*((u64 *) (val)) = tsf;\n\n\t\tbreak;\n\t\t}\n\tcase HAL_DEF_WOWLAN:\n\t\tbreak;\n\tdefault:\n\t\tpr_err(\"switch case %#x not processed\\n\", variable);\n\t\tbreak;\n\t}\n}\n\nvoid rtl92ce_set_hw_reg(struct ieee80211_hw *hw, u8 variable, u8 *val)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));\n\tstruct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));\n\tu8 idx;\n\n\tswitch (variable) {\n\tcase HW_VAR_ETHER_ADDR:{\n\t\t\tfor (idx = 0; idx < ETH_ALEN; idx++) {\n\t\t\t\trtl_write_byte(rtlpriv, (REG_MACID + idx),\n\t\t\t\t\t       val[idx]);\n\t\t\t}\n\t\t\tbreak;\n\t\t}\n\tcase HW_VAR_BASIC_RATE:{\n\t\t\tu16 rate_cfg = ((u16 *) val)[0];\n\t\t\tu8 rate_index = 0;\n\n\t\t\trate_cfg &= 0x15f;\n\t\t\trate_cfg |= 0x01;\n\t\t\trtl_write_byte(rtlpriv, REG_RRSR, rate_cfg & 0xff);\n\t\t\trtl_write_byte(rtlpriv, REG_RRSR + 1,\n\t\t\t\t       (rate_cfg >> 8) & 0xff);\n\t\t\twhile (rate_cfg > 0x1) {\n\t\t\t\trate_cfg = (rate_cfg >> 1);\n\t\t\t\trate_index++;\n\t\t\t}\n\t\t\trtl_write_byte(rtlpriv, REG_INIRTS_RATE_SEL,\n\t\t\t\t       rate_index);\n\t\t\tbreak;\n\t\t}\n\tcase HW_VAR_BSSID:{\n\t\t\tfor (idx = 0; idx < ETH_ALEN; idx++) {\n\t\t\t\trtl_write_byte(rtlpriv, (REG_BSSID + idx),\n\t\t\t\t\t       val[idx]);\n\t\t\t}\n\t\t\tbreak;\n\t\t}\n\tcase HW_VAR_SIFS:{\n\t\t\trtl_write_byte(rtlpriv, REG_SIFS_CTX + 1, val[0]);\n\t\t\trtl_write_byte(rtlpriv, REG_SIFS_TRX + 1, val[1]);\n\n\t\t\trtl_write_byte(rtlpriv, REG_SPEC_SIFS + 1, val[0]);\n\t\t\trtl_write_byte(rtlpriv, REG_MAC_SPEC_SIFS + 1, val[0]);\n\n\t\t\tif (!mac->ht_enable)\n\t\t\t\trtl_write_word(rtlpriv, REG_RESP_SIFS_OFDM,\n\t\t\t\t\t       0x0e0e);\n\t\t\telse\n\t\t\t\trtl_write_word(rtlpriv, REG_RESP_SIFS_OFDM,\n\t\t\t\t\t       *((u16 *) val));\n\t\t\tbreak;\n\t\t}\n\tcase HW_VAR_SLOT_TIME:{\n\t\t\tu8 e_aci;\n\n\t\t\trtl_dbg(rtlpriv, COMP_MLME, DBG_LOUD,\n\t\t\t\t\"HW_VAR_SLOT_TIME %x\\n\", val[0]);\n\n\t\t\trtl_write_byte(rtlpriv, REG_SLOT, val[0]);\n\n\t\t\tfor (e_aci = 0; e_aci < AC_MAX; e_aci++) {\n\t\t\t\trtlpriv->cfg->ops->set_hw_reg(hw,\n\t\t\t\t\t\t\t      HW_VAR_AC_PARAM,\n\t\t\t\t\t\t\t      &e_aci);\n\t\t\t}\n\t\t\tbreak;\n\t\t}\n\tcase HW_VAR_ACK_PREAMBLE:{\n\t\t\tu8 reg_tmp;\n\t\t\tu8 short_preamble = (bool)*val;\n\n\t\t\treg_tmp = (mac->cur_40_prime_sc) << 5;\n\t\t\tif (short_preamble)\n\t\t\t\treg_tmp |= 0x80;\n\n\t\t\trtl_write_byte(rtlpriv, REG_RRSR + 2, reg_tmp);\n\t\t\tbreak;\n\t\t}\n\tcase HW_VAR_AMPDU_MIN_SPACE:{\n\t\t\tu8 min_spacing_to_set;\n\t\t\tu8 sec_min_space;\n\n\t\t\tmin_spacing_to_set = *val;\n\t\t\tif (min_spacing_to_set <= 7) {\n\t\t\t\tsec_min_space = 0;\n\n\t\t\t\tif (min_spacing_to_set < sec_min_space)\n\t\t\t\t\tmin_spacing_to_set = sec_min_space;\n\n\t\t\t\tmac->min_space_cfg = ((mac->min_space_cfg &\n\t\t\t\t\t\t       0xf8) |\n\t\t\t\t\t\t      min_spacing_to_set);\n\n\t\t\t\t*val = min_spacing_to_set;\n\n\t\t\t\trtl_dbg(rtlpriv, COMP_MLME, DBG_LOUD,\n\t\t\t\t\t\"Set HW_VAR_AMPDU_MIN_SPACE: %#x\\n\",\n\t\t\t\t\tmac->min_space_cfg);\n\n\t\t\t\trtl_write_byte(rtlpriv, REG_AMPDU_MIN_SPACE,\n\t\t\t\t\t       mac->min_space_cfg);\n\t\t\t}\n\t\t\tbreak;\n\t\t}\n\tcase HW_VAR_SHORTGI_DENSITY:{\n\t\t\tu8 density_to_set;\n\n\t\t\tdensity_to_set = *val;\n\t\t\tmac->min_space_cfg |= (density_to_set << 3);\n\n\t\t\trtl_dbg(rtlpriv, COMP_MLME, DBG_LOUD,\n\t\t\t\t\"Set HW_VAR_SHORTGI_DENSITY: %#x\\n\",\n\t\t\t\tmac->min_space_cfg);\n\n\t\t\trtl_write_byte(rtlpriv, REG_AMPDU_MIN_SPACE,\n\t\t\t\t       mac->min_space_cfg);\n\n\t\t\tbreak;\n\t\t}\n\tcase HW_VAR_AMPDU_FACTOR:{\n\t\t\tu8 regtoset_normal[4] = {0x41, 0xa8, 0x72, 0xb9};\n\t\t\tu8 regtoset_bt[4] = {0x31, 0x74, 0x42, 0x97};\n\n\t\t\tu8 factor_toset;\n\t\t\tu8 *p_regtoset = NULL;\n\t\t\tu8 index = 0;\n\n\t\t\tif ((rtlpriv->btcoexist.bt_coexistence) &&\n\t\t\t    (rtlpriv->btcoexist.bt_coexist_type ==\n\t\t\t    BT_CSR_BC4))\n\t\t\t\tp_regtoset = regtoset_bt;\n\t\t\telse\n\t\t\t\tp_regtoset = regtoset_normal;\n\n\t\t\tfactor_toset = *(val);\n\t\t\tif (factor_toset <= 3) {\n\t\t\t\tfactor_toset = (1 << (factor_toset + 2));\n\t\t\t\tif (factor_toset > 0xf)\n\t\t\t\t\tfactor_toset = 0xf;\n\n\t\t\t\tfor (index = 0; index < 4; index++) {\n\t\t\t\t\tif ((p_regtoset[index] & 0xf0) >\n\t\t\t\t\t    (factor_toset << 4))\n\t\t\t\t\t\tp_regtoset[index] =\n\t\t\t\t\t\t    (p_regtoset[index] & 0x0f) |\n\t\t\t\t\t\t    (factor_toset << 4);\n\n\t\t\t\t\tif ((p_regtoset[index] & 0x0f) >\n\t\t\t\t\t    factor_toset)\n\t\t\t\t\t\tp_regtoset[index] =\n\t\t\t\t\t\t    (p_regtoset[index] & 0xf0) |\n\t\t\t\t\t\t    (factor_toset);\n\n\t\t\t\t\trtl_write_byte(rtlpriv,\n\t\t\t\t\t\t       (REG_AGGLEN_LMT + index),\n\t\t\t\t\t\t       p_regtoset[index]);\n\n\t\t\t\t}\n\n\t\t\t\trtl_dbg(rtlpriv, COMP_MLME, DBG_LOUD,\n\t\t\t\t\t\"Set HW_VAR_AMPDU_FACTOR: %#x\\n\",\n\t\t\t\t\tfactor_toset);\n\t\t\t}\n\t\t\tbreak;\n\t\t}\n\tcase HW_VAR_AC_PARAM:{\n\t\t\tu8 e_aci = *(val);\n\n\t\t\trtl92c_dm_init_edca_turbo(hw);\n\n\t\t\tif (rtlpci->acm_method != EACMWAY2_SW)\n\t\t\t\trtlpriv->cfg->ops->set_hw_reg(hw,\n\t\t\t\t\t\t\t      HW_VAR_ACM_CTRL,\n\t\t\t\t\t\t\t      (&e_aci));\n\t\t\tbreak;\n\t\t}\n\tcase HW_VAR_ACM_CTRL:{\n\t\t\tu8 e_aci = *(val);\n\t\t\tunion aci_aifsn *p_aci_aifsn =\n\t\t\t    (union aci_aifsn *)(&(mac->ac[0].aifs));\n\t\t\tu8 acm = p_aci_aifsn->f.acm;\n\t\t\tu8 acm_ctrl = rtl_read_byte(rtlpriv, REG_ACMHWCTRL);\n\n\t\t\tacm_ctrl =\n\t\t\t    acm_ctrl | ((rtlpci->acm_method == 2) ? 0x0 : 0x1);\n\n\t\t\tif (acm) {\n\t\t\t\tswitch (e_aci) {\n\t\t\t\tcase AC0_BE:\n\t\t\t\t\tacm_ctrl |= ACMHW_BEQEN;\n\t\t\t\t\tbreak;\n\t\t\t\tcase AC2_VI:\n\t\t\t\t\tacm_ctrl |= ACMHW_VIQEN;\n\t\t\t\t\tbreak;\n\t\t\t\tcase AC3_VO:\n\t\t\t\t\tacm_ctrl |= ACMHW_VOQEN;\n\t\t\t\t\tbreak;\n\t\t\t\tdefault:\n\t\t\t\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_WARNING,\n\t\t\t\t\t\t\"HW_VAR_ACM_CTRL acm set failed: eACI is %d\\n\",\n\t\t\t\t\t\tacm);\n\t\t\t\t\tbreak;\n\t\t\t\t}\n\t\t\t} else {\n\t\t\t\tswitch (e_aci) {\n\t\t\t\tcase AC0_BE:\n\t\t\t\t\tacm_ctrl &= (~ACMHW_BEQEN);\n\t\t\t\t\tbreak;\n\t\t\t\tcase AC2_VI:\n\t\t\t\t\tacm_ctrl &= (~ACMHW_VIQEN);\n\t\t\t\t\tbreak;\n\t\t\t\tcase AC3_VO:\n\t\t\t\t\tacm_ctrl &= (~ACMHW_VOQEN);\n\t\t\t\t\tbreak;\n\t\t\t\tdefault:\n\t\t\t\t\tpr_err(\"switch case %#x not processed\\n\",\n\t\t\t\t\t       e_aci);\n\t\t\t\t\tbreak;\n\t\t\t\t}\n\t\t\t}\n\n\t\t\trtl_dbg(rtlpriv, COMP_QOS, DBG_TRACE,\n\t\t\t\t\"SetHwReg8190pci(): [HW_VAR_ACM_CTRL] Write 0x%X\\n\",\n\t\t\t\tacm_ctrl);\n\t\t\trtl_write_byte(rtlpriv, REG_ACMHWCTRL, acm_ctrl);\n\t\t\tbreak;\n\t\t}\n\tcase HW_VAR_RCR:{\n\t\t\trtl_write_dword(rtlpriv, REG_RCR, ((u32 *) (val))[0]);\n\t\t\trtlpci->receive_config = ((u32 *) (val))[0];\n\t\t\tbreak;\n\t\t}\n\tcase HW_VAR_RETRY_LIMIT:{\n\t\t\tu8 retry_limit = val[0];\n\n\t\t\trtl_write_word(rtlpriv, REG_RL,\n\t\t\t\t       retry_limit << RETRY_LIMIT_SHORT_SHIFT |\n\t\t\t\t       retry_limit << RETRY_LIMIT_LONG_SHIFT);\n\t\t\tbreak;\n\t\t}\n\tcase HW_VAR_DUAL_TSF_RST:\n\t\trtl_write_byte(rtlpriv, REG_DUAL_TSF_RST, (BIT(0) | BIT(1)));\n\t\tbreak;\n\tcase HW_VAR_EFUSE_BYTES:\n\t\trtlefuse->efuse_usedbytes = *((u16 *) val);\n\t\tbreak;\n\tcase HW_VAR_EFUSE_USAGE:\n\t\trtlefuse->efuse_usedpercentage = *val;\n\t\tbreak;\n\tcase HW_VAR_IO_CMD:\n\t\trtl92c_phy_set_io_cmd(hw, (*(enum io_type *)val));\n\t\tbreak;\n\tcase HW_VAR_WPA_CONFIG:\n\t\trtl_write_byte(rtlpriv, REG_SECCFG, *val);\n\t\tbreak;\n\tcase HW_VAR_SET_RPWM:{\n\t\t\tu8 rpwm_val;\n\n\t\t\trpwm_val = rtl_read_byte(rtlpriv, REG_PCIE_HRPWM);\n\t\t\tudelay(1);\n\n\t\t\tif (rpwm_val & BIT(7)) {\n\t\t\t\trtl_write_byte(rtlpriv, REG_PCIE_HRPWM, *val);\n\t\t\t} else {\n\t\t\t\trtl_write_byte(rtlpriv, REG_PCIE_HRPWM,\n\t\t\t\t\t       *val | BIT(7));\n\t\t\t}\n\n\t\t\tbreak;\n\t\t}\n\tcase HW_VAR_H2C_FW_PWRMODE:{\n\t\t\tu8 psmode = *val;\n\n\t\t\tif ((psmode != FW_PS_ACTIVE_MODE) &&\n\t\t\t    (!IS_92C_SERIAL(rtlhal->version))) {\n\t\t\t\trtl92c_dm_rf_saving(hw, true);\n\t\t\t}\n\n\t\t\trtl92c_set_fw_pwrmode_cmd(hw, *val);\n\t\t\tbreak;\n\t\t}\n\tcase HW_VAR_FW_PSMODE_STATUS:\n\t\tppsc->fw_current_inpsmode = *((bool *) val);\n\t\tbreak;\n\tcase HW_VAR_H2C_FW_JOINBSSRPT:{\n\t\t\tu8 mstatus = *val;\n\t\t\tu8 tmp_regcr, tmp_reg422;\n\t\t\tbool recover = false;\n\n\t\t\tif (mstatus == RT_MEDIA_CONNECT) {\n\t\t\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_AID,\n\t\t\t\t\t\t\t      NULL);\n\n\t\t\t\ttmp_regcr = rtl_read_byte(rtlpriv, REG_CR + 1);\n\t\t\t\trtl_write_byte(rtlpriv, REG_CR + 1,\n\t\t\t\t\t       (tmp_regcr | BIT(0)));\n\n\t\t\t\t_rtl92ce_set_bcn_ctrl_reg(hw, 0, BIT(3));\n\t\t\t\t_rtl92ce_set_bcn_ctrl_reg(hw, BIT(4), 0);\n\n\t\t\t\ttmp_reg422 =\n\t\t\t\t    rtl_read_byte(rtlpriv,\n\t\t\t\t\t\t  REG_FWHW_TXQ_CTRL + 2);\n\t\t\t\tif (tmp_reg422 & BIT(6))\n\t\t\t\t\trecover = true;\n\t\t\t\trtl_write_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 2,\n\t\t\t\t\t       tmp_reg422 & (~BIT(6)));\n\n\t\t\t\trtl92c_set_fw_rsvdpagepkt(hw, NULL);\n\n\t\t\t\t_rtl92ce_set_bcn_ctrl_reg(hw, BIT(3), 0);\n\t\t\t\t_rtl92ce_set_bcn_ctrl_reg(hw, 0, BIT(4));\n\n\t\t\t\tif (recover) {\n\t\t\t\t\trtl_write_byte(rtlpriv,\n\t\t\t\t\t\t       REG_FWHW_TXQ_CTRL + 2,\n\t\t\t\t\t\t       tmp_reg422);\n\t\t\t\t}\n\n\t\t\t\trtl_write_byte(rtlpriv, REG_CR + 1,\n\t\t\t\t\t       (tmp_regcr & ~(BIT(0))));\n\t\t\t}\n\t\t\trtl92c_set_fw_joinbss_report_cmd(hw, *val);\n\n\t\t\tbreak;\n\t\t}\n\tcase HW_VAR_H2C_FW_P2P_PS_OFFLOAD:\n\t\trtl92c_set_p2p_ps_offload_cmd(hw, *val);\n\t\tbreak;\n\tcase HW_VAR_AID:{\n\t\t\tu16 u2btmp;\n\n\t\t\tu2btmp = rtl_read_word(rtlpriv, REG_BCN_PSR_RPT);\n\t\t\tu2btmp &= 0xC000;\n\t\t\trtl_write_word(rtlpriv, REG_BCN_PSR_RPT, (u2btmp |\n\t\t\t\t\t\tmac->assoc_id));\n\n\t\t\tbreak;\n\t\t}\n\tcase HW_VAR_CORRECT_TSF:{\n\t\t\tu8 btype_ibss = val[0];\n\n\t\t\tif (btype_ibss)\n\t\t\t\t_rtl92ce_stop_tx_beacon(hw);\n\n\t\t\t_rtl92ce_set_bcn_ctrl_reg(hw, 0, BIT(3));\n\n\t\t\trtl_write_dword(rtlpriv, REG_TSFTR,\n\t\t\t\t\t(u32) (mac->tsf & 0xffffffff));\n\t\t\trtl_write_dword(rtlpriv, REG_TSFTR + 4,\n\t\t\t\t\t(u32) ((mac->tsf >> 32) & 0xffffffff));\n\n\t\t\t_rtl92ce_set_bcn_ctrl_reg(hw, BIT(3), 0);\n\n\t\t\tif (btype_ibss)\n\t\t\t\t_rtl92ce_resume_tx_beacon(hw);\n\n\t\t\tbreak;\n\n\t\t}\n\tcase HW_VAR_FW_LPS_ACTION: {\n\t\t\tbool enter_fwlps = *((bool *)val);\n\t\t\tu8 rpwm_val, fw_pwrmode;\n\t\t\tbool fw_current_inps;\n\n\t\t\tif (enter_fwlps) {\n\t\t\t\trpwm_val = 0x02;\t \n\t\t\t\tfw_current_inps = true;\n\t\t\t\trtlpriv->cfg->ops->set_hw_reg(hw,\n\t\t\t\t\t\tHW_VAR_FW_PSMODE_STATUS,\n\t\t\t\t\t\t(u8 *)(&fw_current_inps));\n\t\t\t\trtlpriv->cfg->ops->set_hw_reg(hw,\n\t\t\t\t\t\tHW_VAR_H2C_FW_PWRMODE,\n\t\t\t\t\t\t&ppsc->fwctrl_psmode);\n\n\t\t\t\trtlpriv->cfg->ops->set_hw_reg(hw,\n\t\t\t\t\t\t\t      HW_VAR_SET_RPWM,\n\t\t\t\t\t\t\t      &rpwm_val);\n\t\t\t} else {\n\t\t\t\trpwm_val = 0x0C;\t \n\t\t\t\tfw_pwrmode = FW_PS_ACTIVE_MODE;\n\t\t\t\tfw_current_inps = false;\n\t\t\t\trtlpriv->cfg->ops->set_hw_reg(hw,\n\t\t\t\t\t\t\t      HW_VAR_SET_RPWM,\n\t\t\t\t\t\t\t      &rpwm_val);\n\t\t\t\trtlpriv->cfg->ops->set_hw_reg(hw,\n\t\t\t\t\t\tHW_VAR_H2C_FW_PWRMODE,\n\t\t\t\t\t\t&fw_pwrmode);\n\n\t\t\t\trtlpriv->cfg->ops->set_hw_reg(hw,\n\t\t\t\t\t\tHW_VAR_FW_PSMODE_STATUS,\n\t\t\t\t\t\t(u8 *)(&fw_current_inps));\n\t\t\t}\n\t\tbreak; }\n\tcase HW_VAR_KEEP_ALIVE: {\n\t\tu8 array[2];\n\n\t\tarray[0] = 0xff;\n\t\tarray[1] = *((u8 *)val);\n\t\trtl92c_fill_h2c_cmd(hw, H2C_92C_KEEP_ALIVE_CTRL, 2, array);\n\t\tbreak; }\n\tdefault:\n\t\tpr_err(\"switch case %d not processed\\n\", variable);\n\t\tbreak;\n\t}\n}\n\nstatic bool _rtl92ce_llt_write(struct ieee80211_hw *hw, u32 address, u32 data)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tbool status = true;\n\tlong count = 0;\n\tu32 value = _LLT_INIT_ADDR(address) |\n\t    _LLT_INIT_DATA(data) | _LLT_OP(_LLT_WRITE_ACCESS);\n\n\trtl_write_dword(rtlpriv, REG_LLT_INIT, value);\n\n\tdo {\n\t\tvalue = rtl_read_dword(rtlpriv, REG_LLT_INIT);\n\t\tif (_LLT_NO_ACTIVE == _LLT_OP_VALUE(value))\n\t\t\tbreak;\n\n\t\tif (count > POLLING_LLT_THRESHOLD) {\n\t\t\tpr_err(\"Failed to polling write LLT done at address %d!\\n\",\n\t\t\t       address);\n\t\t\tstatus = false;\n\t\t\tbreak;\n\t\t}\n\t} while (++count);\n\n\treturn status;\n}\n\nstatic bool _rtl92ce_llt_table_init(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tunsigned short i;\n\tu8 txpktbuf_bndy;\n\tu8 maxpage;\n\tbool status;\n\n#if LLT_CONFIG == 1\n\tmaxpage = 255;\n\ttxpktbuf_bndy = 252;\n#elif LLT_CONFIG == 2\n\tmaxpage = 127;\n\ttxpktbuf_bndy = 124;\n#elif LLT_CONFIG == 3\n\tmaxpage = 255;\n\ttxpktbuf_bndy = 174;\n#elif LLT_CONFIG == 4\n\tmaxpage = 255;\n\ttxpktbuf_bndy = 246;\n#elif LLT_CONFIG == 5\n\tmaxpage = 255;\n\ttxpktbuf_bndy = 246;\n#endif\n\n#if LLT_CONFIG == 1\n\trtl_write_byte(rtlpriv, REG_RQPN_NPQ, 0x1c);\n\trtl_write_dword(rtlpriv, REG_RQPN, 0x80a71c1c);\n#elif LLT_CONFIG == 2\n\trtl_write_dword(rtlpriv, REG_RQPN, 0x845B1010);\n#elif LLT_CONFIG == 3\n\trtl_write_dword(rtlpriv, REG_RQPN, 0x84838484);\n#elif LLT_CONFIG == 4\n\trtl_write_dword(rtlpriv, REG_RQPN, 0x80bd1c1c);\n#elif LLT_CONFIG == 5\n\trtl_write_word(rtlpriv, REG_RQPN_NPQ, 0x0000);\n\n\trtl_write_dword(rtlpriv, REG_RQPN, 0x80b01c29);\n#endif\n\n\trtl_write_dword(rtlpriv, REG_TRXFF_BNDY, (0x27FF0000 | txpktbuf_bndy));\n\trtl_write_byte(rtlpriv, REG_TDECTRL + 1, txpktbuf_bndy);\n\n\trtl_write_byte(rtlpriv, REG_TXPKTBUF_BCNQ_BDNY, txpktbuf_bndy);\n\trtl_write_byte(rtlpriv, REG_TXPKTBUF_MGQ_BDNY, txpktbuf_bndy);\n\n\trtl_write_byte(rtlpriv, 0x45D, txpktbuf_bndy);\n\trtl_write_byte(rtlpriv, REG_PBP, 0x11);\n\trtl_write_byte(rtlpriv, REG_RX_DRVINFO_SZ, 0x4);\n\n\tfor (i = 0; i < (txpktbuf_bndy - 1); i++) {\n\t\tstatus = _rtl92ce_llt_write(hw, i, i + 1);\n\t\tif (!status)\n\t\t\treturn status;\n\t}\n\n\tstatus = _rtl92ce_llt_write(hw, (txpktbuf_bndy - 1), 0xFF);\n\tif (!status)\n\t\treturn status;\n\n\tfor (i = txpktbuf_bndy; i < maxpage; i++) {\n\t\tstatus = _rtl92ce_llt_write(hw, i, (i + 1));\n\t\tif (!status)\n\t\t\treturn status;\n\t}\n\n\tstatus = _rtl92ce_llt_write(hw, maxpage, txpktbuf_bndy);\n\tif (!status)\n\t\treturn status;\n\n\treturn true;\n}\n\nstatic void _rtl92ce_gen_refresh_led_state(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\tstruct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));\n\tenum rtl_led_pin pin0 = rtlpriv->ledctl.sw_led0;\n\n\tif (rtlpci->up_first_time)\n\t\treturn;\n\n\tif (ppsc->rfoff_reason == RF_CHANGE_BY_IPS)\n\t\trtl92ce_sw_led_on(hw, pin0);\n\telse if (ppsc->rfoff_reason == RF_CHANGE_BY_INIT)\n\t\trtl92ce_sw_led_on(hw, pin0);\n\telse\n\t\trtl92ce_sw_led_off(hw, pin0);\n}\n\nstatic bool _rtl92ce_init_mac(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\n\tunsigned char bytetmp;\n\tunsigned short wordtmp;\n\tu16 retry;\n\n\trtl_write_byte(rtlpriv, REG_RSV_CTRL, 0x00);\n\tif (rtlpriv->btcoexist.bt_coexistence) {\n\t\tu32 value32;\n\n\t\tvalue32 = rtl_read_dword(rtlpriv, REG_APS_FSMCO);\n\t\tvalue32 |= (SOP_ABG | SOP_AMB | XOP_BTCK);\n\t\trtl_write_dword(rtlpriv, REG_APS_FSMCO, value32);\n\t}\n\trtl_write_byte(rtlpriv, REG_SPS0_CTRL, 0x2b);\n\trtl_write_byte(rtlpriv, REG_AFE_XTAL_CTRL, 0x0F);\n\n\tif (rtlpriv->btcoexist.bt_coexistence) {\n\t\tu32 u4b_tmp = rtl_read_dword(rtlpriv, REG_AFE_XTAL_CTRL);\n\n\t\tu4b_tmp &= (~0x00024800);\n\t\trtl_write_dword(rtlpriv, REG_AFE_XTAL_CTRL, u4b_tmp);\n\t}\n\n\tbytetmp = rtl_read_byte(rtlpriv, REG_APS_FSMCO + 1) | BIT(0);\n\tudelay(2);\n\n\trtl_write_byte(rtlpriv, REG_APS_FSMCO + 1, bytetmp);\n\tudelay(2);\n\n\tbytetmp = rtl_read_byte(rtlpriv, REG_APS_FSMCO + 1);\n\tudelay(2);\n\n\tretry = 0;\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD, \"reg0xec:%x:%x\\n\",\n\t\trtl_read_dword(rtlpriv, 0xEC), bytetmp);\n\n\twhile ((bytetmp & BIT(0)) && retry < 1000) {\n\t\tretry++;\n\t\tudelay(50);\n\t\tbytetmp = rtl_read_byte(rtlpriv, REG_APS_FSMCO + 1);\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD, \"reg0xec:%x:%x\\n\",\n\t\t\trtl_read_dword(rtlpriv, 0xEC), bytetmp);\n\t\tudelay(50);\n\t}\n\n\trtl_write_word(rtlpriv, REG_APS_FSMCO, 0x1012);\n\n\trtl_write_byte(rtlpriv, REG_SYS_ISO_CTRL + 1, 0x82);\n\tudelay(2);\n\n\tif (rtlpriv->btcoexist.bt_coexistence) {\n\t\tbytetmp = rtl_read_byte(rtlpriv, REG_AFE_XTAL_CTRL+2) & 0xfd;\n\t\trtl_write_byte(rtlpriv, REG_AFE_XTAL_CTRL+2, bytetmp);\n\t}\n\n\trtl_write_word(rtlpriv, REG_CR, 0x2ff);\n\n\tif (!_rtl92ce_llt_table_init(hw))\n\t\treturn false;\n\n\trtl_write_dword(rtlpriv, REG_HISR, 0xffffffff);\n\trtl_write_byte(rtlpriv, REG_HISRE, 0xff);\n\n\trtl_write_word(rtlpriv, REG_TRXFF_BNDY + 2, 0x27ff);\n\n\twordtmp = rtl_read_word(rtlpriv, REG_TRXDMA_CTRL);\n\twordtmp &= 0xf;\n\twordtmp |= 0xF771;\n\trtl_write_word(rtlpriv, REG_TRXDMA_CTRL, wordtmp);\n\n\trtl_write_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 1, 0x1F);\n\trtl_write_dword(rtlpriv, REG_RCR, rtlpci->receive_config);\n\trtl_write_dword(rtlpriv, REG_TCR, rtlpci->transmit_config);\n\n\trtl_write_byte(rtlpriv, 0x4d0, 0x0);\n\n\trtl_write_dword(rtlpriv, REG_BCNQ_DESA,\n\t\t\t((u64) rtlpci->tx_ring[BEACON_QUEUE].dma) &\n\t\t\tDMA_BIT_MASK(32));\n\trtl_write_dword(rtlpriv, REG_MGQ_DESA,\n\t\t\t(u64) rtlpci->tx_ring[MGNT_QUEUE].dma &\n\t\t\tDMA_BIT_MASK(32));\n\trtl_write_dword(rtlpriv, REG_VOQ_DESA,\n\t\t\t(u64) rtlpci->tx_ring[VO_QUEUE].dma & DMA_BIT_MASK(32));\n\trtl_write_dword(rtlpriv, REG_VIQ_DESA,\n\t\t\t(u64) rtlpci->tx_ring[VI_QUEUE].dma & DMA_BIT_MASK(32));\n\trtl_write_dword(rtlpriv, REG_BEQ_DESA,\n\t\t\t(u64) rtlpci->tx_ring[BE_QUEUE].dma & DMA_BIT_MASK(32));\n\trtl_write_dword(rtlpriv, REG_BKQ_DESA,\n\t\t\t(u64) rtlpci->tx_ring[BK_QUEUE].dma & DMA_BIT_MASK(32));\n\trtl_write_dword(rtlpriv, REG_HQ_DESA,\n\t\t\t(u64) rtlpci->tx_ring[HIGH_QUEUE].dma &\n\t\t\tDMA_BIT_MASK(32));\n\trtl_write_dword(rtlpriv, REG_RX_DESA,\n\t\t\t(u64) rtlpci->rx_ring[RX_MPDU_QUEUE].dma &\n\t\t\tDMA_BIT_MASK(32));\n\n\tif (IS_92C_SERIAL(rtlhal->version))\n\t\trtl_write_byte(rtlpriv, REG_PCIE_CTRL_REG + 3, 0x77);\n\telse\n\t\trtl_write_byte(rtlpriv, REG_PCIE_CTRL_REG + 3, 0x22);\n\n\trtl_write_dword(rtlpriv, REG_INT_MIG, 0);\n\n\tbytetmp = rtl_read_byte(rtlpriv, REG_APSD_CTRL);\n\trtl_write_byte(rtlpriv, REG_APSD_CTRL, bytetmp & ~BIT(6));\n\tdo {\n\t\tretry++;\n\t\tbytetmp = rtl_read_byte(rtlpriv, REG_APSD_CTRL);\n\t} while ((retry < 200) && (bytetmp & BIT(7)));\n\n\t_rtl92ce_gen_refresh_led_state(hw);\n\n\trtl_write_dword(rtlpriv, REG_MCUTST_1, 0x0);\n\n\treturn true;\n}\n\nstatic void _rtl92ce_hw_configure(struct ieee80211_hw *hw)\n{\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu8 reg_bw_opmode;\n\tu32 reg_prsr;\n\n\treg_bw_opmode = BW_OPMODE_20MHZ;\n\treg_prsr = RATE_ALL_CCK | RATE_ALL_OFDM_AG;\n\n\trtl_write_byte(rtlpriv, REG_INIRTS_RATE_SEL, 0x8);\n\n\trtl_write_byte(rtlpriv, REG_BWOPMODE, reg_bw_opmode);\n\n\trtl_write_dword(rtlpriv, REG_RRSR, reg_prsr);\n\n\trtl_write_byte(rtlpriv, REG_SLOT, 0x09);\n\n\trtl_write_byte(rtlpriv, REG_AMPDU_MIN_SPACE, 0x0);\n\n\trtl_write_word(rtlpriv, REG_FWHW_TXQ_CTRL, 0x1F80);\n\n\trtl_write_word(rtlpriv, REG_RL, 0x0707);\n\n\trtl_write_dword(rtlpriv, REG_BAR_MODE_CTRL, 0x02012802);\n\n\trtl_write_byte(rtlpriv, REG_HWSEQ_CTRL, 0xFF);\n\n\trtl_write_dword(rtlpriv, REG_DARFRC, 0x01000000);\n\trtl_write_dword(rtlpriv, REG_DARFRC + 4, 0x07060504);\n\trtl_write_dword(rtlpriv, REG_RARFRC, 0x01000000);\n\trtl_write_dword(rtlpriv, REG_RARFRC + 4, 0x07060504);\n\n\tif ((rtlpriv->btcoexist.bt_coexistence) &&\n\t    (rtlpriv->btcoexist.bt_coexist_type == BT_CSR_BC4))\n\t\trtl_write_dword(rtlpriv, REG_AGGLEN_LMT, 0x97427431);\n\telse\n\t\trtl_write_dword(rtlpriv, REG_AGGLEN_LMT, 0xb972a841);\n\n\trtl_write_byte(rtlpriv, REG_ATIMWND, 0x2);\n\n\trtl_write_byte(rtlpriv, REG_BCN_MAX_ERR, 0xff);\n\n\trtlpci->reg_bcn_ctrl_val = 0x1f;\n\trtl_write_byte(rtlpriv, REG_BCN_CTRL, rtlpci->reg_bcn_ctrl_val);\n\n\trtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 1, 0xff);\n\n\trtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 1, 0xff);\n\n\trtl_write_byte(rtlpriv, REG_PIFS, 0x1C);\n\trtl_write_byte(rtlpriv, REG_AGGR_BREAK_TIME, 0x16);\n\n\tif ((rtlpriv->btcoexist.bt_coexistence) &&\n\t    (rtlpriv->btcoexist.bt_coexist_type == BT_CSR_BC4)) {\n\t\trtl_write_word(rtlpriv, REG_NAV_PROT_LEN, 0x0020);\n\t\trtl_write_word(rtlpriv, REG_PROT_MODE_CTRL, 0x0402);\n\t} else {\n\t\trtl_write_word(rtlpriv, REG_NAV_PROT_LEN, 0x0020);\n\t\trtl_write_word(rtlpriv, REG_NAV_PROT_LEN, 0x0020);\n\t}\n\n\tif ((rtlpriv->btcoexist.bt_coexistence) &&\n\t    (rtlpriv->btcoexist.bt_coexist_type == BT_CSR_BC4))\n\t\trtl_write_dword(rtlpriv, REG_FAST_EDCA_CTRL, 0x03086666);\n\telse\n\t\trtl_write_dword(rtlpriv, REG_FAST_EDCA_CTRL, 0x086666);\n\n\trtl_write_byte(rtlpriv, REG_ACKTO, 0x40);\n\n\trtl_write_word(rtlpriv, REG_SPEC_SIFS, 0x1010);\n\trtl_write_word(rtlpriv, REG_MAC_SPEC_SIFS, 0x1010);\n\n\trtl_write_word(rtlpriv, REG_SIFS_CTX, 0x1010);\n\n\trtl_write_word(rtlpriv, REG_SIFS_TRX, 0x1010);\n\n\trtl_write_dword(rtlpriv, REG_MAR, 0xffffffff);\n\trtl_write_dword(rtlpriv, REG_MAR + 4, 0xffffffff);\n\n}\n\nstatic void _rtl92ce_enable_aspm_back_door(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));\n\n\trtl_write_byte(rtlpriv, 0x34b, 0x93);\n\trtl_write_word(rtlpriv, 0x350, 0x870c);\n\trtl_write_byte(rtlpriv, 0x352, 0x1);\n\n\tif (ppsc->support_backdoor)\n\t\trtl_write_byte(rtlpriv, 0x349, 0x1b);\n\telse\n\t\trtl_write_byte(rtlpriv, 0x349, 0x03);\n\n\trtl_write_word(rtlpriv, 0x350, 0x2718);\n\trtl_write_byte(rtlpriv, 0x352, 0x1);\n}\n\nvoid rtl92ce_enable_hw_security_config(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu8 sec_reg_value;\n\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD,\n\t\t\"PairwiseEncAlgorithm = %d GroupEncAlgorithm = %d\\n\",\n\t\trtlpriv->sec.pairwise_enc_algorithm,\n\t\trtlpriv->sec.group_enc_algorithm);\n\n\tif (rtlpriv->cfg->mod_params->sw_crypto || rtlpriv->sec.use_sw_sec) {\n\t\trtl_dbg(rtlpriv, COMP_SEC, DBG_DMESG,\n\t\t\t\"not open hw encryption\\n\");\n\t\treturn;\n\t}\n\n\tsec_reg_value = SCR_TXENCENABLE | SCR_RXDECENABLE;\n\n\tif (rtlpriv->sec.use_defaultkey) {\n\t\tsec_reg_value |= SCR_TXUSEDK;\n\t\tsec_reg_value |= SCR_RXUSEDK;\n\t}\n\n\tsec_reg_value |= (SCR_RXBCUSEDK | SCR_TXBCUSEDK);\n\n\trtl_write_byte(rtlpriv, REG_CR + 1, 0x02);\n\n\trtl_dbg(rtlpriv, COMP_SEC, DBG_LOUD,\n\t\t\"The SECR-value %x\\n\", sec_reg_value);\n\n\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_WPA_CONFIG, &sec_reg_value);\n\n}\n\nint rtl92ce_hw_init(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\tstruct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));\n\tbool rtstatus = true;\n\tbool is92c;\n\tint err;\n\tu8 tmp_u1b;\n\tunsigned long flags;\n\n\trtlpci->being_init_adapter = true;\n\n\t \n\tlocal_save_flags(flags);\n\tlocal_irq_enable();\n\n\trtlhal->fw_ready = false;\n\trtlpriv->intf_ops->disable_aspm(hw);\n\trtstatus = _rtl92ce_init_mac(hw);\n\tif (!rtstatus) {\n\t\tpr_err(\"Init MAC failed\\n\");\n\t\terr = 1;\n\t\tgoto exit;\n\t}\n\n\terr = rtl92c_download_fw(hw);\n\tif (err) {\n\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_WARNING,\n\t\t\t\"Failed to download FW. Init HW without FW now..\\n\");\n\t\terr = 1;\n\t\tgoto exit;\n\t}\n\n\trtlhal->fw_ready = true;\n\trtlhal->last_hmeboxnum = 0;\n\trtl92c_phy_mac_config(hw);\n\t \n\trtlpci->receive_config = rtl_read_dword(rtlpriv, REG_RCR);\n\trtlpci->receive_config &= ~(RCR_ACRC32 | RCR_AICV);\n\trtl_write_dword(rtlpriv, REG_RCR, rtlpci->receive_config);\n\trtl92c_phy_bb_config(hw);\n\trtlphy->rf_mode = RF_OP_BY_SW_3WIRE;\n\trtl92c_phy_rf_config(hw);\n\tif (IS_VENDOR_UMC_A_CUT(rtlhal->version) &&\n\t    !IS_92C_SERIAL(rtlhal->version)) {\n\t\trtl_set_rfreg(hw, RF90_PATH_A, RF_RX_G1, MASKDWORD, 0x30255);\n\t\trtl_set_rfreg(hw, RF90_PATH_A, RF_RX_G2, MASKDWORD, 0x50a00);\n\t} else if (IS_81XXC_VENDOR_UMC_B_CUT(rtlhal->version)) {\n\t\trtl_set_rfreg(hw, RF90_PATH_A, 0x0C, MASKDWORD, 0x894AE);\n\t\trtl_set_rfreg(hw, RF90_PATH_A, 0x0A, MASKDWORD, 0x1AF31);\n\t\trtl_set_rfreg(hw, RF90_PATH_A, RF_IPA, MASKDWORD, 0x8F425);\n\t\trtl_set_rfreg(hw, RF90_PATH_A, RF_SYN_G2, MASKDWORD, 0x4F200);\n\t\trtl_set_rfreg(hw, RF90_PATH_A, RF_RCK1, MASKDWORD, 0x44053);\n\t\trtl_set_rfreg(hw, RF90_PATH_A, RF_RCK2, MASKDWORD, 0x80201);\n\t}\n\trtlphy->rfreg_chnlval[0] = rtl_get_rfreg(hw, (enum radio_path)0,\n\t\t\t\t\t\t RF_CHNLBW, RFREG_OFFSET_MASK);\n\trtlphy->rfreg_chnlval[1] = rtl_get_rfreg(hw, (enum radio_path)1,\n\t\t\t\t\t\t RF_CHNLBW, RFREG_OFFSET_MASK);\n\trtl_set_bbreg(hw, RFPGA0_RFMOD, BCCKEN, 0x1);\n\trtl_set_bbreg(hw, RFPGA0_RFMOD, BOFDMEN, 0x1);\n\trtl_set_bbreg(hw, RFPGA0_ANALOGPARAMETER2, BIT(10), 1);\n\t_rtl92ce_hw_configure(hw);\n\trtl_cam_reset_all_entry(hw);\n\trtl92ce_enable_hw_security_config(hw);\n\n\tppsc->rfpwr_state = ERFON;\n\n\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_ETHER_ADDR, mac->mac_addr);\n\t_rtl92ce_enable_aspm_back_door(hw);\n\trtlpriv->intf_ops->enable_aspm(hw);\n\n\trtl8192ce_bt_hw_init(hw);\n\n\tif (ppsc->rfpwr_state == ERFON) {\n\t\trtl92c_phy_set_rfpath_switch(hw, 1);\n\t\tif (rtlphy->iqk_initialized) {\n\t\t\trtl92c_phy_iq_calibrate(hw, true);\n\t\t} else {\n\t\t\trtl92c_phy_iq_calibrate(hw, false);\n\t\t\trtlphy->iqk_initialized = true;\n\t\t}\n\n\t\trtl92c_dm_check_txpower_tracking(hw);\n\t\trtl92c_phy_lc_calibrate(hw);\n\t}\n\n\tis92c = IS_92C_SERIAL(rtlhal->version);\n\ttmp_u1b = efuse_read_1byte(hw, 0x1FA);\n\tif (!(tmp_u1b & BIT(0))) {\n\t\trtl_set_rfreg(hw, RF90_PATH_A, 0x15, 0x0F, 0x05);\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE, \"PA BIAS path A\\n\");\n\t}\n\n\tif (!(tmp_u1b & BIT(1)) && is92c) {\n\t\trtl_set_rfreg(hw, RF90_PATH_B, 0x15, 0x0F, 0x05);\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE, \"PA BIAS path B\\n\");\n\t}\n\n\tif (!(tmp_u1b & BIT(4))) {\n\t\ttmp_u1b = rtl_read_byte(rtlpriv, 0x16);\n\t\ttmp_u1b &= 0x0F;\n\t\trtl_write_byte(rtlpriv, 0x16, tmp_u1b | 0x80);\n\t\tudelay(10);\n\t\trtl_write_byte(rtlpriv, 0x16, tmp_u1b | 0x90);\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE, \"under 1.5V\\n\");\n\t}\n\trtl92c_dm_init(hw);\nexit:\n\tlocal_irq_restore(flags);\n\trtlpci->being_init_adapter = false;\n\treturn err;\n}\n\nstatic enum version_8192c _rtl92ce_read_chip_version(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tenum version_8192c version = VERSION_UNKNOWN;\n\tu32 value32;\n\tconst char *versionid;\n\n\tvalue32 = rtl_read_dword(rtlpriv, REG_SYS_CFG);\n\tif (value32 & TRP_VAUX_EN) {\n\t\tversion = (value32 & TYPE_ID) ? VERSION_A_CHIP_92C :\n\t\t\t   VERSION_A_CHIP_88C;\n\t} else {\n\t\tversion = (enum version_8192c) (CHIP_VER_B |\n\t\t\t\t((value32 & TYPE_ID) ? CHIP_92C_BITMASK : 0) |\n\t\t\t\t((value32 & VENDOR_ID) ? CHIP_VENDOR_UMC : 0));\n\t\tif ((!IS_CHIP_VENDOR_UMC(version)) && (value32 &\n\t\t     CHIP_VER_RTL_MASK)) {\n\t\t\tversion = (enum version_8192c)(version |\n\t\t\t\t   ((((value32 & CHIP_VER_RTL_MASK) == BIT(12))\n\t\t\t\t   ? CHIP_VENDOR_UMC_B_CUT : CHIP_UNKNOWN) |\n\t\t\t\t   CHIP_VENDOR_UMC));\n\t\t}\n\t\tif (IS_92C_SERIAL(version)) {\n\t\t\tvalue32 = rtl_read_dword(rtlpriv, REG_HPON_FSM);\n\t\t\tversion = (enum version_8192c)(version |\n\t\t\t\t   ((CHIP_BONDING_IDENTIFIER(value32)\n\t\t\t\t   == CHIP_BONDING_92C_1T2R) ?\n\t\t\t\t   RF_TYPE_1T2R : 0));\n\t\t}\n\t}\n\n\tswitch (version) {\n\tcase VERSION_B_CHIP_92C:\n\t\tversionid = \"B_CHIP_92C\";\n\t\tbreak;\n\tcase VERSION_B_CHIP_88C:\n\t\tversionid = \"B_CHIP_88C\";\n\t\tbreak;\n\tcase VERSION_A_CHIP_92C:\n\t\tversionid = \"A_CHIP_92C\";\n\t\tbreak;\n\tcase VERSION_A_CHIP_88C:\n\t\tversionid = \"A_CHIP_88C\";\n\t\tbreak;\n\tcase VERSION_NORMAL_UMC_CHIP_92C_1T2R_A_CUT:\n\t\tversionid = \"A_CUT_92C_1T2R\";\n\t\tbreak;\n\tcase VERSION_NORMAL_UMC_CHIP_92C_A_CUT:\n\t\tversionid = \"A_CUT_92C\";\n\t\tbreak;\n\tcase VERSION_NORMAL_UMC_CHIP_88C_A_CUT:\n\t\tversionid = \"A_CUT_88C\";\n\t\tbreak;\n\tcase VERSION_NORMAL_UMC_CHIP_92C_1T2R_B_CUT:\n\t\tversionid = \"B_CUT_92C_1T2R\";\n\t\tbreak;\n\tcase VERSION_NORMAL_UMC_CHIP_92C_B_CUT:\n\t\tversionid = \"B_CUT_92C\";\n\t\tbreak;\n\tcase VERSION_NORMAL_UMC_CHIP_88C_B_CUT:\n\t\tversionid = \"B_CUT_88C\";\n\t\tbreak;\n\tdefault:\n\t\tversionid = \"Unknown. Bug?\";\n\t\tbreak;\n\t}\n\n\tpr_info(\"Chip Version ID: %s\\n\", versionid);\n\n\tswitch (version & 0x3) {\n\tcase CHIP_88C:\n\t\trtlphy->rf_type = RF_1T1R;\n\t\tbreak;\n\tcase CHIP_92C:\n\t\trtlphy->rf_type = RF_2T2R;\n\t\tbreak;\n\tcase CHIP_92C_1T2R:\n\t\trtlphy->rf_type = RF_1T2R;\n\t\tbreak;\n\tdefault:\n\t\trtlphy->rf_type = RF_1T1R;\n\t\tpr_err(\"ERROR RF_Type is set!!\\n\");\n\t\tbreak;\n\t}\n\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD, \"Chip RF Type: %s\\n\",\n\t\trtlphy->rf_type == RF_2T2R ? \"RF_2T2R\" : \"RF_1T1R\");\n\n\treturn version;\n}\n\nstatic int _rtl92ce_set_media_status(struct ieee80211_hw *hw,\n\t\t\t\t     enum nl80211_iftype type)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu8 bt_msr = rtl_read_byte(rtlpriv, MSR);\n\tenum led_ctl_mode ledaction = LED_CTL_NO_LINK;\n\tu8 mode = MSR_NOLINK;\n\n\tbt_msr &= 0xfc;\n\n\tswitch (type) {\n\tcase NL80211_IFTYPE_UNSPECIFIED:\n\t\tmode = MSR_NOLINK;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"Set Network type to NO LINK!\\n\");\n\t\tbreak;\n\tcase NL80211_IFTYPE_ADHOC:\n\t\tmode = MSR_ADHOC;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"Set Network type to Ad Hoc!\\n\");\n\t\tbreak;\n\tcase NL80211_IFTYPE_STATION:\n\t\tmode = MSR_INFRA;\n\t\tledaction = LED_CTL_LINK;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"Set Network type to STA!\\n\");\n\t\tbreak;\n\tcase NL80211_IFTYPE_AP:\n\t\tmode = MSR_AP;\n\t\tledaction = LED_CTL_LINK;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"Set Network type to AP!\\n\");\n\t\tbreak;\n\tcase NL80211_IFTYPE_MESH_POINT:\n\t\tmode = MSR_ADHOC;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"Set Network type to Mesh Point!\\n\");\n\t\tbreak;\n\tdefault:\n\t\tpr_err(\"Network type %d not supported!\\n\", type);\n\t\treturn 1;\n\n\t}\n\n\t \n\tif (mode != MSR_AP &&\n\t    rtlpriv->mac80211.link_state < MAC80211_LINKED) {\n\t\tmode = MSR_NOLINK;\n\t\tledaction = LED_CTL_NO_LINK;\n\t}\n\tif (mode == MSR_NOLINK || mode == MSR_INFRA) {\n\t\t_rtl92ce_stop_tx_beacon(hw);\n\t\t_rtl92ce_enable_bcn_sub_func(hw);\n\t} else if (mode == MSR_ADHOC || mode == MSR_AP) {\n\t\t_rtl92ce_resume_tx_beacon(hw);\n\t\t_rtl92ce_disable_bcn_sub_func(hw);\n\t} else {\n\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_WARNING,\n\t\t\t\"Set HW_VAR_MEDIA_STATUS: No such media status(%x).\\n\",\n\t\t\tmode);\n\t}\n\trtl_write_byte(rtlpriv, MSR, bt_msr | mode);\n\n\trtlpriv->cfg->ops->led_control(hw, ledaction);\n\tif (mode == MSR_AP)\n\t\trtl_write_byte(rtlpriv, REG_BCNTCFG + 1, 0x00);\n\telse\n\t\trtl_write_byte(rtlpriv, REG_BCNTCFG + 1, 0x66);\n\treturn 0;\n}\n\nvoid rtl92ce_set_check_bssid(struct ieee80211_hw *hw, bool check_bssid)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu32 reg_rcr;\n\n\tif (rtlpriv->psc.rfpwr_state != ERFON)\n\t\treturn;\n\n\trtlpriv->cfg->ops->get_hw_reg(hw, HW_VAR_RCR, (u8 *)(&reg_rcr));\n\n\tif (check_bssid) {\n\t\treg_rcr |= (RCR_CBSSID_DATA | RCR_CBSSID_BCN);\n\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_RCR,\n\t\t\t\t\t      (u8 *) (&reg_rcr));\n\t\t_rtl92ce_set_bcn_ctrl_reg(hw, 0, BIT(4));\n\t} else if (!check_bssid) {\n\t\treg_rcr &= (~(RCR_CBSSID_DATA | RCR_CBSSID_BCN));\n\t\t_rtl92ce_set_bcn_ctrl_reg(hw, BIT(4), 0);\n\t\trtlpriv->cfg->ops->set_hw_reg(hw,\n\t\t\t\t\t      HW_VAR_RCR, (u8 *) (&reg_rcr));\n\t}\n\n}\n\nint rtl92ce_set_network_type(struct ieee80211_hw *hw, enum nl80211_iftype type)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\tif (_rtl92ce_set_media_status(hw, type))\n\t\treturn -EOPNOTSUPP;\n\n\tif (rtlpriv->mac80211.link_state == MAC80211_LINKED) {\n\t\tif (type != NL80211_IFTYPE_AP &&\n\t\t    type != NL80211_IFTYPE_MESH_POINT)\n\t\t\trtl92ce_set_check_bssid(hw, true);\n\t} else {\n\t\trtl92ce_set_check_bssid(hw, false);\n\t}\n\n\treturn 0;\n}\n\n \nvoid rtl92ce_set_qos(struct ieee80211_hw *hw, int aci)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\trtl92c_dm_init_edca_turbo(hw);\n\tswitch (aci) {\n\tcase AC1_BK:\n\t\trtl_write_dword(rtlpriv, REG_EDCA_BK_PARAM, 0xa44f);\n\t\tbreak;\n\tcase AC0_BE:\n\t\t \n\t\tbreak;\n\tcase AC2_VI:\n\t\trtl_write_dword(rtlpriv, REG_EDCA_VI_PARAM, 0x5e4322);\n\t\tbreak;\n\tcase AC3_VO:\n\t\trtl_write_dword(rtlpriv, REG_EDCA_VO_PARAM, 0x2f3222);\n\t\tbreak;\n\tdefault:\n\t\tWARN_ONCE(true, \"rtl8192ce: invalid aci: %d !\\n\", aci);\n\t\tbreak;\n\t}\n}\n\nvoid rtl92ce_enable_interrupt(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\n\trtl_write_dword(rtlpriv, REG_HIMR, rtlpci->irq_mask[0] & 0xFFFFFFFF);\n\trtl_write_dword(rtlpriv, REG_HIMRE, rtlpci->irq_mask[1] & 0xFFFFFFFF);\n\trtlpci->irq_enabled = true;\n}\n\nvoid rtl92ce_disable_interrupt(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\n\trtl_write_dword(rtlpriv, REG_HIMR, IMR8190_DISABLED);\n\trtl_write_dword(rtlpriv, REG_HIMRE, IMR8190_DISABLED);\n\trtlpci->irq_enabled = false;\n}\n\nstatic void _rtl92ce_poweroff_adapter(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtlpriv);\n\tu8 u1b_tmp;\n\tu32 u4b_tmp;\n\n\trtlpriv->intf_ops->enable_aspm(hw);\n\trtl_write_byte(rtlpriv, REG_TXPAUSE, 0xFF);\n\trtl_set_rfreg(hw, RF90_PATH_A, 0x00, RFREG_OFFSET_MASK, 0x00);\n\trtl_write_byte(rtlpriv, REG_RF_CTRL, 0x00);\n\trtl_write_byte(rtlpriv, REG_APSD_CTRL, 0x40);\n\trtl_write_byte(rtlpriv, REG_SYS_FUNC_EN, 0xE2);\n\trtl_write_byte(rtlpriv, REG_SYS_FUNC_EN, 0xE0);\n\tif (rtl_read_byte(rtlpriv, REG_MCUFWDL) & BIT(7))\n\t\trtl92c_firmware_selfreset(hw);\n\trtl_write_byte(rtlpriv, REG_SYS_FUNC_EN + 1, 0x51);\n\trtl_write_byte(rtlpriv, REG_MCUFWDL, 0x00);\n\trtl_write_dword(rtlpriv, REG_GPIO_PIN_CTRL, 0x00000000);\n\tu1b_tmp = rtl_read_byte(rtlpriv, REG_GPIO_PIN_CTRL);\n\tif ((rtlpriv->btcoexist.bt_coexistence) &&\n\t    ((rtlpriv->btcoexist.bt_coexist_type == BT_CSR_BC4) ||\n\t     (rtlpriv->btcoexist.bt_coexist_type == BT_CSR_BC8))) {\n\t\trtl_write_dword(rtlpriv, REG_GPIO_PIN_CTRL, 0x00F30000 |\n\t\t\t\t(u1b_tmp << 8));\n\t} else {\n\t\trtl_write_dword(rtlpriv, REG_GPIO_PIN_CTRL, 0x00FF0000 |\n\t\t\t\t(u1b_tmp << 8));\n\t}\n\trtl_write_word(rtlpriv, REG_GPIO_IO_SEL, 0x0790);\n\trtl_write_word(rtlpriv, REG_LEDCFG0, 0x8080);\n\trtl_write_byte(rtlpriv, REG_AFE_PLL_CTRL, 0x80);\n\tif (!IS_81XXC_VENDOR_UMC_B_CUT(rtlhal->version))\n\t\trtl_write_byte(rtlpriv, REG_SPS0_CTRL, 0x23);\n\tif (rtlpriv->btcoexist.bt_coexistence) {\n\t\tu4b_tmp = rtl_read_dword(rtlpriv, REG_AFE_XTAL_CTRL);\n\t\tu4b_tmp |= 0x03824800;\n\t\trtl_write_dword(rtlpriv, REG_AFE_XTAL_CTRL, u4b_tmp);\n\t} else {\n\t\trtl_write_dword(rtlpriv, REG_AFE_XTAL_CTRL, 0x0e);\n\t}\n\n\trtl_write_byte(rtlpriv, REG_RSV_CTRL, 0x0e);\n\trtl_write_byte(rtlpriv, REG_APS_FSMCO + 1, 0x10);\n}\n\nvoid rtl92ce_card_disable(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tenum nl80211_iftype opmode;\n\n\tmac->link_state = MAC80211_NOLINK;\n\topmode = NL80211_IFTYPE_UNSPECIFIED;\n\t_rtl92ce_set_media_status(hw, opmode);\n\tif (rtlpci->driver_is_goingto_unload ||\n\t    ppsc->rfoff_reason > RF_CHANGE_BY_PS)\n\t\trtlpriv->cfg->ops->led_control(hw, LED_CTL_POWER_OFF);\n\tRT_SET_PS_LEVEL(ppsc, RT_RF_OFF_LEVL_HALT_NIC);\n\t_rtl92ce_poweroff_adapter(hw);\n\n\t \n\trtlpriv->phy.iqk_initialized = false;\n}\n\nvoid rtl92ce_interrupt_recognized(struct ieee80211_hw *hw,\n\t\t\t\t  struct rtl_int *intvec)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\n\tintvec->inta = rtl_read_dword(rtlpriv, ISR) & rtlpci->irq_mask[0];\n\trtl_write_dword(rtlpriv, ISR, intvec->inta);\n}\n\nvoid rtl92ce_set_beacon_related_registers(struct ieee80211_hw *hw)\n{\n\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tu16 bcn_interval, atim_window;\n\n\tbcn_interval = mac->beacon_interval;\n\tatim_window = 2;\t \n\trtl92ce_disable_interrupt(hw);\n\trtl_write_word(rtlpriv, REG_ATIMWND, atim_window);\n\trtl_write_word(rtlpriv, REG_BCN_INTERVAL, bcn_interval);\n\trtl_write_word(rtlpriv, REG_BCNTCFG, 0x660f);\n\trtl_write_byte(rtlpriv, REG_RXTSF_OFFSET_CCK, 0x18);\n\trtl_write_byte(rtlpriv, REG_RXTSF_OFFSET_OFDM, 0x18);\n\trtl_write_byte(rtlpriv, 0x606, 0x30);\n\trtl92ce_enable_interrupt(hw);\n}\n\nvoid rtl92ce_set_beacon_interval(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tu16 bcn_interval = mac->beacon_interval;\n\n\trtl_dbg(rtlpriv, COMP_BEACON, DBG_DMESG,\n\t\t\"beacon_interval:%d\\n\", bcn_interval);\n\trtl92ce_disable_interrupt(hw);\n\trtl_write_word(rtlpriv, REG_BCN_INTERVAL, bcn_interval);\n\trtl92ce_enable_interrupt(hw);\n}\n\nvoid rtl92ce_update_interrupt_mask(struct ieee80211_hw *hw,\n\t\t\t\t   u32 add_msr, u32 rm_msr)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\n\trtl_dbg(rtlpriv, COMP_INTR, DBG_LOUD, \"add_msr:%x, rm_msr:%x\\n\",\n\t\tadd_msr, rm_msr);\n\n\tif (add_msr)\n\t\trtlpci->irq_mask[0] |= add_msr;\n\tif (rm_msr)\n\t\trtlpci->irq_mask[0] &= (~rm_msr);\n\trtl92ce_disable_interrupt(hw);\n\trtl92ce_enable_interrupt(hw);\n}\n\nstatic void _rtl92ce_read_txpower_info_from_hwpg(struct ieee80211_hw *hw,\n\t\t\t\t\t\t bool autoload_fail,\n\t\t\t\t\t\t u8 *hwinfo)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));\n\tu8 rf_path, index, tempval;\n\tu16 i;\n\n\tfor (rf_path = 0; rf_path < 2; rf_path++) {\n\t\tfor (i = 0; i < 3; i++) {\n\t\t\tif (!autoload_fail &&\n\t\t\t    hwinfo[EEPROM_TXPOWERCCK + rf_path * 3 + i] != 0xff &&\n\t\t\t    hwinfo[EEPROM_TXPOWERHT40_1S + rf_path * 3 + i] != 0xff) {\n\t\t\t\trtlefuse->\n\t\t\t\t    eeprom_chnlarea_txpwr_cck[rf_path][i] =\n\t\t\t\t    hwinfo[EEPROM_TXPOWERCCK + rf_path * 3 + i];\n\t\t\t\trtlefuse->\n\t\t\t\t    eeprom_chnlarea_txpwr_ht40_1s[rf_path][i] =\n\t\t\t\t    hwinfo[EEPROM_TXPOWERHT40_1S + rf_path * 3 +\n\t\t\t\t\t   i];\n\t\t\t} else {\n\t\t\t\trtlefuse->\n\t\t\t\t    eeprom_chnlarea_txpwr_cck[rf_path][i] =\n\t\t\t\t    EEPROM_DEFAULT_TXPOWERLEVEL;\n\t\t\t\trtlefuse->\n\t\t\t\t    eeprom_chnlarea_txpwr_ht40_1s[rf_path][i] =\n\t\t\t\t    EEPROM_DEFAULT_TXPOWERLEVEL;\n\t\t\t}\n\t\t}\n\t}\n\n\tfor (i = 0; i < 3; i++) {\n\t\tif (!autoload_fail &&\n\t\t    hwinfo[EEPROM_TXPOWERHT40_2SDIFF + i] != 0xff)\n\t\t\ttempval = hwinfo[EEPROM_TXPOWERHT40_2SDIFF + i];\n\t\telse\n\t\t\ttempval = EEPROM_DEFAULT_HT40_2SDIFF;\n\t\trtlefuse->eprom_chnl_txpwr_ht40_2sdf[RF90_PATH_A][i] =\n\t\t    (tempval & 0xf);\n\t\trtlefuse->eprom_chnl_txpwr_ht40_2sdf[RF90_PATH_B][i] =\n\t\t    ((tempval & 0xf0) >> 4);\n\t}\n\n\tfor (rf_path = 0; rf_path < 2; rf_path++)\n\t\tfor (i = 0; i < 3; i++)\n\t\t\tRTPRINT(rtlpriv, FINIT, INIT_EEPROM,\n\t\t\t\t\"RF(%d) EEPROM CCK Area(%d) = 0x%x\\n\",\n\t\t\t\trf_path, i,\n\t\t\t\trtlefuse->\n\t\t\t\teeprom_chnlarea_txpwr_cck[rf_path][i]);\n\tfor (rf_path = 0; rf_path < 2; rf_path++)\n\t\tfor (i = 0; i < 3; i++)\n\t\t\tRTPRINT(rtlpriv, FINIT, INIT_EEPROM,\n\t\t\t\t\"RF(%d) EEPROM HT40 1S Area(%d) = 0x%x\\n\",\n\t\t\t\trf_path, i,\n\t\t\t\trtlefuse->\n\t\t\t\teeprom_chnlarea_txpwr_ht40_1s[rf_path][i]);\n\tfor (rf_path = 0; rf_path < 2; rf_path++)\n\t\tfor (i = 0; i < 3; i++)\n\t\t\tRTPRINT(rtlpriv, FINIT, INIT_EEPROM,\n\t\t\t\t\"RF(%d) EEPROM HT40 2S Diff Area(%d) = 0x%x\\n\",\n\t\t\t\trf_path, i,\n\t\t\t\trtlefuse->\n\t\t\t\teprom_chnl_txpwr_ht40_2sdf[rf_path][i]);\n\n\tfor (rf_path = 0; rf_path < 2; rf_path++) {\n\t\tfor (i = 0; i < 14; i++) {\n\t\t\tindex = rtl92c_get_chnl_group((u8)i);\n\n\t\t\trtlefuse->txpwrlevel_cck[rf_path][i] =\n\t\t\t    rtlefuse->eeprom_chnlarea_txpwr_cck[rf_path][index];\n\t\t\trtlefuse->txpwrlevel_ht40_1s[rf_path][i] =\n\t\t\t    rtlefuse->\n\t\t\t    eeprom_chnlarea_txpwr_ht40_1s[rf_path][index];\n\n\t\t\tif ((rtlefuse->\n\t\t\t     eeprom_chnlarea_txpwr_ht40_1s[rf_path][index] -\n\t\t\t     rtlefuse->\n\t\t\t     eprom_chnl_txpwr_ht40_2sdf[rf_path][index])\n\t\t\t    > 0) {\n\t\t\t\trtlefuse->txpwrlevel_ht40_2s[rf_path][i] =\n\t\t\t\t    rtlefuse->\n\t\t\t\t    eeprom_chnlarea_txpwr_ht40_1s[rf_path]\n\t\t\t\t    [index] -\n\t\t\t\t    rtlefuse->\n\t\t\t\t    eprom_chnl_txpwr_ht40_2sdf[rf_path]\n\t\t\t\t    [index];\n\t\t\t} else {\n\t\t\t\trtlefuse->txpwrlevel_ht40_2s[rf_path][i] = 0;\n\t\t\t}\n\t\t}\n\n\t\tfor (i = 0; i < 14; i++) {\n\t\t\tRTPRINT(rtlpriv, FINIT, INIT_TXPOWER,\n\t\t\t\t\"RF(%d)-Ch(%d) [CCK / HT40_1S / HT40_2S] = [0x%x / 0x%x / 0x%x]\\n\",\n\t\t\t\trf_path, i,\n\t\t\t\trtlefuse->txpwrlevel_cck[rf_path][i],\n\t\t\t\trtlefuse->txpwrlevel_ht40_1s[rf_path][i],\n\t\t\t\trtlefuse->txpwrlevel_ht40_2s[rf_path][i]);\n\t\t}\n\t}\n\n\tfor (i = 0; i < 3; i++) {\n\t\tif (!autoload_fail &&\n\t\t    hwinfo[EEPROM_TXPWR_GROUP + i] != 0xff &&\n\t\t    hwinfo[EEPROM_TXPWR_GROUP + 3 + i] != 0xff) {\n\t\t\trtlefuse->eeprom_pwrlimit_ht40[i] =\n\t\t\t    hwinfo[EEPROM_TXPWR_GROUP + i];\n\t\t\trtlefuse->eeprom_pwrlimit_ht20[i] =\n\t\t\t    hwinfo[EEPROM_TXPWR_GROUP + 3 + i];\n\t\t} else {\n\t\t\trtlefuse->eeprom_pwrlimit_ht40[i] = 0;\n\t\t\trtlefuse->eeprom_pwrlimit_ht20[i] = 0;\n\t\t}\n\t}\n\n\tfor (rf_path = 0; rf_path < 2; rf_path++) {\n\t\tfor (i = 0; i < 14; i++) {\n\t\t\tindex = rtl92c_get_chnl_group((u8)i);\n\n\t\t\tif (rf_path == RF90_PATH_A) {\n\t\t\t\trtlefuse->pwrgroup_ht20[rf_path][i] =\n\t\t\t\t    (rtlefuse->eeprom_pwrlimit_ht20[index]\n\t\t\t\t     & 0xf);\n\t\t\t\trtlefuse->pwrgroup_ht40[rf_path][i] =\n\t\t\t\t    (rtlefuse->eeprom_pwrlimit_ht40[index]\n\t\t\t\t     & 0xf);\n\t\t\t} else if (rf_path == RF90_PATH_B) {\n\t\t\t\trtlefuse->pwrgroup_ht20[rf_path][i] =\n\t\t\t\t    ((rtlefuse->eeprom_pwrlimit_ht20[index]\n\t\t\t\t      & 0xf0) >> 4);\n\t\t\t\trtlefuse->pwrgroup_ht40[rf_path][i] =\n\t\t\t\t    ((rtlefuse->eeprom_pwrlimit_ht40[index]\n\t\t\t\t      & 0xf0) >> 4);\n\t\t\t}\n\n\t\t\tRTPRINT(rtlpriv, FINIT, INIT_TXPOWER,\n\t\t\t\t\"RF-%d pwrgroup_ht20[%d] = 0x%x\\n\",\n\t\t\t\trf_path, i,\n\t\t\t\trtlefuse->pwrgroup_ht20[rf_path][i]);\n\t\t\tRTPRINT(rtlpriv, FINIT, INIT_TXPOWER,\n\t\t\t\t\"RF-%d pwrgroup_ht40[%d] = 0x%x\\n\",\n\t\t\t\trf_path, i,\n\t\t\t\trtlefuse->pwrgroup_ht40[rf_path][i]);\n\t\t}\n\t}\n\n\tfor (i = 0; i < 14; i++) {\n\t\tindex = rtl92c_get_chnl_group((u8)i);\n\n\t\tif (!autoload_fail &&\n\t\t    hwinfo[EEPROM_TXPOWERHT20DIFF + index] != 0xff)\n\t\t\ttempval = hwinfo[EEPROM_TXPOWERHT20DIFF + index];\n\t\telse\n\t\t\ttempval = EEPROM_DEFAULT_HT20_DIFF;\n\n\t\trtlefuse->txpwr_ht20diff[RF90_PATH_A][i] = (tempval & 0xF);\n\t\trtlefuse->txpwr_ht20diff[RF90_PATH_B][i] =\n\t\t    ((tempval >> 4) & 0xF);\n\n\t\tif (rtlefuse->txpwr_ht20diff[RF90_PATH_A][i] & BIT(3))\n\t\t\trtlefuse->txpwr_ht20diff[RF90_PATH_A][i] |= 0xF0;\n\n\t\tif (rtlefuse->txpwr_ht20diff[RF90_PATH_B][i] & BIT(3))\n\t\t\trtlefuse->txpwr_ht20diff[RF90_PATH_B][i] |= 0xF0;\n\n\t\tindex = rtl92c_get_chnl_group((u8)i);\n\n\t\tif (!autoload_fail &&\n\t\t    hwinfo[EEPROM_TXPOWER_OFDMDIFF + index] != 0xff)\n\t\t\ttempval = hwinfo[EEPROM_TXPOWER_OFDMDIFF + index];\n\t\telse\n\t\t\ttempval = EEPROM_DEFAULT_LEGACYHTTXPOWERDIFF;\n\n\t\trtlefuse->txpwr_legacyhtdiff[RF90_PATH_A][i] = (tempval & 0xF);\n\t\trtlefuse->txpwr_legacyhtdiff[RF90_PATH_B][i] =\n\t\t    ((tempval >> 4) & 0xF);\n\t}\n\n\trtlefuse->legacy_ht_txpowerdiff =\n\t    rtlefuse->txpwr_legacyhtdiff[RF90_PATH_A][7];\n\n\tfor (i = 0; i < 14; i++)\n\t\tRTPRINT(rtlpriv, FINIT, INIT_TXPOWER,\n\t\t\t\"RF-A Ht20 to HT40 Diff[%d] = 0x%x\\n\",\n\t\t\ti, rtlefuse->txpwr_ht20diff[RF90_PATH_A][i]);\n\tfor (i = 0; i < 14; i++)\n\t\tRTPRINT(rtlpriv, FINIT, INIT_TXPOWER,\n\t\t\t\"RF-A Legacy to Ht40 Diff[%d] = 0x%x\\n\",\n\t\t\ti, rtlefuse->txpwr_legacyhtdiff[RF90_PATH_A][i]);\n\tfor (i = 0; i < 14; i++)\n\t\tRTPRINT(rtlpriv, FINIT, INIT_TXPOWER,\n\t\t\t\"RF-B Ht20 to HT40 Diff[%d] = 0x%x\\n\",\n\t\t\ti, rtlefuse->txpwr_ht20diff[RF90_PATH_B][i]);\n\tfor (i = 0; i < 14; i++)\n\t\tRTPRINT(rtlpriv, FINIT, INIT_TXPOWER,\n\t\t\t\"RF-B Legacy to HT40 Diff[%d] = 0x%x\\n\",\n\t\t\ti, rtlefuse->txpwr_legacyhtdiff[RF90_PATH_B][i]);\n\n\tif (!autoload_fail && hwinfo[RF_OPTION1] != 0xff)\n\t\trtlefuse->eeprom_regulatory = (hwinfo[RF_OPTION1] & 0x7);\n\telse\n\t\trtlefuse->eeprom_regulatory = 0;\n\tRTPRINT(rtlpriv, FINIT, INIT_TXPOWER,\n\t\t\"eeprom_regulatory = 0x%x\\n\", rtlefuse->eeprom_regulatory);\n\n\tif (!autoload_fail &&\n\t    hwinfo[EEPROM_TSSI_A] != 0xff &&\n\t    hwinfo[EEPROM_TSSI_B] != 0xff) {\n\t\trtlefuse->eeprom_tssi[RF90_PATH_A] = hwinfo[EEPROM_TSSI_A];\n\t\trtlefuse->eeprom_tssi[RF90_PATH_B] = hwinfo[EEPROM_TSSI_B];\n\t} else {\n\t\trtlefuse->eeprom_tssi[RF90_PATH_A] = EEPROM_DEFAULT_TSSI;\n\t\trtlefuse->eeprom_tssi[RF90_PATH_B] = EEPROM_DEFAULT_TSSI;\n\t}\n\tRTPRINT(rtlpriv, FINIT, INIT_TXPOWER, \"TSSI_A = 0x%x, TSSI_B = 0x%x\\n\",\n\t\trtlefuse->eeprom_tssi[RF90_PATH_A],\n\t\trtlefuse->eeprom_tssi[RF90_PATH_B]);\n\n\tif (!autoload_fail && hwinfo[EEPROM_THERMAL_METER] != 0xff)\n\t\ttempval = hwinfo[EEPROM_THERMAL_METER];\n\telse\n\t\ttempval = EEPROM_DEFAULT_THERMALMETER;\n\trtlefuse->eeprom_thermalmeter = (tempval & 0x1f);\n\n\tif (rtlefuse->eeprom_thermalmeter == 0x1f || autoload_fail)\n\t\trtlefuse->apk_thermalmeterignore = true;\n\n\trtlefuse->thermalmeter[0] = rtlefuse->eeprom_thermalmeter;\n\tRTPRINT(rtlpriv, FINIT, INIT_TXPOWER,\n\t\t\"thermalmeter = 0x%x\\n\", rtlefuse->eeprom_thermalmeter);\n}\n\nstatic void _rtl92ce_read_adapter_info(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tint params[] = {RTL8190_EEPROM_ID, EEPROM_VID, EEPROM_DID,\n\t\t\tEEPROM_SVID, EEPROM_SMID, EEPROM_MAC_ADDR,\n\t\t\tEEPROM_CHANNELPLAN, EEPROM_VERSION, EEPROM_CUSTOMER_ID,\n\t\t\tCOUNTRY_CODE_WORLD_WIDE_13};\n\tu8 *hwinfo;\n\n\thwinfo = kzalloc(HWSET_MAX_SIZE, GFP_KERNEL);\n\tif (!hwinfo)\n\t\treturn;\n\n\tif (rtl_get_hwinfo(hw, rtlpriv, HWSET_MAX_SIZE, hwinfo, params))\n\t\tgoto exit;\n\n\t_rtl92ce_read_txpower_info_from_hwpg(hw,\n\t\t\t\t\t     rtlefuse->autoload_failflag,\n\t\t\t\t\t     hwinfo);\n\n\trtl8192ce_read_bt_coexist_info_from_hwpg(hw,\n\t\t\t\t\t\t rtlefuse->autoload_failflag,\n\t\t\t\t\t\t hwinfo);\n\tif (rtlhal->oem_id == RT_CID_DEFAULT) {\n\t\tswitch (rtlefuse->eeprom_oemid) {\n\t\tcase EEPROM_CID_DEFAULT:\n\t\t\tif (rtlefuse->eeprom_did == 0x8176) {\n\t\t\t\tif ((rtlefuse->eeprom_svid == 0x103C &&\n\t\t\t\t     rtlefuse->eeprom_smid == 0x1629))\n\t\t\t\t\trtlhal->oem_id = RT_CID_819X_HP;\n\t\t\t\telse\n\t\t\t\t\trtlhal->oem_id = RT_CID_DEFAULT;\n\t\t\t} else {\n\t\t\t\trtlhal->oem_id = RT_CID_DEFAULT;\n\t\t\t}\n\t\t\tbreak;\n\t\tcase EEPROM_CID_TOSHIBA:\n\t\t\trtlhal->oem_id = RT_CID_TOSHIBA;\n\t\t\tbreak;\n\t\tcase EEPROM_CID_QMI:\n\t\t\trtlhal->oem_id = RT_CID_819X_QMI;\n\t\t\tbreak;\n\t\tcase EEPROM_CID_WHQL:\n\t\tdefault:\n\t\t\trtlhal->oem_id = RT_CID_DEFAULT;\n\t\t\tbreak;\n\t\t}\n\t}\nexit:\n\tkfree(hwinfo);\n}\n\nstatic void _rtl92ce_hal_customized_behavior(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\n\tswitch (rtlhal->oem_id) {\n\tcase RT_CID_819X_HP:\n\t\trtlpriv->ledctl.led_opendrain = true;\n\t\tbreak;\n\tcase RT_CID_819X_LENOVO:\n\tcase RT_CID_DEFAULT:\n\tcase RT_CID_TOSHIBA:\n\tcase RT_CID_CCX:\n\tcase RT_CID_819X_ACER:\n\tcase RT_CID_WHQL:\n\tdefault:\n\t\tbreak;\n\t}\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_DMESG,\n\t\t\"RT Customized ID: 0x%02X\\n\", rtlhal->oem_id);\n}\n\nvoid rtl92ce_read_eeprom_info(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tu8 tmp_u1b;\n\n\trtlhal->version = _rtl92ce_read_chip_version(hw);\n\tif (get_rf_type(rtlphy) == RF_1T1R)\n\t\trtlpriv->dm.rfpath_rxenable[0] = true;\n\telse\n\t\trtlpriv->dm.rfpath_rxenable[0] =\n\t\t    rtlpriv->dm.rfpath_rxenable[1] = true;\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD, \"VersionID = 0x%4x\\n\",\n\t\trtlhal->version);\n\ttmp_u1b = rtl_read_byte(rtlpriv, REG_9346CR);\n\tif (tmp_u1b & BIT(4)) {\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_DMESG, \"Boot from EEPROM\\n\");\n\t\trtlefuse->epromtype = EEPROM_93C46;\n\t} else {\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_DMESG, \"Boot from EFUSE\\n\");\n\t\trtlefuse->epromtype = EEPROM_BOOT_EFUSE;\n\t}\n\tif (tmp_u1b & BIT(5)) {\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD, \"Autoload OK\\n\");\n\t\trtlefuse->autoload_failflag = false;\n\t\t_rtl92ce_read_adapter_info(hw);\n\t} else {\n\t\tpr_err(\"Autoload ERR!!\\n\");\n\t}\n\t_rtl92ce_hal_customized_behavior(hw);\n}\n\nstatic void rtl92ce_update_hal_rate_table(struct ieee80211_hw *hw,\n\t\tstruct ieee80211_sta *sta)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tu32 ratr_value;\n\tu8 ratr_index = 0;\n\tu8 nmode = mac->ht_enable;\n\tu16 shortgi_rate;\n\tu32 tmp_ratr_value;\n\tu8 curtxbw_40mhz = mac->bw_40;\n\tu8 curshortgi_40mhz = (sta->deflink.ht_cap.cap & IEEE80211_HT_CAP_SGI_40) ?\n\t\t\t       1 : 0;\n\tu8 curshortgi_20mhz = (sta->deflink.ht_cap.cap & IEEE80211_HT_CAP_SGI_20) ?\n\t\t\t       1 : 0;\n\tenum wireless_mode wirelessmode = mac->mode;\n\tu32 ratr_mask;\n\n\tif (rtlhal->current_bandtype == BAND_ON_5G)\n\t\tratr_value = sta->deflink.supp_rates[1] << 4;\n\telse\n\t\tratr_value = sta->deflink.supp_rates[0];\n\tif (mac->opmode == NL80211_IFTYPE_ADHOC)\n\t\tratr_value = 0xfff;\n\n\tratr_value |= (sta->deflink.ht_cap.mcs.rx_mask[1] << 20 |\n\t\t\tsta->deflink.ht_cap.mcs.rx_mask[0] << 12);\n\tswitch (wirelessmode) {\n\tcase WIRELESS_MODE_B:\n\t\tif (ratr_value & 0x0000000c)\n\t\t\tratr_value &= 0x0000000d;\n\t\telse\n\t\t\tratr_value &= 0x0000000f;\n\t\tbreak;\n\tcase WIRELESS_MODE_G:\n\t\tratr_value &= 0x00000FF5;\n\t\tbreak;\n\tcase WIRELESS_MODE_N_24G:\n\tcase WIRELESS_MODE_N_5G:\n\t\tnmode = 1;\n\t\tif (get_rf_type(rtlphy) == RF_1T2R ||\n\t\t    get_rf_type(rtlphy) == RF_1T1R)\n\t\t\tratr_mask = 0x000ff005;\n\t\telse\n\t\t\tratr_mask = 0x0f0ff005;\n\n\t\tratr_value &= ratr_mask;\n\t\tbreak;\n\tdefault:\n\t\tif (rtlphy->rf_type == RF_1T2R)\n\t\t\tratr_value &= 0x000ff0ff;\n\t\telse\n\t\t\tratr_value &= 0x0f0ff0ff;\n\n\t\tbreak;\n\t}\n\n\tif ((rtlpriv->btcoexist.bt_coexistence) &&\n\t    (rtlpriv->btcoexist.bt_coexist_type == BT_CSR_BC4) &&\n\t    (rtlpriv->btcoexist.bt_cur_state) &&\n\t    (rtlpriv->btcoexist.bt_ant_isolation) &&\n\t    ((rtlpriv->btcoexist.bt_service == BT_SCO) ||\n\t    (rtlpriv->btcoexist.bt_service == BT_BUSY)))\n\t\tratr_value &= 0x0fffcfc0;\n\telse\n\t\tratr_value &= 0x0FFFFFFF;\n\n\tif (nmode && ((curtxbw_40mhz &&\n\t\t\t curshortgi_40mhz) || (!curtxbw_40mhz &&\n\t\t\t\t\t       curshortgi_20mhz))) {\n\n\t\tratr_value |= 0x10000000;\n\t\ttmp_ratr_value = (ratr_value >> 12);\n\n\t\tfor (shortgi_rate = 15; shortgi_rate > 0; shortgi_rate--) {\n\t\t\tif ((1 << shortgi_rate) & tmp_ratr_value)\n\t\t\t\tbreak;\n\t\t}\n\n\t\tshortgi_rate = (shortgi_rate << 12) | (shortgi_rate << 8) |\n\t\t    (shortgi_rate << 4) | (shortgi_rate);\n\t}\n\n\trtl_write_dword(rtlpriv, REG_ARFR0 + ratr_index * 4, ratr_value);\n\n\trtl_dbg(rtlpriv, COMP_RATR, DBG_DMESG, \"%x\\n\",\n\t\trtl_read_dword(rtlpriv, REG_ARFR0));\n}\n\nstatic void rtl92ce_update_hal_rate_mask(struct ieee80211_hw *hw,\n\t\tstruct ieee80211_sta *sta, u8 rssi_level, bool update_bw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tstruct rtl_sta_info *sta_entry = NULL;\n\tu32 ratr_bitmap;\n\tu8 ratr_index;\n\tu8 curtxbw_40mhz = (sta->deflink.ht_cap.cap &\n\t\t\t    IEEE80211_HT_CAP_SUP_WIDTH_20_40) ? 1 : 0;\n\tu8 curshortgi_40mhz = (sta->deflink.ht_cap.cap &\n\t\t\t       IEEE80211_HT_CAP_SGI_40) ?  1 : 0;\n\tu8 curshortgi_20mhz = (sta->deflink.ht_cap.cap & IEEE80211_HT_CAP_SGI_20) ?\n\t\t\t\t1 : 0;\n\tenum wireless_mode wirelessmode = 0;\n\tbool shortgi = false;\n\tu8 rate_mask[5];\n\tu8 macid = 0;\n\n\tsta_entry = (struct rtl_sta_info *) sta->drv_priv;\n\twirelessmode = sta_entry->wireless_mode;\n\tif (mac->opmode == NL80211_IFTYPE_STATION ||\n\t    mac->opmode == NL80211_IFTYPE_MESH_POINT)\n\t\tcurtxbw_40mhz = mac->bw_40;\n\telse if (mac->opmode == NL80211_IFTYPE_AP ||\n\t\tmac->opmode == NL80211_IFTYPE_ADHOC)\n\t\tmacid = sta->aid + 1;\n\n\tif (rtlhal->current_bandtype == BAND_ON_5G)\n\t\tratr_bitmap = sta->deflink.supp_rates[1] << 4;\n\telse\n\t\tratr_bitmap = sta->deflink.supp_rates[0];\n\tif (mac->opmode == NL80211_IFTYPE_ADHOC)\n\t\tratr_bitmap = 0xfff;\n\tratr_bitmap |= (sta->deflink.ht_cap.mcs.rx_mask[1] << 20 |\n\t\t\tsta->deflink.ht_cap.mcs.rx_mask[0] << 12);\n\tswitch (wirelessmode) {\n\tcase WIRELESS_MODE_B:\n\t\tratr_index = RATR_INX_WIRELESS_B;\n\t\tif (ratr_bitmap & 0x0000000c)\n\t\t\tratr_bitmap &= 0x0000000d;\n\t\telse\n\t\t\tratr_bitmap &= 0x0000000f;\n\t\tbreak;\n\tcase WIRELESS_MODE_G:\n\t\tratr_index = RATR_INX_WIRELESS_GB;\n\n\t\tif (rssi_level == 1)\n\t\t\tratr_bitmap &= 0x00000f00;\n\t\telse if (rssi_level == 2)\n\t\t\tratr_bitmap &= 0x00000ff0;\n\t\telse\n\t\t\tratr_bitmap &= 0x00000ff5;\n\t\tbreak;\n\tcase WIRELESS_MODE_A:\n\t\tratr_index = RATR_INX_WIRELESS_A;\n\t\tratr_bitmap &= 0x00000ff0;\n\t\tbreak;\n\tcase WIRELESS_MODE_N_24G:\n\tcase WIRELESS_MODE_N_5G:\n\t\tratr_index = RATR_INX_WIRELESS_NGB;\n\n\t\tif (rtlphy->rf_type == RF_1T2R ||\n\t\t    rtlphy->rf_type == RF_1T1R) {\n\t\t\tif (curtxbw_40mhz) {\n\t\t\t\tif (rssi_level == 1)\n\t\t\t\t\tratr_bitmap &= 0x000f0000;\n\t\t\t\telse if (rssi_level == 2)\n\t\t\t\t\tratr_bitmap &= 0x000ff000;\n\t\t\t\telse\n\t\t\t\t\tratr_bitmap &= 0x000ff015;\n\t\t\t} else {\n\t\t\t\tif (rssi_level == 1)\n\t\t\t\t\tratr_bitmap &= 0x000f0000;\n\t\t\t\telse if (rssi_level == 2)\n\t\t\t\t\tratr_bitmap &= 0x000ff000;\n\t\t\t\telse\n\t\t\t\t\tratr_bitmap &= 0x000ff005;\n\t\t\t}\n\t\t} else {\n\t\t\tif (curtxbw_40mhz) {\n\t\t\t\tif (rssi_level == 1)\n\t\t\t\t\tratr_bitmap &= 0x0f0f0000;\n\t\t\t\telse if (rssi_level == 2)\n\t\t\t\t\tratr_bitmap &= 0x0f0ff000;\n\t\t\t\telse\n\t\t\t\t\tratr_bitmap &= 0x0f0ff015;\n\t\t\t} else {\n\t\t\t\tif (rssi_level == 1)\n\t\t\t\t\tratr_bitmap &= 0x0f0f0000;\n\t\t\t\telse if (rssi_level == 2)\n\t\t\t\t\tratr_bitmap &= 0x0f0ff000;\n\t\t\t\telse\n\t\t\t\t\tratr_bitmap &= 0x0f0ff005;\n\t\t\t}\n\t\t}\n\n\t\tif ((curtxbw_40mhz && curshortgi_40mhz) ||\n\t\t    (!curtxbw_40mhz && curshortgi_20mhz)) {\n\n\t\t\tif (macid == 0)\n\t\t\t\tshortgi = true;\n\t\t\telse if (macid == 1)\n\t\t\t\tshortgi = false;\n\t\t}\n\t\tbreak;\n\tdefault:\n\t\tratr_index = RATR_INX_WIRELESS_NGB;\n\n\t\tif (rtlphy->rf_type == RF_1T2R)\n\t\t\tratr_bitmap &= 0x000ff0ff;\n\t\telse\n\t\t\tratr_bitmap &= 0x0f0ff0ff;\n\t\tbreak;\n\t}\n\tsta_entry->ratr_index = ratr_index;\n\n\trtl_dbg(rtlpriv, COMP_RATR, DBG_DMESG,\n\t\t\"ratr_bitmap :%x\\n\", ratr_bitmap);\n\t*(u32 *)&rate_mask = (ratr_bitmap & 0x0fffffff) |\n\t\t\t\t     (ratr_index << 28);\n\trate_mask[4] = macid | (shortgi ? 0x20 : 0x00) | 0x80;\n\trtl_dbg(rtlpriv, COMP_RATR, DBG_DMESG,\n\t\t\"Rate_index:%x, ratr_val:%x, %5phC\\n\",\n\t\tratr_index, ratr_bitmap, rate_mask);\n\trtl92c_fill_h2c_cmd(hw, H2C_RA_MASK, 5, rate_mask);\n}\n\nvoid rtl92ce_update_hal_rate_tbl(struct ieee80211_hw *hw,\n\t\tstruct ieee80211_sta *sta, u8 rssi_level, bool update_bw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\tif (rtlpriv->dm.useramask)\n\t\trtl92ce_update_hal_rate_mask(hw, sta, rssi_level, update_bw);\n\telse\n\t\trtl92ce_update_hal_rate_table(hw, sta);\n}\n\nvoid rtl92ce_update_channel_access_setting(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tu16 sifs_timer;\n\n\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_SLOT_TIME,\n\t\t\t\t      &mac->slot_time);\n\tif (!mac->ht_enable)\n\t\tsifs_timer = 0x0a0a;\n\telse\n\t\tsifs_timer = 0x1010;\n\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_SIFS, (u8 *)&sifs_timer);\n}\n\nbool rtl92ce_gpio_radio_on_off_checking(struct ieee80211_hw *hw, u8 *valid)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\tenum rf_pwrstate e_rfpowerstate_toset;\n\tu8 u1tmp;\n\tbool actuallyset = false;\n\tunsigned long flag;\n\n\tif (rtlpci->being_init_adapter)\n\t\treturn false;\n\n\tif (ppsc->swrf_processing)\n\t\treturn false;\n\n\tspin_lock_irqsave(&rtlpriv->locks.rf_ps_lock, flag);\n\tif (ppsc->rfchange_inprogress) {\n\t\tspin_unlock_irqrestore(&rtlpriv->locks.rf_ps_lock, flag);\n\t\treturn false;\n\t} else {\n\t\tppsc->rfchange_inprogress = true;\n\t\tspin_unlock_irqrestore(&rtlpriv->locks.rf_ps_lock, flag);\n\t}\n\n\trtl_write_byte(rtlpriv, REG_MAC_PINMUX_CFG, rtl_read_byte(rtlpriv,\n\t\t       REG_MAC_PINMUX_CFG)&~(BIT(3)));\n\n\tu1tmp = rtl_read_byte(rtlpriv, REG_GPIO_IO_SEL);\n\te_rfpowerstate_toset = (u1tmp & BIT(3)) ? ERFON : ERFOFF;\n\n\tif ((ppsc->hwradiooff) && (e_rfpowerstate_toset == ERFON)) {\n\t\trtl_dbg(rtlpriv, COMP_RF, DBG_DMESG,\n\t\t\t\"GPIOChangeRF  - HW Radio ON, RF ON\\n\");\n\n\t\te_rfpowerstate_toset = ERFON;\n\t\tppsc->hwradiooff = false;\n\t\tactuallyset = true;\n\t} else if (!ppsc->hwradiooff && (e_rfpowerstate_toset == ERFOFF)) {\n\t\trtl_dbg(rtlpriv, COMP_RF, DBG_DMESG,\n\t\t\t\"GPIOChangeRF  - HW Radio OFF, RF OFF\\n\");\n\n\t\te_rfpowerstate_toset = ERFOFF;\n\t\tppsc->hwradiooff = true;\n\t\tactuallyset = true;\n\t}\n\n\tif (actuallyset) {\n\t\tspin_lock_irqsave(&rtlpriv->locks.rf_ps_lock, flag);\n\t\tppsc->rfchange_inprogress = false;\n\t\tspin_unlock_irqrestore(&rtlpriv->locks.rf_ps_lock, flag);\n\t} else {\n\t\tif (ppsc->reg_rfps_level & RT_RF_OFF_LEVL_HALT_NIC)\n\t\t\tRT_SET_PS_LEVEL(ppsc, RT_RF_OFF_LEVL_HALT_NIC);\n\n\t\tspin_lock_irqsave(&rtlpriv->locks.rf_ps_lock, flag);\n\t\tppsc->rfchange_inprogress = false;\n\t\tspin_unlock_irqrestore(&rtlpriv->locks.rf_ps_lock, flag);\n\t}\n\n\t*valid = 1;\n\treturn !ppsc->hwradiooff;\n\n}\n\nvoid rtl92ce_set_key(struct ieee80211_hw *hw, u32 key_index,\n\t\t     u8 *p_macaddr, bool is_group, u8 enc_algo,\n\t\t     bool is_wepkey, bool clear_all)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));\n\tu8 *macaddr = p_macaddr;\n\tu32 entry_id = 0;\n\tbool is_pairwise = false;\n\n\tstatic u8 cam_const_addr[4][6] = {\n\t\t{0x00, 0x00, 0x00, 0x00, 0x00, 0x00},\n\t\t{0x00, 0x00, 0x00, 0x00, 0x00, 0x01},\n\t\t{0x00, 0x00, 0x00, 0x00, 0x00, 0x02},\n\t\t{0x00, 0x00, 0x00, 0x00, 0x00, 0x03}\n\t};\n\tstatic u8 cam_const_broad[] = {\n\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff\n\t};\n\n\tif (clear_all) {\n\t\tu8 idx = 0;\n\t\tu8 cam_offset = 0;\n\t\tu8 clear_number = 5;\n\n\t\trtl_dbg(rtlpriv, COMP_SEC, DBG_DMESG, \"clear_all\\n\");\n\n\t\tfor (idx = 0; idx < clear_number; idx++) {\n\t\t\trtl_cam_mark_invalid(hw, cam_offset + idx);\n\t\t\trtl_cam_empty_entry(hw, cam_offset + idx);\n\n\t\t\tif (idx < 5) {\n\t\t\t\tmemset(rtlpriv->sec.key_buf[idx], 0,\n\t\t\t\t       MAX_KEY_LEN);\n\t\t\t\trtlpriv->sec.key_len[idx] = 0;\n\t\t\t}\n\t\t}\n\n\t} else {\n\t\tswitch (enc_algo) {\n\t\tcase WEP40_ENCRYPTION:\n\t\t\tenc_algo = CAM_WEP40;\n\t\t\tbreak;\n\t\tcase WEP104_ENCRYPTION:\n\t\t\tenc_algo = CAM_WEP104;\n\t\t\tbreak;\n\t\tcase TKIP_ENCRYPTION:\n\t\t\tenc_algo = CAM_TKIP;\n\t\t\tbreak;\n\t\tcase AESCCMP_ENCRYPTION:\n\t\t\tenc_algo = CAM_AES;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tpr_err(\"switch case %#x not processed\\n\",\n\t\t\t       enc_algo);\n\t\t\tenc_algo = CAM_TKIP;\n\t\t\tbreak;\n\t\t}\n\n\t\tif (is_wepkey || rtlpriv->sec.use_defaultkey) {\n\t\t\tmacaddr = cam_const_addr[key_index];\n\t\t\tentry_id = key_index;\n\t\t} else {\n\t\t\tif (is_group) {\n\t\t\t\tmacaddr = cam_const_broad;\n\t\t\t\tentry_id = key_index;\n\t\t\t} else {\n\t\t\t\tif (mac->opmode == NL80211_IFTYPE_AP ||\n\t\t\t\t    mac->opmode == NL80211_IFTYPE_MESH_POINT) {\n\t\t\t\t\tentry_id = rtl_cam_get_free_entry(hw,\n\t\t\t\t\t\t\t\t p_macaddr);\n\t\t\t\t\tif (entry_id >=  TOTAL_CAM_ENTRY) {\n\t\t\t\t\t\tpr_err(\"Can not find free hw security cam entry\\n\");\n\t\t\t\t\t\treturn;\n\t\t\t\t\t}\n\t\t\t\t} else {\n\t\t\t\t\tentry_id = CAM_PAIRWISE_KEY_POSITION;\n\t\t\t\t}\n\n\t\t\t\tkey_index = PAIRWISE_KEYIDX;\n\t\t\t\tis_pairwise = true;\n\t\t\t}\n\t\t}\n\n\t\tif (rtlpriv->sec.key_len[key_index] == 0) {\n\t\t\trtl_dbg(rtlpriv, COMP_SEC, DBG_DMESG,\n\t\t\t\t\"delete one entry, entry_id is %d\\n\",\n\t\t\t\t entry_id);\n\t\t\tif (mac->opmode == NL80211_IFTYPE_AP ||\n\t\t\t    mac->opmode == NL80211_IFTYPE_MESH_POINT)\n\t\t\t\trtl_cam_del_entry(hw, p_macaddr);\n\t\t\trtl_cam_delete_one_entry(hw, p_macaddr, entry_id);\n\t\t} else {\n\t\t\trtl_dbg(rtlpriv, COMP_SEC, DBG_LOUD,\n\t\t\t\t\"The insert KEY length is %d\\n\",\n\t\t\t\trtlpriv->sec.key_len[PAIRWISE_KEYIDX]);\n\t\t\trtl_dbg(rtlpriv, COMP_SEC, DBG_LOUD,\n\t\t\t\t\"The insert KEY is %x %x\\n\",\n\t\t\t\trtlpriv->sec.key_buf[0][0],\n\t\t\t\trtlpriv->sec.key_buf[0][1]);\n\n\t\t\trtl_dbg(rtlpriv, COMP_SEC, DBG_DMESG,\n\t\t\t\t\"add one entry\\n\");\n\t\t\tif (is_pairwise) {\n\t\t\t\tRT_PRINT_DATA(rtlpriv, COMP_SEC, DBG_LOUD,\n\t\t\t\t\t      \"Pairwise Key content\",\n\t\t\t\t\t      rtlpriv->sec.pairwise_key,\n\t\t\t\t\t      rtlpriv->sec.\n\t\t\t\t\t      key_len[PAIRWISE_KEYIDX]);\n\n\t\t\t\trtl_dbg(rtlpriv, COMP_SEC, DBG_DMESG,\n\t\t\t\t\t\"set Pairwise key\\n\");\n\n\t\t\t\trtl_cam_add_one_entry(hw, macaddr, key_index,\n\t\t\t\t\t\t      entry_id, enc_algo,\n\t\t\t\t\t\t      CAM_CONFIG_NO_USEDK,\n\t\t\t\t\t\t      rtlpriv->sec.\n\t\t\t\t\t\t      key_buf[key_index]);\n\t\t\t} else {\n\t\t\t\trtl_dbg(rtlpriv, COMP_SEC, DBG_DMESG,\n\t\t\t\t\t\"set group key\\n\");\n\n\t\t\t\tif (mac->opmode == NL80211_IFTYPE_ADHOC) {\n\t\t\t\t\trtl_cam_add_one_entry(hw,\n\t\t\t\t\t\trtlefuse->dev_addr,\n\t\t\t\t\t\tPAIRWISE_KEYIDX,\n\t\t\t\t\t\tCAM_PAIRWISE_KEY_POSITION,\n\t\t\t\t\t\tenc_algo,\n\t\t\t\t\t\tCAM_CONFIG_NO_USEDK,\n\t\t\t\t\t\trtlpriv->sec.key_buf\n\t\t\t\t\t\t[entry_id]);\n\t\t\t\t}\n\n\t\t\t\trtl_cam_add_one_entry(hw, macaddr, key_index,\n\t\t\t\t\t\tentry_id, enc_algo,\n\t\t\t\t\t\tCAM_CONFIG_NO_USEDK,\n\t\t\t\t\t\trtlpriv->sec.key_buf[entry_id]);\n\t\t\t}\n\n\t\t}\n\t}\n}\n\nstatic void rtl8192ce_bt_var_init(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\trtlpriv->btcoexist.bt_coexistence =\n\t\t\trtlpriv->btcoexist.eeprom_bt_coexist;\n\trtlpriv->btcoexist.bt_ant_num =\n\t\t\trtlpriv->btcoexist.eeprom_bt_ant_num;\n\trtlpriv->btcoexist.bt_coexist_type =\n\t\t\trtlpriv->btcoexist.eeprom_bt_type;\n\n\tif (rtlpriv->btcoexist.reg_bt_iso == 2)\n\t\trtlpriv->btcoexist.bt_ant_isolation =\n\t\t\trtlpriv->btcoexist.eeprom_bt_ant_isol;\n\telse\n\t\trtlpriv->btcoexist.bt_ant_isolation =\n\t\t\trtlpriv->btcoexist.reg_bt_iso;\n\n\trtlpriv->btcoexist.bt_radio_shared_type =\n\t\t\trtlpriv->btcoexist.eeprom_bt_radio_shared;\n\n\tif (rtlpriv->btcoexist.bt_coexistence) {\n\t\tif (rtlpriv->btcoexist.reg_bt_sco == 1)\n\t\t\trtlpriv->btcoexist.bt_service = BT_OTHER_ACTION;\n\t\telse if (rtlpriv->btcoexist.reg_bt_sco == 2)\n\t\t\trtlpriv->btcoexist.bt_service = BT_SCO;\n\t\telse if (rtlpriv->btcoexist.reg_bt_sco == 4)\n\t\t\trtlpriv->btcoexist.bt_service = BT_BUSY;\n\t\telse if (rtlpriv->btcoexist.reg_bt_sco == 5)\n\t\t\trtlpriv->btcoexist.bt_service = BT_OTHERBUSY;\n\t\telse\n\t\t\trtlpriv->btcoexist.bt_service = BT_IDLE;\n\n\t\trtlpriv->btcoexist.bt_edca_ul = 0;\n\t\trtlpriv->btcoexist.bt_edca_dl = 0;\n\t\trtlpriv->btcoexist.bt_rssi_state = 0xff;\n\t}\n}\n\nvoid rtl8192ce_read_bt_coexist_info_from_hwpg(struct ieee80211_hw *hw,\n\t\t\t\t\t      bool auto_load_fail, u8 *hwinfo)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu8 val;\n\n\tif (!auto_load_fail) {\n\t\trtlpriv->btcoexist.eeprom_bt_coexist =\n\t\t\t\t\t((hwinfo[RF_OPTION1] & 0xe0) >> 5);\n\t\tval = hwinfo[RF_OPTION4];\n\t\trtlpriv->btcoexist.eeprom_bt_type = ((val & 0xe) >> 1);\n\t\trtlpriv->btcoexist.eeprom_bt_ant_num = (val & 0x1);\n\t\trtlpriv->btcoexist.eeprom_bt_ant_isol = ((val & 0x10) >> 4);\n\t\trtlpriv->btcoexist.eeprom_bt_radio_shared =\n\t\t\t\t\t\t\t ((val & 0x20) >> 5);\n\t} else {\n\t\trtlpriv->btcoexist.eeprom_bt_coexist = 0;\n\t\trtlpriv->btcoexist.eeprom_bt_type = BT_2WIRE;\n\t\trtlpriv->btcoexist.eeprom_bt_ant_num = ANT_X2;\n\t\trtlpriv->btcoexist.eeprom_bt_ant_isol = 0;\n\t\trtlpriv->btcoexist.eeprom_bt_radio_shared = BT_RADIO_SHARED;\n\t}\n\n\trtl8192ce_bt_var_init(hw);\n}\n\nvoid rtl8192ce_bt_reg_init(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\t \n\trtlpriv->btcoexist.reg_bt_iso = 2;\n\t \n\trtlpriv->btcoexist.reg_bt_sco = 3;\n\t \n\trtlpriv->btcoexist.reg_bt_sco = 0;\n}\n\nvoid rtl8192ce_bt_hw_init(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\n\tu8 u1_tmp;\n\n\tif (rtlpriv->btcoexist.bt_coexistence &&\n\t    ((rtlpriv->btcoexist.bt_coexist_type == BT_CSR_BC4) ||\n\t      rtlpriv->btcoexist.bt_coexist_type == BT_CSR_BC8)) {\n\n\t\tif (rtlpriv->btcoexist.bt_ant_isolation)\n\t\t\trtl_write_byte(rtlpriv, REG_GPIO_MUXCFG, 0xa0);\n\n\t\tu1_tmp = rtl_read_byte(rtlpriv, 0x4fd) & BIT(0);\n\t\tu1_tmp = u1_tmp |\n\t\t\t ((rtlpriv->btcoexist.bt_ant_isolation == 1) ?\n\t\t\t 0 : BIT(1)) |\n\t\t\t ((rtlpriv->btcoexist.bt_service == BT_SCO) ?\n\t\t\t 0 : BIT(2));\n\t\trtl_write_byte(rtlpriv, 0x4fd, u1_tmp);\n\n\t\trtl_write_dword(rtlpriv, REG_BT_COEX_TABLE+4, 0xaaaa9aaa);\n\t\trtl_write_dword(rtlpriv, REG_BT_COEX_TABLE+8, 0xffbd0040);\n\t\trtl_write_dword(rtlpriv, REG_BT_COEX_TABLE+0xc, 0x40000010);\n\n\t\t \n\t\tif (rtlphy->rf_type == RF_1T1R) {\n\t\t\tu1_tmp = rtl_read_byte(rtlpriv, ROFDM0_TRXPATHENABLE);\n\t\t\tu1_tmp &= ~(BIT(1));\n\t\t\trtl_write_byte(rtlpriv, ROFDM0_TRXPATHENABLE, u1_tmp);\n\n\t\t\tu1_tmp = rtl_read_byte(rtlpriv, ROFDM1_TRXPATHENABLE);\n\t\t\tu1_tmp &= ~(BIT(1));\n\t\t\trtl_write_byte(rtlpriv, ROFDM1_TRXPATHENABLE, u1_tmp);\n\t\t}\n\t}\n}\n\nvoid rtl92ce_suspend(struct ieee80211_hw *hw)\n{\n}\n\nvoid rtl92ce_resume(struct ieee80211_hw *hw)\n{\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}