/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [16:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire [14:0] celloutsig_0_5z;
  reg [8:0] celloutsig_0_68z;
  reg [2:0] celloutsig_0_69z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_18z;
  reg [5:0] celloutsig_1_19z;
  wire [24:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [17:0] celloutsig_1_4z;
  reg [10:0] celloutsig_1_6z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = { in_data[131:122], celloutsig_1_3z, celloutsig_1_0z } + { in_data[108:98], celloutsig_1_3z };
  assign celloutsig_0_1z = { in_data[62:42], celloutsig_0_0z, celloutsig_0_0z } >= in_data[91:69];
  assign celloutsig_1_0z = in_data[190:160] <= in_data[176:146];
  assign celloutsig_0_4z = { in_data[78:77], celloutsig_0_2z, celloutsig_0_2z } % { 1'h1, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_5z = { celloutsig_0_3z[16:9], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z } % { 1'h1, celloutsig_0_3z[13:2], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[181:157] % { 1'h1, in_data[170:148], celloutsig_1_0z };
  assign celloutsig_1_3z = - { in_data[156:152], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_3z = - { in_data[13:3], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_2z = celloutsig_1_1z[20:13] !== in_data[171:164];
  assign celloutsig_1_18z = { celloutsig_1_4z[10:5], celloutsig_1_0z } | in_data[133:127];
  assign celloutsig_0_2z = | { in_data[92:91], celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[34] & in_data[8];
  always_latch
    if (clkin_data[64]) celloutsig_0_68z = 9'h000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_68z = celloutsig_0_5z[11:3];
  always_latch
    if (clkin_data[64]) celloutsig_0_69z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_69z = celloutsig_0_3z[16:14];
  always_latch
    if (clkin_data[160]) celloutsig_1_6z = 11'h000;
    else if (clkin_data[32]) celloutsig_1_6z = celloutsig_1_1z[10:0];
  always_latch
    if (clkin_data[160]) celloutsig_1_19z = 6'h00;
    else if (clkin_data[32]) celloutsig_1_19z = celloutsig_1_6z[5:0];
  assign { out_data[134:128], out_data[101:96], out_data[40:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
