 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fpu
Version: L-2016.03-SP5-1
Date   : Wed Mar  8 12:53:22 2017
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 25/25/25

Information: Percent of Arnoldi-based delays = 24.83%

  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clken_reg
            (positive level-sensitive latch clocked by gclk')
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (propagated)                        0.53       0.53
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (DFFX1)
                                                          0.00       0.53 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (DFFX1)      0.21       0.74 f
  U1594/QN (NAND2X0)                                      0.04 &     0.79 r
  U1595/QN (NOR3X0)                                       0.04 &     0.83 f
  U1487/QN (NAND3X2)                                      0.14 @     0.97 r
  U1596/QN (NOR3X0)                                       0.08 @     1.05 f
  U1597/QN (NAND2X0)                                      0.08 &     1.13 r
  U1532/ZN (INVX0)                                        0.03 &     1.17 f
  U1506/QN (NAND4X0)                                      0.05 &     1.22 r
  U1775/QN (NOR2X0)                                       0.06 &     1.27 f
  U1783/Q (AO22X1)                                        0.14 &     1.41 f
  U2751/QN (NOR4X0)                                       0.16 &     1.57 r
  fpu_div/fdiv_clken_l (fpu_div)                          0.00       1.57 r
  fpu_div/fpu_div_frac_dp/fdiv_clken_l (fpu_div_frac_dp)
                                                          0.00       1.57 r
  fpu_div/fpu_div_frac_dp/U175/QN (NAND2X0)               0.06 &     1.63 f
  fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clken_reg/D (LASRQX1)
                                                          0.00 &     1.63 f
  data arrival time                                                  1.63

  clock gclk' (rise edge)                                 1.00       1.00
  clock network delay (propagated)                        0.52       1.52
  fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clken_reg/CLK (LASRQX1)
                                                          0.00       1.52 r
  time borrowed from endpoint                             0.11       1.63
  data required time                                                 1.63
  --------------------------------------------------------------------------
  data required time                                                 1.63
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  gclk' nominal pulse width                               1.00   
  clock latency difference                               -0.01   
  library setup time                                     -0.07   
  --------------------------------------------------------------
  max time borrow                                         0.92   
  actual time borrow                                      0.11   
  --------------------------------------------------------------


1
