#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Jul 19 19:47:26 2022
# Process ID: 6016
# Current directory: C:/Vivado/FinalProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11676 C:\Vivado\FinalProject\FinalProject.xpr
# Log file: C:/Vivado/FinalProject/vivado.log
# Journal file: C:/Vivado/FinalProject\vivado.jou
# Running On: MartinPC, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 6, Host memory: 34290 MB
#-----------------------------------------------------------sstart_guioopen_project C:/Vivado/FinalProject/FinalProject.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Vivado/FinalProject/FinalProject.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1453.832 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Vivado/FinalProject/FinalProject.srcs/sim_1/new/ReadTachTB.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Vivado/FinalProject/FinalProject.srcs/sim_1/new/ReadTachTB.sv
file delete -force C:/Vivado/FinalProject/FinalProject.srcs/sim_1/new/ReadTachTB.sv
close [ open C:/Vivado/FinalProject/FinalProject.srcs/sources_1/new/FinalProjectWrapperTB.sv w ]
add_files C:/Vivado/FinalProject/FinalProject.srcs/sources_1/new/FinalProjectWrapperTB.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Vivado/FinalProject/FinalProject.srcs/sources_1/new/FinalProjectWrapperTB.sv] -no_script -reset -force -quiet
remove_files  C:/Vivado/FinalProject/FinalProject.srcs/sources_1/new/FinalProjectWrapperTB.sv
file delete -force C:/Vivado/FinalProject/FinalProject.srcs/sources_1/new/FinalProjectWrapperTB.sv
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Vivado/FinalProject/FinalProject.srcs/sim_1/new/FinalProjectWrapperTB.v w ]
add_files -fileset sim_1 C:/Vivado/FinalProject/FinalProject.srcs/sim_1/new/FinalProjectWrapperTB.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Vivado/FinalProject/FinalProject.srcs/sim_1/new/FinalProjectWrapperTB.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Vivado/FinalProject/FinalProject.srcs/sim_1/new/FinalProjectWrapperTB.v
file delete -force C:/Vivado/FinalProject/FinalProject.srcs/sim_1/new/FinalProjectWrapperTB.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Vivado/FinalProject/FinalProject.srcs/sim_1/new/FinalProjectWrapperTB.sv w ]
add_files -fileset sim_1 C:/Vivado/FinalProject/FinalProject.srcs/sim_1/new/FinalProjectWrapperTB.sv
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FinalProjectwrapper'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'FinalProjectwrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj FinalProjectwrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProjectwrapper_behav xil_defaultlib.FinalProjectwrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProjectwrapper_behav xil_defaultlib.FinalProjectwrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 25 differs from formal bit length 12 for port 'Voltage' [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/new/FinalProject.sv:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPIMCP3201
Compiling module xil_defaultlib.ADCtoVoltage
Compiling module xil_defaultlib.VoltageToTemperature
Compiling module xil_defaultlib.TemperatureToDutyCycle
Compiling module xil_defaultlib.DutyCycleToPWM
Compiling module xil_defaultlib.readTACH
Compiling module xil_defaultlib.SegDrive
Compiling module xil_defaultlib.FinalProjectwrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProjectwrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FinalProjectwrapper_behav -key {Behavioral:sim_1:Functional:FinalProjectwrapper} -tclbatch {FinalProjectwrapper.tcl} -view {C:/Vivado/FinalProject/FinalProjectwrapperTB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Vivado/FinalProject/FinalProjectwrapperTB_behav.wcfg
WARNING: Simulation object /FinalProjectwrapperTB/rst was not found in the design.
WARNING: Simulation object /FinalProjectwrapperTB/clk was not found in the design.
WARNING: Simulation object /FinalProjectwrapperTB/TACH was not found in the design.
WARNING: Simulation object /FinalProjectwrapperTB/MISO was not found in the design.
WARNING: Simulation object /FinalProjectwrapperTB/SPIclk was not found in the design.
WARNING: Simulation object /FinalProjectwrapperTB/CS was not found in the design.
WARNING: Simulation object /FinalProjectwrapperTB/uut/SPI_Communication/SampleClock was not found in the design.
WARNING: Simulation object /FinalProjectwrapperTB/PWM was not found in the design.
WARNING: Simulation object /FinalProjectwrapperTB/uut/SPI_Communication/SPIclkShifted was not found in the design.
WARNING: Simulation object /FinalProjectwrapperTB/uut/SPI_Communication/Samplecounter was not found in the design.
WARNING: Simulation object /FinalProjectwrapperTB/led was not found in the design.
WARNING: Simulation object /FinalProjectwrapperTB/D1_AN was not found in the design.
WARNING: Simulation object /FinalProjectwrapperTB/D1_SEG was not found in the design.
source FinalProjectwrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FinalProjectwrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1453.832 ; gain = 0.000
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProjectwrapperTB'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'FinalProjectwrapperTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj FinalProjectwrapperTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/FinalProject/FinalProject.srcs/sim_1/new/FinalProjectWrapperTB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProjectwrapperTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FinalProjectwrapperTB'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProjectwrapperTB_behav xil_defaultlib.FinalProjectwrapperTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalProjectwrapperTB_behav xil_defaultlib.FinalProjectwrapperTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 25 differs from formal bit length 12 for port 'Voltage' [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/new/FinalProject.sv:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPIMCP3201
Compiling module xil_defaultlib.ADCtoVoltage
Compiling module xil_defaultlib.VoltageToTemperature
Compiling module xil_defaultlib.TemperatureToDutyCycle
Compiling module xil_defaultlib.DutyCycleToPWM
Compiling module xil_defaultlib.readTACH
Compiling module xil_defaultlib.SegDrive
Compiling module xil_defaultlib.FinalProjectwrapper
Compiling module xil_defaultlib.FinalProjectwrapperTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalProjectwrapperTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1453.832 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 19 19:51:46 2022...
