|lab4
read_rom <= cu:inst8.read_rom
clk => cu:inst8.clk
clk => lpm_rom0:inst.clock
clk => inst2.IN0
write_ram <= cu:inst8.write_ram
clk_3 <= cu:inst8.clk_3
clk_2 <= cu:inst8.clk_2
clk_1 <= cu:inst8.clk_1
clk_0 <= cu:inst8.clk_0
sel[0] <= cu:inst8.sel[0]
sel[1] <= cu:inst8.sel[1]
read_ram <= _read_ram.DB_MAX_OUTPUT_PORT_TYPE
read_reg <= _read_reg.DB_MAX_OUTPUT_PORT_TYPE
FL <= cu:inst8.FL
_AR[0] <= AR[0].DB_MAX_OUTPUT_PORT_TYPE
_AR[1] <= AR[1].DB_MAX_OUTPUT_PORT_TYPE
_AR[2] <= AR[2].DB_MAX_OUTPUT_PORT_TYPE
_AR[3] <= AR[3].DB_MAX_OUTPUT_PORT_TYPE
_AR[4] <= AR[4].DB_MAX_OUTPUT_PORT_TYPE
_AR[5] <= AR[5].DB_MAX_OUTPUT_PORT_TYPE
_AR[6] <= AR[6].DB_MAX_OUTPUT_PORT_TYPE
_AR[7] <= AR[7].DB_MAX_OUTPUT_PORT_TYPE
_AR[8] <= AR[8].DB_MAX_OUTPUT_PORT_TYPE
_DR[0] <= DR[0].DB_MAX_OUTPUT_PORT_TYPE
_DR[1] <= DR[1].DB_MAX_OUTPUT_PORT_TYPE
_DR[2] <= DR[2].DB_MAX_OUTPUT_PORT_TYPE
_DR[3] <= DR[3].DB_MAX_OUTPUT_PORT_TYPE
_DR[4] <= DR[4].DB_MAX_OUTPUT_PORT_TYPE
_DR[5] <= DR[5].DB_MAX_OUTPUT_PORT_TYPE
_DR[6] <= DR[6].DB_MAX_OUTPUT_PORT_TYPE
_DR[7] <= DR[7].DB_MAX_OUTPUT_PORT_TYPE
_DR[8] <= DR[8].DB_MAX_OUTPUT_PORT_TYPE
_IR[0] <= IR[0].DB_MAX_OUTPUT_PORT_TYPE
_IR[1] <= IR[1].DB_MAX_OUTPUT_PORT_TYPE
_IR[2] <= IR[2].DB_MAX_OUTPUT_PORT_TYPE
_IR[3] <= IR[3].DB_MAX_OUTPUT_PORT_TYPE
_IR[4] <= IR[4].DB_MAX_OUTPUT_PORT_TYPE
_IR[5] <= IR[5].DB_MAX_OUTPUT_PORT_TYPE
_IR[6] <= IR[6].DB_MAX_OUTPUT_PORT_TYPE
_IR[7] <= IR[7].DB_MAX_OUTPUT_PORT_TYPE
_IR[8] <= IR[8].DB_MAX_OUTPUT_PORT_TYPE
address[0] <= _address[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= _address[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= _address[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= _address[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= _address[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= _address[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= _address[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= _address[7].DB_MAX_OUTPUT_PORT_TYPE
data[0] <= gdfx_temp0[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= gdfx_temp0[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= gdfx_temp0[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= gdfx_temp0[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= gdfx_temp0[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= gdfx_temp0[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= gdfx_temp0[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= gdfx_temp0[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= gdfx_temp0[8].DB_MAX_OUTPUT_PORT_TYPE


|lab4|cu:inst8
clk_0 <= lpm_decode0:inst6.eq0
clk => lpm_counter0:inst9.clock
clk => inst17.IN0
clk => inst23.IN1
clk => inst12.IN0
clk => inst20.IN1
data[0] <> lpm_bustri1:inst5.tridata[0]
data[1] <> lpm_bustri1:inst5.tridata[1]
data[2] <> lpm_bustri1:inst5.tridata[2]
data[3] <> lpm_bustri1:inst5.tridata[3]
data[4] <> lpm_bustri1:inst5.tridata[4]
data[5] <> lpm_bustri1:inst5.tridata[5]
data[6] <> lpm_bustri1:inst5.tridata[6]
data[7] <> lpm_bustri1:inst5.tridata[7]
data[8] <> lpm_bustri1:inst5.tridata[8]
clk_1 <= lpm_decode0:inst6.eq1
clk_2 <= lpm_decode0:inst6.eq2
clk_3 <= lpm_decode0:inst6.eq3
read_reg <= Null[0].DB_MAX_OUTPUT_PORT_TYPE
read_rom <= inst13.DB_MAX_OUTPUT_PORT_TYPE
read_ram <= inst30.DB_MAX_OUTPUT_PORT_TYPE
write_ram <= Null[0].DB_MAX_OUTPUT_PORT_TYPE
FL <= inst25.DB_MAX_OUTPUT_PORT_TYPE
_AR[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
_AR[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
_AR[2] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
_AR[3] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
_AR[4] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
_AR[5] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
_AR[6] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
_AR[7] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
_AR[8] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE
_DR[0] <= _data[0].DB_MAX_OUTPUT_PORT_TYPE
_DR[1] <= _data[1].DB_MAX_OUTPUT_PORT_TYPE
_DR[2] <= _data[2].DB_MAX_OUTPUT_PORT_TYPE
_DR[3] <= _data[3].DB_MAX_OUTPUT_PORT_TYPE
_DR[4] <= _data[4].DB_MAX_OUTPUT_PORT_TYPE
_DR[5] <= _data[5].DB_MAX_OUTPUT_PORT_TYPE
_DR[6] <= _data[6].DB_MAX_OUTPUT_PORT_TYPE
_DR[7] <= _data[7].DB_MAX_OUTPUT_PORT_TYPE
_DR[8] <= _data[8].DB_MAX_OUTPUT_PORT_TYPE
_IR[0] <= instr[0].DB_MAX_OUTPUT_PORT_TYPE
_IR[1] <= instr[1].DB_MAX_OUTPUT_PORT_TYPE
_IR[2] <= instr[2].DB_MAX_OUTPUT_PORT_TYPE
_IR[3] <= instr[3].DB_MAX_OUTPUT_PORT_TYPE
_IR[4] <= instr[4].DB_MAX_OUTPUT_PORT_TYPE
_IR[5] <= instr[5].DB_MAX_OUTPUT_PORT_TYPE
_IR[6] <= instr[6].DB_MAX_OUTPUT_PORT_TYPE
_IR[7] <= instr[7].DB_MAX_OUTPUT_PORT_TYPE
_IR[8] <= instr[8].DB_MAX_OUTPUT_PORT_TYPE
address[0] <= lpm_mux3:inst1.result[0]
address[1] <= lpm_mux3:inst1.result[1]
address[2] <= lpm_mux3:inst1.result[2]
address[3] <= lpm_mux3:inst1.result[3]
address[4] <= lpm_mux3:inst1.result[4]
address[5] <= lpm_mux3:inst1.result[5]
address[6] <= lpm_mux3:inst1.result[6]
address[7] <= lpm_mux3:inst1.result[7]
sel[0] <= _data[0].DB_MAX_OUTPUT_PORT_TYPE
sel[1] <= _data[1].DB_MAX_OUTPUT_PORT_TYPE


|lab4|cu:inst8|lpm_decode0:inst6
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|lab4|cu:inst8|lpm_decode0:inst6|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|lab4|cu:inst8|lpm_decode0:inst6|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|lab4|cu:inst8|lpm_decode5:inst10
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]


|lab4|cu:inst8|lpm_decode5:inst10|lpm_decode:lpm_decode_component
data[0] => decode_u7f:auto_generated.data[0]
data[1] => decode_u7f:auto_generated.data[1]
data[2] => decode_u7f:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_u7f:auto_generated.eq[0]
eq[1] <= decode_u7f:auto_generated.eq[1]
eq[2] <= decode_u7f:auto_generated.eq[2]
eq[3] <= decode_u7f:auto_generated.eq[3]
eq[4] <= decode_u7f:auto_generated.eq[4]
eq[5] <= decode_u7f:auto_generated.eq[5]
eq[6] <= decode_u7f:auto_generated.eq[6]
eq[7] <= decode_u7f:auto_generated.eq[7]


|lab4|cu:inst8|lpm_decode5:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode30w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1]~1.IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1]~0.IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2]~0.IN0
data[1] => w_anode63w[2]~0.IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode30w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|lab4|cu:inst8|lpm_counter0:inst9
aclr => lpm_counter:lpm_counter_component.aclr
clock => lpm_counter:lpm_counter_component.clock
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]


|lab4|cu:inst8|lpm_counter0:inst9|lpm_counter:lpm_counter_component
clock => cntr_r3i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_r3i:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_r3i:auto_generated.q[0]
q[1] <= cntr_r3i:auto_generated.q[1]
q[2] <= cntr_r3i:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab4|cu:inst8|lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT


|lab4|cu:inst8|lpm_decode1:inst
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
data[4] => lpm_decode:lpm_decode_component.data[4]
data[5] => lpm_decode:lpm_decode_component.data[5]
data[6] => lpm_decode:lpm_decode_component.data[6]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]


|lab4|cu:inst8|lpm_decode1:inst|lpm_decode:lpm_decode_component
data[0] => decode_5bf:auto_generated.data[0]
data[1] => decode_5bf:auto_generated.data[1]
data[2] => decode_5bf:auto_generated.data[2]
data[3] => decode_5bf:auto_generated.data[3]
data[4] => decode_5bf:auto_generated.data[4]
data[5] => decode_5bf:auto_generated.data[5]
data[6] => decode_5bf:auto_generated.data[6]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_5bf:auto_generated.eq[0]
eq[1] <= decode_5bf:auto_generated.eq[1]
eq[2] <= decode_5bf:auto_generated.eq[2]
eq[3] <= decode_5bf:auto_generated.eq[3]
eq[4] <= decode_5bf:auto_generated.eq[4]
eq[5] <= decode_5bf:auto_generated.eq[5]
eq[6] <= decode_5bf:auto_generated.eq[6]
eq[7] <= decode_5bf:auto_generated.eq[7]
eq[8] <= decode_5bf:auto_generated.eq[8]
eq[9] <= decode_5bf:auto_generated.eq[9]
eq[10] <= decode_5bf:auto_generated.eq[10]
eq[11] <= decode_5bf:auto_generated.eq[11]
eq[12] <= decode_5bf:auto_generated.eq[12]
eq[13] <= decode_5bf:auto_generated.eq[13]
eq[14] <= decode_5bf:auto_generated.eq[14]
eq[15] <= decode_5bf:auto_generated.eq[15]
eq[16] <= decode_5bf:auto_generated.eq[16]
eq[17] <= decode_5bf:auto_generated.eq[17]
eq[18] <= decode_5bf:auto_generated.eq[18]
eq[19] <= decode_5bf:auto_generated.eq[19]
eq[20] <= decode_5bf:auto_generated.eq[20]
eq[21] <= decode_5bf:auto_generated.eq[21]
eq[22] <= decode_5bf:auto_generated.eq[22]
eq[23] <= decode_5bf:auto_generated.eq[23]
eq[24] <= decode_5bf:auto_generated.eq[24]
eq[25] <= decode_5bf:auto_generated.eq[25]
eq[26] <= decode_5bf:auto_generated.eq[26]
eq[27] <= decode_5bf:auto_generated.eq[27]
eq[28] <= decode_5bf:auto_generated.eq[28]
eq[29] <= decode_5bf:auto_generated.eq[29]
eq[30] <= decode_5bf:auto_generated.eq[30]
eq[31] <= decode_5bf:auto_generated.eq[31]
eq[32] <= decode_5bf:auto_generated.eq[32]
eq[33] <= decode_5bf:auto_generated.eq[33]
eq[34] <= decode_5bf:auto_generated.eq[34]
eq[35] <= decode_5bf:auto_generated.eq[35]
eq[36] <= decode_5bf:auto_generated.eq[36]
eq[37] <= decode_5bf:auto_generated.eq[37]
eq[38] <= decode_5bf:auto_generated.eq[38]
eq[39] <= decode_5bf:auto_generated.eq[39]
eq[40] <= decode_5bf:auto_generated.eq[40]
eq[41] <= decode_5bf:auto_generated.eq[41]
eq[42] <= decode_5bf:auto_generated.eq[42]
eq[43] <= decode_5bf:auto_generated.eq[43]
eq[44] <= decode_5bf:auto_generated.eq[44]
eq[45] <= decode_5bf:auto_generated.eq[45]
eq[46] <= decode_5bf:auto_generated.eq[46]
eq[47] <= decode_5bf:auto_generated.eq[47]
eq[48] <= decode_5bf:auto_generated.eq[48]
eq[49] <= decode_5bf:auto_generated.eq[49]
eq[50] <= decode_5bf:auto_generated.eq[50]
eq[51] <= decode_5bf:auto_generated.eq[51]
eq[52] <= decode_5bf:auto_generated.eq[52]
eq[53] <= decode_5bf:auto_generated.eq[53]
eq[54] <= decode_5bf:auto_generated.eq[54]
eq[55] <= decode_5bf:auto_generated.eq[55]
eq[56] <= decode_5bf:auto_generated.eq[56]
eq[57] <= decode_5bf:auto_generated.eq[57]
eq[58] <= decode_5bf:auto_generated.eq[58]
eq[59] <= decode_5bf:auto_generated.eq[59]
eq[60] <= decode_5bf:auto_generated.eq[60]
eq[61] <= decode_5bf:auto_generated.eq[61]
eq[62] <= decode_5bf:auto_generated.eq[62]
eq[63] <= decode_5bf:auto_generated.eq[63]
eq[64] <= decode_5bf:auto_generated.eq[64]
eq[65] <= decode_5bf:auto_generated.eq[65]
eq[66] <= decode_5bf:auto_generated.eq[66]
eq[67] <= decode_5bf:auto_generated.eq[67]
eq[68] <= decode_5bf:auto_generated.eq[68]
eq[69] <= decode_5bf:auto_generated.eq[69]
eq[70] <= decode_5bf:auto_generated.eq[70]
eq[71] <= decode_5bf:auto_generated.eq[71]
eq[72] <= decode_5bf:auto_generated.eq[72]
eq[73] <= decode_5bf:auto_generated.eq[73]
eq[74] <= decode_5bf:auto_generated.eq[74]
eq[75] <= decode_5bf:auto_generated.eq[75]
eq[76] <= decode_5bf:auto_generated.eq[76]
eq[77] <= decode_5bf:auto_generated.eq[77]
eq[78] <= decode_5bf:auto_generated.eq[78]
eq[79] <= decode_5bf:auto_generated.eq[79]
eq[80] <= decode_5bf:auto_generated.eq[80]
eq[81] <= decode_5bf:auto_generated.eq[81]
eq[82] <= decode_5bf:auto_generated.eq[82]
eq[83] <= decode_5bf:auto_generated.eq[83]
eq[84] <= decode_5bf:auto_generated.eq[84]
eq[85] <= decode_5bf:auto_generated.eq[85]
eq[86] <= decode_5bf:auto_generated.eq[86]
eq[87] <= decode_5bf:auto_generated.eq[87]
eq[88] <= decode_5bf:auto_generated.eq[88]
eq[89] <= decode_5bf:auto_generated.eq[89]
eq[90] <= decode_5bf:auto_generated.eq[90]
eq[91] <= decode_5bf:auto_generated.eq[91]
eq[92] <= decode_5bf:auto_generated.eq[92]
eq[93] <= decode_5bf:auto_generated.eq[93]
eq[94] <= decode_5bf:auto_generated.eq[94]
eq[95] <= decode_5bf:auto_generated.eq[95]
eq[96] <= decode_5bf:auto_generated.eq[96]
eq[97] <= decode_5bf:auto_generated.eq[97]
eq[98] <= decode_5bf:auto_generated.eq[98]
eq[99] <= decode_5bf:auto_generated.eq[99]
eq[100] <= decode_5bf:auto_generated.eq[100]
eq[101] <= decode_5bf:auto_generated.eq[101]
eq[102] <= decode_5bf:auto_generated.eq[102]
eq[103] <= decode_5bf:auto_generated.eq[103]
eq[104] <= decode_5bf:auto_generated.eq[104]
eq[105] <= decode_5bf:auto_generated.eq[105]
eq[106] <= decode_5bf:auto_generated.eq[106]
eq[107] <= decode_5bf:auto_generated.eq[107]
eq[108] <= decode_5bf:auto_generated.eq[108]
eq[109] <= decode_5bf:auto_generated.eq[109]
eq[110] <= decode_5bf:auto_generated.eq[110]
eq[111] <= decode_5bf:auto_generated.eq[111]
eq[112] <= decode_5bf:auto_generated.eq[112]
eq[113] <= decode_5bf:auto_generated.eq[113]
eq[114] <= decode_5bf:auto_generated.eq[114]
eq[115] <= decode_5bf:auto_generated.eq[115]
eq[116] <= decode_5bf:auto_generated.eq[116]
eq[117] <= decode_5bf:auto_generated.eq[117]
eq[118] <= decode_5bf:auto_generated.eq[118]
eq[119] <= decode_5bf:auto_generated.eq[119]
eq[120] <= decode_5bf:auto_generated.eq[120]
eq[121] <= decode_5bf:auto_generated.eq[121]
eq[122] <= decode_5bf:auto_generated.eq[122]
eq[123] <= decode_5bf:auto_generated.eq[123]
eq[124] <= decode_5bf:auto_generated.eq[124]
eq[125] <= decode_5bf:auto_generated.eq[125]
eq[126] <= decode_5bf:auto_generated.eq[126]
eq[127] <= decode_5bf:auto_generated.eq[127]


|lab4|cu:inst8|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_5bf:auto_generated
data[0] => w_anode100w[1].IN1
data[0] => w_anode123w[1]~2.IN0
data[0] => w_anode134w[1].IN1
data[0] => w_anode144w[1]~1.IN0
data[0] => w_anode154w[1].IN1
data[0] => w_anode164w[1]~1.IN0
data[0] => w_anode174w[1].IN1
data[0] => w_anode184w[1]~0.IN0
data[0] => w_anode194w[1].IN1
data[0] => w_anode216w[1]~2.IN0
data[0] => w_anode227w[1].IN1
data[0] => w_anode237w[1]~1.IN0
data[0] => w_anode23w[1]~2.IN0
data[0] => w_anode247w[1].IN1
data[0] => w_anode257w[1]~1.IN0
data[0] => w_anode267w[1].IN1
data[0] => w_anode277w[1]~0.IN0
data[0] => w_anode287w[1].IN1
data[0] => w_anode309w[1]~2.IN0
data[0] => w_anode320w[1].IN1
data[0] => w_anode330w[1]~1.IN0
data[0] => w_anode340w[1].IN1
data[0] => w_anode350w[1]~1.IN0
data[0] => w_anode360w[1].IN1
data[0] => w_anode370w[1]~0.IN0
data[0] => w_anode380w[1].IN1
data[0] => w_anode402w[1]~2.IN0
data[0] => w_anode40w[1].IN1
data[0] => w_anode413w[1].IN1
data[0] => w_anode423w[1]~1.IN0
data[0] => w_anode433w[1].IN1
data[0] => w_anode443w[1]~1.IN0
data[0] => w_anode453w[1].IN1
data[0] => w_anode463w[1]~0.IN0
data[0] => w_anode473w[1].IN1
data[0] => w_anode495w[1]~2.IN0
data[0] => w_anode506w[1].IN1
data[0] => w_anode50w[1]~1.IN0
data[0] => w_anode516w[1]~1.IN0
data[0] => w_anode526w[1].IN1
data[0] => w_anode536w[1]~1.IN0
data[0] => w_anode546w[1].IN1
data[0] => w_anode556w[1]~0.IN0
data[0] => w_anode566w[1].IN1
data[0] => w_anode588w[1]~2.IN0
data[0] => w_anode599w[1].IN1
data[0] => w_anode609w[1]~1.IN0
data[0] => w_anode60w[1].IN1
data[0] => w_anode619w[1].IN1
data[0] => w_anode629w[1]~1.IN0
data[0] => w_anode639w[1].IN1
data[0] => w_anode649w[1]~0.IN0
data[0] => w_anode659w[1].IN1
data[0] => w_anode681w[1]~2.IN0
data[0] => w_anode692w[1].IN1
data[0] => w_anode702w[1]~1.IN0
data[0] => w_anode70w[1]~1.IN0
data[0] => w_anode712w[1].IN1
data[0] => w_anode722w[1]~1.IN0
data[0] => w_anode732w[1].IN1
data[0] => w_anode742w[1]~0.IN0
data[0] => w_anode752w[1].IN1
data[0] => w_anode80w[1].IN1
data[0] => w_anode90w[1]~0.IN0
data[0] => w_anode1009w[1]~1.IN0
data[0] => w_anode1019w[1].IN1
data[0] => w_anode1029w[1]~0.IN0
data[0] => w_anode1039w[1].IN1
data[0] => w_anode1061w[1]~2.IN0
data[0] => w_anode1072w[1].IN1
data[0] => w_anode1082w[1]~1.IN0
data[0] => w_anode1092w[1].IN1
data[0] => w_anode1102w[1]~1.IN0
data[0] => w_anode1112w[1].IN1
data[0] => w_anode1122w[1]~0.IN0
data[0] => w_anode1132w[1].IN1
data[0] => w_anode1154w[1]~2.IN0
data[0] => w_anode1165w[1].IN1
data[0] => w_anode1175w[1]~1.IN0
data[0] => w_anode1185w[1].IN1
data[0] => w_anode1195w[1]~1.IN0
data[0] => w_anode1205w[1].IN1
data[0] => w_anode1215w[1]~0.IN0
data[0] => w_anode1225w[1].IN1
data[0] => w_anode1247w[1]~2.IN0
data[0] => w_anode1258w[1].IN1
data[0] => w_anode1268w[1]~1.IN0
data[0] => w_anode1278w[1].IN1
data[0] => w_anode1288w[1]~1.IN0
data[0] => w_anode1298w[1].IN1
data[0] => w_anode1308w[1]~0.IN0
data[0] => w_anode1318w[1].IN1
data[0] => w_anode1340w[1]~2.IN0
data[0] => w_anode1351w[1].IN1
data[0] => w_anode1361w[1]~1.IN0
data[0] => w_anode1371w[1].IN1
data[0] => w_anode1381w[1]~1.IN0
data[0] => w_anode1391w[1].IN1
data[0] => w_anode1401w[1]~0.IN0
data[0] => w_anode1411w[1].IN1
data[0] => w_anode1433w[1]~2.IN0
data[0] => w_anode1444w[1].IN1
data[0] => w_anode1454w[1]~1.IN0
data[0] => w_anode1464w[1].IN1
data[0] => w_anode1474w[1]~1.IN0
data[0] => w_anode1484w[1].IN1
data[0] => w_anode1494w[1]~0.IN0
data[0] => w_anode1504w[1].IN1
data[0] => w_anode775w[1]~2.IN0
data[0] => w_anode792w[1].IN1
data[0] => w_anode802w[1]~1.IN0
data[0] => w_anode812w[1].IN1
data[0] => w_anode822w[1]~1.IN0
data[0] => w_anode832w[1].IN1
data[0] => w_anode842w[1]~0.IN0
data[0] => w_anode852w[1].IN1
data[0] => w_anode875w[1]~2.IN0
data[0] => w_anode886w[1].IN1
data[0] => w_anode896w[1]~1.IN0
data[0] => w_anode906w[1].IN1
data[0] => w_anode916w[1]~1.IN0
data[0] => w_anode926w[1].IN1
data[0] => w_anode936w[1]~0.IN0
data[0] => w_anode946w[1].IN1
data[0] => w_anode968w[1]~2.IN0
data[0] => w_anode979w[1].IN1
data[0] => w_anode989w[1]~1.IN0
data[0] => w_anode999w[1].IN1
data[1] => w_anode100w[2].IN1
data[1] => w_anode123w[2]~1.IN0
data[1] => w_anode134w[2]~1.IN0
data[1] => w_anode144w[2].IN1
data[1] => w_anode154w[2].IN1
data[1] => w_anode164w[2]~0.IN0
data[1] => w_anode174w[2]~0.IN0
data[1] => w_anode184w[2].IN1
data[1] => w_anode194w[2].IN1
data[1] => w_anode216w[2]~1.IN0
data[1] => w_anode227w[2]~1.IN0
data[1] => w_anode237w[2].IN1
data[1] => w_anode23w[2]~1.IN0
data[1] => w_anode247w[2].IN1
data[1] => w_anode257w[2]~0.IN0
data[1] => w_anode267w[2]~0.IN0
data[1] => w_anode277w[2].IN1
data[1] => w_anode287w[2].IN1
data[1] => w_anode309w[2]~1.IN0
data[1] => w_anode320w[2]~1.IN0
data[1] => w_anode330w[2].IN1
data[1] => w_anode340w[2].IN1
data[1] => w_anode350w[2]~0.IN0
data[1] => w_anode360w[2]~0.IN0
data[1] => w_anode370w[2].IN1
data[1] => w_anode380w[2].IN1
data[1] => w_anode402w[2]~1.IN0
data[1] => w_anode40w[2]~1.IN0
data[1] => w_anode413w[2]~1.IN0
data[1] => w_anode423w[2].IN1
data[1] => w_anode433w[2].IN1
data[1] => w_anode443w[2]~0.IN0
data[1] => w_anode453w[2]~0.IN0
data[1] => w_anode463w[2].IN1
data[1] => w_anode473w[2].IN1
data[1] => w_anode495w[2]~1.IN0
data[1] => w_anode506w[2]~1.IN0
data[1] => w_anode50w[2].IN1
data[1] => w_anode516w[2].IN1
data[1] => w_anode526w[2].IN1
data[1] => w_anode536w[2]~0.IN0
data[1] => w_anode546w[2]~0.IN0
data[1] => w_anode556w[2].IN1
data[1] => w_anode566w[2].IN1
data[1] => w_anode588w[2]~1.IN0
data[1] => w_anode599w[2]~1.IN0
data[1] => w_anode609w[2].IN1
data[1] => w_anode60w[2].IN1
data[1] => w_anode619w[2].IN1
data[1] => w_anode629w[2]~0.IN0
data[1] => w_anode639w[2]~0.IN0
data[1] => w_anode649w[2].IN1
data[1] => w_anode659w[2].IN1
data[1] => w_anode681w[2]~1.IN0
data[1] => w_anode692w[2]~1.IN0
data[1] => w_anode702w[2].IN1
data[1] => w_anode70w[2]~0.IN0
data[1] => w_anode712w[2].IN1
data[1] => w_anode722w[2]~0.IN0
data[1] => w_anode732w[2]~0.IN0
data[1] => w_anode742w[2].IN1
data[1] => w_anode752w[2].IN1
data[1] => w_anode80w[2]~0.IN0
data[1] => w_anode90w[2].IN1
data[1] => w_anode1009w[2]~0.IN0
data[1] => w_anode1019w[2]~0.IN0
data[1] => w_anode1029w[2].IN1
data[1] => w_anode1039w[2].IN1
data[1] => w_anode1061w[2]~1.IN0
data[1] => w_anode1072w[2]~1.IN0
data[1] => w_anode1082w[2].IN1
data[1] => w_anode1092w[2].IN1
data[1] => w_anode1102w[2]~0.IN0
data[1] => w_anode1112w[2]~0.IN0
data[1] => w_anode1122w[2].IN1
data[1] => w_anode1132w[2].IN1
data[1] => w_anode1154w[2]~1.IN0
data[1] => w_anode1165w[2]~1.IN0
data[1] => w_anode1175w[2].IN1
data[1] => w_anode1185w[2].IN1
data[1] => w_anode1195w[2]~0.IN0
data[1] => w_anode1205w[2]~0.IN0
data[1] => w_anode1215w[2].IN1
data[1] => w_anode1225w[2].IN1
data[1] => w_anode1247w[2]~1.IN0
data[1] => w_anode1258w[2]~1.IN0
data[1] => w_anode1268w[2].IN1
data[1] => w_anode1278w[2].IN1
data[1] => w_anode1288w[2]~0.IN0
data[1] => w_anode1298w[2]~0.IN0
data[1] => w_anode1308w[2].IN1
data[1] => w_anode1318w[2].IN1
data[1] => w_anode1340w[2]~1.IN0
data[1] => w_anode1351w[2]~1.IN0
data[1] => w_anode1361w[2].IN1
data[1] => w_anode1371w[2].IN1
data[1] => w_anode1381w[2]~0.IN0
data[1] => w_anode1391w[2]~0.IN0
data[1] => w_anode1401w[2].IN1
data[1] => w_anode1411w[2].IN1
data[1] => w_anode1433w[2]~1.IN0
data[1] => w_anode1444w[2]~1.IN0
data[1] => w_anode1454w[2].IN1
data[1] => w_anode1464w[2].IN1
data[1] => w_anode1474w[2]~0.IN0
data[1] => w_anode1484w[2]~0.IN0
data[1] => w_anode1494w[2].IN1
data[1] => w_anode1504w[2].IN1
data[1] => w_anode775w[2]~1.IN0
data[1] => w_anode792w[2]~1.IN0
data[1] => w_anode802w[2].IN1
data[1] => w_anode812w[2].IN1
data[1] => w_anode822w[2]~0.IN0
data[1] => w_anode832w[2]~0.IN0
data[1] => w_anode842w[2].IN1
data[1] => w_anode852w[2].IN1
data[1] => w_anode875w[2]~1.IN0
data[1] => w_anode886w[2]~1.IN0
data[1] => w_anode896w[2].IN1
data[1] => w_anode906w[2].IN1
data[1] => w_anode916w[2]~0.IN0
data[1] => w_anode926w[2]~0.IN0
data[1] => w_anode936w[2].IN1
data[1] => w_anode946w[2].IN1
data[1] => w_anode968w[2]~1.IN0
data[1] => w_anode979w[2]~1.IN0
data[1] => w_anode989w[2].IN1
data[1] => w_anode999w[2].IN1
data[2] => w_anode100w[3].IN1
data[2] => w_anode123w[3]~0.IN0
data[2] => w_anode134w[3]~0.IN0
data[2] => w_anode144w[3]~0.IN0
data[2] => w_anode154w[3]~0.IN0
data[2] => w_anode164w[3].IN1
data[2] => w_anode174w[3].IN1
data[2] => w_anode184w[3].IN1
data[2] => w_anode194w[3].IN1
data[2] => w_anode216w[3]~0.IN0
data[2] => w_anode227w[3]~0.IN0
data[2] => w_anode237w[3]~0.IN0
data[2] => w_anode23w[3]~0.IN0
data[2] => w_anode247w[3]~0.IN0
data[2] => w_anode257w[3].IN1
data[2] => w_anode267w[3].IN1
data[2] => w_anode277w[3].IN1
data[2] => w_anode287w[3].IN1
data[2] => w_anode309w[3]~0.IN0
data[2] => w_anode320w[3]~0.IN0
data[2] => w_anode330w[3]~0.IN0
data[2] => w_anode340w[3]~0.IN0
data[2] => w_anode350w[3].IN1
data[2] => w_anode360w[3].IN1
data[2] => w_anode370w[3].IN1
data[2] => w_anode380w[3].IN1
data[2] => w_anode402w[3]~0.IN0
data[2] => w_anode40w[3]~0.IN0
data[2] => w_anode413w[3]~0.IN0
data[2] => w_anode423w[3]~0.IN0
data[2] => w_anode433w[3]~0.IN0
data[2] => w_anode443w[3].IN1
data[2] => w_anode453w[3].IN1
data[2] => w_anode463w[3].IN1
data[2] => w_anode473w[3].IN1
data[2] => w_anode495w[3]~0.IN0
data[2] => w_anode506w[3]~0.IN0
data[2] => w_anode50w[3]~0.IN0
data[2] => w_anode516w[3]~0.IN0
data[2] => w_anode526w[3]~0.IN0
data[2] => w_anode536w[3].IN1
data[2] => w_anode546w[3].IN1
data[2] => w_anode556w[3].IN1
data[2] => w_anode566w[3].IN1
data[2] => w_anode588w[3]~0.IN0
data[2] => w_anode599w[3]~0.IN0
data[2] => w_anode609w[3]~0.IN0
data[2] => w_anode60w[3]~0.IN0
data[2] => w_anode619w[3]~0.IN0
data[2] => w_anode629w[3].IN1
data[2] => w_anode639w[3].IN1
data[2] => w_anode649w[3].IN1
data[2] => w_anode659w[3].IN1
data[2] => w_anode681w[3]~0.IN0
data[2] => w_anode692w[3]~0.IN0
data[2] => w_anode702w[3]~0.IN0
data[2] => w_anode70w[3].IN1
data[2] => w_anode712w[3]~0.IN0
data[2] => w_anode722w[3].IN1
data[2] => w_anode732w[3].IN1
data[2] => w_anode742w[3].IN1
data[2] => w_anode752w[3].IN1
data[2] => w_anode80w[3].IN1
data[2] => w_anode90w[3].IN1
data[2] => w_anode1009w[3].IN1
data[2] => w_anode1019w[3].IN1
data[2] => w_anode1029w[3].IN1
data[2] => w_anode1039w[3].IN1
data[2] => w_anode1061w[3]~0.IN0
data[2] => w_anode1072w[3]~0.IN0
data[2] => w_anode1082w[3]~0.IN0
data[2] => w_anode1092w[3]~0.IN0
data[2] => w_anode1102w[3].IN1
data[2] => w_anode1112w[3].IN1
data[2] => w_anode1122w[3].IN1
data[2] => w_anode1132w[3].IN1
data[2] => w_anode1154w[3]~0.IN0
data[2] => w_anode1165w[3]~0.IN0
data[2] => w_anode1175w[3]~0.IN0
data[2] => w_anode1185w[3]~0.IN0
data[2] => w_anode1195w[3].IN1
data[2] => w_anode1205w[3].IN1
data[2] => w_anode1215w[3].IN1
data[2] => w_anode1225w[3].IN1
data[2] => w_anode1247w[3]~0.IN0
data[2] => w_anode1258w[3]~0.IN0
data[2] => w_anode1268w[3]~0.IN0
data[2] => w_anode1278w[3]~0.IN0
data[2] => w_anode1288w[3].IN1
data[2] => w_anode1298w[3].IN1
data[2] => w_anode1308w[3].IN1
data[2] => w_anode1318w[3].IN1
data[2] => w_anode1340w[3]~0.IN0
data[2] => w_anode1351w[3]~0.IN0
data[2] => w_anode1361w[3]~0.IN0
data[2] => w_anode1371w[3]~0.IN0
data[2] => w_anode1381w[3].IN1
data[2] => w_anode1391w[3].IN1
data[2] => w_anode1401w[3].IN1
data[2] => w_anode1411w[3].IN1
data[2] => w_anode1433w[3]~0.IN0
data[2] => w_anode1444w[3]~0.IN0
data[2] => w_anode1454w[3]~0.IN0
data[2] => w_anode1464w[3]~0.IN0
data[2] => w_anode1474w[3].IN1
data[2] => w_anode1484w[3].IN1
data[2] => w_anode1494w[3].IN1
data[2] => w_anode1504w[3].IN1
data[2] => w_anode775w[3]~0.IN0
data[2] => w_anode792w[3]~0.IN0
data[2] => w_anode802w[3]~0.IN0
data[2] => w_anode812w[3]~0.IN0
data[2] => w_anode822w[3].IN1
data[2] => w_anode832w[3].IN1
data[2] => w_anode842w[3].IN1
data[2] => w_anode852w[3].IN1
data[2] => w_anode875w[3]~0.IN0
data[2] => w_anode886w[3]~0.IN0
data[2] => w_anode896w[3]~0.IN0
data[2] => w_anode906w[3]~0.IN0
data[2] => w_anode916w[3].IN1
data[2] => w_anode926w[3].IN1
data[2] => w_anode936w[3].IN1
data[2] => w_anode946w[3].IN1
data[2] => w_anode968w[3]~0.IN0
data[2] => w_anode979w[3]~0.IN0
data[2] => w_anode989w[3]~0.IN0
data[2] => w_anode999w[3]~0.IN0
data[3] => w_anode1050w[1].IN1
data[3] => w_anode112w[1].IN1
data[3] => w_anode1143w[1]~1.IN0
data[3] => w_anode1236w[1].IN1
data[3] => w_anode1329w[1]~0.IN0
data[3] => w_anode1422w[1].IN1
data[3] => w_anode205w[1]~1.IN0
data[3] => w_anode298w[1].IN1
data[3] => w_anode391w[1]~1.IN0
data[3] => w_anode484w[1].IN1
data[3] => w_anode577w[1]~0.IN0
data[3] => w_anode670w[1].IN1
data[3] => w_anode6w[1]~2.IN0
data[3] => w_anode764w[1]~2.IN0
data[3] => w_anode864w[1].IN1
data[3] => w_anode957w[1]~1.IN0
data[4] => w_anode1050w[2].IN1
data[4] => w_anode112w[2]~1.IN0
data[4] => w_anode1143w[2]~0.IN0
data[4] => w_anode1236w[2]~0.IN0
data[4] => w_anode1329w[2].IN1
data[4] => w_anode1422w[2].IN1
data[4] => w_anode205w[2].IN1
data[4] => w_anode298w[2].IN1
data[4] => w_anode391w[2]~0.IN0
data[4] => w_anode484w[2]~0.IN0
data[4] => w_anode577w[2].IN1
data[4] => w_anode670w[2].IN1
data[4] => w_anode6w[2]~1.IN0
data[4] => w_anode764w[2]~1.IN0
data[4] => w_anode864w[2]~1.IN0
data[4] => w_anode957w[2].IN1
data[5] => w_anode1050w[3]~0.IN0
data[5] => w_anode112w[3]~0.IN0
data[5] => w_anode1143w[3].IN1
data[5] => w_anode1236w[3].IN1
data[5] => w_anode1329w[3].IN1
data[5] => w_anode1422w[3].IN1
data[5] => w_anode205w[3]~0.IN0
data[5] => w_anode298w[3]~0.IN0
data[5] => w_anode391w[3].IN1
data[5] => w_anode484w[3].IN1
data[5] => w_anode577w[3].IN1
data[5] => w_anode670w[3].IN1
data[5] => w_anode6w[3]~0.IN0
data[5] => w_anode764w[3]~0.IN0
data[5] => w_anode864w[3]~0.IN0
data[5] => w_anode957w[3]~0.IN0
data[6] => enable_wire1.IN0
data[6] => w_anode1050w[1].IN0
data[6] => w_anode1143w[1].IN0
data[6] => w_anode1236w[1].IN0
data[6] => w_anode1329w[1].IN0
data[6] => w_anode1422w[1].IN0
data[6] => w_anode764w[1].IN0
data[6] => w_anode864w[1].IN0
data[6] => w_anode957w[1].IN0
eq[0] <= w_anode23w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode40w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode50w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode60w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode70w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode80w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode90w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode100w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode123w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode134w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode144w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode154w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode164w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode174w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode184w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode194w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode216w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode227w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode237w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode247w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode257w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode267w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode277w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode287w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode309w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode320w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode330w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode340w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode350w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode360w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode370w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode380w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode402w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode413w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode423w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode433w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode443w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode453w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode463w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode473w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode495w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode506w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode516w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode526w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode536w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode546w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode556w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode566w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode588w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode599w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode609w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode619w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode629w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode639w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode649w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode659w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode681w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode692w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode702w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode712w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode722w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode732w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode742w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode752w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[64] <= w_anode775w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[65] <= w_anode792w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[66] <= w_anode802w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[67] <= w_anode812w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[68] <= w_anode822w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[69] <= w_anode832w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[70] <= w_anode842w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[71] <= w_anode852w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[72] <= w_anode875w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[73] <= w_anode886w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[74] <= w_anode896w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[75] <= w_anode906w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[76] <= w_anode916w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[77] <= w_anode926w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[78] <= w_anode936w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[79] <= w_anode946w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[80] <= w_anode968w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[81] <= w_anode979w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[82] <= w_anode989w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[83] <= w_anode999w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[84] <= w_anode1009w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[85] <= w_anode1019w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[86] <= w_anode1029w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[87] <= w_anode1039w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[88] <= w_anode1061w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[89] <= w_anode1072w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[90] <= w_anode1082w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[91] <= w_anode1092w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[92] <= w_anode1102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[93] <= w_anode1112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[94] <= w_anode1122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[95] <= w_anode1132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[96] <= w_anode1154w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[97] <= w_anode1165w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[98] <= w_anode1175w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[99] <= w_anode1185w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[100] <= w_anode1195w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[101] <= w_anode1205w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[102] <= w_anode1215w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[103] <= w_anode1225w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[104] <= w_anode1247w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[105] <= w_anode1258w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[106] <= w_anode1268w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[107] <= w_anode1278w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[108] <= w_anode1288w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[109] <= w_anode1298w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[110] <= w_anode1308w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[111] <= w_anode1318w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[112] <= w_anode1340w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[113] <= w_anode1351w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[114] <= w_anode1361w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[115] <= w_anode1371w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[116] <= w_anode1381w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[117] <= w_anode1391w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[118] <= w_anode1401w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[119] <= w_anode1411w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[120] <= w_anode1433w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[121] <= w_anode1444w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[122] <= w_anode1454w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[123] <= w_anode1464w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[124] <= w_anode1474w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[125] <= w_anode1484w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[126] <= w_anode1494w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[127] <= w_anode1504w[3].DB_MAX_OUTPUT_PORT_TYPE


|lab4|cu:inst8|lpm_dff1:IR
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|lab4|cu:inst8|lpm_dff1:IR|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|lab4|cu:inst8|lpm_bustri1:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|lab4|cu:inst8|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab4|cu:inst8|lpm_dff1:DR9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|lab4|cu:inst8|lpm_dff1:DR9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|lab4|cu:inst8|lpm_dff1:DR
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|lab4|cu:inst8|lpm_dff1:DR|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|lab4|cu:inst8|lpm_constant0:inst11
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]
result[5] <= lpm_constant:lpm_constant_component.result[5]
result[6] <= lpm_constant:lpm_constant_component.result[6]
result[7] <= lpm_constant:lpm_constant_component.result[7]
result[8] <= lpm_constant:lpm_constant_component.result[8]


|lab4|cu:inst8|lpm_constant0:inst11|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>


|lab4|cu:inst8|lpm_dff1:AR
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|lab4|cu:inst8|lpm_dff1:AR|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|lab4|cu:inst8|lpm_mux3:inst1
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
sel => lpm_mux:lpm_mux_component.sel[0]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]


|lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component
data[0][0] => mux_1oc:auto_generated.data[0]
data[0][1] => mux_1oc:auto_generated.data[1]
data[0][2] => mux_1oc:auto_generated.data[2]
data[0][3] => mux_1oc:auto_generated.data[3]
data[0][4] => mux_1oc:auto_generated.data[4]
data[0][5] => mux_1oc:auto_generated.data[5]
data[0][6] => mux_1oc:auto_generated.data[6]
data[0][7] => mux_1oc:auto_generated.data[7]
data[1][0] => mux_1oc:auto_generated.data[8]
data[1][1] => mux_1oc:auto_generated.data[9]
data[1][2] => mux_1oc:auto_generated.data[10]
data[1][3] => mux_1oc:auto_generated.data[11]
data[1][4] => mux_1oc:auto_generated.data[12]
data[1][5] => mux_1oc:auto_generated.data[13]
data[1][6] => mux_1oc:auto_generated.data[14]
data[1][7] => mux_1oc:auto_generated.data[15]
sel[0] => mux_1oc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1oc:auto_generated.result[0]
result[1] <= mux_1oc:auto_generated.result[1]
result[2] <= mux_1oc:auto_generated.result[2]
result[3] <= mux_1oc:auto_generated.result[3]
result[4] <= mux_1oc:auto_generated.result[4]
result[5] <= mux_1oc:auto_generated.result[5]
result[6] <= mux_1oc:auto_generated.result[6]
result[7] <= mux_1oc:auto_generated.result[7]


|lab4|cu:inst8|lpm_mux3:inst1|lpm_mux:lpm_mux_component|mux_1oc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w0_n0_mux_dataout~0.IN1
data[9] => l1_w1_n0_mux_dataout~0.IN1
data[10] => l1_w2_n0_mux_dataout~0.IN1
data[11] => l1_w3_n0_mux_dataout~0.IN1
data[12] => l1_w4_n0_mux_dataout~0.IN1
data[13] => l1_w5_n0_mux_dataout~0.IN1
data[14] => l1_w6_n0_mux_dataout~0.IN1
data[15] => l1_w7_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0


|lab4|cu:inst8|lpm_counter6:inst15
aload => lpm_counter:lpm_counter_component.aload
clock => lpm_counter:lpm_counter_component.clock
data[0] => lpm_counter:lpm_counter_component.data[0]
data[1] => lpm_counter:lpm_counter_component.data[1]
data[2] => lpm_counter:lpm_counter_component.data[2]
data[3] => lpm_counter:lpm_counter_component.data[3]
data[4] => lpm_counter:lpm_counter_component.data[4]
data[5] => lpm_counter:lpm_counter_component.data[5]
data[6] => lpm_counter:lpm_counter_component.data[6]
data[7] => lpm_counter:lpm_counter_component.data[7]
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component
clock => cntr_pki:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => cntr_pki:auto_generated.aload
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => cntr_pki:auto_generated.data[0]
data[1] => cntr_pki:auto_generated.data[1]
data[2] => cntr_pki:auto_generated.data[2]
data[3] => cntr_pki:auto_generated.data[3]
data[4] => cntr_pki:auto_generated.data[4]
data[5] => cntr_pki:auto_generated.data[5]
data[6] => cntr_pki:auto_generated.data[6]
data[7] => cntr_pki:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_pki:auto_generated.q[0]
q[1] <= cntr_pki:auto_generated.q[1]
q[2] <= cntr_pki:auto_generated.q[2]
q[3] <= cntr_pki:auto_generated.q[3]
q[4] <= cntr_pki:auto_generated.q[4]
q[5] <= cntr_pki:auto_generated.q[5]
q[6] <= cntr_pki:auto_generated.q[6]
q[7] <= cntr_pki:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab4|cu:inst8|lpm_counter6:inst15|lpm_counter:lpm_counter_component|cntr_pki:auto_generated
aload => counter_reg_bit1a[7].ALOAD
aload => counter_reg_bit1a[6].ALOAD
aload => counter_reg_bit1a[5].ALOAD
aload => counter_reg_bit1a[4].ALOAD
aload => counter_reg_bit1a[3].ALOAD
aload => counter_reg_bit1a[2].ALOAD
aload => counter_reg_bit1a[1].ALOAD
aload => counter_reg_bit1a[0].ALOAD
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
data[0] => counter_reg_bit1a[0].ADATA
data[1] => counter_reg_bit1a[1].ADATA
data[2] => counter_reg_bit1a[2].ADATA
data[3] => counter_reg_bit1a[3].ADATA
data[4] => counter_reg_bit1a[4].ADATA
data[5] => counter_reg_bit1a[5].ADATA
data[6] => counter_reg_bit1a[6].ADATA
data[7] => counter_reg_bit1a[7].ADATA
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT


|lab4|cu:inst8|lpm_mux3:inst8
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
sel => lpm_mux:lpm_mux_component.sel[0]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]


|lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component
data[0][0] => mux_1oc:auto_generated.data[0]
data[0][1] => mux_1oc:auto_generated.data[1]
data[0][2] => mux_1oc:auto_generated.data[2]
data[0][3] => mux_1oc:auto_generated.data[3]
data[0][4] => mux_1oc:auto_generated.data[4]
data[0][5] => mux_1oc:auto_generated.data[5]
data[0][6] => mux_1oc:auto_generated.data[6]
data[0][7] => mux_1oc:auto_generated.data[7]
data[1][0] => mux_1oc:auto_generated.data[8]
data[1][1] => mux_1oc:auto_generated.data[9]
data[1][2] => mux_1oc:auto_generated.data[10]
data[1][3] => mux_1oc:auto_generated.data[11]
data[1][4] => mux_1oc:auto_generated.data[12]
data[1][5] => mux_1oc:auto_generated.data[13]
data[1][6] => mux_1oc:auto_generated.data[14]
data[1][7] => mux_1oc:auto_generated.data[15]
sel[0] => mux_1oc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1oc:auto_generated.result[0]
result[1] <= mux_1oc:auto_generated.result[1]
result[2] <= mux_1oc:auto_generated.result[2]
result[3] <= mux_1oc:auto_generated.result[3]
result[4] <= mux_1oc:auto_generated.result[4]
result[5] <= mux_1oc:auto_generated.result[5]
result[6] <= mux_1oc:auto_generated.result[6]
result[7] <= mux_1oc:auto_generated.result[7]


|lab4|cu:inst8|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_1oc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w0_n0_mux_dataout~0.IN1
data[9] => l1_w1_n0_mux_dataout~0.IN1
data[10] => l1_w2_n0_mux_dataout~0.IN1
data[11] => l1_w3_n0_mux_dataout~0.IN1
data[12] => l1_w4_n0_mux_dataout~0.IN1
data[13] => l1_w5_n0_mux_dataout~0.IN1
data[14] => l1_w6_n0_mux_dataout~0.IN1
data[15] => l1_w7_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0


|lab4|cu:inst8|lpm_dff1:DR8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|lab4|cu:inst8|lpm_dff1:DR8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|lab4|lpm_bustri1:inst4
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|lab4|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab4|lpm_rom0:inst
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]


|lab4|lpm_rom0:inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_sh71:auto_generated.address_a[0]
address_a[1] => altsyncram_sh71:auto_generated.address_a[1]
address_a[2] => altsyncram_sh71:auto_generated.address_a[2]
address_a[3] => altsyncram_sh71:auto_generated.address_a[3]
address_a[4] => altsyncram_sh71:auto_generated.address_a[4]
address_a[5] => altsyncram_sh71:auto_generated.address_a[5]
address_a[6] => altsyncram_sh71:auto_generated.address_a[6]
address_a[7] => altsyncram_sh71:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sh71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sh71:auto_generated.q_a[0]
q_a[1] <= altsyncram_sh71:auto_generated.q_a[1]
q_a[2] <= altsyncram_sh71:auto_generated.q_a[2]
q_a[3] <= altsyncram_sh71:auto_generated.q_a[3]
q_a[4] <= altsyncram_sh71:auto_generated.q_a[4]
q_a[5] <= altsyncram_sh71:auto_generated.q_a[5]
q_a[6] <= altsyncram_sh71:auto_generated.q_a[6]
q_a[7] <= altsyncram_sh71:auto_generated.q_a[7]
q_a[8] <= altsyncram_sh71:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lab4|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_sh71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT


|lab4|lpm_bustri1:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|lab4|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab4|lpm_ram_dq0:inst7
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
inclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]


|lab4|lpm_ram_dq0:inst7|altsyncram:altsyncram_component
wren_a => altsyncram_hkc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hkc1:auto_generated.data_a[0]
data_a[1] => altsyncram_hkc1:auto_generated.data_a[1]
data_a[2] => altsyncram_hkc1:auto_generated.data_a[2]
data_a[3] => altsyncram_hkc1:auto_generated.data_a[3]
data_a[4] => altsyncram_hkc1:auto_generated.data_a[4]
data_a[5] => altsyncram_hkc1:auto_generated.data_a[5]
data_a[6] => altsyncram_hkc1:auto_generated.data_a[6]
data_a[7] => altsyncram_hkc1:auto_generated.data_a[7]
data_a[8] => altsyncram_hkc1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hkc1:auto_generated.address_a[0]
address_a[1] => altsyncram_hkc1:auto_generated.address_a[1]
address_a[2] => altsyncram_hkc1:auto_generated.address_a[2]
address_a[3] => altsyncram_hkc1:auto_generated.address_a[3]
address_a[4] => altsyncram_hkc1:auto_generated.address_a[4]
address_a[5] => altsyncram_hkc1:auto_generated.address_a[5]
address_a[6] => altsyncram_hkc1:auto_generated.address_a[6]
address_a[7] => altsyncram_hkc1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hkc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hkc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_hkc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_hkc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_hkc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_hkc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_hkc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_hkc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_hkc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_hkc1:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lab4|lpm_ram_dq0:inst7|altsyncram:altsyncram_component|altsyncram_hkc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE


|lab4|lpm_bustri1:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|lab4|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab4|registers:inst15
q[0] <= lpm_mux0:inst10.result[0]
q[1] <= lpm_mux0:inst10.result[1]
q[2] <= lpm_mux0:inst10.result[2]
q[3] <= lpm_mux0:inst10.result[3]
q[4] <= lpm_mux0:inst10.result[4]
q[5] <= lpm_mux0:inst10.result[5]
q[6] <= lpm_mux0:inst10.result[6]
q[7] <= lpm_mux0:inst10.result[7]
q[8] <= lpm_mux0:inst10.result[8]
clk_0 => lpm_dff0:inst.clock
data_in[0] => lpm_dff0:inst.data[0]
data_in[0] => lpm_dff0:inst1.data[0]
data_in[0] => lpm_dff0:inst2.data[0]
data_in[0] => lpm_dff0:inst3.data[0]
data_in[1] => lpm_dff0:inst.data[1]
data_in[1] => lpm_dff0:inst1.data[1]
data_in[1] => lpm_dff0:inst2.data[1]
data_in[1] => lpm_dff0:inst3.data[1]
data_in[2] => lpm_dff0:inst.data[2]
data_in[2] => lpm_dff0:inst1.data[2]
data_in[2] => lpm_dff0:inst2.data[2]
data_in[2] => lpm_dff0:inst3.data[2]
data_in[3] => lpm_dff0:inst.data[3]
data_in[3] => lpm_dff0:inst1.data[3]
data_in[3] => lpm_dff0:inst2.data[3]
data_in[3] => lpm_dff0:inst3.data[3]
data_in[4] => lpm_dff0:inst.data[4]
data_in[4] => lpm_dff0:inst1.data[4]
data_in[4] => lpm_dff0:inst2.data[4]
data_in[4] => lpm_dff0:inst3.data[4]
data_in[5] => lpm_dff0:inst.data[5]
data_in[5] => lpm_dff0:inst1.data[5]
data_in[5] => lpm_dff0:inst2.data[5]
data_in[5] => lpm_dff0:inst3.data[5]
data_in[6] => lpm_dff0:inst.data[6]
data_in[6] => lpm_dff0:inst1.data[6]
data_in[6] => lpm_dff0:inst2.data[6]
data_in[6] => lpm_dff0:inst3.data[6]
data_in[7] => lpm_dff0:inst.data[7]
data_in[7] => lpm_dff0:inst1.data[7]
data_in[7] => lpm_dff0:inst2.data[7]
data_in[7] => lpm_dff0:inst3.data[7]
data_in[8] => lpm_dff0:inst.data[8]
data_in[8] => lpm_dff0:inst1.data[8]
data_in[8] => lpm_dff0:inst2.data[8]
data_in[8] => lpm_dff0:inst3.data[8]
clk_1 => lpm_dff0:inst1.clock
clk_2 => lpm_dff0:inst2.clock
clk_3 => lpm_dff0:inst3.clock
sel[0] => lpm_mux0:inst10.sel[0]
sel[1] => lpm_mux0:inst10.sel[1]


|lab4|registers:inst15|lpm_mux0:inst10
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data0x[8] => lpm_mux:lpm_mux_component.data[0][8]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data1x[8] => lpm_mux:lpm_mux_component.data[1][8]
data2x[0] => lpm_mux:lpm_mux_component.data[2][0]
data2x[1] => lpm_mux:lpm_mux_component.data[2][1]
data2x[2] => lpm_mux:lpm_mux_component.data[2][2]
data2x[3] => lpm_mux:lpm_mux_component.data[2][3]
data2x[4] => lpm_mux:lpm_mux_component.data[2][4]
data2x[5] => lpm_mux:lpm_mux_component.data[2][5]
data2x[6] => lpm_mux:lpm_mux_component.data[2][6]
data2x[7] => lpm_mux:lpm_mux_component.data[2][7]
data2x[8] => lpm_mux:lpm_mux_component.data[2][8]
data3x[0] => lpm_mux:lpm_mux_component.data[3][0]
data3x[1] => lpm_mux:lpm_mux_component.data[3][1]
data3x[2] => lpm_mux:lpm_mux_component.data[3][2]
data3x[3] => lpm_mux:lpm_mux_component.data[3][3]
data3x[4] => lpm_mux:lpm_mux_component.data[3][4]
data3x[5] => lpm_mux:lpm_mux_component.data[3][5]
data3x[6] => lpm_mux:lpm_mux_component.data[3][6]
data3x[7] => lpm_mux:lpm_mux_component.data[3][7]
data3x[8] => lpm_mux:lpm_mux_component.data[3][8]
sel[0] => lpm_mux:lpm_mux_component.sel[0]
sel[1] => lpm_mux:lpm_mux_component.sel[1]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]
result[8] <= lpm_mux:lpm_mux_component.result[8]


|lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component
data[0][0] => mux_2oc:auto_generated.data[0]
data[0][1] => mux_2oc:auto_generated.data[1]
data[0][2] => mux_2oc:auto_generated.data[2]
data[0][3] => mux_2oc:auto_generated.data[3]
data[0][4] => mux_2oc:auto_generated.data[4]
data[0][5] => mux_2oc:auto_generated.data[5]
data[0][6] => mux_2oc:auto_generated.data[6]
data[0][7] => mux_2oc:auto_generated.data[7]
data[0][8] => mux_2oc:auto_generated.data[8]
data[1][0] => mux_2oc:auto_generated.data[9]
data[1][1] => mux_2oc:auto_generated.data[10]
data[1][2] => mux_2oc:auto_generated.data[11]
data[1][3] => mux_2oc:auto_generated.data[12]
data[1][4] => mux_2oc:auto_generated.data[13]
data[1][5] => mux_2oc:auto_generated.data[14]
data[1][6] => mux_2oc:auto_generated.data[15]
data[1][7] => mux_2oc:auto_generated.data[16]
data[1][8] => mux_2oc:auto_generated.data[17]
data[2][0] => mux_2oc:auto_generated.data[18]
data[2][1] => mux_2oc:auto_generated.data[19]
data[2][2] => mux_2oc:auto_generated.data[20]
data[2][3] => mux_2oc:auto_generated.data[21]
data[2][4] => mux_2oc:auto_generated.data[22]
data[2][5] => mux_2oc:auto_generated.data[23]
data[2][6] => mux_2oc:auto_generated.data[24]
data[2][7] => mux_2oc:auto_generated.data[25]
data[2][8] => mux_2oc:auto_generated.data[26]
data[3][0] => mux_2oc:auto_generated.data[27]
data[3][1] => mux_2oc:auto_generated.data[28]
data[3][2] => mux_2oc:auto_generated.data[29]
data[3][3] => mux_2oc:auto_generated.data[30]
data[3][4] => mux_2oc:auto_generated.data[31]
data[3][5] => mux_2oc:auto_generated.data[32]
data[3][6] => mux_2oc:auto_generated.data[33]
data[3][7] => mux_2oc:auto_generated.data[34]
data[3][8] => mux_2oc:auto_generated.data[35]
sel[0] => mux_2oc:auto_generated.sel[0]
sel[1] => mux_2oc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_2oc:auto_generated.result[0]
result[1] <= mux_2oc:auto_generated.result[1]
result[2] <= mux_2oc:auto_generated.result[2]
result[3] <= mux_2oc:auto_generated.result[3]
result[4] <= mux_2oc:auto_generated.result[4]
result[5] <= mux_2oc:auto_generated.result[5]
result[6] <= mux_2oc:auto_generated.result[6]
result[7] <= mux_2oc:auto_generated.result[7]
result[8] <= mux_2oc:auto_generated.result[8]


|lab4|registers:inst15|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_2oc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w0_n0_mux_dataout~0.IN1
data[10] => l1_w1_n0_mux_dataout~0.IN1
data[11] => l1_w2_n0_mux_dataout~0.IN1
data[12] => l1_w3_n0_mux_dataout~0.IN1
data[13] => l1_w4_n0_mux_dataout~0.IN1
data[14] => l1_w5_n0_mux_dataout~0.IN1
data[15] => l1_w6_n0_mux_dataout~0.IN1
data[16] => l1_w7_n0_mux_dataout~0.IN1
data[17] => l1_w8_n0_mux_dataout~0.IN1
data[18] => l1_w0_n1_mux_dataout~1.IN1
data[19] => l1_w1_n1_mux_dataout~1.IN1
data[20] => l1_w2_n1_mux_dataout~1.IN1
data[21] => l1_w3_n1_mux_dataout~1.IN1
data[22] => l1_w4_n1_mux_dataout~1.IN1
data[23] => l1_w5_n1_mux_dataout~1.IN1
data[24] => l1_w6_n1_mux_dataout~1.IN1
data[25] => l1_w7_n1_mux_dataout~1.IN1
data[26] => l1_w8_n1_mux_dataout~1.IN1
data[27] => l1_w0_n1_mux_dataout~0.IN1
data[28] => l1_w1_n1_mux_dataout~0.IN1
data[29] => l1_w2_n1_mux_dataout~0.IN1
data[30] => l1_w3_n1_mux_dataout~0.IN1
data[31] => l1_w4_n1_mux_dataout~0.IN1
data[32] => l1_w5_n1_mux_dataout~0.IN1
data[33] => l1_w6_n1_mux_dataout~0.IN1
data[34] => l1_w7_n1_mux_dataout~0.IN1
data[35] => l1_w8_n1_mux_dataout~0.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~18.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~19.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~20.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~21.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~22.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~23.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~24.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~25.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~26.IN0


|lab4|registers:inst15|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|lab4|registers:inst15|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|lab4|registers:inst15|lpm_dff0:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|lab4|registers:inst15|lpm_dff0:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|lab4|registers:inst15|lpm_dff0:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|lab4|registers:inst15|lpm_dff0:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|lab4|registers:inst15|lpm_dff0:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|lab4|registers:inst15|lpm_dff0:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


