INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zheny/project_2 - Copy/project_2.sim/sim_1/synth/timing/xsim/decoderSimulation_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module glbl
