<stg><name>Loop_memcpy.Ainputs.7</name>


<trans_list>

<trans id="56" from="1" to="2">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="2" to="3">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="3" to="4">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="4" to="5">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="5" to="6">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="6" to="7">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="7" to="8">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="8" to="11">
<condition id="48">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="8" to="9">
<condition id="51">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="9" to="10">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="10" to="8">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4  %inputs_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %inputs_V_offset)

]]></Node>
<StgValue><ssdm name="inputs_V_offset_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:7  %inputs_V_offset1_i_i = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %inputs_V_offset_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="inputs_V_offset1_i_i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="30">
<![CDATA[
entry:8  %tmp_i_i = zext i30 %inputs_V_offset1_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:9  %inputs_V_addr = getelementptr i32* %inputs_V, i64 %tmp_i_i

]]></Node>
<StgValue><ssdm name="inputs_V_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:11  %inputs_V_addr_i_i_rd = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %inputs_V_addr, i32 3)

]]></Node>
<StgValue><ssdm name="inputs_V_addr_i_i_rd"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:11  %inputs_V_addr_i_i_rd = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %inputs_V_addr, i32 3)

]]></Node>
<StgValue><ssdm name="inputs_V_addr_i_i_rd"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:11  %inputs_V_addr_i_i_rd = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %inputs_V_addr, i32 3)

]]></Node>
<StgValue><ssdm name="inputs_V_addr_i_i_rd"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="19" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:11  %inputs_V_addr_i_i_rd = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %inputs_V_addr, i32 3)

]]></Node>
<StgValue><ssdm name="inputs_V_addr_i_i_rd"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="20" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:11  %inputs_V_addr_i_i_rd = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %inputs_V_addr, i32 3)

]]></Node>
<StgValue><ssdm name="inputs_V_addr_i_i_rd"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="21" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:11  %inputs_V_addr_i_i_rd = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %inputs_V_addr, i32 3)

]]></Node>
<StgValue><ssdm name="inputs_V_addr_i_i_rd"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="22" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i32* %inputs_V, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 3, [7 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i32* %inputs_V, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 3, [7 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i32* %result_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3  %result_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %result_V)

]]></Node>
<StgValue><ssdm name="result_V_read"/></StgValue>
</operation>

<operation id="26" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:5  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %result_V_out, i32 %result_V_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6  call void (...)* @_ssdm_op_SpecInterface(i32* %inputs_V, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 3, [7 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10  call void (...)* @_ssdm_op_SpecInterface(i32* %inputs_V, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 3, [7 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:11  %inputs_V_addr_i_i_rd = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %inputs_V_addr, i32 3)

]]></Node>
<StgValue><ssdm name="inputs_V_addr_i_i_rd"/></StgValue>
</operation>

<operation id="30" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
entry:12  br label %burst.rd.header.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="31" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.header.i.i:0  %Ainputs_2_out_i_i = phi i32 [ undef, %entry ], [ %Ainputs_2_1_i_i, %burst.rd.body_ifconv.i.i ]

]]></Node>
<StgValue><ssdm name="Ainputs_2_out_i_i"/></StgValue>
</operation>

<operation id="32" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.header.i.i:1  %Ainputs_1_out_i_i = phi i32 [ undef, %entry ], [ %Ainputs_1_1_i_i, %burst.rd.body_ifconv.i.i ]

]]></Node>
<StgValue><ssdm name="Ainputs_1_out_i_i"/></StgValue>
</operation>

<operation id="33" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.header.i.i:2  %Ainputs_0_out_i_i = phi i32 [ undef, %entry ], [ %Ainputs_0_1_i_i, %burst.rd.body_ifconv.i.i ]

]]></Node>
<StgValue><ssdm name="Ainputs_0_out_i_i"/></StgValue>
</operation>

<operation id="34" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
burst.rd.header.i.i:3  %indvar_i_i = phi i2 [ 0, %entry ], [ %indvar_next_i_i, %burst.rd.body_ifconv.i.i ]

]]></Node>
<StgValue><ssdm name="indvar_i_i"/></StgValue>
</operation>

<operation id="35" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
burst.rd.header.i.i:4  %exitcond_i_i = icmp eq i2 %indvar_i_i, -1

]]></Node>
<StgValue><ssdm name="exitcond_i_i"/></StgValue>
</operation>

<operation id="36" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
burst.rd.header.i.i:5  %indvar_next_i_i = add i2 %indvar_i_i, 1

]]></Node>
<StgValue><ssdm name="indvar_next_i_i"/></StgValue>
</operation>

<operation id="37" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header.i.i:6  br i1 %exitcond_i_i, label %.exit, label %burst.rd.body_ifconv.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
burst.rd.body_ifconv.i.i:5  %sel_tmp_i_i = icmp eq i2 %indvar_i_i, 1

]]></Node>
<StgValue><ssdm name="sel_tmp_i_i"/></StgValue>
</operation>

<operation id="39" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
burst.rd.body_ifconv.i.i:7  %sel_tmp2_i_i = icmp eq i2 %indvar_i_i, 0

]]></Node>
<StgValue><ssdm name="sel_tmp2_i_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="40" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body_ifconv.i.i:4  %inputs_V_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %inputs_V_addr)

]]></Node>
<StgValue><ssdm name="inputs_V_addr_read"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="41" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.body_ifconv.i.i:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="42" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body_ifconv.i.i:1  %burstread_rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

]]></Node>
<StgValue><ssdm name="burstread_rbegin_i_i"/></StgValue>
</operation>

<operation id="43" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body_ifconv.i.i:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body_ifconv.i.i:3  call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @memcpy_OC_Ainputs_OC)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="sel_tmp2_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.body_ifconv.i.i:6  %sel_tmp1_i_i = select i1 %sel_tmp_i_i, i32 %Ainputs_2_out_i_i, i32 %inputs_V_addr_read

]]></Node>
<StgValue><ssdm name="sel_tmp1_i_i"/></StgValue>
</operation>

<operation id="46" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.body_ifconv.i.i:8  %Ainputs_2_1_i_i = select i1 %sel_tmp2_i_i, i32 %Ainputs_2_out_i_i, i32 %sel_tmp1_i_i

]]></Node>
<StgValue><ssdm name="Ainputs_2_1_i_i"/></StgValue>
</operation>

<operation id="47" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="sel_tmp2_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.body_ifconv.i.i:9  %sel_tmp5_i_i = select i1 %sel_tmp_i_i, i32 %inputs_V_addr_read, i32 %Ainputs_1_out_i_i

]]></Node>
<StgValue><ssdm name="sel_tmp5_i_i"/></StgValue>
</operation>

<operation id="48" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.body_ifconv.i.i:10  %Ainputs_1_1_i_i = select i1 %sel_tmp2_i_i, i32 %Ainputs_1_out_i_i, i32 %sel_tmp5_i_i

]]></Node>
<StgValue><ssdm name="Ainputs_1_1_i_i"/></StgValue>
</operation>

<operation id="49" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.body_ifconv.i.i:11  %Ainputs_0_1_i_i = select i1 %sel_tmp2_i_i, i32 %inputs_V_addr_read, i32 %Ainputs_0_out_i_i

]]></Node>
<StgValue><ssdm name="Ainputs_0_1_i_i"/></StgValue>
</operation>

<operation id="50" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body_ifconv.i.i:12  %burstread_rend_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin_i_i)

]]></Node>
<StgValue><ssdm name="burstread_rend_i_i"/></StgValue>
</operation>

<operation id="51" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body_ifconv.i.i:13  br label %burst.rd.header.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="52" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="96" op_0_bw="96" op_1_bw="32">
<![CDATA[
.exit:0  %mrv_i_i = insertvalue { i32, i32, i32 } undef, i32 %Ainputs_2_out_i_i, 0

]]></Node>
<StgValue><ssdm name="mrv_i_i"/></StgValue>
</operation>

<operation id="53" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="96" op_0_bw="96" op_1_bw="32">
<![CDATA[
.exit:1  %mrv_1_i_i = insertvalue { i32, i32, i32 } %mrv_i_i, i32 %Ainputs_1_out_i_i, 1

]]></Node>
<StgValue><ssdm name="mrv_1_i_i"/></StgValue>
</operation>

<operation id="54" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="96" op_0_bw="96" op_1_bw="32">
<![CDATA[
.exit:2  %mrv_2_i_i = insertvalue { i32, i32, i32 } %mrv_1_i_i, i32 %Ainputs_0_out_i_i, 2

]]></Node>
<StgValue><ssdm name="mrv_2_i_i"/></StgValue>
</operation>

<operation id="55" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="96">
<![CDATA[
.exit:3  ret { i32, i32, i32 } %mrv_2_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
