INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/shamt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shamt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/npcmaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npcmaker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/Jextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jextend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/imdt_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imdt_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
ERROR: [VRFC 10-2068] ansi port instr cannot be redeclared in the header [E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v:19]
INFO: [VRFC 10-2458] undeclared symbol mux1out, assumed default net type wire [E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v:128]
ERROR: [VRFC 10-1040] module cpu ignored due to previous errors [E:/github/cpu31/project_1/project_1.srcs/sources_1/new/cpu.v:2]
