# //  Questa Sim-64
# //  Version 2023.4 win64 Oct  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is jstine@sakuya.ecen.okstate.edu.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 13:27:09 on Feb 21,2025
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 13:27:10 on Feb 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 13:27:10 on Feb 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-4301) Memory core inferred for signal 'RAM' width=32, depth=256, type=RAM at location riscv_single.sv:299
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.mux3(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# Simulation succeeded
# ** Note: $stop    : riscv_single.sv(66)
#    Time: 195 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at riscv_single.sv line 66
# Debug data file does not match loaded design.
# Debug data file does not match loaded design.
# End time: 13:29:20 on Feb 21,2025, Elapsed time: 0:02:10
# Errors: 1, Warnings: 1
