
---------- Begin Simulation Statistics ----------
final_tick                                   61396500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74473                       # Simulator instruction rate (inst/s)
host_mem_usage                                 887140                       # Number of bytes of host memory used
host_op_rate                                    89967                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.32                       # Real time elapsed on the host
host_tick_rate                              194134346                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       23532                       # Number of instructions simulated
sim_ops                                         28450                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000061                       # Number of seconds simulated
sim_ticks                                    61396500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             64.761486                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    2946                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 4549                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1348                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              7443                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 37                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             374                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              337                       # Number of indirect misses.
system.cpu.branchPred.lookups                   10433                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     874                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          106                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      8640                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     8472                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               901                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       5605                       # Number of branches committed
system.cpu.commit.bw_lim_events                   981                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              54                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           12547                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                23588                       # Number of instructions committed
system.cpu.commit.committedOps                  28506                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        46593                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.611809                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.596685                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        36915     79.23%     79.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3768      8.09%     87.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2014      4.32%     91.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          964      2.07%     93.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          682      1.46%     95.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          589      1.26%     96.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          463      0.99%     97.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          217      0.47%     97.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          981      2.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        46593                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  490                       # Number of function calls committed.
system.cpu.commit.int_insts                     25886                       # Number of committed integer instructions.
system.cpu.commit.loads                          4020                       # Number of loads committed
system.cpu.commit.membars                          36                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            7      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            19666     68.99%     69.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              42      0.15%     69.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.01%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.09%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              26      0.09%     69.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              28      0.10%     69.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             30      0.11%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            4020     14.10%     83.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           4658     16.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             28506                       # Class of committed instruction
system.cpu.commit.refs                           8678                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       413                       # Number of committed Vector instructions.
system.cpu.committedInsts                       23532                       # Number of Instructions Simulated
system.cpu.committedOps                         28450                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               5.218171                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.218171                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 10299                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   450                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                 3211                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                  45440                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    29175                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      7704                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    932                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1528                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                   620                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       10433                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      6344                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         13793                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   966                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          44010                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    2758                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.084963                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              33558                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               3857                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.358405                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              48730                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.069608                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.453148                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    39166     80.37%     80.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1000      2.05%     82.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1045      2.14%     84.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      641      1.32%     85.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      936      1.92%     87.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      593      1.22%     89.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      896      1.84%     90.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      600      1.23%     92.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     3853      7.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                48730                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           74064                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1070                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     6928                       # Number of branches executed
system.cpu.iew.exec_nop                           112                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.299778                       # Inst execution rate
system.cpu.iew.exec_refs                        11223                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       5539                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1978                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  6134                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 87                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               187                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 6435                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               41054                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  5684                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1053                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 36811                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   298                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    932                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   309                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               81                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           87                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2114                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1777                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             17                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          952                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            118                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     30626                       # num instructions consuming a value
system.cpu.iew.wb_count                         35670                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566382                       # average fanout of values written-back
system.cpu.iew.wb_producers                     17346                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.290487                       # insts written-back per cycle
system.cpu.iew.wb_sent                          36227                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    40730                       # number of integer regfile reads
system.cpu.int_regfile_writes                   25135                       # number of integer regfile writes
system.cpu.ipc                               0.191638                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.191638                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 9      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 25977     68.61%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   42      0.11%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     4      0.01%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   28      0.07%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.07%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   34      0.09%     68.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  32      0.08%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     69.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 5913     15.62%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                5797     15.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  37864                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         469                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012386                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     141     30.06%     30.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     30.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     30.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     30.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     30.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     30.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     30.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     30.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     30.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     30.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     30.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     30.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     30.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.21%     30.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.43%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     30.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     99     21.11%     51.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   226     48.19%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  37657                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             123697                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        35150                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             52230                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      40855                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     37864                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  87                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           12491                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               182                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             33                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         7797                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         48730                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.777016                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.611304                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               35949     73.77%     73.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3556      7.30%     81.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                2784      5.71%     86.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2123      4.36%     91.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1646      3.38%     94.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1134      2.33%     96.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 912      1.87%     98.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 363      0.74%     99.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 263      0.54%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           48730                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.308354                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    667                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1412                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          520                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1217                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                 4                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               35                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 6134                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                6435                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   28634                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    145                       # number of misc regfile writes
system.cpu.numCycles                           122794                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    2515                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 26781                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    168                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    29931                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      2                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     7                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 62641                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  43443                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               40609                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      7554                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    945                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    932                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1455                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    13828                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups            48156                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           6343                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                279                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3134                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             87                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              905                       # Number of vector rename lookups
system.cpu.rob.rob_reads                        86379                       # The number of ROB reads
system.cpu.rob.rob_writes                       84256                       # The number of ROB writes
system.cpu.timesIdled                            1023                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      572                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     142                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    17                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1241                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1501                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         3434                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1016                       # Transaction distribution
system.membus.trans_dist::ReadExReq               162                       # Transaction distribution
system.membus.trans_dist::ReadExResp              162                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1017                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            62                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        75392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   75392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1241                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1241    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1241                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1533500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6224500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     61396500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1708                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1498                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              162                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             162                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1563                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          146                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           62                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           62                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4623                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          743                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  5366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       195840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        19712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 215552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1933                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001552                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039375                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1930     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1933                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            3215000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            493000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2343000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     61396500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  690                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    2                       # number of demand (read+write) hits
system.l2.demand_hits::total                      692                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 690                       # number of overall hits
system.l2.overall_hits::.cpu.data                   2                       # number of overall hits
system.l2.overall_hits::total                     692                       # number of overall hits
system.l2.demand_misses::.cpu.inst                873                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                306                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1179                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               873                       # number of overall misses
system.l2.overall_misses::.cpu.data               306                       # number of overall misses
system.l2.overall_misses::total                  1179                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     67981000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     24855500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         92836500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     67981000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     24855500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        92836500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1563                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              308                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1871                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1563                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             308                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1871                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.558541                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.993506                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.630144                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.558541                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.993506                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.630144                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77870.561283                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81227.124183                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78741.730280                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77870.561283                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81227.124183                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78741.730280                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           873                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           306                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1179                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          873                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          306                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1179                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     59261000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     21795500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     81056500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     59261000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     21795500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     81056500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.558541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.993506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.630144                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.558541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.993506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.630144                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67882.016037                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71227.124183                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68750.212044                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67882.016037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71227.124183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68750.212044                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks         1495                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1495                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1495                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1495                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             162                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 162                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     13190500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13190500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81422.839506                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81422.839506                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          162                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            162                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     11570500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11570500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71422.839506                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71422.839506                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            690                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                690                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          873                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              873                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     67981000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     67981000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1563                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1563                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.558541                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.558541                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77870.561283                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77870.561283                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          873                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          873                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     59261000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59261000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.558541                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.558541                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67882.016037                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67882.016037                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          144                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             144                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11665000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11665000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          146                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           146                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.986301                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.986301                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81006.944444                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81006.944444                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          144                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          144                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10225000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10225000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.986301                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.986301                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71006.944444                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71006.944444                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           62                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              62                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           62                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            62                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           62                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           62                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1207000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1207000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19467.741935                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19467.741935                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     61396500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   644.311818                       # Cycle average of tags in use
system.l2.tags.total_refs                        3368                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1178                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.859083                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       441.399810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       202.912008                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.003368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.004916                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1178                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1042                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.008987                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     28626                       # Number of tag accesses
system.l2.tags.data_accesses                    28626                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     61396500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          55808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          19584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              75392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        55808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         55808                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1178                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         908976896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         318975837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1227952733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    908976896                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        908976896                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        908976896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        318975837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1227952733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       873.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000571000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2328                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1179                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1179                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               91                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     10492500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5895000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                32598750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8899.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27649.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      943                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1179                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          222                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    331.819820                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   212.787487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   306.946137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           63     28.38%     28.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           58     26.13%     54.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25     11.26%     65.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           21      9.46%     75.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      4.50%     79.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      6.31%     86.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      3.15%     89.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      3.15%     92.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           17      7.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          222                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  75456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   75456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1229.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1229.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      61374000                       # Total gap between requests
system.mem_ctrls.avgGap                      52055.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        55872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        19584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 910019300.774474143982                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 318975837.384867191315                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          873                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          306                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23431250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9167500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26839.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29959.15                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    79.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               856800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               432630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             4398240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         27277920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           605760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           37873830                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        616.872786                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      1384500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     58192000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               821100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               409860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4012680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         27852480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           121920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           37520520                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        611.118223                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       110250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     59466250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     61396500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         4470                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4470                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4470                       # number of overall hits
system.cpu.icache.overall_hits::total            4470                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1874                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1874                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1874                       # number of overall misses
system.cpu.icache.overall_misses::total          1874                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     94198000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     94198000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     94198000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     94198000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         6344                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6344                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         6344                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6344                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.295397                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.295397                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.295397                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.295397                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50265.741729                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50265.741729                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50265.741729                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50265.741729                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1498                       # number of writebacks
system.cpu.icache.writebacks::total              1498                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          311                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          311                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          311                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          311                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1563                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1563                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1563                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1563                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     77762500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     77762500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     77762500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     77762500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.246375                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.246375                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.246375                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.246375                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49752.079335                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49752.079335                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49752.079335                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49752.079335                       # average overall mshr miss latency
system.cpu.icache.replacements                   1498                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4470                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4470                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1874                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1874                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     94198000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     94198000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         6344                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6344                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.295397                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.295397                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50265.741729                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50265.741729                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          311                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          311                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1563                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1563                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     77762500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     77762500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.246375                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.246375                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49752.079335                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49752.079335                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     61396500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     61396500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            61.225640                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                6032                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1562                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.861716                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    61.225640                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.956651                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.956651                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             14250                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            14250                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     61396500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     61396500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     61396500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     61396500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     61396500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         8804                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             8804                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         8825                       # number of overall hits
system.cpu.dcache.overall_hits::total            8825                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1206                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1206                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1210                       # number of overall misses
system.cpu.dcache.overall_misses::total          1210                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     79937000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     79937000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     79937000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     79937000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10010                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10010                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10035                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10035                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.120480                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.120480                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.120578                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.120578                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66282.752902                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66282.752902                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66063.636364                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66063.636364                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          841                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          841                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          841                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          841                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          365                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          365                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          369                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          369                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     26777000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     26777000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     27179000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     27179000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036464                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036464                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036771                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036771                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73361.643836                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73361.643836                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73655.826558                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73655.826558                       # average overall mshr miss latency
system.cpu.dcache.replacements                      3                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         5066                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            5066                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          314                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           314                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21951000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21951000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         5380                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         5380                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058364                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058364                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69907.643312                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69907.643312                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          173                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          173                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          141                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          141                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11418500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11418500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.026208                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.026208                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80982.269504                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80982.269504                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3738                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3738                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          841                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          841                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     56351000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     56351000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         4579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.183665                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.183665                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67004.756243                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67004.756243                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          668                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          668                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13774500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13774500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.037781                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037781                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79621.387283                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79621.387283                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           25                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           25                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.160000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.160000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       402000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       402000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.160000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.160000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       100500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       100500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           51                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           51                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1635000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1635000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           51                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           51                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32058.823529                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32058.823529                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           51                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           51                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1584000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1584000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31058.823529                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31058.823529                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           48                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           48                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        90000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        90000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.020408                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.020408                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        90000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        90000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        89000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        89000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.020408                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.020408                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        89000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        89000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     61396500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           241.602960                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                9279                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               370                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.078378                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   241.602960                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.235940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.235940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          344                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.358398                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             20610                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            20610                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     61396500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     61396500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
