DRV_DEFS = \
ADC_MAX_CHANNEL \
CHR_DET_EINT_PIN \
DCL_ADC_INTERFACE \
DCL_BMT_INTERFACE \
DCL_F32K_CLK_INTERFACE \
DCL_I2C_INTERFACE \
DCL_MSDC_INTERFACE \
DCL_RTC_INTERFACE \
DCL_SIM_INTERFACE \
DRV_2_SIM_CONTROLLER \
DRV_ADC_BASIC_REG \
DRV_ADC_CALIBRATION_EFUSE \
DRV_ADC_DELAY_FOR_ADCCAP \
DRV_ADC_FULL_FUNC \
DRV_ADC_IMM \
DRV_ADC_MAX_CH_16 \
DRV_ADC_NO_ADC_DEF_CONFIG \
DRV_ADC_NO_PUWAIT_EN \
DRV_ADC_NO_TEST_DACMON \
DRV_ADC_SAMPLE_10bIT \
DRV_ADC_SW_RESET \
DRV_ADC_TDMA_TIME \
DRV_ADC_TP_ADC \
DRV_ADC_WAKE_UP_TDMA_TIMER \
DRV_ADC_ZCV_SUPPORT \
DRV_ALERTER_NOT_EXIST \
DRV_DISABLE_SAP_ID \
DRV_DISPLAY_DRIVER_V2_SLIM_SUPPORT \
DRV_DISPLAY_DRIVER_V2_TEARING_CONTROL_SUPPORT \
DRV_F32K_EOSC32_AS_6261 \
DRV_F32K_EOSC_CALI_DEF \
DRV_F32K_FQMTR_AS_6260 \
DRV_F32K_XOSC_CALI_DEF \
DRV_FEATURE__MM_POWER_CTRL_IF \
DRV_GCU_GEA3 \
DRV_GCU_REG_32BITS \
DRV_GOVL_LAYER_TOTAL_COUNT \
DRV_GPIO_FULL_FUNC \
DRV_GPIO_NEW_SW_ARCHI \
DRV_GPT_DIRECT_SLEEP_MODE_HANDLE \
DRV_GPT_GPT4 \
DRV_GPT_NO_PDN_BIT \
DRV_I2C_25_SERIES \
DRV_I2C_DMA_DEPTH \
DRV_I2C_DMA_DEPTH_AUX \
DRV_I2C_FIFO_DEPTH \
DRV_I2C_MAX_65535_TRANSFER_LENGTH \
DRV_I2C_PDN_NAME_I2C \
DRV_I2C_USE_DMA_V2_API \
DRV_IDP_SUPPORT \
DRV_KBD_48KEYS_ABOVE \
DRV_KBD_55_KEYS \
DRV_KBD_COL_ROW_SEL \
DRV_KBD_MUX_WITH_GPIO \
DRV_KBD_PWRKEY_FROM_EINT \
DRV_KBD_PWRKEY_SATUS_0048 \
DRV_KBD_STATUS_REG_REORG \
DRV_KBD_SW_KBD \
DRV_LAYER_DITHER \
DRV_LCD_CMD_QUEUE_COUNT \
DRV_LCD_CMD_QUEUE_NUMBER \
DRV_LCD_DEBUG_SUPPORT \
DRV_LCD_GAMMA_CORRECTION_QUEUE_NUMBER \
DRV_LCD_HW_TRIGGER_SUPPORT \
DRV_LCD_ROI_BACKGROUND_COLOR_RGB888 \
DRV_LCD_TEARING_VSYNC_HW_DELAY_MODE_SUPPORT \
DRV_LCD_TEARING_VSYNC_MODE_SUPPORT \
DRV_MISC_ADC_MEASURE_REMOVE_IRQMASK \
DRV_MISC_CHR_USB_EINT_CENTRAL_UNMASK \
DRV_MISC_TDMA_L1_MACRO \
DRV_MISC_TDMA_TIME_MAX_32BITS \
DRV_MSDC_4_BYTE_BURST \
DRV_MSDC_CHECK_MULTIBLOCK_WRITE_FINISHED \
DRV_MSDC_CLKSRC_MT6261_SERIES \
DRV_MSDC_CLK_MT6276_SERIES \
DRV_MSDC_CLK_SEARCH \
DRV_MSDC_DBG_MT6261_SERIES \
DRV_MSDC_DRIVING_6255_SERIES \
DRV_MSDC_FIFO_COUNT_4_BITS \
DRV_MSDC_FORCE_WAIT_FOR_PROG_R1B_MALFUNCTION \
DRV_MSDC_GPIO_MT6261_SERIES \
DRV_MSDC_RST_MT6261_SERIES \
DRV_PARALLEL_INTERFACE_COUNT \
DRV_PWM2_KPAD_LED_3_DUTY \
DRV_PWM_3CH_ADDRESS \
DRV_PWM_CLK_SEL \
DRV_PWM_DRV_TOOL_SUPPORT \
DRV_PWM_ISINK_SOURCE \
DRV_PWM_PWM2 \
DRV_PWM_PWM3 \
DRV_RTC_BBPU_AS_6260 \
DRV_RTC_CII_HALF_SEC \
DRV_RTC_EXTEND_TO_KEEP_RTC_TIME \
DRV_RTC_GPIO \
DRV_RTC_HW_CALI \
DRV_RTC_INIT_POLL \
DRV_RTC_INTERNAL_32K_AS_6261 \
DRV_RTC_LATCH_PWR_POLL \
DRV_RTC_LOW_POWER_DETECT \
DRV_RTC_LPD_AS_6261 \
DRV_RTC_PDN_EXTEND \
DRV_RTC_PROTECT1 \
DRV_RTC_PROTECT2 \
DRV_RTC_PWRON_BBPU_SW \
DRV_RTC_REG_COMM \
DRV_RTC_REG_NEW_SPAR \
DRV_RTC_REG_SPAR \
DRV_RTC_SET_AUTO_AFTER_ALARM \
DRV_RTC_XOSC_DEF \
DRV_RTC_XOSC_UPDATE \
DRV_SERIAL_INTERFACE_COUNT \
DRV_SIM_ALL_SOLUTION_BUILT \
DRV_SIM_DBG_LOW_COST_COMMON \
DRV_SIM_MAX_LOGICAL_INTERFACE \
DRV_SIM_RETRY_18V_ONLY_USIM_ON_PTS_ERROR \
DRV_SIM_RETRY_3V_ON_PTS_ERROR \
DRV_SPI_COMMAND \
DRV_SPI_HAL \
DRV_SPI_PAD_MACRO_SELECT \
DRV_SPI_PDN_ON \
DRV_SPI_SINGLE_PAD_SUPPORT \
DRV_SPI_SLAVE_SUPPORT \
DRV_SPI_SUPPORT \
DRV_SPI_SYS_PDN \
DRV_TOUCH_PANEL_CUSTOMER_PARAMETER \
DRV_TOUCH_PANEL_PAIR_GUARANTEE \
DRV_TP_ADIE_DDIE_STRCUTURE \
DRV_TP_AUXADC_MOVE_TO_ADIE \
DRV_TP_IRQ_TPC \
DRV_TP_SLIM \
DRV_TP_SPL_NUM_PMU_0094 \
DRV_UART1_NO_DMA \
DRV_UART2_NO_DMA \
DRV_UART3_NO_DMA \
DRV_UART_2_FIFO_DEPTHS \
DRV_UART_AUTO_BAUD \
DRV_UART_AUTO_BAUDRATE_BUG \
DRV_UART_BASIC_REG \
DRV_UART_CLOCK_52M \
DRV_UART_DCM_NO_BUG \
DRV_UART_DMA_ENABLE_HANG_BUG \
DRV_UART_DMA_EXTEND \
DRV_UART_DMA_VFIFO_CONFIG14 \
DRV_UART_FRACTIONAL \
DRV_UART_HIGH_SPEED \
DRV_UART_MCU_MULTI_POP_PUSH \
DRV_UART_NEW_UART_AND_OLG_DMA \
DRV_UART_SLEEP_MODE \
DRV_UART_SPEED_SAMPLE_COUNT \
DRV_UART_TEST_FOR_BRING_UP \
DRV_UART_USE_VFIFO_MODE \
DRV_UART_VFIFO_EN_REG \
DRV_USB_DMA2_RX_REDUCED \
DRV_USB_DMA_NO_SHARE_CHANNELS \
DRV_USB_IP_V1_PLUS \
DRV_USB_LOGGING_V5 \
DRV_USB_LOGGING_V5_SINGLE_DSP \
DRV_USB_PHY_T55_IP \
DRV_WDT_BASIC_REG \
DRV_WDT_LENGTH_11BITS \
DRV_WDT_RETN_REG \
DRV_WDT_SWRST \
G2D_HW_SHARE_WITH_GOVL_SUPPORT \
GOVL_BYTE_ALIGN_COUNT \
GOVL_LAYER_MAX_ALPHA \
GOVL_LAYER_MAX_HEIGHT \
GOVL_LAYER_MAX_OFFSETX \
GOVL_LAYER_MAX_OFFSETY \
GOVL_LAYER_MAX_WIDTH \
GOVL_LAYER_MEM_MAX_OFFSETX \
GOVL_LAYER_MEM_MAX_OFFSETY \
GOVL_LAYER_MEM_MAX_PITCH \
GOVL_LAYER_MIN_OFFSETX \
GOVL_LAYER_MIN_OFFSETY \
GOVL_MEM_OUT_MAX_MAIN_WINDOW_HEIGHT \
GOVL_MEM_OUT_MAX_MAIN_WINDOW_WIDTH \
GOVL_MEM_OUT_MAX_OFFSETX \
GOVL_MEM_OUT_MAX_OFFSETY \
GOVL_ROI_COORDINATE_ORIGIN_X \
GOVL_ROI_COORDINATE_ORIGIN_Y \
GOVL_ROI_MAX_HEIGHT \
GOVL_ROI_MAX_OFFSETX \
GOVL_ROI_MAX_OFFSETY \
GOVL_ROI_MAX_WIDTH \
HAL_I2C_ENABLE_EMPTY_NON_HAL_INTERFACE \
IDP_MM_COLOR_SUPPORT \
LCD_BYTE_ALIGN_CNT \
LCD_DRIVER_CHIP_SEPARATE \
LCD_LAYER_MEM_MAX_OFFSETX \
LCD_LAYER_MEM_MAX_OFFSETY \
LCD_LAYER_MEM_MAX_PITCH \
LCD_LAYER_ORIGIN_X \
LCD_LAYER_ORIGIN_Y \
LCD_MEM_OUT_MAX_MAIN_WINDOW_HEIGHT \
LCD_MEM_OUT_MAX_MAIN_WINDOW_WIDTH \
LCD_MEM_OUT_MAX_OFFSETX \
LCD_MEM_OUT_MAX_OFFSETY \
LCD_POWER_CTRL_MOD_SUPPORT \
LCD_ROI_MAX_HEIGHT \
LCD_ROI_MAX_OFFSETX \
LCD_ROI_MAX_OFFSETY \
LCD_ROI_MAX_WIDTH \
LPWR_SLIM \
MDP_SUPPORT_FAST_POWER_ON_OFF \
MSDC_CACHED_SUPPORT \
MSDC_DMA \
MSDC_SD_BITS4_BUS \
MSDC_TRACE_LEVEL1 \
MSDC_TRACE_LEVEL2 \
PMIC_CHR_USB_DETECT_THROUGH_PMU_BC11 \
PMIC_CHR_USB_DET_EINT_LEVEL_ACTIVE_LOW \
PMIC_CHR_USB_DET_EINT_LEVEL_TRIGGER \
PMIC_FIXED_CHR_EINT \
PMIC_PMU_SERIES \
PNG_DEBUG \
R1B_INTERRUPT_MODE \
RGB_RESIZER_SW_SUPPORT_WITH_BOX_RESIZER \
RGB_RESIZER_SW_SUPPORT_WITH_SRC_ARGB8888 \
RGB_ROTATOR_SW_SUPPORT_WITH_ROTATE_ANGLE_000 \
RGB_ROTATOR_SW_SUPPORT_WITH_ROTATE_ANGLE_090 \
RGB_ROTATOR_SW_SUPPORT_WITH_ROTATE_ANGLE_270 \
RGB_ROTATOR_SW_SUPPORT_WITH_SRC_ARGB8888 \
SD_STOP_SLOW \
SIM_ACTIVATE_BY_PTS_ERROR \
SIM_CACHED_SUPPORT \
SIM_DRV_MTK_INTERFACE_NUM \
SIM_ENABLE_DIE_TO_DIE_IF \
SIM_FTA_MT6306_DISABLE_PH_RESISTOR \
SIM_MT6302_MAX_MT6302 \
SIM_REMOVE_ATR_ASSERT \
SIM_TOUT_REG_V2 \
SIM_TOUT_REG_V3 \
STKMGR_USER_FILTER_ENABLE \
SW_G2D_LT_PERFORMANCE_VERSION \
SW_JPEG_DECODER_SUPPORT_WITH_DST_ARGB8888 \
SW_JPEG_DECODER_SUPPORT_WITH_DST_YUV420 \
SW_JPEG_DECODER_SUPPORT_WITH_DST_YUV422 \
SW_JPEG_ENCODER_SUPPORT_WITH_DST_YUV422 \
SW_JPEG_ENCODER_SUPPORT_WITH_SRC_UYVY \
SW_KBD_API_TEST \
SW_KBD_COL_PUPD_1_2M \
SW_KBD_OPTIONAL_SCAN \
SW_KBD_TRIGGER_EINT \
USE_UYVY422_BETWEEN_MDP_LCD_INTERNAL \
VIDEO_SW_H264_LOSSY_SUPPORT \
VIDEO_SW_MP4_LOSSY_SUPPORT \
YUV_ROTATOR_SW_SUPPORT_WITH_ROTATE_ANGLE_000 \
YUV_ROTATOR_SW_SUPPORT_WITH_ROTATE_ANGLE_090 \
YUV_ROTATOR_SW_SUPPORT_WITH_ROTATE_ANGLE_270 \
YUV_ROTATOR_SW_SUPPORT_WITH_SRC_UYVY422 \
YUV_ROTATOR_SW_SUPPORT_WITH_SRC_UYVY422_ROTATE_ANGLE_090 \
YUV_ROTATOR_SW_SUPPORT_WITH_SRC_UYVY422_ROTATE_ANGLE_180 \
YUV_ROTATOR_SW_SUPPORT_WITH_SRC_UYVY422_ROTATE_ANGLE_MIRROR_000 \
YUV_ROTATOR_SW_SUPPORT_WITH_SRC_UYVY422_ROTATE_ANGLE_MIRROR_090 \
__BACKUP_DOWNLOAD_RESTORE_WITHOUT_BATTERY_SOLUTION1__ \
__BACKUP_DOWNLOAD_RESTORE_WITHOUT_BATTERY__ \
__BMT_2_0_ARCHITECTURE__ \
__CHARGER_WITH_IMMEDIMATE_ADC__ \
__DRV_BMT_NO_PRECC_OFF_STATE__ \
__DRV_BMT_WAKE_UP_TDMA_TIMER__ \
__DRV_MSDC_FAST_FORMAT__ \
__DRV_SIM_SIMIF_CONTROL_VSIM__ \
__DRV_TP_MEMORY_TRACE__ \
__DRV_UPMU_BC11_V1__ \
__GCU_SUPPORT__ \
__JPEG_PFMC_ENHANCE_USE_CACHE_LINE_PREFILL__ \
__JPEG_QUICK_VIEW_IMAGE_SUPPORT__ \
__JPEG_THUMBNAIL_SUPPORT__ \
__MSDC_CD_EINT__ \
__MSDC_NO_WRITE_PROTECT__ \
__SIM_DRV_MULTI_DRV_ARCH__ \
__SW_H264_LOSSY_SUPPORT__ \
__SW_JPEG_DECODER_BASIC_PROFILE_INTERNAL___ \
__SW_JPEG_ENCODER_SUPPORT__ \
__SW_MP4_LOSSY_SUPPORT__ \
__SW_RGB_RESIZER_BASIC_PROFILE_INTERNAL___ \
__VE_DURATION_MODE__ \
__VE_DYNAMIC_SWITCH_CACHEABILITY__ \
__VE_MPL_PLAYER__ \
__VE_MTK_TARGET__ \
__VE_PARSE_TRANSFORMATION_INFO__ \
__VE_ROBUST_FLOW__ \
__VE_SLIM_PROJECT__ \
__VE_SLIM_RECORDER_SOURCE__ \
__VE_STKMGR_USER_FILTER_ENABLE__ \
__VE_VIDEO_COMMON__ \
__VE_VIDEO_SW_H264_LOSSY_SUPPORT__ \
__VE_VIDEO_SW_MP4_LOSSY_SUPPORT__ \
__VE_VISUAL_HISR_DBG_LOG__ \


