// Seed: 3122805389
module module_0;
  wire id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  wand id_0,
    input  tri  id_1,
    output wand id_2,
    output tri1 id_3
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    input supply0 id_1,
    input tri id_2,
    output wire id_3,
    input wor id_4,
    input supply1 id_5,
    input tri id_6,
    input tri1 id_7,
    input tri0 id_8
);
  specify
    (id_10 => id_11) = (id_11  : 1  : -1, id_0  : id_4  : 1);
    (id_12 => id_13, id_14) = (-1'b0 : -1  : 1, 1  : id_2  : id_13);
  endspecify
  module_0 modCall_1 ();
  reg
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34;
  wor id_35;
  ;
  assign id_12 = -1'h0;
  assign id_35 = 1;
  assign id_26 = 1;
  always_latch
  fork
    @(id_31) id_33 <= -1'b0;
    $clog2(26);
    ;
  join
  assign id_10 = -1;
endmodule
