$date
	Thu Jan 26 23:30:51 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module RESDMAC_tb $end
$var wire 1 ! BGACK_IO_ $end
$var wire 32 " DATA_IO [31:0] $end
$var wire 32 # DATA_o [31:0] $end
$var wire 8 $ PD_PORT [7:0] $end
$var wire 1 % R_W_IO $end
$var wire 1 & R_W_o $end
$var wire 1 ' SIZ1 $end
$var wire 1 ( _AS_IO $end
$var wire 1 ) _AS_o $end
$var wire 1 * _BR $end
$var wire 2 + _DSACK_IO [1:0] $end
$var wire 1 , _DS_IO $end
$var wire 1 - _DS_o $end
$var wire 1 . _INT $end
$var wire 1 / _LED_WR $end
$var wire 1 0 _LED_RD $end
$var wire 1 1 _LED_DMA $end
$var wire 1 2 _IOW $end
$var wire 1 3 _IOR $end
$var wire 1 4 _DMAEN $end
$var wire 1 5 _DACK $end
$var wire 1 6 _CSS $end
$var wire 1 7 PDATA_OE_ $end
$var wire 1 8 OWN_ $end
$var wire 1 9 DATA_OE_ $end
$var parameter 32 : CLK_FREQ $end
$var real 1 ; PERIOD $end
$var reg 32 < ADDR [31:0] $end
$var reg 32 = DATA_i [31:0] $end
$var reg 1 > INTA $end
$var reg 1 ? R_W_i $end
$var reg 1 @ SCLK $end
$var reg 1 A _AS_i $end
$var reg 1 B _BERR $end
$var reg 1 C _BG $end
$var reg 1 D _CS $end
$var reg 1 E _DREQ $end
$var reg 1 F _DS_i $end
$var reg 1 G _RST $end
$var reg 1 H _STERM $end
$scope module uut $end
$var wire 5 I ADDR [6:2] $end
$var wire 32 J DATA [31:0] $end
$var wire 32 K DATA_IO [31:0] $end
$var wire 1 9 DATA_OE_ $end
$var wire 1 L DREQ_ $end
$var wire 1 M DSK0_IN_ $end
$var wire 1 N DSK1_IN_ $end
$var wire 32 O ID [31:0] $end
$var wire 1 P INCNI $end
$var wire 1 Q INCNO $end
$var wire 1 > INTA $end
$var wire 1 8 OWN_ $end
$var wire 1 7 PDATA_OE_ $end
$var wire 8 R PD_PORT [7:0] $end
$var wire 1 S R_W $end
$var wire 1 % R_W_IO $end
$var wire 1 @ SCLK $end
$var wire 1 ' SIZ1 $end
$var wire 1 T _AS $end
$var wire 1 ( _AS_IO $end
$var wire 1 U _BERR $end
$var wire 1 C _BG $end
$var wire 1 V _BGACK_I $end
$var wire 1 ! _BGACK_IO $end
$var wire 1 * _BR $end
$var wire 1 D _CS $end
$var wire 1 6 _CSS $end
$var wire 1 5 _DACK $end
$var wire 1 4 _DMAEN $end
$var wire 1 W _DREQ $end
$var wire 1 X _DS $end
$var wire 2 Y _DSACK_IO [1:0] $end
$var wire 1 , _DS_IO $end
$var wire 1 . _INT $end
$var wire 1 3 _IOR $end
$var wire 1 2 _IOW $end
$var wire 1 1 _LED_DMA $end
$var wire 1 G _RST $end
$var wire 1 Z _STERM $end
$var wire 1 [ nAS_ $end
$var wire 1 \ nSCLK $end
$var wire 1 / _LED_WR $end
$var wire 1 0 _LED_RD $end
$var wire 1 ] WE $end
$var wire 1 ^ WDREGREQ $end
$var wire 1 _ STOPFLUSH $end
$var wire 1 ` SIZE1_CPUSM $end
$var wire 1 a SCSI_CS $end
$var wire 1 b S2F $end
$var wire 1 c S2CPU $end
$var wire 1 d RIFIFO_o $end
$var wire 1 e REG_DSK_ $end
$var wire 1 f RE $end
$var wire 1 g RDFIFO_o $end
$var wire 1 h PRESET $end
$var wire 1 i PLLW $end
$var wire 1 j PLHW $end
$var wire 1 k PDS $end
$var wire 1 l PAS $end
$var wire 32 m OD [31:0] $end
$var wire 32 n MOD [31:0] $end
$var wire 32 o MID [31:0] $end
$var wire 1 p LS2CPU $end
$var wire 1 q LBYTE_ $end
$var wire 1 r INCNO_SCSI $end
$var wire 1 s INCNO_CPU $end
$var wire 1 t INCNI_SCSI $end
$var wire 1 u INCNI_CPU $end
$var wire 1 v INCFIFO $end
$var wire 1 w INCBO $end
$var wire 1 x H_0C $end
$var wire 1 y FLUSHFIFO $end
$var wire 1 z FIFOFULL $end
$var wire 1 { FIFOEMPTY $end
$var wire 1 | F2S $end
$var wire 1 } F2CPUL $end
$var wire 1 ~ F2CPUH $end
$var wire 1 !" DMAENA $end
$var wire 1 "" DMADIR $end
$var wire 1 #" DIEL $end
$var wire 1 $" DIEH $end
$var wire 1 %" DECFIFO $end
$var wire 1 &" DACK_o $end
$var wire 1 '" CPUSM_BGACK $end
$var wire 1 (" CPU2S $end
$var wire 1 )" BRIDGEOUT $end
$var wire 1 *" BRIDGEIN $end
$var wire 1 +" BREQ $end
$var wire 1 ," BOEQ3 $end
$var wire 1 -" BOEQ0 $end
$var wire 1 ." BO1 $end
$var wire 1 /" BO0 $end
$var wire 1 0" ACR_WR $end
$var wire 1 1" A3 $end
$var wire 1 2" A1 $end
$var reg 1 3" AS_O_ $end
$var reg 32 4" DATA_O [31:0] $end
$var reg 2 5" DSACK_LATCHED_ [1:0] $end
$var reg 1 6" DS_O_ $end
$var reg 1 7" LHW $end
$var reg 1 8" LLW $end
$scope module int_fifo $end
$var wire 32 9" ID [31:0] $end
$var wire 1 P INCNI $end
$var wire 1 Q INCNO $end
$var wire 1 7" LHWORD $end
$var wire 1 8" LLWORD $end
$var wire 1 :" MID25 $end
$var wire 1 G RST_FIFO_ $end
$var wire 3 ;" WRITE_PTR [2:0] $end
$var wire 1 <" UUWS $end
$var wire 1 =" UMWS $end
$var wire 3 >" READ_PTR [2:0] $end
$var wire 1 ?" LMWS $end
$var wire 1 @" LLWS $end
$var wire 1 q LBYTE_ $end
$var wire 1 v INCFIFO $end
$var wire 1 w INCBO $end
$var wire 1 x H_0C $end
$var wire 1 z FIFOFULL $end
$var wire 1 { FIFOEMPTY $end
$var wire 1 %" DECFIFO $end
$var wire 2 A" BYTE_PTR [1:0] $end
$var wire 1 ," BOEQ3 $end
$var wire 1 -" BOEQ0 $end
$var wire 1 ." BO1 $end
$var wire 1 /" BO0 $end
$var wire 1 0" ACR_WR $end
$var reg 32 B" OD [31:0] $end
$scope module u_byte_ptr $end
$var wire 1 C" BO1_CLK $end
$var wire 1 :" MID25 $end
$var wire 1 G RST_FIFO_ $end
$var wire 2 D" PTR [1:0] $end
$var wire 1 E" MUXZ $end
$var wire 1 w INCBO $end
$var wire 1 x H_0C $end
$var wire 1 0" ACR_WR $end
$var reg 1 F" BO0 $end
$var reg 1 G" BO1 $end
$upscope $end
$scope module u_full_empty_ctr $end
$var wire 1 G RST_FIFO_ $end
$var wire 1 H" clk $end
$var wire 1 v INCFIFO $end
$var wire 1 %" DECFIFO $end
$var reg 3 I" COUNT [2:0] $end
$var reg 1 { FIFOEMPTY $end
$var reg 1 z FIFOFULL $end
$upscope $end
$scope module u_next_in_cntr $end
$var wire 1 P CLK $end
$var wire 1 G RST_FIFO_ $end
$var reg 3 J" COUNT [2:0] $end
$upscope $end
$scope module u_next_out_cntr $end
$var wire 1 Q CLK $end
$var wire 1 G RST_FIFO_ $end
$var reg 3 K" COUNT [2:0] $end
$upscope $end
$scope module u_write_strobes $end
$var wire 1 7" LHWORD $end
$var wire 1 8" LLWORD $end
$var wire 1 @" LLWS $end
$var wire 1 ?" LMWS $end
$var wire 2 L" PTR [1:0] $end
$var wire 1 =" UMWS $end
$var wire 1 <" UUWS $end
$var wire 1 q LBYTE_ $end
$var wire 1 M" BO1 $end
$var wire 1 N" BO0 $end
$upscope $end
$upscope $end
$scope module u_CPU_SM $end
$var wire 1 T AS_ $end
$var wire 1 O" BBCLK $end
$var wire 1 P" BCLK $end
$var wire 1 V BGACK_I_ $end
$var wire 1 -" BOEQ0 $end
$var wire 1 ," BOEQ3 $end
$var wire 1 @ CLK $end
$var wire 1 Q" CYCLEDONE $end
$var wire 1 R" DSACK $end
$var wire 1 M DSACK0_ $end
$var wire 1 N DSACK1_ $end
$var wire 1 S" E37_s $end
$var wire 1 T" E44_s $end
$var wire 1 { FIFOEMPTY $end
$var wire 1 z FIFOFULL $end
$var wire 1 U" LASTWORD $end
$var wire 1 V" RDFIFO_ $end
$var wire 1 W" RIFIFO_ $end
$var wire 1 Z STERM_ $end
$var wire 1 C aBGRANT_ $end
$var wire 1 X" aCYCLEDONE_ $end
$var wire 1 L aDREQ_ $end
$var wire 1 G aRESET_ $end
$var wire 1 Y" nAS_ $end
$var wire 1 Z" nCLK $end
$var wire 1 [" nSTOPFLUSH_d $end
$var wire 1 \" nINCNI_d $end
$var wire 1 ]" nBRIDGEIN_d $end
$var wire 1 ^" nBREQ_d $end
$var wire 1 _" cpudff5_d $end
$var wire 1 `" cpudff4_d $end
$var wire 1 a" cpudff3_d $end
$var wire 1 b" cpudff2_d $end
$var wire 1 c" cpudff1_d $end
$var wire 1 y aFLUSHFIFO $end
$var wire 1 !" aDMAENA $end
$var wire 1 d" SIZE1_d $end
$var wire 1 e" PLLW_d $end
$var wire 1 f" PLHW_d $end
$var wire 1 g" PDS_d $end
$var wire 1 h" PAS_d $end
$var wire 5 i" NEXT_STATE [4:0] $end
$var wire 1 j" INCNO_d $end
$var wire 1 k" INCFIFO_d $end
$var wire 1 l" F2CPUL_d $end
$var wire 1 m" F2CPUH_d $end
$var wire 1 n" E9_d $end
$var wire 1 o" E8 $end
$var wire 1 p" E7 $end
$var wire 1 q" E6_d $end
$var wire 1 r" E62 $end
$var wire 1 s" E61 $end
$var wire 1 t" E60 $end
$var wire 1 u" E58 $end
$var wire 1 v" E57_s $end
$var wire 1 w" E56 $end
$var wire 1 x" E55 $end
$var wire 1 y" E53 $end
$var wire 1 z" E51_s_E54_sd $end
$var wire 1 {" E50_d_E52_d $end
$var wire 1 |" E5 $end
$var wire 1 }" E48 $end
$var wire 1 ~" E46_s_E59_s $end
$var wire 1 !# E45 $end
$var wire 1 "# E43_s_E49_sd $end
$var wire 1 ## E42_s $end
$var wire 1 $# E40_s_E41_s $end
$var wire 1 %# E4 $end
$var wire 1 &# E39_s $end
$var wire 1 '# E37_s_E44_s $end
$var wire 1 (# E36_s_E47_s $end
$var wire 1 )# E35 $end
$var wire 1 *# E34 $end
$var wire 1 +# E33_sd_E38_s $end
$var wire 1 ,# E32 $end
$var wire 1 -# E31 $end
$var wire 1 .# E30_d $end
$var wire 1 /# E3 $end
$var wire 1 0# E29_sd $end
$var wire 1 1# E28_d $end
$var wire 1 2# E27 $end
$var wire 1 3# E26 $end
$var wire 1 4# E25_d $end
$var wire 1 5# E24_sd $end
$var wire 1 6# E23_sd $end
$var wire 1 7# E22 $end
$var wire 1 8# E21 $end
$var wire 1 9# E20_d $end
$var wire 1 :# E2 $end
$var wire 1 ;# E19 $end
$var wire 1 <# E18 $end
$var wire 1 =# E17 $end
$var wire 1 ># E16 $end
$var wire 1 ?# E15 $end
$var wire 1 @# E14 $end
$var wire 1 A# E13 $end
$var wire 1 B# E12 $end
$var wire 1 C# E11 $end
$var wire 1 D# E10 $end
$var wire 1 E# E1 $end
$var wire 1 F# E0 $end
$var wire 1 "" DMADIR $end
$var wire 1 G# DIEL_d $end
$var wire 1 H# DIEH_d $end
$var wire 1 I# DECFIFO_d $end
$var wire 1 J# BRIDGEOUT_d $end
$var wire 1 K# BGACK_d $end
$var wire 1 2" A1 $end
$var reg 1 '" BGACK $end
$var reg 1 L# BGRANT_ $end
$var reg 1 +" BREQ $end
$var reg 1 *" BRIDGEIN $end
$var reg 1 )" BRIDGEOUT $end
$var reg 1 M# CCRESET_ $end
$var reg 1 %" DECFIFO $end
$var reg 1 $" DIEH $end
$var reg 1 #" DIEL $end
$var reg 1 N# DMAENA $end
$var reg 1 O# DREQ_ $end
$var reg 2 P# DSACK_LATCHED_ [1:0] $end
$var reg 1 ~ F2CPUH $end
$var reg 1 } F2CPUL $end
$var reg 1 Q# FLUSHFIFO $end
$var reg 1 v INCFIFO $end
$var reg 1 u INCNI $end
$var reg 1 s INCNO $end
$var reg 1 l PAS $end
$var reg 1 k PDS $end
$var reg 1 j PLHW $end
$var reg 1 i PLLW $end
$var reg 1 ` SIZE1 $end
$var reg 5 R# STATE [4:0] $end
$var reg 1 _ STOPFLUSH $end
$var reg 1 S# nCYCLEDONE $end
$scope module u_CPU_SM_inputs $end
$var wire 1 L# BGRANT_ $end
$var wire 1 ," BOEQ3 $end
$var wire 1 Q" CYCLEDONE $end
$var wire 1 N# DMAENA $end
$var wire 1 O# DREQ_ $end
$var wire 1 M DSACK0_ $end
$var wire 1 N DSACK1_ $end
$var wire 1 F# E0 $end
$var wire 1 E# E1 $end
$var wire 1 D# E10 $end
$var wire 1 C# E11 $end
$var wire 1 B# E12 $end
$var wire 1 A# E13 $end
$var wire 1 @# E14 $end
$var wire 1 ?# E15 $end
$var wire 1 ># E16 $end
$var wire 1 =# E17 $end
$var wire 1 <# E18 $end
$var wire 1 ;# E19 $end
$var wire 1 :# E2 $end
$var wire 1 9# E20_d $end
$var wire 1 8# E21 $end
$var wire 1 7# E22 $end
$var wire 1 6# E23_sd $end
$var wire 1 4# E25_d $end
$var wire 1 3# E26 $end
$var wire 1 2# E27 $end
$var wire 1 1# E28_d $end
$var wire 1 /# E3 $end
$var wire 1 .# E30_d $end
$var wire 1 -# E31 $end
$var wire 1 ,# E32 $end
$var wire 1 *# E34 $end
$var wire 1 )# E35 $end
$var wire 1 '# E37_s_E44_s $end
$var wire 1 %# E4 $end
$var wire 1 "# E43_s_E49_sd $end
$var wire 1 ~" E46_s_E59_s $end
$var wire 1 }" E48 $end
$var wire 1 |" E5 $end
$var wire 1 {" E50_d_E52_d $end
$var wire 1 z" E51_s_E54_sd $end
$var wire 1 x" E55 $end
$var wire 1 w" E56 $end
$var wire 1 v" E57_s $end
$var wire 1 u" E58 $end
$var wire 1 t" E60 $end
$var wire 1 s" E61 $end
$var wire 1 r" E62 $end
$var wire 1 q" E6_d $end
$var wire 1 p" E7 $end
$var wire 1 o" E8 $end
$var wire 1 n" E9_d $end
$var wire 1 { FIFOEMPTY $end
$var wire 1 z FIFOFULL $end
$var wire 1 Q# FLUSHFIFO $end
$var wire 1 U" LASTWORD $end
$var wire 5 T# STATE [4:0] $end
$var wire 1 U# nA1 $end
$var wire 1 V# nBGRANT_ $end
$var wire 1 W# nBOEQ3 $end
$var wire 1 X# nCYCLEDONE $end
$var wire 1 Y# nDMADIR $end
$var wire 1 Z# nDMAENA $end
$var wire 1 [# nDREQ_ $end
$var wire 1 \# nDSACK0_ $end
$var wire 1 ]# nDSACK1_ $end
$var wire 1 ^# nFIFOEMPTY $end
$var wire 1 _# nFIFOFULL $end
$var wire 1 `# nLASTWORD $end
$var wire 1 y" E53 $end
$var wire 1 !# E45 $end
$var wire 1 ## E42_s $end
$var wire 1 $# E40_s_E41_s $end
$var wire 1 &# E39_s $end
$var wire 1 (# E36_s_E47_s $end
$var wire 1 +# E33_sd_E38_s $end
$var wire 1 0# E29_sd $end
$var wire 1 5# E24_sd $end
$var wire 1 "" DMADIR $end
$var wire 1 2" A1 $end
$upscope $end
$scope module u_CPU_SM_outputs $end
$var wire 1 a# A $end
$var wire 1 b# B $end
$var wire 1 c# BGACK_V $end
$var wire 1 d# BGACK_W $end
$var wire 1 e# BGACK_X $end
$var wire 1 f# BGACK_Y $end
$var wire 1 K# BGACK_d $end
$var wire 1 L# BGRANT_ $end
$var wire 1 g# BRIDGEOUT_X $end
$var wire 1 h# BRIDGEOUT_Y $end
$var wire 1 i# BRIDGEOUT_Z $end
$var wire 1 J# BRIDGEOUT_d $end
$var wire 1 j# C $end
$var wire 1 Q" CYCLEDONE $end
$var wire 1 k# D $end
$var wire 1 I# DECFIFO_d $end
$var wire 1 l# DIEH_X $end
$var wire 1 m# DIEH_Y $end
$var wire 1 n# DIEH_Z $end
$var wire 1 H# DIEH_d $end
$var wire 1 o# DIEL_X $end
$var wire 1 p# DIEL_Y $end
$var wire 1 q# DIEL_Z $end
$var wire 1 G# DIEL_d $end
$var wire 1 R" DSACK $end
$var wire 1 r# E $end
$var wire 1 F# E0 $end
$var wire 1 D# E10 $end
$var wire 1 C# E11 $end
$var wire 1 B# E12 $end
$var wire 1 ># E16 $end
$var wire 1 =# E17 $end
$var wire 1 <# E18 $end
$var wire 1 ;# E19 $end
$var wire 1 :# E2 $end
$var wire 1 9# E20_d $end
$var wire 1 8# E21 $end
$var wire 1 6# E23_sd $end
$var wire 1 5# E24_sd $end
$var wire 1 4# E25_d $end
$var wire 1 3# E26 $end
$var wire 1 2# E27 $end
$var wire 1 1# E28_d $end
$var wire 1 0# E29_sd $end
$var wire 1 /# E3 $end
$var wire 1 .# E30_d $end
$var wire 1 -# E31 $end
$var wire 1 ,# E32 $end
$var wire 1 +# E33_sd_E38_s $end
$var wire 1 *# E34 $end
$var wire 1 )# E35 $end
$var wire 1 (# E36_s_E47_s $end
$var wire 1 S" E37_s $end
$var wire 1 '# E37_s_E44_s $end
$var wire 1 &# E39_s $end
$var wire 1 %# E4 $end
$var wire 1 $# E40_s_E41_s $end
$var wire 1 ## E42_s $end
$var wire 1 "# E43_s_E49_sd $end
$var wire 1 T" E44_s $end
$var wire 1 !# E45 $end
$var wire 1 ~" E46_s_E59_s $end
$var wire 1 }" E48 $end
$var wire 1 |" E5 $end
$var wire 1 {" E50_d_E52_d $end
$var wire 1 z" E51_s_E54_sd $end
$var wire 1 y" E53 $end
$var wire 1 x" E55 $end
$var wire 1 w" E56 $end
$var wire 1 v" E57_s $end
$var wire 1 u" E58 $end
$var wire 1 t" E60 $end
$var wire 1 s" E61 $end
$var wire 1 r" E62 $end
$var wire 1 q" E6_d $end
$var wire 1 p" E7 $end
$var wire 1 o" E8 $end
$var wire 1 n" E9_d $end
$var wire 1 s# F $end
$var wire 1 t# F2CPUH_X $end
$var wire 1 u# F2CPUH_Y $end
$var wire 1 v# F2CPUH_Z $end
$var wire 1 m" F2CPUH_d $end
$var wire 1 w# F2CPUL_X $end
$var wire 1 x# F2CPUL_Y $end
$var wire 1 y# F2CPUL_Z $end
$var wire 1 l" F2CPUL_d $end
$var wire 1 k" INCFIFO_d $end
$var wire 1 j" INCNO_d $end
$var wire 1 z# PAS_X $end
$var wire 1 {# PAS_Y $end
$var wire 1 h" PAS_d $end
$var wire 1 |# PDS_X $end
$var wire 1 }# PDS_Y $end
$var wire 1 g" PDS_d $end
$var wire 1 f" PLHW_d $end
$var wire 1 ~# PLLW_X $end
$var wire 1 !$ PLLW_Y $end
$var wire 1 e" PLLW_d $end
$var wire 1 V" RDFIFO_ $end
$var wire 1 W" RIFIFO_ $end
$var wire 1 "$ SIZE1_X $end
$var wire 1 #$ SIZE1_Y $end
$var wire 1 $$ SIZE1_Z $end
$var wire 1 d" SIZE1_d $end
$var wire 5 %$ STATE [4:0] $end
$var wire 1 Z STERM_ $end
$var wire 1 &$ cpudff1 $end
$var wire 1 '$ cpudff2 $end
$var wire 1 ($ cpudff3 $end
$var wire 1 )$ cpudff4 $end
$var wire 1 *$ cpudff5 $end
$var wire 1 ^" nBREQ_d $end
$var wire 1 ]" nBRIDGEIN_d $end
$var wire 1 \" nINCNI_d $end
$var wire 1 [" nSTOPFLUSH_d $end
$var wire 1 +$ BGACK_Z $end
$upscope $end
$scope module u_cpudff1 $end
$var wire 1 R" DSACK $end
$var wire 1 B# E12 $end
$var wire 1 6# E23_sd $end
$var wire 1 5# E24_sd $end
$var wire 1 4# E25_d $end
$var wire 1 3# E26 $end
$var wire 1 2# E27 $end
$var wire 1 0# E29_sd $end
$var wire 1 ,# E32 $end
$var wire 1 +# E33_sd_E38_s $end
$var wire 1 (# E36_s_E47_s $end
$var wire 1 '# E37_s_E44_s $end
$var wire 1 $# E40_s_E41_s $end
$var wire 1 "# E43_s_E49_sd $end
$var wire 1 ~" E46_s_E59_s $end
$var wire 1 }" E48 $end
$var wire 1 {" E50_d_E52_d $end
$var wire 1 z" E51_s_E54_sd $end
$var wire 1 y" E53 $end
$var wire 1 x" E55 $end
$var wire 1 w" E56 $end
$var wire 1 v" E57_s $end
$var wire 1 u" E58 $end
$var wire 1 t" E60 $end
$var wire 1 r" E62 $end
$var wire 1 q" E6_d $end
$var wire 1 Z STERM_ $end
$var wire 1 c" cpudff1_d $end
$var wire 1 ,$ p1a $end
$var wire 1 -$ p1b $end
$var wire 1 .$ p1c $end
$upscope $end
$scope module u_cpudff2 $end
$var wire 1 R" DSACK $end
$var wire 1 E# E1 $end
$var wire 1 C# E11 $end
$var wire 1 ># E16 $end
$var wire 1 =# E17 $end
$var wire 1 6# E23_sd $end
$var wire 1 4# E25_d $end
$var wire 1 3# E26 $end
$var wire 1 2# E27 $end
$var wire 1 0# E29_sd $end
$var wire 1 -# E31 $end
$var wire 1 ,# E32 $end
$var wire 1 +# E33_sd_E38_s $end
$var wire 1 )# E35 $end
$var wire 1 (# E36_s_E47_s $end
$var wire 1 $# E40_s_E41_s $end
$var wire 1 "# E43_s_E49_sd $end
$var wire 1 ~" E46_s_E59_s $end
$var wire 1 {" E50_d_E52_d $end
$var wire 1 z" E51_s_E54_sd $end
$var wire 1 x" E55 $end
$var wire 1 v" E57_s $end
$var wire 1 u" E58 $end
$var wire 1 s" E61 $end
$var wire 1 Z STERM_ $end
$var wire 1 b" cpudff2_d $end
$var wire 1 /$ p2a $end
$var wire 1 0$ p2b $end
$var wire 1 1$ p2c $end
$upscope $end
$scope module u_cpudff3 $end
$var wire 1 R" DSACK $end
$var wire 1 D# E10 $end
$var wire 1 9# E20_d $end
$var wire 1 8# E21 $end
$var wire 1 6# E23_sd $end
$var wire 1 2# E27 $end
$var wire 1 1# E28_d $end
$var wire 1 .# E30_d $end
$var wire 1 ,# E32 $end
$var wire 1 +# E33_sd_E38_s $end
$var wire 1 *# E34 $end
$var wire 1 )# E35 $end
$var wire 1 (# E36_s_E47_s $end
$var wire 1 '# E37_s_E44_s $end
$var wire 1 &# E39_s $end
$var wire 1 %# E4 $end
$var wire 1 $# E40_s_E41_s $end
$var wire 1 ## E42_s $end
$var wire 1 !# E45 $end
$var wire 1 ~" E46_s_E59_s $end
$var wire 1 {" E50_d_E52_d $end
$var wire 1 z" E51_s_E54_sd $end
$var wire 1 w" E56 $end
$var wire 1 r" E62 $end
$var wire 1 Z STERM_ $end
$var wire 1 a" cpudff3_d $end
$var wire 1 2$ p3a $end
$var wire 1 3$ p3b $end
$var wire 1 4$ p3c $end
$upscope $end
$scope module u_cpudff4 $end
$var wire 1 R" DSACK $end
$var wire 1 B# E12 $end
$var wire 1 <# E18 $end
$var wire 1 ;# E19 $end
$var wire 1 :# E2 $end
$var wire 1 8# E21 $end
$var wire 1 6# E23_sd $end
$var wire 1 4# E25_d $end
$var wire 1 1# E28_d $end
$var wire 1 /# E3 $end
$var wire 1 .# E30_d $end
$var wire 1 -# E31 $end
$var wire 1 +# E33_sd_E38_s $end
$var wire 1 *# E34 $end
$var wire 1 (# E36_s_E47_s $end
$var wire 1 '# E37_s_E44_s $end
$var wire 1 &# E39_s $end
$var wire 1 $# E40_s_E41_s $end
$var wire 1 ## E42_s $end
$var wire 1 "# E43_s_E49_sd $end
$var wire 1 !# E45 $end
$var wire 1 ~" E46_s_E59_s $end
$var wire 1 }" E48 $end
$var wire 1 |" E5 $end
$var wire 1 {" E50_d_E52_d $end
$var wire 1 z" E51_s_E54_sd $end
$var wire 1 x" E55 $end
$var wire 1 v" E57_s $end
$var wire 1 t" E60 $end
$var wire 1 s" E61 $end
$var wire 1 p" E7 $end
$var wire 1 o" E8 $end
$var wire 1 n" E9_d $end
$var wire 1 Z STERM_ $end
$var wire 1 `" cpudff4_d $end
$var wire 1 5$ p4a $end
$var wire 1 6$ p4b $end
$var wire 1 7$ p4c $end
$upscope $end
$scope module u_cpudff5 $end
$var wire 1 R" DSACK $end
$var wire 1 C# E11 $end
$var wire 1 A# E13 $end
$var wire 1 @# E14 $end
$var wire 1 ?# E15 $end
$var wire 1 7# E22 $end
$var wire 1 6# E23_sd $end
$var wire 1 3# E26 $end
$var wire 1 2# E27 $end
$var wire 1 1# E28_d $end
$var wire 1 .# E30_d $end
$var wire 1 ,# E32 $end
$var wire 1 +# E33_sd_E38_s $end
$var wire 1 (# E36_s_E47_s $end
$var wire 1 '# E37_s_E44_s $end
$var wire 1 &# E39_s $end
$var wire 1 %# E4 $end
$var wire 1 $# E40_s_E41_s $end
$var wire 1 ## E42_s $end
$var wire 1 "# E43_s_E49_sd $end
$var wire 1 }" E48 $end
$var wire 1 |" E5 $end
$var wire 1 y" E53 $end
$var wire 1 v" E57_s $end
$var wire 1 u" E58 $end
$var wire 1 t" E60 $end
$var wire 1 s" E61 $end
$var wire 1 r" E62 $end
$var wire 1 o" E8 $end
$var wire 1 n" E9_d $end
$var wire 1 Z STERM_ $end
$var wire 1 _" cpudff5_d $end
$var wire 1 8$ p5a $end
$var wire 1 9$ p5b $end
$var wire 1 :$ p5c $end
$upscope $end
$upscope $end
$scope module u_SCSI_SM $end
$var wire 1 ;$ BBCLK $end
$var wire 1 <$ BCLK $end
$var wire 1 ," BOEQ3 $end
$var wire 1 @ CPUCLK $end
$var wire 1 %" DECFIFO $end
$var wire 1 L DREQ_ $end
$var wire 1 =$ DSACK_ $end
$var wire 1 { FIFOEMPTY $end
$var wire 1 z FIFOFULL $end
$var wire 1 v INCFIFO $end
$var wire 1 q LBYTE_ $end
$var wire 1 p LS2CPU $end
$var wire 1 >$ RDRST_ $end
$var wire 1 G RESET_ $end
$var wire 1 ?$ RIRST_ $end
$var wire 1 S RW $end
$var wire 1 [ nAS_ $end
$var wire 1 @$ nCLK $end
$var wire 1 A$ WE $end
$var wire 1 B$ SET_DSACK $end
$var wire 1 C$ SCSI_CS $end
$var wire 1 D$ S2F $end
$var wire 1 E$ S2CPU $end
$var wire 1 F$ RE $end
$var wire 5 G$ NEXT_STATE [4:0] $end
$var wire 1 H$ INCNO $end
$var wire 1 I$ INCNI $end
$var wire 1 J$ INCBO $end
$var wire 1 K$ F2S $end
$var wire 28 L$ E [27:0] $end
$var wire 1 "" DMADIR $end
$var wire 1 M$ DACK $end
$var wire 1 ^ CPUREQ $end
$var wire 1 N$ CPU2S $end
$var reg 1 O$ CCPUREQ $end
$var reg 1 P$ CDREQ_ $end
$var reg 1 Q$ CDSACK_ $end
$var reg 1 (" CPU2S_o $end
$var reg 1 R$ CRESET_ $end
$var reg 1 &" DACK_o $end
$var reg 1 | F2S_o $end
$var reg 1 w INCBO_o $end
$var reg 1 t INCNI_o $end
$var reg 1 r INCNO_o $end
$var reg 1 S$ RDFIFO_d $end
$var reg 1 g RDFIFO_o $end
$var reg 1 f RE_o $end
$var reg 1 T$ RIFIFO_d $end
$var reg 1 d RIFIFO_o $end
$var reg 1 c S2CPU_o $end
$var reg 1 b S2F_o $end
$var reg 1 a SCSI_CS_o $end
$var reg 5 U$ STATE [4:0] $end
$var reg 1 ] WE_o $end
$var reg 1 V$ nLS2CPU $end
$scope module u_scsi_sm_inputs $end
$var wire 1 ," BOEQ3 $end
$var wire 1 O$ CCPUREQ $end
$var wire 1 P$ CDREQ_ $end
$var wire 1 Q$ CDSACK_ $end
$var wire 1 W$ E0 $end
$var wire 1 X$ E1 $end
$var wire 1 Y$ E10 $end
$var wire 1 Z$ E11 $end
$var wire 1 [$ E12 $end
$var wire 1 \$ E13 $end
$var wire 1 ]$ E14 $end
$var wire 1 ^$ E15 $end
$var wire 1 _$ E16 $end
$var wire 1 `$ E17 $end
$var wire 1 a$ E18 $end
$var wire 1 b$ E19 $end
$var wire 1 c$ E2 $end
$var wire 1 d$ E20 $end
$var wire 1 e$ E21 $end
$var wire 1 f$ E22 $end
$var wire 1 g$ E23 $end
$var wire 1 h$ E24 $end
$var wire 1 i$ E25 $end
$var wire 1 j$ E26 $end
$var wire 1 k$ E27 $end
$var wire 1 l$ E3 $end
$var wire 1 m$ E4 $end
$var wire 1 n$ E5 $end
$var wire 1 o$ E6 $end
$var wire 1 p$ E7 $end
$var wire 1 q$ E8 $end
$var wire 1 r$ E9 $end
$var wire 1 { FIFOEMPTY $end
$var wire 1 z FIFOFULL $end
$var wire 1 g RDFIFO_o $end
$var wire 1 d RIFIFO_o $end
$var wire 1 S RW $end
$var wire 5 s$ STATE [4:0] $end
$var wire 1 t$ nCDSACK_ $end
$var wire 1 u$ nDMADIR $end
$var wire 1 v$ nscsidff1_q $end
$var wire 1 w$ nscsidff2_q $end
$var wire 1 x$ nscsidff3_q $end
$var wire 1 y$ nscsidff4_q $end
$var wire 1 z$ nscsidff5_q $end
$var wire 1 {$ scsidff5_q $end
$var wire 1 |$ scsidff4_q $end
$var wire 1 }$ scsidff3_q $end
$var wire 1 ~$ scsidff2_q $end
$var wire 1 !% scsidff1_q $end
$var wire 28 "% E [27:0] $end
$var wire 1 "" DMADIR $end
$upscope $end
$scope module u_scsi_sm_outputs $end
$var wire 1 N$ CPU2S $end
$var wire 1 M$ DACK $end
$var wire 28 #% E [27:0] $end
$var wire 1 K$ F2S $end
$var wire 1 J$ INCBO $end
$var wire 1 I$ INCNI $end
$var wire 1 H$ INCNO $end
$var wire 1 F$ RE $end
$var wire 1 E$ S2CPU $end
$var wire 1 D$ S2F $end
$var wire 1 C$ SCSI_CS $end
$var wire 1 B$ SET_DSACK $end
$var wire 1 A$ WE $end
$var wire 1 $% scsidff1_d $end
$var wire 1 %% scsidff2_d $end
$var wire 1 &% scsidff3_d $end
$var wire 1 '% scsidff4_d $end
$var wire 1 (% scsidff5_d $end
$var wire 5 )% NEXT_STATE [4:0] $end
$var wire 1 *% E9 $end
$var wire 1 +% E8 $end
$var wire 1 ,% E7 $end
$var wire 1 -% E6 $end
$var wire 1 .% E5 $end
$var wire 1 /% E4 $end
$var wire 1 0% E3 $end
$var wire 1 1% E27 $end
$var wire 1 2% E26 $end
$var wire 1 3% E25 $end
$var wire 1 4% E24 $end
$var wire 1 5% E23 $end
$var wire 1 6% E22 $end
$var wire 1 7% E21 $end
$var wire 1 8% E20 $end
$var wire 1 9% E2 $end
$var wire 1 :% E19 $end
$var wire 1 ;% E18 $end
$var wire 1 <% E17 $end
$var wire 1 =% E16 $end
$var wire 1 >% E15 $end
$var wire 1 ?% E14 $end
$var wire 1 @% E13 $end
$var wire 1 A% E12 $end
$var wire 1 B% E11 $end
$var wire 1 C% E10 $end
$var wire 1 D% E1 $end
$var wire 1 E% E0 $end
$upscope $end
$upscope $end
$scope module u_datapath $end
$var wire 1 1" A3 $end
$var wire 1 /" BO0 $end
$var wire 1 ." BO1 $end
$var wire 1 *" BRIDGEIN $end
$var wire 1 )" BRIDGEOUT $end
$var wire 1 F% BnDS_O_ $end
$var wire 1 (" CPU2S $end
$var wire 32 G% DATA_IO [31:0] $end
$var wire 1 $" DIEH $end
$var wire 1 #" DIEL $end
$var wire 1 H% DOEH_ $end
$var wire 1 I% DOEL_ $end
$var wire 1 ~ F2CPUH $end
$var wire 1 } F2CPUL $end
$var wire 1 | F2S $end
$var wire 32 J% ID [31:0] $end
$var wire 1 p LS2CPU $end
$var wire 32 K% OD [31:0] $end
$var wire 1 l PAS $end
$var wire 8 L% PD [7:0] $end
$var wire 1 S RW $end
$var wire 1 c S2CPU $end
$var wire 1 b S2F $end
$var wire 1 M% bBRIDGEIN $end
$var wire 1 N% bDIEH $end
$var wire 1 O% bDIEL $end
$var wire 1 P% nDMAC_ $end
$var wire 1 Q% nDS_ $end
$var wire 1 R% nOWN_ $end
$var wire 32 S% MOD_TX [31:0] $end
$var wire 32 T% MOD_SCSI [31:0] $end
$var wire 32 U% MOD [31:0] $end
$var wire 32 V% MID [31:0] $end
$var wire 1 "" DMADIR $end
$scope module u_datapath_input $end
$var wire 1 F% BnDS_O_ $end
$var wire 32 W% DATA [31:0] $end
$var wire 32 X% ID [31:0] $end
$var wire 32 Y% MID [31:0] $end
$var wire 1 M% bBRIDGEIN $end
$var wire 1 N% bDIEH $end
$var wire 1 O% bDIEL $end
$var wire 16 Z% UPPDER_OUTPUT_DATA [15:0] $end
$var wire 16 [% UPPDER_INTPUT_DATA [15:0] $end
$var wire 16 \% LOWER_OUTPUT_DATA [15:0] $end
$var wire 16 ]% LOWER_INPUT_DATA [15:0] $end
$var reg 16 ^% UD_LATCH [15:0] $end
$upscope $end
$scope module u_datapath_output $end
$var wire 1 )" BRIDGEOUT $end
$var wire 32 _% DATA [31:0] $end
$var wire 1 H% DOEH_ $end
$var wire 1 I% DOEL_ $end
$var wire 1 ~ F2CPUH $end
$var wire 1 } F2CPUL $end
$var wire 1 `% LOD1_F2CPU $end
$var wire 1 a% LOD2_F2CPU $end
$var wire 32 b% MOD [31:0] $end
$var wire 32 c% OD [31:0] $end
$var wire 1 l PAS $end
$var wire 1 c S2CPU $end
$var wire 16 d% UPPER_OUTPUT_DATA [15:0] $end
$var wire 16 e% UPPER_INPUT_DATA [15:0] $end
$var wire 16 f% LOWER_OUTPUT_DATA [15:0] $end
$var wire 16 g% LOWER_INPUT_DATA [15:0] $end
$var reg 16 h% LD_LATCH [15:0] $end
$var reg 16 i% UD_LATCH [15:0] $end
$upscope $end
$scope module u_datapath_scsi $end
$var wire 1 1" A3 $end
$var wire 1 /" BO0 $end
$var wire 1 ." BO1 $end
$var wire 1 (" CPU2S $end
$var wire 1 | F2S $end
$var wire 32 j% ID [31:0] $end
$var wire 1 p LS2CPU $end
$var wire 32 k% OD [31:0] $end
$var wire 1 c S2CPU $end
$var wire 1 b S2F $end
$var wire 8 l% SCSI_DATA [7:0] $end
$var wire 1 m% SCSI_IN $end
$var wire 1 n% SCSI_OUT $end
$var wire 8 o% SCSI_DATA_TX [7:0] $end
$var wire 8 p% SCSI_DATA_RX [7:0] $end
$var wire 32 q% MOD [31:0] $end
$var wire 1 r% F2S_UUD $end
$var wire 1 s% F2S_UMD $end
$var wire 1 t% F2S_LMD $end
$var wire 1 u% F2S_LLD $end
$var reg 8 v% SCSI_DATA_LATCHED [7:0] $end
$scope module u_datapath_24dec $end
$var wire 1 /" A $end
$var wire 1 ." B $end
$var wire 1 | G $end
$var wire 1 r% Z0 $end
$var wire 1 s% Z1 $end
$var wire 1 t% Z2 $end
$var wire 1 u% Z3 $end
$upscope $end
$scope module u_datapath_8b_MUX $end
$var wire 8 w% A [7:0] $end
$var wire 8 x% B [7:0] $end
$var wire 8 y% C [7:0] $end
$var wire 8 z% D [7:0] $end
$var wire 8 {% E [7:0] $end
$var wire 8 |% F [7:0] $end
$var wire 6 }% S [5:0] $end
$var reg 8 ~% Z [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module u_registers $end
$var wire 8 !& ADDR [7:0] $end
$var wire 1 T AS_ $end
$var wire 1 "& CLR_FLUSHFIFO $end
$var wire 1 D DMAC_ $end
$var wire 1 { FIFOEMPTY $end
$var wire 1 z FIFOFULL $end
$var wire 1 > INTA_I $end
$var wire 1 . INT_O_ $end
$var wire 32 #& MID [31:0] $end
$var wire 32 $& MOD [31:0] $end
$var wire 1 G RST_ $end
$var wire 1 S RW $end
$var wire 1 _ STOPFLUSH $end
$var wire 1 %& nCPUCLK $end
$var wire 1 x h_0C $end
$var wire 1 && WTC_RD_ $end
$var wire 32 '& WTC [31:0] $end
$var wire 1 ^ WDREGREQ $end
$var wire 1 (& ST_DMA $end
$var wire 1 )& SP_DMA $end
$var wire 1 e REG_DSK_ $end
$var wire 1 h PRESET $end
$var wire 1 *& ISTR_RD_ $end
$var wire 9 +& ISTR_O [8:0] $end
$var wire 32 ,& ISTR [31:0] $end
$var wire 1 -& INTENA $end
$var wire 1 .& FLUSH_ $end
$var wire 1 !" DMAENA $end
$var wire 1 "" DMADIR $end
$var wire 1 /& CONTR_WR $end
$var wire 1 0& CONTR_RD_ $end
$var wire 9 1& CNTR_O [8:0] $end
$var wire 32 2& CNTR [31:0] $end
$var wire 1 3& CLR_INT $end
$var wire 1 0" ACR_WR $end
$var reg 1 2" A1 $end
$var reg 1 y FLUSHFIFO $end
$scope module u_addr_decoder $end
$var wire 1 0" ACR_WR $end
$var wire 8 4& ADDR [7:0] $end
$var wire 1 5& ADDR_VALID $end
$var wire 1 T AS_ $end
$var wire 1 3& CLR_INT $end
$var wire 1 0& CONTR_RD_ $end
$var wire 1 /& CONTR_WR $end
$var wire 1 D DMAC_ $end
$var wire 1 .& FLUSH_ $end
$var wire 1 *& ISTR_RD_ $end
$var wire 1 S RW $end
$var wire 1 )& SP_DMA $end
$var wire 1 (& ST_DMA $end
$var wire 1 ^ WDREGREQ $end
$var wire 1 && WTC_RD_ $end
$var wire 1 6& h_04 $end
$var wire 1 7& h_08 $end
$var wire 1 x h_0C $end
$var wire 1 8& h_10 $end
$var wire 1 9& h_14 $end
$var wire 1 :& h_18 $end
$var wire 1 ;& h_1C $end
$var wire 1 <& h_3C $end
$var wire 1 "" DMADIR $end
$upscope $end
$scope module u_registers_cntr $end
$var wire 1 =& CLR_DMAENA $end
$var wire 1 /& CONTR_WR $end
$var wire 9 >& MID [8:0] $end
$var wire 1 G RESET_ $end
$var wire 1 )& SP_DMA $end
$var wire 1 (& ST_DMA $end
$var wire 9 ?& CNTR_O [8:0] $end
$var reg 1 "" DMADIR $end
$var reg 1 !" DMAENA $end
$var reg 1 -& INTENA $end
$var reg 1 h PRESET $end
$upscope $end
$scope module u_registers_istr $end
$var wire 1 3& CLR_INT $end
$var wire 1 @& CLR_INT_ $end
$var wire 1 { FIFOEMPTY $end
$var wire 1 z FIFOFULL $end
$var wire 1 A& INT $end
$var wire 1 > INTA_I $end
$var wire 1 -& INTENA $end
$var wire 1 . INT_O_ $end
$var wire 1 *& ISTR_RD_ $end
$var wire 1 G RESET_ $end
$var wire 9 B& ISTR_O [8:0] $end
$var reg 1 C& E_INT $end
$var reg 1 D& FE $end
$var reg 1 E& FF $end
$var reg 1 F& INTS $end
$var reg 1 G& INT_F $end
$var reg 1 H& INT_P $end
$upscope $end
$scope module u_registers_term $end
$var wire 1 T AS_ $end
$var wire 1 I& CYCLE_ACTIVE $end
$var wire 1 J& CYCLE_END $end
$var wire 1 D DMAC_ $end
$var wire 1 ^ WDREGREQ $end
$var wire 1 x h_0C $end
$var wire 1 %& nCPUCLK $end
$var wire 1 K& CYCLE_TERM $end
$var reg 1 e REG_DSK_ $end
$var reg 3 L& TERM_COUNTER [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope task wait_n_clk $end
$var integer 32 M& i [31:0] $end
$upscope $end
$scope task wait_n_clko $end
$var integer 32 N& i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
r40 ;
b1011111010111100001000000 :
$end
#0
$dumpvars
bx N&
b1 M&
bx L&
xK&
xJ&
0I&
xH&
xG&
xF&
xE&
xD&
xC&
b0xxxx00xx B&
0A&
1@&
bx000x0xx0 ?&
bx >&
0=&
0<&
0;&
0:&
09&
08&
07&
06&
05&
b1111100 4&
03&
bz 2&
bx000x0xx0 1&
10&
0/&
1.&
x-&
bz ,&
b0xxxx00xx +&
1*&
0)&
0(&
bz '&
1&&
1%&
bz $&
bx #&
x"&
b1111100 !&
bz ~%
b0xxxxx }%
bx |%
bx {%
bx z%
bx y%
bx x%
bx w%
bx v%
xu%
xt%
xs%
xr%
bx q%
bx p%
bz o%
xn%
xm%
b11111111 l%
bx k%
bx j%
bx i%
bx h%
bx g%
bx f%
bx e%
bx d%
bx c%
bx b%
xa%
x`%
bx _%
bx ^%
bx ]%
bx \%
bx [%
bx Z%
bx Y%
bx X%
bx W%
bx V%
bz U%
bx T%
bx S%
xR%
xQ%
0P%
xO%
xN%
xM%
b11111111 L%
bx K%
bx J%
xI%
xH%
bx G%
xF%
xE%
xD%
xC%
xB%
xA%
x@%
x?%
x>%
x=%
x<%
x;%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
x+%
x*%
bx )%
x(%
x'%
x&%
x%%
x$%
bx #%
bx "%
x!%
x~$
x}$
x|$
x{$
xz$
xy$
xx$
xw$
xv$
xu$
xt$
bx s$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
xV$
bx U$
xT$
xS$
1R$
xQ$
xP$
xO$
xN$
xM$
bx L$
xK$
xJ$
xI$
xH$
bx G$
xF$
xE$
xD$
xC$
xB$
xA$
1@$
x?$
x>$
x=$
0<$
0;$
x:$
19$
x8$
x7$
16$
x5$
x4$
13$
12$
x1$
10$
x/$
x.$
1-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
bx %$
x$$
1#$
x"$
x!$
x~#
x}#
x|#
x{#
xz#
xy#
1x#
xw#
xv#
1u#
xt#
xs#
xr#
xq#
1p#
xo#
xn#
1m#
xl#
1k#
1j#
xi#
1h#
xg#
xf#
xe#
xd#
xc#
xb#
1a#
x`#
x_#
x^#
x]#
x\#
x[#
xZ#
xY#
xX#
xW#
xV#
xU#
bx T#
xS#
bx R#
xQ#
b11 P#
xO#
xN#
1M#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
xl"
xk"
0j"
bx i"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
1Z"
xY"
xX"
xW"
xV"
xU"
zT"
zS"
0R"
xQ"
0P"
0O"
xN"
xM"
bx L"
bx K"
bx J"
bx I"
xH"
xG"
xF"
xE"
bx D"
xC"
bx B"
bx A"
x@"
x?"
bx >"
x="
x<"
bx ;"
x:"
bx 9"
x8"
x7"
x6"
b11 5"
bx 4"
x3"
x2"
11"
00"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~
x}
x|
x{
xz
xy
0x
xw
xv
xu
xt
xs
xr
xq
xp
bx o
bz n
bx m
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
0^
x]
1\
x[
1Z
bx Y
xX
1W
xV
1U
xT
xS
b11111111 R
xQ
xP
bx O
xN
xM
1L
bx K
bx J
b11111 I
1H
1G
1F
1E
1D
1C
1B
1A
0@
1?
0>
bz =
b11111111111111111111111111111111 <
19
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
1.
x-
x,
bx +
x*
x)
x(
x'
x&
x%
b11111111 $
bx #
bx "
x!
$end
#200
0D%
0X$
0E%
0W$
0I#
0H$
0I$
09%
00%
0/%
0c$
0-%
1r#
1s#
0l$
0m$
0F#
bx0x00000 L$
bx0x00000 "%
bx0x00000 #%
0o$
1`#
03#
0s%
1E"
08#
0t%
b0xx000 }%
0u%
1H%
1I%
0/#
0:#
0d#
0U"
0%#
0?#
0*#
10
0E#
0o"
0D#
0C#
0B#
1V"
1W"
0M"
0."
0N"
1W#
0|"
0/"
1_#
0p"
0,#
0^#
1U#
1u$
1Y#
0[#
0V#
0g
0d
0y
0G&
0F&
0C&
0H&
0!"
1-"
0G"
0,"
b0 A"
b0 D"
b0 L"
0F"
0z
1{
b0 I"
b0 ;"
b0 J"
b0 >"
b0 K"
02"
0h
0-&
b0 1&
b0 ?&
0""
0E&
b1 +&
b1 B&
1D&
0s
1O#
1L#
1P$
0O$
0>$
0?$
0"&
0@&
1=&
0%&
0\
0Z"
0@$
b1 N&
0G
1O"
1P"
1<$
1;$
1@
#400
0a"
0X"
0\#
0]#
1M
1N
b11 +
b11 Y
1=$
1p
1e
0V$
0K&
b0 L&
0`"
1(%
0c"
1d"
0%%
bx0000 i"
0b"
15$
1.$
0"$
0k"
0H#
1C$
0'%
0e"
1/$
0G#
1,$
0&%
1$$
1!$
14$
17$
1:$
1b#
1l#
0h"
0g"
11$
0l"
0m"
0A$
0M$
1z#
0]"
0F$
1o#
1{#
1}#
0K$
0E$
0f"
1~#
1w#
1t#
0N$
b10000 G$
b10000 )%
0$%
1^"
0J#
1y#
1n#
1q#
1.%
0@%
0J$
0D$
0B$
0@#
1["
1v#
1|#
1n$
0\$
0B%
07%
06%
07#
1i#
1g#
0K#
0J&
0Z$
0e$
0f$
0+%
0C%
0A%
0?%
05%
02%
01%
0n"
06#
04#
02#
1\"
0x"
0[
0Y"
0Q%
0:%
03%
04%
08%
0;%
0<%
0=%
0>%
0*%
0,%
0q$
0Y$
0[$
0]$
0g$
0j$
0k$
0q"
0-#
0e#
1&
1S
1%
1)
1T
1(
1-
1X
1,
1V
1!
1/
0R%
1v$
1w$
1x$
0b$
1y$
0i$
0h$
0d$
0a$
0`$
0_$
0^$
0r$
b100000 L$
b100000 "%
b100000 #%
0p$
1z$
0&$
0'$
0($
0)$
0*$
0>#
0=#
0<#
0;#
09#
01#
0.#
0)#
0'#
0"#
0~"
0}"
0{"
0z"
0w"
0v"
0u"
0t"
0s"
0r"
0c#
1f#
0'
bz Z%
0H"
1*
14
11
18
0!%
0~$
0}$
0|$
0{$
0t$
05#
00#
0+#
0(#
0&#
0$#
0##
0!#
0y"
0+$
b0 R#
b0 T#
b0 %$
0_
0`
0i
0j
0u
0v
0}
0~
0#"
0N%
0$"
0%"
0)"
0M%
0*"
0+"
0k
0`%
0a%
0l
0'"
b0 U$
b0 s$
0P$
1Q$
12$
0I#
0j"
1j#
0R"
b11 5"
b11 P#
0M#
0R$
1%&
1\
1Z"
1@$
0O"
0P"
0<$
0;$
0@
#600
b0 i"
0_"
18$
bz d%
bz f%
bz |%
0X#
12
07
bz {%
b111111111 >&
1:"
b1111111111111111 ]%
b1111111111111111 [%
b0 p%
13
1q
bz \%
b11111111 $
b11111111 R
b11111111 L%
b11111111 l%
1Q"
1Z#
0A#
16
bz O
bz 9"
bz J%
bz X%
bz j%
bz S%
bz b%
b11111111111111111111111111111111 #
b11111111111111111111111111111111 J
b11111111111111111111111111111111 o
b11111111111111111111111111111111 V%
b11111111111111111111111111111111 Y%
b11111111111111111111111111111111 #&
b11111111111111111111111111111111 "
b11111111111111111111111111111111 K
b11111111111111111111111111111111 G%
b11111111111111111111111111111111 W%
b11111111111111111111111111111111 _%
0m%
bz T%
bz q%
0Q
0P
0C"
0r%
15
0O%
0n%
b0 }%
0S#
0Q#
0N#
0]
0a
0b
0c
0T$
0f
0S$
0r
0t
0w
0|
0&"
0("
0%&
0\
0Z"
0@$
1O"
1P"
1<$
1;$
1@
#610
1>$
1?$
1"&
1@&
0=&
b11 N&
1G
#800
0F%
0<"
0="
0?"
0@"
16"
13"
07"
08"
1M#
1R$
1%&
1\
1Z"
1@$
0O"
0P"
0<$
0;$
0@
#1000
bx |%
bzxxxxxxxxxxxxxxxx O
bzxxxxxxxxxxxxxxxx 9"
bzxxxxxxxxxxxxxxxx J%
bzxxxxxxxxxxxxxxxx X%
bzxxxxxxxxxxxxxxxx j%
bx \%
0z$
1{$
1`
1M%
1*"
b10000 U$
b10000 s$
1P$
0%&
0\
0Z"
0@$
1O"
1P"
1<$
1;$
1@
#1200
1%&
1\
1Z"
1@$
0O"
0P"
0<$
0;$
0@
#1400
0%&
0\
0Z"
0@$
1O"
1P"
1<$
1;$
1@
#1600
1%&
1\
1Z"
1@$
0O"
0P"
0<$
0;$
0@
#1800
0%&
0\
0Z"
0@$
1O"
1P"
1<$
1;$
1@
#1810
1P%
0D
b110 >&
0:"
b110 ]%
b0 [%
b110 #
b110 J
b110 o
b110 V%
b110 Y%
b110 #&
b110 "
b110 K
b110 G%
b110 W%
b110 _%
b1000 !&
b1000 4&
b10 I
b110 =
b110111010000000000001000 <
b1 N&
#2000
1%&
1\
1Z"
1@$
0O"
0P"
0<$
0;$
0@
#2200
0%&
0\
0Z"
0@$
1O"
1P"
1<$
1;$
1@
#2210
b0 G$
b0 )%
0(%
0.%
b0 L$
b0 "%
b0 #%
0n$
0u$
0Y#
1""
b110 1&
b110 ?&
1-&
1X"
1/&
0/
10
17&
09
15&
1I&
1J&
1[
1Y"
0&
0S
0%
0)
0T
0(
0?
0A
#2400
b1 L&
1%&
1\
1Z"
1@$
0O"
0P"
0<$
0;$
0@
#2600
1X#
1z$
0Q"
0{$
1S#
b0 U$
b0 s$
0%&
0\
0Z"
0@$
1O"
1P"
1<$
1;$
1@
#2610
1Q%
0-
0X
0,
b101 N&
0F
#2800
b10 L&
1%&
1\
1Z"
1@$
0O"
0P"
0<$
0;$
0@
#3000
0%&
0\
0Z"
0@$
1O"
1P"
1<$
1;$
1@
#3200
b11 L&
1%&
1\
1Z"
1@$
0O"
0P"
0<$
0;$
0@
#3400
0%&
0\
0Z"
0@$
1O"
1P"
1<$
1;$
1@
#3600
1\#
1]#
0M
0N
b0 +
b0 Y
0e
1K&
b100 L&
1%&
1\
1Z"
1@$
0O"
0P"
0<$
0;$
0@
#3800
0%&
0\
0Z"
0@$
1O"
1P"
1<$
1;$
1@
#4000
0X"
0\#
0]#
1M
1N
b11 +
b11 Y
1e
b0 i"
0a"
12$
0/&
1/
07&
0R"
19
05&
0I&
0J&
0Q%
0[
0Y"
1-
1X
1,
1)
1T
1(
0K&
b0 L&
b11 5"
b11 P#
1F
1A
1%&
1\
1Z"
1@$
0O"
0P"
0<$
0;$
0@
#4200
0X#
1Q"
0S#
0%&
0\
0Z"
0@$
1O"
1P"
1<$
1;$
1@
#4400
1%&
1\
1Z"
1@$
0O"
0P"
0<$
0;$
0@
#4600
0%&
0\
0Z"
0@$
1O"
1P"
1<$
1;$
1@
#4610
1&
1S
1%
b10 N&
1?
#4800
1%&
1\
1Z"
1@$
0O"
0P"
0<$
0;$
0@
#5000
0%&
0\
0Z"
0@$
1O"
1P"
1<$
1;$
1@
#5200
1%&
1\
1Z"
1@$
0O"
0P"
0<$
0;$
0@
#5400
0%&
0\
0Z"
0@$
1O"
1P"
1<$
1;$
1@
#5410
0P%
1D
b111111111 >&
1:"
b1111111111111111 ]%
b1111111111111111 [%
b11111111111111111111111111111111 #
b11111111111111111111111111111111 J
b11111111111111111111111111111111 o
b11111111111111111111111111111111 V%
b11111111111111111111111111111111 Y%
b11111111111111111111111111111111 #&
b11111111111111111111111111111111 "
b11111111111111111111111111111111 K
b11111111111111111111111111111111 G%
b11111111111111111111111111111111 W%
b11111111111111111111111111111111 _%
b1111100 !&
b1111100 4&
b11111 I
bz =
b11111111111111111111111111111111 <
#5600
1%&
1\
1Z"
1@$
0O"
0P"
0<$
0;$
0@
#5800
0%&
0\
0Z"
0@$
1O"
1P"
1<$
1;$
1@
#6000
1%&
1\
1Z"
1@$
0O"
0P"
0<$
0;$
0@
#6200
0%&
0\
0Z"
0@$
1O"
1P"
1<$
1;$
1@
#6210
1P%
0D
b1000 !&
b1000 4&
b10 I
b110111010000000000001000 <
b1 N&
#6400
1%&
1\
1Z"
1@$
0O"
0P"
0<$
0;$
0@
#6600
0%&
0\
0Z"
0@$
1O"
1P"
1<$
1;$
1@
#6610
b0 d%
b110 f%
b110 S%
b110 b%
b110 n
b110 U%
b110 $&
b110 2&
1X"
00&
00
17&
09
15&
1I&
1J&
1[
1Y"
0)
0T
0(
0A
#6800
b1 L&
1%&
1\
1Z"
1@$
0O"
0P"
0<$
0;$
0@
#7000
1X#
0Q"
1S#
0%&
0\
0Z"
0@$
1O"
1P"
1<$
1;$
1@
#7010
b110 >&
0:"
b110 ]%
b0 [%
b110 #
b110 J
b110 o
b110 V%
b110 Y%
b110 #&
b110 "
b110 K
b110 G%
b110 W%
b110 _%
0H%
0I%
1Q%
0-
0X
0,
b101 N&
0F
#7200
b10 L&
1%&
1\
1Z"
1@$
0O"
0P"
0<$
0;$
0@
#7400
0%&
0\
0Z"
0@$
1O"
1P"
1<$
1;$
1@
#7600
b11 L&
1%&
1\
1Z"
1@$
0O"
0P"
0<$
0;$
0@
#7800
0%&
0\
0Z"
0@$
1O"
1P"
1<$
1;$
1@
#8000
1\#
1]#
0M
0N
b0 +
b0 Y
0e
1K&
b100 L&
1%&
1\
1Z"
1@$
0O"
0P"
0<$
0;$
0@
#8200
0%&
0\
0Z"
0@$
1O"
1P"
1<$
1;$
1@
#8400
0X"
0\#
0]#
1M
1N
b11 +
b11 Y
1e
b0 i"
0a"
bz d%
bz f%
12$
b111111111 >&
1:"
b1111111111111111 ]%
b1111111111111111 [%
b11111111111111111111111111111111 #
b11111111111111111111111111111111 J
b11111111111111111111111111111111 o
b11111111111111111111111111111111 V%
b11111111111111111111111111111111 Y%
b11111111111111111111111111111111 #&
b11111111111111111111111111111111 "
b11111111111111111111111111111111 K
b11111111111111111111111111111111 G%
b11111111111111111111111111111111 W%
b11111111111111111111111111111111 _%
bz S%
bz b%
bz n
bz U%
bz $&
bz 2&
1H%
1I%
10&
10
07&
0R"
19
05&
0I&
0J&
0Q%
0[
0Y"
1-
1X
1,
1)
1T
1(
0K&
b0 L&
b11 5"
b11 P#
1F
1A
1%&
1\
1Z"
1@$
0O"
0P"
0<$
0;$
0@
#8600
0X#
1Q"
0S#
0%&
0\
0Z"
0@$
1O"
1P"
1<$
1;$
1@
#8800
1%&
1\
1Z"
1@$
0O"
0P"
0<$
0;$
0@
#9000
0%&
0\
0Z"
0@$
1O"
1P"
1<$
1;$
1@
#9010
b10 N&
#9200
1%&
1\
1Z"
1@$
0O"
0P"
0<$
0;$
0@
#9400
0%&
0\
0Z"
0@$
1O"
1P"
1<$
1;$
1@
#9600
1%&
1\
1Z"
1@$
0O"
0P"
0<$
0;$
0@
#9800
0%&
0\
0Z"
0@$
1O"
1P"
1<$
1;$
1@
#9810
0P%
1D
b1111100 !&
b1111100 4&
b11111 I
b11111111111111111111111111111111 <
#10000
1%&
1\
1Z"
1@$
0O"
0P"
0<$
0;$
0@
#10200
0%&
0\
0Z"
0@$
1O"
1P"
1<$
1;$
1@
#10400
1%&
1\
1Z"
1@$
0O"
0P"
0<$
0;$
0@
#10600
0%&
0\
0Z"
0@$
1O"
1P"
1<$
1;$
1@
#10610
