Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 13:04:14 2016
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing -file ./reports/timing/17bit_normal_adder_timing.rpt
| Design       : normal_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            s[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.723ns  (logic 4.538ns (33.066%)  route 9.185ns (66.934%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT5=6 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  a_IBUF[2]_inst/O
                         net (fo=2, routed)           1.915     2.851    a_IBUF[2]
    SLICE_X43Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.975 r  s_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.957     3.932    c_2
    SLICE_X43Y20         LUT5 (Prop_lut5_I2_O)        0.124     4.056 r  s_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.171     4.227    c_4
    SLICE_X43Y20         LUT5 (Prop_lut5_I2_O)        0.124     4.351 r  s_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           0.459     4.810    c_6
    SLICE_X43Y24         LUT5 (Prop_lut5_I2_O)        0.124     4.934 r  s_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.453     5.388    c_8
    SLICE_X43Y25         LUT5 (Prop_lut5_I2_O)        0.124     5.512 r  s_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.816     6.327    c_1010_out
    SLICE_X43Y27         LUT5 (Prop_lut5_I2_O)        0.124     6.451 r  s_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           0.816     7.267    c_12
    SLICE_X43Y29         LUT5 (Prop_lut5_I2_O)        0.124     7.391 r  s_OBUF[16]_inst_i_2/O
                         net (fo=2, routed)           0.949     8.340    c_14
    SLICE_X43Y33         LUT3 (Prop_lut3_I0_O)        0.124     8.464 r  s_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.649    11.113    s_OBUF[15]
    H20                  OBUF (Prop_obuf_I_O)         2.610    13.723 r  s_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.723    s[15]
    H20                                                               r  s[15] (OUT)
  -------------------------------------------------------------------    -------------------




