import name.martingeisse.chipflow.build.SynthesizeTask

apply plugin: 'base'

task synthesize(type: SynthesizeTask) {
    toplevelModule = "SevenSegmentDecoder"

    def techdir = "/usr/share/qflow/tech/osu050"
    technologyLibertyFile = new File("${techdir}/osu05_stdcells.lib")
    technologySpiceFile = new File("${techdir}/osu050_stdcells.sp")
    technologyLefFile = new File("${techdir}/osu050_stdcells.lef")


}
