

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 14:55:15 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.338 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       12|       12| 60.000 ns | 60.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.24>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_V_read = call i128 @_ssdm_op_Read.ap_vld.i128P(i128* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 14 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 16, i32 23)" [firmware/myproject.cpp:50]   --->   Operation 15 'partselect' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Val2_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 120, i32 127)" [firmware/myproject.cpp:50]   --->   Operation 16 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 32, i32 39)" [firmware/myproject.cpp:50]   --->   Operation 17 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.70ns)   --->   "%add_ln703 = add i8 %p_Val2_s, %p_Val2_1" [firmware/myproject.cpp:50]   --->   Operation 18 'add' 'add_ln703' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [8/8] (3.54ns)   --->   "%call_ret_i30 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 19 'call' 'call_ret_i30' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Val2_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 112, i32 119)" [firmware/myproject.cpp:50]   --->   Operation 20 'partselect' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i128 %x_V_read to i8" [firmware/myproject.cpp:51]   --->   Operation 21 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [8/8] (3.54ns)   --->   "%call_ret_i3 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 22 'call' 'call_ret_i3' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [1/1] (0.70ns)   --->   "%sub_ln703_1 = sub i8 %p_Val2_6, %p_Val2_1" [firmware/myproject.cpp:51]   --->   Operation 23 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [8/8] (3.54ns)   --->   "%call_ret_i4 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 24 'call' 'call_ret_i4' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i6 @_ssdm_op_PartSelect.i6.i128.i32.i32(i128 %x_V_read, i32 122, i32 127)" [firmware/myproject.cpp:51]   --->   Operation 25 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i6 %trunc_ln708_2 to i8" [firmware/myproject.cpp:51]   --->   Operation 26 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [8/8] (3.54ns)   --->   "%call_ret_i6 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 27 'call' 'call_ret_i6' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Val2_17 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 24, i32 31)" [firmware/myproject.cpp:51]   --->   Operation 28 'partselect' 'p_Val2_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_4 = call i7 @_ssdm_op_PartSelect.i7.i128.i32.i32(i128 %x_V_read, i32 24, i32 30)" [firmware/myproject.cpp:53]   --->   Operation 29 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 30 [7/8] (4.31ns)   --->   "%call_ret_i30 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 30 'call' 'call_ret_i30' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [7/8] (4.31ns)   --->   "%call_ret_i3 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 31 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [7/8] (4.31ns)   --->   "%call_ret_i4 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 32 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 33 [1/1] (0.70ns)   --->   "%add_ln703_2 = add i8 -2, %p_Val2_7" [firmware/myproject.cpp:51]   --->   Operation 33 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [8/8] (3.54ns)   --->   "%call_ret_i5 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 34 'call' 'call_ret_i5' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 35 [7/8] (4.31ns)   --->   "%call_ret_i6 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 35 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 36 [8/8] (3.54ns)   --->   "%call_ret_i7 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_17)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 36 'call' 'call_ret_i7' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i8 %p_Val2_17 to i10" [firmware/myproject.cpp:53]   --->   Operation 37 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln1 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_4, i3 0)" [firmware/myproject.cpp:53]   --->   Operation 38 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_10 = add i10 %shl_ln1, %sext_ln1118_7" [firmware/myproject.cpp:53]   --->   Operation 39 'add' 'add_ln1192_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%ret_V_25 = add i10 12, %add_ln1192_10" [firmware/myproject.cpp:53]   --->   Operation 40 'add' 'ret_V_25' <Predicate = true> <Delay = 0.79> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %ret_V_25, i32 2, i32 9)" [firmware/myproject.cpp:53]   --->   Operation 41 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [8/8] (3.54ns)   --->   "%call_ret_i11 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 42 'call' 'call_ret_i11' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i8 %p_Val2_6 to i10" [firmware/myproject.cpp:54]   --->   Operation 43 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.49ns) (grouped into DSP with root node ret_V_28)   --->   "%mul_ln700_1 = mul i10 19, %sext_ln700_1" [firmware/myproject.cpp:54]   --->   Operation 44 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%rhs_V_4 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %p_Val2_17, i2 0)" [firmware/myproject.cpp:54]   --->   Operation 45 'bitconcatenate' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_28 = add i10 %rhs_V_4, %mul_ln700_1" [firmware/myproject.cpp:54]   --->   Operation 46 'add' 'ret_V_28' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %ret_V_28, i32 2, i32 9)" [firmware/myproject.cpp:54]   --->   Operation 47 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.55ns)   --->   "%r_V_35 = mul i10 11, %sext_ln1118_7" [firmware/myproject.cpp:54]   --->   Operation 48 'mul' 'r_V_35' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %r_V_35, i32 2, i32 9)" [firmware/myproject.cpp:54]   --->   Operation 49 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.31>
ST_3 : Operation 50 [6/8] (4.31ns)   --->   "%call_ret_i30 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 50 'call' 'call_ret_i30' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i8 %p_Val2_s to i10" [firmware/myproject.cpp:50]   --->   Operation 51 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703 = sub i8 %p_Val2_6, %p_Val2_7" [firmware/myproject.cpp:50]   --->   Operation 52 'sub' 'sub_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln703_1 = add i8 1, %sub_ln703" [firmware/myproject.cpp:50]   --->   Operation 53 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 54 [6/8] (4.31ns)   --->   "%call_ret_i3 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 54 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 55 [6/8] (4.31ns)   --->   "%call_ret_i4 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 55 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 56 [7/8] (4.31ns)   --->   "%call_ret_i5 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 56 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 57 [6/8] (4.31ns)   --->   "%call_ret_i6 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 57 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 58 [7/8] (4.31ns)   --->   "%call_ret_i7 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_17)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 58 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 59 [8/8] (3.54ns)   --->   "%call_ret_i8 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 59 'call' 'call_ret_i8' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 60 [1/1] (0.70ns)   --->   "%add_ln703_3 = add i8 -1, %p_Val2_17" [firmware/myproject.cpp:51]   --->   Operation 60 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [8/8] (3.54ns)   --->   "%call_ret_i9 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 61 'call' 'call_ret_i9' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i8 %p_Val2_6 to i9" [firmware/myproject.cpp:52]   --->   Operation 62 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i8 %p_Val2_17 to i9" [firmware/myproject.cpp:52]   --->   Operation 63 'sext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.70ns)   --->   "%ret_V_22 = sub i9 %lhs_V_1, %rhs_V_2" [firmware/myproject.cpp:52]   --->   Operation 64 'sub' 'ret_V_22' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i9 %ret_V_22 to i10" [firmware/myproject.cpp:52]   --->   Operation 65 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into DSP with root node ret_V_23)   --->   "%ret_V_8 = add nsw i10 2, %lhs_V_2" [firmware/myproject.cpp:52]   --->   Operation 66 'add' 'ret_V_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 67 [1/1] (0.49ns) (grouped into DSP with root node ret_V_23)   --->   "%mul_ln1193 = mul i10 %ret_V_8, %ret_V_8" [firmware/myproject.cpp:52]   --->   Operation 67 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%lhs_V_3 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %p_Val2_7, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 68 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_23 = sub i10 %lhs_V_3, %mul_ln1193" [firmware/myproject.cpp:52]   --->   Operation 69 'sub' 'ret_V_23' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %ret_V_23, i32 2, i32 9)" [firmware/myproject.cpp:52]   --->   Operation 70 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [7/8] (4.31ns)   --->   "%call_ret_i11 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 71 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %p_Val2_6, i3 0)" [firmware/myproject.cpp:53]   --->   Operation 72 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i11 %shl_ln1118_5 to i12" [firmware/myproject.cpp:53]   --->   Operation 73 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.70ns)   --->   "%add_ln1192_12 = add i9 68, %lhs_V_1" [firmware/myproject.cpp:53]   --->   Operation 74 'add' 'add_ln1192_12' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i9 %add_ln1192_12 to i12" [firmware/myproject.cpp:53]   --->   Operation 75 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into DSP with root node ret_V_26)   --->   "%add_ln1192_2 = add i12 %sext_ln1192_6, %sext_ln1118_8" [firmware/myproject.cpp:53]   --->   Operation 76 'add' 'add_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i8 %p_Val2_6 to i12" [firmware/myproject.cpp:53]   --->   Operation 77 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.49ns) (grouped into DSP with root node ret_V_26)   --->   "%mul_ln700 = mul i12 %add_ln1192_2, %sext_ln700_2" [firmware/myproject.cpp:53]   --->   Operation 78 'mul' 'mul_ln700' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %p_Val2_17, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 79 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_26 = add i12 %rhs_V_3, %mul_ln700" [firmware/myproject.cpp:53]   --->   Operation 80 'add' 'ret_V_26' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %ret_V_26, i32 4, i32 11)" [firmware/myproject.cpp:53]   --->   Operation 81 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [8/8] (3.54ns)   --->   "%call_ret_i13 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 82 'call' 'call_ret_i13' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 83 [8/8] (3.54ns)   --->   "%call_ret_i14 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 83 'call' 'call_ret_i14' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 84 [1/1] (0.70ns)   --->   "%add_ln1192_17 = add i9 4, %rhs_V_2" [firmware/myproject.cpp:54]   --->   Operation 84 'add' 'add_ln1192_17' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i9 %add_ln1192_17 to i10" [firmware/myproject.cpp:54]   --->   Operation 85 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.71ns)   --->   "%add_ln1192_8 = add i10 %sext_ln1192_10, %sext_ln1118" [firmware/myproject.cpp:54]   --->   Operation 86 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %add_ln1192_8, i32 2, i32 9)" [firmware/myproject.cpp:54]   --->   Operation 87 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.31>
ST_4 : Operation 88 [5/8] (4.31ns)   --->   "%call_ret_i30 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 88 'call' 'call_ret_i30' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 89 [8/8] (3.54ns)   --->   "%call_ret_i2 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 89 'call' 'call_ret_i2' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 90 [5/8] (4.31ns)   --->   "%call_ret_i3 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 90 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 91 [5/8] (4.31ns)   --->   "%call_ret_i4 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 91 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 92 [6/8] (4.31ns)   --->   "%call_ret_i5 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 92 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 93 [5/8] (4.31ns)   --->   "%call_ret_i6 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 93 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 94 [6/8] (4.31ns)   --->   "%call_ret_i7 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_17)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 94 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 95 [7/8] (4.31ns)   --->   "%call_ret_i8 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 95 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 96 [7/8] (4.31ns)   --->   "%call_ret_i9 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 96 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 97 [8/8] (3.54ns)   --->   "%call_ret_i10 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 97 'call' 'call_ret_i10' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 98 [6/8] (4.31ns)   --->   "%call_ret_i11 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 98 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 99 [8/8] (3.54ns)   --->   "%call_ret_i12 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 99 'call' 'call_ret_i12' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 100 [7/8] (4.31ns)   --->   "%call_ret_i13 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 100 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 101 [7/8] (4.31ns)   --->   "%call_ret_i14 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 101 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 102 [8/8] (3.54ns)   --->   "%call_ret_i15 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 102 'call' 'call_ret_i15' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.31>
ST_5 : Operation 103 [8/8] (3.54ns)   --->   "%call_ret_i = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 103 'call' 'call_ret_i' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 104 [4/8] (4.31ns)   --->   "%call_ret_i30 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 104 'call' 'call_ret_i30' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 105 [7/8] (4.31ns)   --->   "%call_ret_i2 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 105 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 106 [4/8] (4.31ns)   --->   "%call_ret_i3 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 106 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 107 [4/8] (4.31ns)   --->   "%call_ret_i4 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 107 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 108 [5/8] (4.31ns)   --->   "%call_ret_i5 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 108 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 109 [4/8] (4.31ns)   --->   "%call_ret_i6 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 109 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 110 [5/8] (4.31ns)   --->   "%call_ret_i7 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_17)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 110 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 111 [6/8] (4.31ns)   --->   "%call_ret_i8 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 111 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 112 [6/8] (4.31ns)   --->   "%call_ret_i9 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 112 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 113 [7/8] (4.31ns)   --->   "%call_ret_i10 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 113 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 114 [5/8] (4.31ns)   --->   "%call_ret_i11 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 114 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 115 [7/8] (4.31ns)   --->   "%call_ret_i12 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 115 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 116 [6/8] (4.31ns)   --->   "%call_ret_i13 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 116 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 117 [6/8] (4.31ns)   --->   "%call_ret_i14 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 117 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 118 [7/8] (4.31ns)   --->   "%call_ret_i15 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 118 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.33>
ST_6 : Operation 119 [7/8] (4.31ns)   --->   "%call_ret_i = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 119 'call' 'call_ret_i' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 120 [3/8] (4.31ns)   --->   "%call_ret_i30 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 120 'call' 'call_ret_i30' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %p_Val2_s, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 121 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i9 %shl_ln to i10" [firmware/myproject.cpp:50]   --->   Operation 122 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%r_V_28 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %p_Val2_7, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 123 'bitconcatenate' 'r_V_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i9 %r_V_28 to i10" [firmware/myproject.cpp:50]   --->   Operation 124 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192 = sub i10 %sext_ln1192, %sext_ln1118_1" [firmware/myproject.cpp:50]   --->   Operation 125 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 126 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%ret_V_18 = add i10 12, %sub_ln1192" [firmware/myproject.cpp:50]   --->   Operation 126 'add' 'ret_V_18' <Predicate = true> <Delay = 0.79> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %ret_V_18, i32 2, i32 9)" [firmware/myproject.cpp:50]   --->   Operation 127 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [8/8] (3.54ns)   --->   "%call_ret_i1 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 128 'call' 'call_ret_i1' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 129 [6/8] (4.31ns)   --->   "%call_ret_i2 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 129 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 130 [3/8] (4.31ns)   --->   "%call_ret_i3 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 130 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 131 [3/8] (4.31ns)   --->   "%call_ret_i4 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 131 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 132 [4/8] (4.31ns)   --->   "%call_ret_i5 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 132 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 133 [3/8] (4.31ns)   --->   "%call_ret_i6 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 133 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 134 [4/8] (4.31ns)   --->   "%call_ret_i7 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_17)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 134 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 135 [5/8] (4.31ns)   --->   "%call_ret_i8 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 135 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 136 [5/8] (4.31ns)   --->   "%call_ret_i9 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 136 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 137 [6/8] (4.31ns)   --->   "%call_ret_i10 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 137 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 138 [4/8] (4.31ns)   --->   "%call_ret_i11 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 138 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 139 [6/8] (4.31ns)   --->   "%call_ret_i12 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 139 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 140 [5/8] (4.31ns)   --->   "%call_ret_i13 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 140 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 141 [5/8] (4.31ns)   --->   "%call_ret_i14 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 141 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 142 [6/8] (4.31ns)   --->   "%call_ret_i15 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 142 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.31>
ST_7 : Operation 143 [6/8] (4.31ns)   --->   "%call_ret_i = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 143 'call' 'call_ret_i' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 144 [2/8] (4.31ns)   --->   "%call_ret_i30 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 144 'call' 'call_ret_i30' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 145 [7/8] (4.31ns)   --->   "%call_ret_i1 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 145 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 146 [5/8] (4.31ns)   --->   "%call_ret_i2 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 146 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 147 [2/8] (4.31ns)   --->   "%call_ret_i3 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 147 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 148 [2/8] (4.31ns)   --->   "%call_ret_i4 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 148 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 149 [3/8] (4.31ns)   --->   "%call_ret_i5 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 149 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 150 [2/8] (4.31ns)   --->   "%call_ret_i6 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 150 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 151 [3/8] (4.31ns)   --->   "%call_ret_i7 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_17)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 151 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 152 [4/8] (4.31ns)   --->   "%call_ret_i8 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 152 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 153 [4/8] (4.31ns)   --->   "%call_ret_i9 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 153 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 154 [5/8] (4.31ns)   --->   "%call_ret_i10 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 154 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 155 [3/8] (4.31ns)   --->   "%call_ret_i11 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 155 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 156 [5/8] (4.31ns)   --->   "%call_ret_i12 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 156 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 157 [4/8] (4.31ns)   --->   "%call_ret_i13 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 157 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 158 [4/8] (4.31ns)   --->   "%call_ret_i14 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 158 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 159 [5/8] (4.31ns)   --->   "%call_ret_i15 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 159 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.31>
ST_8 : Operation 160 [5/8] (4.31ns)   --->   "%call_ret_i = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 160 'call' 'call_ret_i' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 161 [1/8] (2.22ns)   --->   "%call_ret_i30 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 161 'call' 'call_ret_i30' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 162 [6/8] (4.31ns)   --->   "%call_ret_i1 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 162 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 163 [4/8] (4.31ns)   --->   "%call_ret_i2 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 163 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%r_V_5 = sext i8 %p_Val2_s to i9" [firmware/myproject.cpp:51]   --->   Operation 164 'sext' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.70ns)   --->   "%r_V_31 = sub i9 0, %r_V_5" [firmware/myproject.cpp:51]   --->   Operation 165 'sub' 'r_V_31' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/8] (2.22ns)   --->   "%call_ret_i3 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 166 'call' 'call_ret_i3' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%outcos_V_8 = extractvalue { i4, i4 } %call_ret_i3, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 167 'extractvalue' 'outcos_V_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i4 %outcos_V_8 to i9" [firmware/myproject.cpp:51]   --->   Operation 168 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_20 = sub i9 %r_V_31, %sext_ln703" [firmware/myproject.cpp:51]   --->   Operation 169 'sub' 'ret_V_20' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 170 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%ret_V = add i9 12, %ret_V_20" [firmware/myproject.cpp:51]   --->   Operation 170 'add' 'ret_V' <Predicate = true> <Delay = 0.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 171 [1/8] (2.22ns)   --->   "%call_ret_i4 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 171 'call' 'call_ret_i4' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%outcos_V = extractvalue { i4, i4 } %call_ret_i4, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 172 'extractvalue' 'outcos_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 173 [2/8] (4.31ns)   --->   "%call_ret_i5 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 173 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 174 [1/8] (2.22ns)   --->   "%call_ret_i6 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 174 'call' 'call_ret_i6' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node r_V_32)   --->   "%outsin_V_10 = extractvalue { i4, i4 } %call_ret_i6, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 175 'extractvalue' 'outsin_V_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node r_V_32)   --->   "%r_V_7 = sext i4 %outsin_V_10 to i5" [firmware/myproject.cpp:51]   --->   Operation 176 'sext' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.70ns) (out node of the LUT)   --->   "%r_V_32 = sub i5 0, %r_V_7" [firmware/myproject.cpp:51]   --->   Operation 177 'sub' 'r_V_32' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [2/8] (4.31ns)   --->   "%call_ret_i7 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_17)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 178 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 179 [3/8] (4.31ns)   --->   "%call_ret_i8 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 179 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 180 [3/8] (4.31ns)   --->   "%call_ret_i9 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 180 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 181 [4/8] (4.31ns)   --->   "%call_ret_i10 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 181 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 182 [2/8] (4.31ns)   --->   "%call_ret_i11 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 182 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 183 [4/8] (4.31ns)   --->   "%call_ret_i12 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 183 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 184 [3/8] (4.31ns)   --->   "%call_ret_i13 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 184 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 185 [3/8] (4.31ns)   --->   "%call_ret_i14 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 185 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 186 [4/8] (4.31ns)   --->   "%call_ret_i15 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 186 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.31>
ST_9 : Operation 187 [4/8] (4.31ns)   --->   "%call_ret_i = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 187 'call' 'call_ret_i' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 188 [5/8] (4.31ns)   --->   "%call_ret_i1 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 188 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 189 [3/8] (4.31ns)   --->   "%call_ret_i2 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 189 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i9 %ret_V to i12" [firmware/myproject.cpp:51]   --->   Operation 190 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i4 %outcos_V to i12" [firmware/myproject.cpp:51]   --->   Operation 191 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.49ns) (grouped into DSP with root node ret_V_4)   --->   "%mul_ln703 = mul i12 %sext_ln703_1, %sext_ln703_2" [firmware/myproject.cpp:51]   --->   Operation 192 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 193 [1/8] (2.22ns)   --->   "%call_ret_i5 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 193 'call' 'call_ret_i5' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%outsin_V_9 = extractvalue { i4, i4 } %call_ret_i5, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 194 'extractvalue' 'outsin_V_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %outsin_V_9, i2 0)" [firmware/myproject.cpp:51]   --->   Operation 195 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i6 %rhs_V_1 to i12" [firmware/myproject.cpp:51]   --->   Operation 196 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_4 = sub i12 %mul_ln703, %sext_ln728_1" [firmware/myproject.cpp:51]   --->   Operation 197 'sub' 'ret_V_4' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 198 [1/8] (2.22ns)   --->   "%call_ret_i7 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_17)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 198 'call' 'call_ret_i7' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%outcos_V_9 = extractvalue { i4, i4 } %call_ret_i7, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 199 'extractvalue' 'outcos_V_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 200 [2/8] (4.31ns)   --->   "%call_ret_i8 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 200 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 201 [2/8] (4.31ns)   --->   "%call_ret_i9 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 201 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 202 [3/8] (4.31ns)   --->   "%call_ret_i10 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 202 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node ret_V_10)   --->   "%outsin_V_12 = extractvalue { i4, i4 } %call_ret_i7, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 203 'extractvalue' 'outsin_V_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node ret_V_10)   --->   "%sext_ln703_7 = sext i4 %outsin_V_12 to i5" [firmware/myproject.cpp:53]   --->   Operation 204 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.70ns) (out node of the LUT)   --->   "%ret_V_10 = add i5 1, %sext_ln703_7" [firmware/myproject.cpp:53]   --->   Operation 205 'add' 'ret_V_10' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [1/8] (2.22ns)   --->   "%call_ret_i11 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 206 'call' 'call_ret_i11' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%outcos_V_3 = extractvalue { i4, i4 } %call_ret_i11, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 207 'extractvalue' 'outcos_V_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [3/8] (4.31ns)   --->   "%call_ret_i12 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 208 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 209 [2/8] (4.31ns)   --->   "%call_ret_i13 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 209 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 210 [2/8] (4.31ns)   --->   "%call_ret_i14 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 210 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 211 [3/8] (4.31ns)   --->   "%call_ret_i15 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 211 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.31>
ST_10 : Operation 212 [3/8] (4.31ns)   --->   "%call_ret_i = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 212 'call' 'call_ret_i' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 213 [1/1] (0.71ns)   --->   "%r_V_27 = sub i10 0, %sext_ln1118_1" [firmware/myproject.cpp:50]   --->   Operation 213 'sub' 'r_V_27' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 214 [4/8] (4.31ns)   --->   "%call_ret_i1 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 214 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 215 [2/8] (4.31ns)   --->   "%call_ret_i2 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 215 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%r_V_9 = sext i4 %outcos_V_9 to i8" [firmware/myproject.cpp:51]   --->   Operation 216 'sext' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (0.78ns)   --->   "%r_V_33 = mul i8 %r_V_9, %r_V_9" [firmware/myproject.cpp:51]   --->   Operation 217 'mul' 'r_V_33' <Predicate = true> <Delay = 0.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%lhs_V = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r_V_32, i2 0)" [firmware/myproject.cpp:51]   --->   Operation 218 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i7 %lhs_V to i8" [firmware/myproject.cpp:51]   --->   Operation 219 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (0.70ns)   --->   "%ret_V_5 = add i8 %sext_ln728_2, %r_V_33" [firmware/myproject.cpp:51]   --->   Operation 220 'add' 'ret_V_5' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i12 %ret_V_4 to i20" [firmware/myproject.cpp:51]   --->   Operation 221 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i8 %ret_V_5 to i20" [firmware/myproject.cpp:51]   --->   Operation 222 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_11 = mul i20 %sext_ln1116, %sext_ln1118_4" [firmware/myproject.cpp:51]   --->   Operation 223 'mul' 'r_V_11' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 224 [1/8] (2.22ns)   --->   "%call_ret_i8 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 224 'call' 'call_ret_i8' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "%outsin_V_4 = extractvalue { i4, i4 } %call_ret_i8, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 225 'extractvalue' 'outsin_V_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 226 [1/8] (2.22ns)   --->   "%call_ret_i9 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 226 'call' 'call_ret_i9' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "%outsin_V_5 = extractvalue { i4, i4 } %call_ret_i9, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 227 'extractvalue' 'outsin_V_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 228 [2/8] (4.31ns)   --->   "%call_ret_i10 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 228 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i5 %ret_V_10 to i8" [firmware/myproject.cpp:53]   --->   Operation 229 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (0.91ns)   --->   "%mul_ln1118 = mul i8 %sext_ln1118_5, %sext_ln1118_5" [firmware/myproject.cpp:53]   --->   Operation 230 'mul' 'mul_ln1118' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 231 [1/1] (0.00ns)   --->   "%r_V_34 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %mul_ln1118, i1 false)" [firmware/myproject.cpp:53]   --->   Operation 231 'bitconcatenate' 'r_V_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %r_V_27, i2 0)" [firmware/myproject.cpp:53]   --->   Operation 232 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i9 %r_V_34 to i12" [firmware/myproject.cpp:53]   --->   Operation 233 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_24 = sub i12 %lhs_V_4, %sext_ln703_8" [firmware/myproject.cpp:53]   --->   Operation 234 'sub' 'ret_V_24' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 235 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i12 96, %ret_V_24" [firmware/myproject.cpp:53]   --->   Operation 235 'add' 'add_ln1192' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i12 %add_ln1192 to i20" [firmware/myproject.cpp:53]   --->   Operation 236 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i8 %r_V_33 to i20" [firmware/myproject.cpp:53]   --->   Operation 237 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 238 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_13 = mul i20 %sext_ln1118_6, %sext_ln1118_9" [firmware/myproject.cpp:53]   --->   Operation 238 'mul' 'r_V_13' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 239 [2/8] (4.31ns)   --->   "%call_ret_i12 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 239 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i4 %outcos_V_9 to i5" [firmware/myproject.cpp:54]   --->   Operation 240 'sext' 'sext_ln703_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (0.70ns)   --->   "%ret_V_15 = add i5 1, %sext_ln703_9" [firmware/myproject.cpp:54]   --->   Operation 241 'add' 'ret_V_15' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i5 %ret_V_15 to i10" [firmware/myproject.cpp:54]   --->   Operation 242 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (0.91ns)   --->   "%r_V_18 = mul i10 %sext_ln1118_10, %sext_ln1118_10" [firmware/myproject.cpp:54]   --->   Operation 243 'mul' 'r_V_18' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 244 [1/8] (2.22ns)   --->   "%call_ret_i13 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 244 'call' 'call_ret_i13' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "%outsin_V_8 = extractvalue { i4, i4 } %call_ret_i13, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 245 'extractvalue' 'outsin_V_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%r_V_19 = sext i4 %outsin_V_8 to i8" [firmware/myproject.cpp:54]   --->   Operation 246 'sext' 'r_V_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (0.78ns)   --->   "%r_V_20 = mul i8 %r_V_19, %r_V_19" [firmware/myproject.cpp:54]   --->   Operation 247 'mul' 'r_V_20' <Predicate = true> <Delay = 0.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 248 [1/8] (2.22ns)   --->   "%call_ret_i14 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 248 'call' 'call_ret_i14' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 249 [1/1] (0.00ns)   --->   "%outcos_V_5 = extractvalue { i4, i4 } %call_ret_i14, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 249 'extractvalue' 'outcos_V_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 250 [2/8] (4.31ns)   --->   "%call_ret_i15 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 250 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 4.31>
ST_11 : Operation 251 [2/8] (4.31ns)   --->   "%call_ret_i = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 251 'call' 'call_ret_i' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 252 [3/8] (4.31ns)   --->   "%call_ret_i1 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 252 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 253 [1/8] (2.22ns)   --->   "%call_ret_i2 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 253 'call' 'call_ret_i2' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 254 [1/1] (0.00ns)   --->   "%outsin_V_1 = extractvalue { i4, i4 } %call_ret_i2, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 254 'extractvalue' 'outsin_V_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i4 %outsin_V_4 to i20" [firmware/myproject.cpp:51]   --->   Operation 255 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 256 [1/1] (2.32ns)   --->   "%mul_ln1192 = mul i20 %r_V_11, %sext_ln1192_1" [firmware/myproject.cpp:51]   --->   Operation 256 'mul' 'mul_ln1192' <Predicate = true> <Delay = 2.32> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 257 [1/8] (2.22ns)   --->   "%call_ret_i10 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 257 'call' 'call_ret_i10' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 258 [1/1] (0.00ns)   --->   "%outsin_V_11 = extractvalue { i4, i4 } %call_ret_i10, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 258 'extractvalue' 'outsin_V_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (0.00ns)   --->   "%r_V_14 = sext i4 %outcos_V_3 to i8" [firmware/myproject.cpp:53]   --->   Operation 259 'sext' 'r_V_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 260 [1/1] (0.78ns)   --->   "%r_V_15 = mul i8 %r_V_14, %r_V_14" [firmware/myproject.cpp:53]   --->   Operation 260 'mul' 'r_V_15' <Predicate = true> <Delay = 0.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i20 %r_V_13 to i24" [firmware/myproject.cpp:53]   --->   Operation 261 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i8 %r_V_15 to i24" [firmware/myproject.cpp:53]   --->   Operation 262 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 263 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_3 = mul i24 %sext_ln1192_4, %sext_ln1192_5" [firmware/myproject.cpp:53]   --->   Operation 263 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 264 [1/8] (2.22ns)   --->   "%call_ret_i12 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 264 'call' 'call_ret_i12' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%outcos_V_4 = extractvalue { i4, i4 } %call_ret_i12, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 265 'extractvalue' 'outcos_V_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i10 %r_V_18 to i18" [firmware/myproject.cpp:54]   --->   Operation 266 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i8 %r_V_20 to i18" [firmware/myproject.cpp:54]   --->   Operation 267 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (1.70ns)   --->   "%r_V_21 = mul i18 %sext_ln1118_11, %sext_ln1118_12" [firmware/myproject.cpp:54]   --->   Operation 268 'mul' 'r_V_21' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 269 [1/1] (0.00ns)   --->   "%r_V_23 = sext i4 %outcos_V_5 to i8" [firmware/myproject.cpp:54]   --->   Operation 269 'sext' 'r_V_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 270 [1/1] (0.78ns)   --->   "%r_V_24 = mul i8 %r_V_23, %r_V_23" [firmware/myproject.cpp:54]   --->   Operation 270 'mul' 'r_V_24' <Predicate = true> <Delay = 0.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i18 %r_V_21 to i22" [firmware/myproject.cpp:54]   --->   Operation 271 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i8 %r_V_24 to i22" [firmware/myproject.cpp:54]   --->   Operation 272 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 273 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_5 = mul i22 %sext_ln1192_8, %sext_ln1192_9" [firmware/myproject.cpp:54]   --->   Operation 273 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 274 [1/8] (2.22ns)   --->   "%call_ret_i15 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 274 'call' 'call_ret_i15' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "%outcos_V_6 = extractvalue { i4, i4 } %call_ret_i15, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 275 'extractvalue' 'outcos_V_6' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 4.31>
ST_12 : Operation 276 [1/8] (2.22ns)   --->   "%call_ret_i = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %p_Val2_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 276 'call' 'call_ret_i' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 277 [2/8] (4.31ns)   --->   "%call_ret_i1 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 277 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i4 %outsin_V_5 to i20" [firmware/myproject.cpp:51]   --->   Operation 278 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 279 [1/1] (2.32ns)   --->   "%mul_ln1192_1 = mul i20 %mul_ln1192, %sext_ln1192_2" [firmware/myproject.cpp:51]   --->   Operation 279 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 2.32> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 280 [1/1] (0.00ns)   --->   "%outcos_V_2 = extractvalue { i4, i4 } %call_ret_i, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 280 'extractvalue' 'outcos_V_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 281 [1/1] (0.00ns)   --->   "%r_V_16 = sext i4 %outcos_V_4 to i8" [firmware/myproject.cpp:53]   --->   Operation 281 'sext' 'r_V_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 282 [1/1] (0.78ns)   --->   "%r_V_17 = mul i8 %r_V_16, %r_V_16" [firmware/myproject.cpp:53]   --->   Operation 282 'mul' 'r_V_17' <Predicate = true> <Delay = 0.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i8 %r_V_17 to i24" [firmware/myproject.cpp:53]   --->   Operation 283 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 284 [1/1] (0.49ns) (grouped into DSP with root node ret_V_27)   --->   "%mul_ln1192_4 = mul i24 %mul_ln1192_3, %sext_ln1192_7" [firmware/myproject.cpp:53]   --->   Operation 284 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 285 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_27 = add i24 -262144, %mul_ln1192_4" [firmware/myproject.cpp:53]   --->   Operation 285 'add' 'ret_V_27' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %ret_V_27, i32 16, i32 23)" [firmware/myproject.cpp:53]   --->   Operation 286 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 287 [1/1] (0.00ns)   --->   "%r_V_25 = sext i4 %outcos_V_6 to i8" [firmware/myproject.cpp:54]   --->   Operation 287 'sext' 'r_V_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 288 [1/1] (0.78ns)   --->   "%r_V_26 = mul i8 %r_V_25, %r_V_25" [firmware/myproject.cpp:54]   --->   Operation 288 'mul' 'r_V_26' <Predicate = true> <Delay = 0.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i8 %r_V_26 to i22" [firmware/myproject.cpp:54]   --->   Operation 289 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 290 [1/1] (0.49ns) (grouped into DSP with root node ret_V_29)   --->   "%mul_ln1192_6 = mul i22 %mul_ln1192_5, %sext_ln1192_11" [firmware/myproject.cpp:54]   --->   Operation 290 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 291 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_29 = add i22 -65536, %mul_ln1192_6" [firmware/myproject.cpp:54]   --->   Operation 291 'add' 'ret_V_29' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i8 @_ssdm_op_PartSelect.i8.i22.i32.i32(i22 %ret_V_29, i32 14, i32 21)" [firmware/myproject.cpp:54]   --->   Operation 292 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.76>
ST_13 : Operation 293 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_4_V), !map !262"   --->   Operation 293 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 294 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_3_V), !map !268"   --->   Operation 294 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 295 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_2_V), !map !274"   --->   Operation 295 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_1_V), !map !280"   --->   Operation 296 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 297 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_0_V), !map !286"   --->   Operation 297 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %x_V), !map !292"   --->   Operation 298 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 299 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 299 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 300 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 300 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 301 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %y_0_V, i8* %y_1_V, i8* %y_2_V, i8* %y_3_V, i8* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 301 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 302 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 303 [1/8] (2.22ns)   --->   "%call_ret_i1 = call fastcc { i4, i4 } @"generic_sincos<8, 6>"(i8 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 303 'call' 'call_ret_i1' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 304 [1/1] (0.00ns)   --->   "%outsin_V = extractvalue { i4, i4 } %call_ret_i1, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 304 'extractvalue' 'outsin_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 305 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %outsin_V, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 305 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i8 %shl_ln1118_2 to i9" [firmware/myproject.cpp:50]   --->   Operation 306 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118 = sub i9 0, %sext_ln1118_2" [firmware/myproject.cpp:50]   --->   Operation 307 'sub' 'sub_ln1118' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 308 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %outsin_V, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 308 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i6 %shl_ln1118_3 to i9" [firmware/myproject.cpp:50]   --->   Operation 309 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 310 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%r_V_29 = sub i9 %sub_ln1118, %sext_ln1118_3" [firmware/myproject.cpp:50]   --->   Operation 310 'sub' 'r_V_29' <Predicate = true> <Delay = 0.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 311 [1/1] (0.00ns)   --->   "%r_V = sext i4 %outsin_V_1 to i8" [firmware/myproject.cpp:50]   --->   Operation 311 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 312 [1/1] (0.78ns)   --->   "%r_V_30 = mul i8 %r_V, %r_V" [firmware/myproject.cpp:50]   --->   Operation 312 'mul' 'r_V_30' <Predicate = true> <Delay = 0.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i9 %r_V_29 to i11" [firmware/myproject.cpp:50]   --->   Operation 313 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 314 [1/1] (0.00ns)   --->   "%rhs_V = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %r_V_30, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 314 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i10 %rhs_V to i11" [firmware/myproject.cpp:50]   --->   Operation 315 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 316 [1/1] (0.72ns)   --->   "%ret_V_19 = add i11 %sext_ln728, %sext_ln700" [firmware/myproject.cpp:50]   --->   Operation 316 'add' 'ret_V_19' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 317 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_PartSelect.i7.i11.i32.i32(i11 %ret_V_19, i32 4, i32 10)" [firmware/myproject.cpp:50]   --->   Operation 317 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln708_2 = sext i7 %tmp to i8" [firmware/myproject.cpp:50]   --->   Operation 318 'sext' 'sext_ln708_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 319 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_0_V, i8 %sext_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 319 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i4 %outcos_V_2 to i20" [firmware/myproject.cpp:51]   --->   Operation 320 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 321 [1/1] (0.49ns) (grouped into DSP with root node ret_V_21)   --->   "%mul_ln1192_2 = mul i20 %mul_ln1192_1, %sext_ln1192_3" [firmware/myproject.cpp:51]   --->   Operation 321 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 322 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_21 = add i20 -16384, %mul_ln1192_2" [firmware/myproject.cpp:51]   --->   Operation 322 'add' 'ret_V_21' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %ret_V_21, i32 12, i32 19)" [firmware/myproject.cpp:51]   --->   Operation 323 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 324 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_1_V, i8 %trunc_ln708_3)" [firmware/myproject.cpp:51]   --->   Operation 324 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i4 %outsin_V_11 to i8" [firmware/myproject.cpp:52]   --->   Operation 325 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 326 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_2_V, i8 %sext_ln708_1)" [firmware/myproject.cpp:52]   --->   Operation 326 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 327 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_3_V, i8 %trunc_ln708_7)" [firmware/myproject.cpp:53]   --->   Operation 327 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 328 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_4_V, i8 %trunc_ln708_1)" [firmware/myproject.cpp:54]   --->   Operation 328 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 329 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 329 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.25ns
The critical path consists of the following:
	wire read on port 'x_V' (firmware/myproject.cpp:50) [17]  (0 ns)
	'add' operation ('add_ln703', firmware/myproject.cpp:50) [22]  (0.705 ns)
	'call' operation ('call_ret_i30', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50) to 'generic_sincos<8, 6>' [23]  (3.54 ns)

 <State 2>: 4.34ns
The critical path consists of the following:
	'add' operation ('add_ln1192_10', firmware/myproject.cpp:53) [136]  (0 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:53) [137]  (0.797 ns)
	'call' operation ('call_ret_i11', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53) to 'generic_sincos<8, 6>' [139]  (3.54 ns)

 <State 3>: 4.31ns
The critical path consists of the following:
	'call' operation ('call_ret_i30', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50) to 'generic_sincos<8, 6>' [23]  (4.31 ns)

 <State 4>: 4.31ns
The critical path consists of the following:
	'call' operation ('call_ret_i30', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50) to 'generic_sincos<8, 6>' [23]  (4.31 ns)

 <State 5>: 4.31ns
The critical path consists of the following:
	'call' operation ('call_ret_i30', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50) to 'generic_sincos<8, 6>' [23]  (4.31 ns)

 <State 6>: 4.34ns
The critical path consists of the following:
	'sub' operation ('sub_ln1192', firmware/myproject.cpp:50) [30]  (0 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:50) [31]  (0.797 ns)
	'call' operation ('call_ret_i1', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50) to 'generic_sincos<8, 6>' [33]  (3.54 ns)

 <State 7>: 4.31ns
The critical path consists of the following:
	'call' operation ('call_ret_i', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50) to 'generic_sincos<8, 6>' [19]  (4.31 ns)

 <State 8>: 4.31ns
The critical path consists of the following:
	'call' operation ('call_ret_i', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50) to 'generic_sincos<8, 6>' [19]  (4.31 ns)

 <State 9>: 4.31ns
The critical path consists of the following:
	'call' operation ('call_ret_i', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50) to 'generic_sincos<8, 6>' [19]  (4.31 ns)

 <State 10>: 4.31ns
The critical path consists of the following:
	'call' operation ('call_ret_i', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50) to 'generic_sincos<8, 6>' [19]  (4.31 ns)

 <State 11>: 4.31ns
The critical path consists of the following:
	'call' operation ('call_ret_i', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50) to 'generic_sincos<8, 6>' [19]  (4.31 ns)

 <State 12>: 4.31ns
The critical path consists of the following:
	'call' operation ('call_ret_i1', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50) to 'generic_sincos<8, 6>' [33]  (4.31 ns)

 <State 13>: 3.77ns
The critical path consists of the following:
	'call' operation ('call_ret_i1', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50) to 'generic_sincos<8, 6>' [33]  (2.23 ns)
	'sub' operation ('sub_ln1118', firmware/myproject.cpp:50) [37]  (0 ns)
	'sub' operation ('r.V', firmware/myproject.cpp:50) [40]  (0.818 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:50) [51]  (0.725 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
