 Timing Path to regB/Q_reg[5]/D 
  
 Path Start Point : inputB[5] 
 Path End Point   : regB/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[5]                        Rise  0.2000 0.0000 0.7070 0.298504 0.894119 1.19262           1       100      c             | 
|    regB/D[5]                        Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_7/A2          AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_7/ZN          AND2_X1   Rise  0.2640 0.0640 0.0100 0.288356 0.699202 0.987558          1       100                    | 
|    regB/CLOCK_slh__c107/A CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    regB/CLOCK_slh__c107/Z CLKBUF_X1 Rise  0.2910 0.0270 0.0070 0.269658 0.699202 0.968861          1       100                    | 
|    regB/CLOCK_slh__c108/A CLKBUF_X1 Rise  0.2910 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c108/Z CLKBUF_X1 Rise  0.3160 0.0250 0.0060 0.12935  0.699202 0.828552          1       100                    | 
|    regB/CLOCK_slh__c109/A CLKBUF_X1 Rise  0.3160 0.0000 0.0060          0.77983                                                   | 
|    regB/CLOCK_slh__c109/Z CLKBUF_X1 Rise  0.3430 0.0270 0.0070 0.367335 1.06234  1.42968           1       100                    | 
|    regB/Q_reg[5]/D        DFF_X1    Rise  0.3430 0.0000 0.0070          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[5]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1500 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1150 17.518   30.3889  47.9069           32      100      FA   K        | 
|    regB/Q_reg[5]/CK           DFF_X1        Rise  0.3000 0.0020 0.1150          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3000 0.3000 | 
| library hold check                       |  0.0200 0.3200 | 
| data required time                       |  0.3200        | 
|                                          |                | 
| data arrival time                        |  0.3430        | 
| data required time                       | -0.3200        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0230        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[21]/D 
  
 Path Start Point : inputB[21] 
 Path End Point   : regB/Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[21]                       Rise  0.2000 0.0000 0.7070 0.799967 0.894119 1.69409           1       100      c             | 
|    regB/D[21]                       Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_23/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_23/ZN         AND2_X1   Rise  0.2640 0.0640 0.0100 0.205498 0.699202 0.9047            1       100                    | 
|    regB/CLOCK_slh__c158/A CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    regB/CLOCK_slh__c158/Z CLKBUF_X1 Rise  0.2910 0.0270 0.0070 0.350044 0.699202 1.04925           1       100                    | 
|    regB/CLOCK_slh__c159/A CLKBUF_X1 Rise  0.2910 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c159/Z CLKBUF_X1 Rise  0.3160 0.0250 0.0060 0.137099 0.699202 0.836301          1       100                    | 
|    regB/CLOCK_slh__c160/A CLKBUF_X1 Rise  0.3160 0.0000 0.0060          0.77983                                                   | 
|    regB/CLOCK_slh__c160/Z CLKBUF_X1 Rise  0.3430 0.0270 0.0080 0.451021 1.06234  1.51336           1       100                    | 
|    regB/Q_reg[21]/D       DFF_X1    Rise  0.3430 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[21]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1500 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1150 17.518   30.3889  47.9069           32      100      FA   K        | 
|    regB/Q_reg[21]/CK          DFF_X1        Rise  0.2990 0.0010 0.1150          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2990 0.2990 | 
| library hold check                       |  0.0200 0.3190 | 
| data required time                       |  0.3190        | 
|                                          |                | 
| data arrival time                        |  0.3430        | 
| data required time                       | -0.3190        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0240        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[13]/D 
  
 Path Start Point : inputB[13] 
 Path End Point   : regB/Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[13]                       Rise  0.2000 0.0000 0.7070 0.435793 0.894119 1.32991           1       100      c             | 
|    regB/D[13]                       Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_15/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_15/ZN         AND2_X1   Rise  0.2630 0.0630 0.0100 0.161983 0.699202 0.861185          1       100                    | 
|    regB/CLOCK_slh__c155/A CLKBUF_X1 Rise  0.2630 0.0000 0.0100          0.77983                                                   | 
|    regB/CLOCK_slh__c155/Z CLKBUF_X1 Rise  0.2900 0.0270 0.0070 0.317352 0.699202 1.01655           1       100                    | 
|    regB/CLOCK_slh__c156/A CLKBUF_X1 Rise  0.2900 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c156/Z CLKBUF_X1 Rise  0.3160 0.0260 0.0070 0.226485 0.699202 0.925687          1       100                    | 
|    regB/CLOCK_slh__c157/A CLKBUF_X1 Rise  0.3160 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c157/Z CLKBUF_X1 Rise  0.3440 0.0280 0.0080 0.501645 1.06234  1.56399           1       100                    | 
|    regB/Q_reg[13]/D       DFF_X1    Rise  0.3440 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[13]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1500 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1150 17.518   30.3889  47.9069           32      100      FA   K        | 
|    regB/Q_reg[13]/CK          DFF_X1        Rise  0.3000 0.0020 0.1150          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3000 0.3000 | 
| library hold check                       |  0.0200 0.3200 | 
| data required time                       |  0.3200        | 
|                                          |                | 
| data arrival time                        |  0.3440        | 
| data required time                       | -0.3200        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0240        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[19]/D 
  
 Path Start Point : inputB[19] 
 Path End Point   : regB/Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[19]                      Rise  0.2000 0.0000 0.7070 0.160406 0.894119 1.05453           1       100      c             | 
|    regB/D[19]                      Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_21/A2        AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_21/ZN        AND2_X1   Rise  0.2630 0.0630 0.0100 0.128209 0.699202 0.827411          1       100                    | 
|    regB/CLOCK_slh__c95/A CLKBUF_X1 Rise  0.2630 0.0000 0.0100          0.77983                                                   | 
|    regB/CLOCK_slh__c95/Z CLKBUF_X1 Rise  0.2910 0.0280 0.0070 0.412342 0.699202 1.11154           1       100                    | 
|    regB/CLOCK_slh__c96/A CLKBUF_X1 Rise  0.2910 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c96/Z CLKBUF_X1 Rise  0.3170 0.0260 0.0070 0.437632 0.699202 1.13683           1       100                    | 
|    regB/CLOCK_slh__c97/A CLKBUF_X1 Rise  0.3170 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c97/Z CLKBUF_X1 Rise  0.3440 0.0270 0.0070 0.356205 1.06234  1.41855           1       100                    | 
|    regB/Q_reg[19]/D      DFF_X1    Rise  0.3440 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[19]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1500 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1150 17.518   30.3889  47.9069           32      100      FA   K        | 
|    regB/Q_reg[19]/CK          DFF_X1        Rise  0.3000 0.0020 0.1150          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3000 0.3000 | 
| library hold check                       |  0.0200 0.3200 | 
| data required time                       |  0.3200        | 
|                                          |                | 
| data arrival time                        |  0.3440        | 
| data required time                       | -0.3200        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0240        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[2]/D 
  
 Path Start Point : inputB[2] 
 Path End Point   : regB/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[2]                        Rise  0.2000 0.0000 0.7070 0.366718 0.894119 1.26084           1       100      c             | 
|    regB/D[2]                        Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_4/A2          AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_4/ZN          AND2_X1   Rise  0.2640 0.0640 0.0100 0.187262 0.699202 0.886464          1       100                    | 
|    regB/CLOCK_slh__c173/A CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    regB/CLOCK_slh__c173/Z CLKBUF_X1 Rise  0.2920 0.0280 0.0070 0.418638 0.699202 1.11784           1       100                    | 
|    regB/CLOCK_slh__c174/A CLKBUF_X1 Rise  0.2920 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c174/Z CLKBUF_X1 Rise  0.3180 0.0260 0.0060 0.205798 0.699202 0.905             1       100                    | 
|    regB/CLOCK_slh__c175/A CLKBUF_X1 Rise  0.3180 0.0000 0.0060          0.77983                                                   | 
|    regB/CLOCK_slh__c175/Z CLKBUF_X1 Rise  0.3460 0.0280 0.0080 0.672162 1.06234  1.7345            1       100                    | 
|    regB/Q_reg[2]/D        DFF_X1    Rise  0.3460 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[2]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1500 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1150 17.518   30.3889  47.9069           32      100      FA   K        | 
|    regB/Q_reg[2]/CK           DFF_X1        Rise  0.3010 0.0030 0.1150          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3010 0.3010 | 
| library hold check                       |  0.0200 0.3210 | 
| data required time                       |  0.3210        | 
|                                          |                | 
| data arrival time                        |  0.3460        | 
| data required time                       | -0.3210        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0250        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[30]/D 
  
 Path Start Point : inputB[30] 
 Path End Point   : regB/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[30]                       Rise  0.2000 0.0000 0.7070 0.546011 0.894119 1.44013           1       100      c             | 
|    regB/D[30]                       Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_32/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_32/ZN         AND2_X1   Rise  0.2640 0.0640 0.0100 0.304713 0.699202 1.00391           1       100                    | 
|    regB/CLOCK_slh__c161/A CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    regB/CLOCK_slh__c161/Z CLKBUF_X1 Rise  0.2920 0.0280 0.0070 0.478252 0.699202 1.17745           1       100                    | 
|    regB/CLOCK_slh__c162/A CLKBUF_X1 Rise  0.2920 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c162/Z CLKBUF_X1 Rise  0.3180 0.0260 0.0070 0.301521 0.699202 1.00072           1       100                    | 
|    regB/CLOCK_slh__c163/A CLKBUF_X1 Rise  0.3180 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c163/Z CLKBUF_X1 Rise  0.3470 0.0290 0.0090 0.976956 1.06234  2.0393            1       100                    | 
|    regB/Q_reg[30]/D       DFF_X1    Rise  0.3470 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[30]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1500 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1150 17.518   30.3889  47.9069           32      100      FA   K        | 
|    regB/Q_reg[30]/CK          DFF_X1        Rise  0.3020 0.0040 0.1150          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3020 0.3020 | 
| library hold check                       |  0.0200 0.3220 | 
| data required time                       |  0.3220        | 
|                                          |                | 
| data arrival time                        |  0.3470        | 
| data required time                       | -0.3220        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0250        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[1]/D 
  
 Path Start Point : inputB[1] 
 Path End Point   : regB/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[1]                        Rise  0.2000 0.0000 0.7070 0.338702 0.894119 1.23282           1       100      c             | 
|    regB/D[1]                        Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_3/A2          AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_3/ZN          AND2_X1   Rise  0.2640 0.0640 0.0100 0.314868 0.699202 1.01407           1       100                    | 
|    regB/CLOCK_slh__c137/A CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    regB/CLOCK_slh__c137/Z CLKBUF_X1 Rise  0.2910 0.0270 0.0070 0.229738 0.699202 0.92894           1       100                    | 
|    regB/CLOCK_slh__c138/A CLKBUF_X1 Rise  0.2910 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c138/Z CLKBUF_X1 Rise  0.3180 0.0270 0.0070 0.561735 0.699202 1.26094           1       100                    | 
|    regB/CLOCK_slh__c139/A CLKBUF_X1 Rise  0.3180 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c139/Z CLKBUF_X1 Rise  0.3480 0.0300 0.0090 1.26632  1.06234  2.32866           1       100                    | 
|    regB/Q_reg[1]/D        DFF_X1    Rise  0.3480 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[1]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1500 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1150 17.518   30.3889  47.9069           32      100      FA   K        | 
|    regB/Q_reg[1]/CK           DFF_X1        Rise  0.3030 0.0050 0.1150          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3030 0.3030 | 
| library hold check                       |  0.0200 0.3230 | 
| data required time                       |  0.3230        | 
|                                          |                | 
| data arrival time                        |  0.3480        | 
| data required time                       | -0.3230        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0250        | 
-------------------------------------------------------------


 Timing Path to regA/Q_reg[27]/D 
  
 Path Start Point : inputA[27] 
 Path End Point   : regA/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[27]                       Rise  0.2000 0.0000 0.7070 0.736766 0.894119 1.63089           1       100      c             | 
|    regA/D[27]                       Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_29/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regA/i_0_29/ZN         AND2_X1   Rise  0.2650 0.0650 0.0100 0.424464 0.699202 1.12367           1       100                    | 
|    regA/CLOCK_slh__c175/A CLKBUF_X1 Rise  0.2650 0.0000 0.0100          0.77983                                                   | 
|    regA/CLOCK_slh__c175/Z CLKBUF_X1 Rise  0.2930 0.0280 0.0070 0.461936 0.699202 1.16114           1       100                    | 
|    regA/CLOCK_slh__c176/A CLKBUF_X1 Rise  0.2930 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c176/Z CLKBUF_X1 Rise  0.3190 0.0260 0.0070 0.252075 0.699202 0.951277          1       100                    | 
|    regA/CLOCK_slh__c177/A CLKBUF_X1 Rise  0.3190 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c177/Z CLKBUF_X1 Rise  0.3480 0.0290 0.0080 0.834138 1.06234  1.89648           1       100                    | 
|    regA/Q_reg[27]/D       DFF_X1    Rise  0.3480 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/Q_reg[27]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regA/clk_CTS_0_PP_10                     Rise  0.1500 0.0000                                                                           | 
|    regA/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regA/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1190 18.3349  30.3889  48.7238           32      100      FA   K        | 
|    regA/Q_reg[27]/CK          DFF_X1        Rise  0.3020 0.0040 0.1190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3020 0.3020 | 
| library hold check                       |  0.0210 0.3230 | 
| data required time                       |  0.3230        | 
|                                          |                | 
| data arrival time                        |  0.3480        | 
| data required time                       | -0.3230        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0250        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[17]/D 
  
 Path Start Point : inputB[17] 
 Path End Point   : regB/Q_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[17]                       Rise  0.2000 0.0000 0.7070 0.265702 0.894119 1.15982           1       100      c             | 
|    regB/D[17]                       Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_19/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_19/ZN         AND2_X1   Rise  0.2630 0.0630 0.0100 0.174801 0.699202 0.874003          1       100                    | 
|    regB/CLOCK_slh__c179/A CLKBUF_X1 Rise  0.2630 0.0000 0.0100          0.77983                                                   | 
|    regB/CLOCK_slh__c179/Z CLKBUF_X1 Rise  0.2900 0.0270 0.0070 0.266528 0.699202 0.96573           1       100                    | 
|    regB/CLOCK_slh__c180/A CLKBUF_X1 Rise  0.2900 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c180/Z CLKBUF_X1 Rise  0.3150 0.0250 0.0060 0.17282  0.699202 0.872023          1       100                    | 
|    regB/CLOCK_slh__c181/A CLKBUF_X1 Rise  0.3150 0.0000 0.0060          0.77983                                                   | 
|    regB/CLOCK_slh__c181/Z CLKBUF_X1 Rise  0.3440 0.0290 0.0090 1.09061  1.06234  2.15295           1       100                    | 
|    regB/Q_reg[17]/D       DFF_X1    Rise  0.3440 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[17]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1500 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1150 17.518   30.3889  47.9069           32      100      FA   K        | 
|    regB/Q_reg[17]/CK          DFF_X1        Rise  0.2980 0.0000 0.1150          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2980 0.2980 | 
| library hold check                       |  0.0200 0.3180 | 
| data required time                       |  0.3180        | 
|                                          |                | 
| data arrival time                        |  0.3440        | 
| data required time                       | -0.3180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0260        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[9]/D 
  
 Path Start Point : inputB[9] 
 Path End Point   : regB/Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[9]                        Rise  0.2000 0.0000 0.7070 0.61173  0.894119 1.50585           1       100      c             | 
|    regB/D[9]                        Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_11/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_11/ZN         AND2_X1   Rise  0.2650 0.0650 0.0100 0.413474 0.699202 1.11268           1       100                    | 
|    regB/CLOCK_slh__c176/A CLKBUF_X1 Rise  0.2650 0.0000 0.0100          0.77983                                                   | 
|    regB/CLOCK_slh__c176/Z CLKBUF_X1 Rise  0.2930 0.0280 0.0070 0.525548 0.699202 1.22475           1       100                    | 
|    regB/CLOCK_slh__c177/A CLKBUF_X1 Rise  0.2930 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c177/Z CLKBUF_X1 Rise  0.3190 0.0260 0.0070 0.423479 0.699202 1.12268           1       100                    | 
|    regB/CLOCK_slh__c178/A CLKBUF_X1 Rise  0.3190 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c178/Z CLKBUF_X1 Rise  0.3460 0.0270 0.0070 0.177912 1.06234  1.24025           1       100                    | 
|    regB/Q_reg[9]/D        DFF_X1    Rise  0.3460 0.0000 0.0070          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[9]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1500 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1150 17.518   30.3889  47.9069           32      100      FA   K        | 
|    regB/Q_reg[9]/CK           DFF_X1        Rise  0.3000 0.0020 0.1150          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3000 0.3000 | 
| library hold check                       |  0.0200 0.3200 | 
| data required time                       |  0.3200        | 
|                                          |                | 
| data arrival time                        |  0.3460        | 
| data required time                       | -0.3200        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0260        | 
-------------------------------------------------------------


 Timing Path to regA/Q_reg[13]/D 
  
 Path Start Point : inputA[13] 
 Path End Point   : regA/Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[13]                       Rise  0.2000 0.0000 0.7070 0.364121 0.894119 1.25824           1       100      c             | 
|    regA/D[13]                       Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_15/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regA/i_0_15/ZN         AND2_X1   Rise  0.2650 0.0650 0.0100 0.382658 0.699202 1.08186           1       100                    | 
|    regA/CLOCK_slh__c187/A CLKBUF_X1 Rise  0.2650 0.0000 0.0100          0.77983                                                   | 
|    regA/CLOCK_slh__c187/Z CLKBUF_X1 Rise  0.2930 0.0280 0.0070 0.676878 0.699202 1.37608           1       100                    | 
|    regA/CLOCK_slh__c188/A CLKBUF_X1 Rise  0.2930 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c188/Z CLKBUF_X1 Rise  0.3210 0.0280 0.0080 1.10373  0.699202 1.80293           1       100                    | 
|    regA/CLOCK_slh__c189/A CLKBUF_X1 Rise  0.3210 0.0000 0.0080          0.77983                                                   | 
|    regA/CLOCK_slh__c189/Z CLKBUF_X1 Rise  0.3500 0.0290 0.0090 0.879431 1.06234  1.94177           1       100                    | 
|    regA/Q_reg[13]/D       DFF_X1    Rise  0.3500 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/Q_reg[13]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regA/clk_CTS_0_PP_10                     Rise  0.1500 0.0000                                                                           | 
|    regA/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regA/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1190 18.3349  30.3889  48.7238           32      100      FA   K        | 
|    regA/Q_reg[13]/CK          DFF_X1        Rise  0.3020 0.0040 0.1190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3020 0.3020 | 
| library hold check                       |  0.0210 0.3230 | 
| data required time                       |  0.3230        | 
|                                          |                | 
| data arrival time                        |  0.3500        | 
| data required time                       | -0.3230        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0270        | 
-------------------------------------------------------------


 Timing Path to regA/Q_reg[28]/D 
  
 Path Start Point : inputA[28] 
 Path End Point   : regA/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[28]                       Rise  0.2000 0.0000 0.7070 0.625272 0.894119 1.51939           1       100      c             | 
|    regA/D[28]                       Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_30/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regA/i_0_30/ZN         AND2_X1   Rise  0.2650 0.0650 0.0100 0.451405 0.699202 1.15061           1       100                    | 
|    regA/CLOCK_slh__c184/A CLKBUF_X1 Rise  0.2650 0.0000 0.0100          0.77983                                                   | 
|    regA/CLOCK_slh__c184/Z CLKBUF_X1 Rise  0.2930 0.0280 0.0070 0.475601 0.699202 1.1748            1       100                    | 
|    regA/CLOCK_slh__c185/A CLKBUF_X1 Rise  0.2930 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c185/Z CLKBUF_X1 Rise  0.3190 0.0260 0.0070 0.459466 0.699202 1.15867           1       100                    | 
|    regA/CLOCK_slh__c186/A CLKBUF_X1 Rise  0.3190 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c186/Z CLKBUF_X1 Rise  0.3470 0.0280 0.0080 0.629691 1.06234  1.69203           1       100                    | 
|    regA/Q_reg[28]/D       DFF_X1    Rise  0.3470 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/Q_reg[28]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regA/clk_CTS_0_PP_10                     Rise  0.1500 0.0000                                                                           | 
|    regA/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regA/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1190 18.3349  30.3889  48.7238           32      100      FA   K        | 
|    regA/Q_reg[28]/CK          DFF_X1        Rise  0.2990 0.0010 0.1190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2990 0.2990 | 
| library hold check                       |  0.0200 0.3190 | 
| data required time                       |  0.3190        | 
|                                          |                | 
| data arrival time                        |  0.3470        | 
| data required time                       | -0.3190        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0280        | 
-------------------------------------------------------------


 Timing Path to regA/Q_reg[29]/D 
  
 Path Start Point : inputA[29] 
 Path End Point   : regA/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[29]                       Rise  0.2000 0.0000 0.7070 0.766328 0.894119 1.66045           1       100      c             | 
|    regA/D[29]                       Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_31/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regA/i_0_31/ZN         AND2_X1   Rise  0.2640 0.0640 0.0100 0.253172 0.699202 0.952374          1       100                    | 
|    regA/CLOCK_slh__c181/A CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    regA/CLOCK_slh__c181/Z CLKBUF_X1 Rise  0.2920 0.0280 0.0070 0.506944 0.699202 1.20615           1       100                    | 
|    regA/CLOCK_slh__c182/A CLKBUF_X1 Rise  0.2920 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c182/Z CLKBUF_X1 Rise  0.3180 0.0260 0.0070 0.246166 0.699202 0.945368          1       100                    | 
|    regA/CLOCK_slh__c183/A CLKBUF_X1 Rise  0.3180 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c183/Z CLKBUF_X1 Rise  0.3480 0.0300 0.0090 1.26779  1.06234  2.33013           1       100                    | 
|    regA/Q_reg[29]/D       DFF_X1    Rise  0.3480 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/Q_reg[29]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regA/clk_CTS_0_PP_10                     Rise  0.1500 0.0000                                                                           | 
|    regA/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regA/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1190 18.3349  30.3889  48.7238           32      100      FA   K        | 
|    regA/Q_reg[29]/CK          DFF_X1        Rise  0.2990 0.0010 0.1190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2990 0.2990 | 
| library hold check                       |  0.0210 0.3200 | 
| data required time                       |  0.3200        | 
|                                          |                | 
| data arrival time                        |  0.3480        | 
| data required time                       | -0.3200        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0280        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[10]/D 
  
 Path Start Point : inputB[10] 
 Path End Point   : regB/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[10]                       Rise  0.2000 0.0000 0.7070 0.222122 0.894119 1.11624           1       100      c             | 
|    regB/D[10]                       Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_12/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_12/ZN         AND2_X1   Rise  0.2660 0.0660 0.0110 0.592961 0.699202 1.29216           1       100                    | 
|    regB/CLOCK_slh__c149/A CLKBUF_X1 Rise  0.2660 0.0000 0.0110          0.77983                                                   | 
|    regB/CLOCK_slh__c149/Z CLKBUF_X1 Rise  0.2950 0.0290 0.0070 0.719573 0.699202 1.41878           1       100                    | 
|    regB/CLOCK_slh__c150/A CLKBUF_X1 Rise  0.2950 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c150/Z CLKBUF_X1 Rise  0.3210 0.0260 0.0070 0.224466 0.699202 0.923668          1       100                    | 
|    regB/CLOCK_slh__c151/A CLKBUF_X1 Rise  0.3210 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c151/Z CLKBUF_X1 Rise  0.3500 0.0290 0.0080 0.861553 1.06234  1.92389           1       100                    | 
|    regB/Q_reg[10]/D       DFF_X1    Rise  0.3500 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[10]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1500 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1150 17.518   30.3889  47.9069           32      100      FA   K        | 
|    regB/Q_reg[10]/CK          DFF_X1        Rise  0.3020 0.0040 0.1150          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3020 0.3020 | 
| library hold check                       |  0.0200 0.3220 | 
| data required time                       |  0.3220        | 
|                                          |                | 
| data arrival time                        |  0.3500        | 
| data required time                       | -0.3220        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0280        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[6]/D 
  
 Path Start Point : inputB[6] 
 Path End Point   : regB/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap  Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[6]                        Rise  0.2000 0.0000 0.7070 0.768385  0.894119 1.6625            1       100      c             | 
|    regB/D[6]                        Rise  0.2000 0.0000                                                                            | 
|    regB/i_0_8/A2          AND2_X1   Rise  0.2000 0.0000 0.7070           0.97463                                                   | 
|    regB/i_0_8/ZN          AND2_X1   Rise  0.2630 0.0630 0.0100 0.132741  0.699202 0.831944          1       100                    | 
|    regB/CLOCK_slh__c143/A CLKBUF_X1 Rise  0.2630 0.0000 0.0100           0.77983                                                   | 
|    regB/CLOCK_slh__c143/Z CLKBUF_X1 Rise  0.2890 0.0260 0.0060 0.0105416 0.699202 0.709744          1       100                    | 
|    regB/CLOCK_slh__c144/A CLKBUF_X1 Rise  0.2890 0.0000 0.0060           0.77983                                                   | 
|    regB/CLOCK_slh__c144/Z CLKBUF_X1 Rise  0.3140 0.0250 0.0060 0.185365  0.699202 0.884567          1       100                    | 
|    regB/CLOCK_slh__c145/A CLKBUF_X1 Rise  0.3140 0.0000 0.0060           0.77983                                                   | 
|    regB/CLOCK_slh__c145/Z CLKBUF_X1 Rise  0.3400 0.0260 0.0070 0.569359  0.699202 1.26856           1       100                    | 
|    regB/CLOCK_sph__c205/A CLKBUF_X1 Rise  0.3400 0.0000 0.0070           0.77983                                                   | 
|    regB/CLOCK_sph__c205/Z CLKBUF_X1 Rise  0.3670 0.0270 0.0070 0.362029  1.06234  1.42437           1       100                    | 
|    regB/Q_reg[6]/D        DFF_X1    Rise  0.3670 0.0000 0.0070           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[6]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1500 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1150 17.518   30.3889  47.9069           32      100      FA   K        | 
|    regB/Q_reg[6]/CK           DFF_X1        Rise  0.3020 0.0040 0.1150          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3020 0.3020 | 
| library hold check                       |  0.0200 0.3220 | 
| data required time                       |  0.3220        | 
|                                          |                | 
| data arrival time                        |  0.3670        | 
| data required time                       | -0.3220        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0450        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[24]/D 
  
 Path Start Point : inputB[24] 
 Path End Point   : regB/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[24]                       Rise  0.2000 0.0000 0.7070 0.425547 0.894119 1.31967           1       100      c             | 
|    regB/D[24]                       Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_26/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_26/ZN         AND2_X1   Rise  0.2630 0.0630 0.0100 0.147087 0.699202 0.846289          1       100                    | 
|    regB/CLOCK_slh__c101/A CLKBUF_X1 Rise  0.2630 0.0000 0.0100          0.77983                                                   | 
|    regB/CLOCK_slh__c101/Z CLKBUF_X1 Rise  0.2900 0.0270 0.0060 0.145392 0.699202 0.844594          1       100                    | 
|    regB/CLOCK_slh__c102/A CLKBUF_X1 Rise  0.2900 0.0000 0.0060          0.77983                                                   | 
|    regB/CLOCK_slh__c102/Z CLKBUF_X1 Rise  0.3150 0.0250 0.0060 0.128821 0.699202 0.828023          1       100                    | 
|    regB/CLOCK_slh__c103/A CLKBUF_X1 Rise  0.3150 0.0000 0.0060          0.77983                                                   | 
|    regB/CLOCK_slh__c103/Z CLKBUF_X1 Rise  0.3400 0.0250 0.0070 0.290832 0.699202 0.990034          1       100                    | 
|    regB/CLOCK_sph__c215/A CLKBUF_X1 Rise  0.3400 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_sph__c215/Z CLKBUF_X1 Rise  0.3670 0.0270 0.0070 0.327479 1.06234  1.38982           1       100                    | 
|    regB/Q_reg[24]/D       DFF_X1    Rise  0.3670 0.0000 0.0070          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[24]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1500 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1150 17.518   30.3889  47.9069           32      100      FA   K        | 
|    regB/Q_reg[24]/CK          DFF_X1        Rise  0.3010 0.0030 0.1150          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3010 0.3010 | 
| library hold check                       |  0.0200 0.3210 | 
| data required time                       |  0.3210        | 
|                                          |                | 
| data arrival time                        |  0.3670        | 
| data required time                       | -0.3210        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0460        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[8]/D 
  
 Path Start Point : inputB[8] 
 Path End Point   : regB/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[8]                        Rise  0.2000 0.0000 0.7070 0.342792 0.894119 1.23691           1       100      c             | 
|    regB/D[8]                        Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_10/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_10/ZN         AND2_X1   Rise  0.2640 0.0640 0.0100 0.331826 0.699202 1.03103           1       100                    | 
|    regB/CLOCK_slh__c125/A CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    regB/CLOCK_slh__c125/Z CLKBUF_X1 Rise  0.2910 0.0270 0.0070 0.353888 0.699202 1.05309           1       100                    | 
|    regB/CLOCK_slh__c126/A CLKBUF_X1 Rise  0.2910 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c126/Z CLKBUF_X1 Rise  0.3160 0.0250 0.0060 0.145027 0.699202 0.844229          1       100                    | 
|    regB/CLOCK_slh__c127/A CLKBUF_X1 Rise  0.3160 0.0000 0.0060          0.77983                                                   | 
|    regB/CLOCK_slh__c127/Z CLKBUF_X1 Rise  0.3410 0.0250 0.0070 0.246282 0.699202 0.945484          1       100                    | 
|    regB/CLOCK_sph__c213/A CLKBUF_X1 Rise  0.3410 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_sph__c213/Z CLKBUF_X1 Rise  0.3680 0.0270 0.0070 0.258413 1.06234  1.32076           1       100                    | 
|    regB/Q_reg[8]/D        DFF_X1    Rise  0.3680 0.0000 0.0070          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[8]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1500 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1150 17.518   30.3889  47.9069           32      100      FA   K        | 
|    regB/Q_reg[8]/CK           DFF_X1        Rise  0.3020 0.0040 0.1150          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3020 0.3020 | 
| library hold check                       |  0.0200 0.3220 | 
| data required time                       |  0.3220        | 
|                                          |                | 
| data arrival time                        |  0.3680        | 
| data required time                       | -0.3220        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0460        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[23]/D 
  
 Path Start Point : inputB[23] 
 Path End Point   : regB/Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[23]                       Rise  0.2000 0.0000 0.7070 0.642954 0.894119 1.53707           1       100      c             | 
|    regB/D[23]                       Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_25/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_25/ZN         AND2_X1   Rise  0.2630 0.0630 0.0100 0.135075 0.699202 0.834277          1       100                    | 
|    regB/CLOCK_slh__c65/A  CLKBUF_X1 Rise  0.2630 0.0000 0.0100          0.77983                                                   | 
|    regB/CLOCK_slh__c65/Z  CLKBUF_X1 Rise  0.2900 0.0270 0.0060 0.125799 0.699202 0.825001          1       100                    | 
|    regB/CLOCK_slh__c66/A  CLKBUF_X1 Rise  0.2900 0.0000 0.0060          0.77983                                                   | 
|    regB/CLOCK_slh__c66/Z  CLKBUF_X1 Rise  0.3150 0.0250 0.0060 0.152344 0.699202 0.851546          1       100                    | 
|    regB/CLOCK_slh__c67/A  CLKBUF_X1 Rise  0.3150 0.0000 0.0060          0.77983                                                   | 
|    regB/CLOCK_slh__c67/Z  CLKBUF_X1 Rise  0.3410 0.0260 0.0070 0.545508 0.699202 1.24471           1       100                    | 
|    regB/CLOCK_sph__c211/A CLKBUF_X1 Rise  0.3410 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_sph__c211/Z CLKBUF_X1 Rise  0.3690 0.0280 0.0080 0.505316 1.06234  1.56766           1       100                    | 
|    regB/Q_reg[23]/D       DFF_X1    Rise  0.3690 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[23]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1500 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1150 17.518   30.3889  47.9069           32      100      FA   K        | 
|    regB/Q_reg[23]/CK          DFF_X1        Rise  0.3030 0.0050 0.1150          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3030 0.3030 | 
| library hold check                       |  0.0200 0.3230 | 
| data required time                       |  0.3230        | 
|                                          |                | 
| data arrival time                        |  0.3690        | 
| data required time                       | -0.3230        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0460        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[29]/D 
  
 Path Start Point : inputB[29] 
 Path End Point   : regB/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[29]                       Rise  0.2000 0.0000 0.7070 0.319557   0.894119 1.21368           1       100      c             | 
|    regB/D[29]                       Rise  0.2000 0.0000                                                                             | 
|    regB/i_0_31/A2         AND2_X1   Rise  0.2000 0.0000 0.7070            0.97463                                                   | 
|    regB/i_0_31/ZN         AND2_X1   Rise  0.2620 0.0620 0.0100 0.00730538 0.699202 0.706507          1       100                    | 
|    regB/CLOCK_slh__c170/A CLKBUF_X1 Rise  0.2620 0.0000 0.0100            0.77983                                                   | 
|    regB/CLOCK_slh__c170/Z CLKBUF_X1 Rise  0.2880 0.0260 0.0060 0.007388   0.699202 0.70659           1       100                    | 
|    regB/CLOCK_slh__c171/A CLKBUF_X1 Rise  0.2880 0.0000 0.0060            0.77983                                                   | 
|    regB/CLOCK_slh__c171/Z CLKBUF_X1 Rise  0.3130 0.0250 0.0060 0.218767   0.699202 0.917969          1       100                    | 
|    regB/CLOCK_slh__c172/A CLKBUF_X1 Rise  0.3130 0.0000 0.0060            0.77983                                                   | 
|    regB/CLOCK_slh__c172/Z CLKBUF_X1 Rise  0.3400 0.0270 0.0080 0.747529   0.699202 1.44673           1       100                    | 
|    regB/CLOCK_sph__c219/A CLKBUF_X1 Rise  0.3400 0.0000 0.0080            0.77983                                                   | 
|    regB/CLOCK_sph__c219/Z CLKBUF_X1 Rise  0.3680 0.0280 0.0080 0.367428   1.06234  1.42977           1       100                    | 
|    regB/Q_reg[29]/D       DFF_X1    Rise  0.3680 0.0000 0.0080            1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[29]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1500 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1150 17.518   30.3889  47.9069           32      100      FA   K        | 
|    regB/Q_reg[29]/CK          DFF_X1        Rise  0.3010 0.0030 0.1150          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3010 0.3010 | 
| library hold check                       |  0.0200 0.3210 | 
| data required time                       |  0.3210        | 
|                                          |                | 
| data arrival time                        |  0.3680        | 
| data required time                       | -0.3210        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0470        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[0]/D 
  
 Path Start Point : inputB[0] 
 Path End Point   : regB/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[0]                        Rise  0.2000 0.0000 0.7070 1.10354  0.894119 1.99766           1       100      c             | 
|    regB/D[0]                        Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_2/A2          AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_2/ZN          AND2_X1   Rise  0.2630 0.0630 0.0100 0.139323 0.699202 0.838525          1       100                    | 
|    regB/CLOCK_slh__c164/A CLKBUF_X1 Rise  0.2630 0.0000 0.0100          0.77983                                                   | 
|    regB/CLOCK_slh__c164/Z CLKBUF_X1 Rise  0.2900 0.0270 0.0070 0.237949 0.699202 0.937151          1       100                    | 
|    regB/CLOCK_slh__c165/A CLKBUF_X1 Rise  0.2900 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c165/Z CLKBUF_X1 Rise  0.3160 0.0260 0.0070 0.369483 0.699202 1.06869           1       100                    | 
|    regB/CLOCK_slh__c166/A CLKBUF_X1 Rise  0.3160 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c166/Z CLKBUF_X1 Rise  0.3420 0.0260 0.0070 0.235615 0.699202 0.934817          1       100                    | 
|    regB/CLOCK_sph__c203/A CLKBUF_X1 Rise  0.3420 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_sph__c203/Z CLKBUF_X1 Rise  0.3700 0.0280 0.0080 0.638257 1.06234  1.7006            1       100                    | 
|    regB/Q_reg[0]/D        DFF_X1    Rise  0.3700 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[0]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1500 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1150 17.518   30.3889  47.9069           32      100      FA   K        | 
|    regB/Q_reg[0]/CK           DFF_X1        Rise  0.3020 0.0040 0.1150          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3020 0.3020 | 
| library hold check                       |  0.0200 0.3220 | 
| data required time                       |  0.3220        | 
|                                          |                | 
| data arrival time                        |  0.3700        | 
| data required time                       | -0.3220        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0480        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[25]/D 
  
 Path Start Point : inputB[25] 
 Path End Point   : regB/Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[25]                       Rise  0.2000 0.0000 0.7070 0.912843 0.894119 1.80696           1       100      c             | 
|    regB/D[25]                       Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_27/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_27/ZN         AND2_X1   Rise  0.2640 0.0640 0.0100 0.222556 0.699202 0.921758          1       100                    | 
|    regB/CLOCK_slh__c83/A  CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    regB/CLOCK_slh__c83/Z  CLKBUF_X1 Rise  0.2910 0.0270 0.0070 0.300929 0.699202 1.00013           1       100                    | 
|    regB/CLOCK_slh__c84/A  CLKBUF_X1 Rise  0.2910 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c84/Z  CLKBUF_X1 Rise  0.3170 0.0260 0.0070 0.300632 0.699202 0.999835          1       100                    | 
|    regB/CLOCK_slh__c85/A  CLKBUF_X1 Rise  0.3170 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c85/Z  CLKBUF_X1 Rise  0.3430 0.0260 0.0070 0.228967 0.699202 0.928169          1       100                    | 
|    regB/CLOCK_sph__c207/A CLKBUF_X1 Rise  0.3430 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_sph__c207/Z CLKBUF_X1 Rise  0.3700 0.0270 0.0080 0.378021 1.06234  1.44036           1       100                    | 
|    regB/Q_reg[25]/D       DFF_X1    Rise  0.3700 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[25]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1500 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1150 17.518   30.3889  47.9069           32      100      FA   K        | 
|    regB/Q_reg[25]/CK          DFF_X1        Rise  0.3020 0.0040 0.1150          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3020 0.3020 | 
| library hold check                       |  0.0200 0.3220 | 
| data required time                       |  0.3220        | 
|                                          |                | 
| data arrival time                        |  0.3700        | 
| data required time                       | -0.3220        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0480        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[28]/D 
  
 Path Start Point : inputB[28] 
 Path End Point   : regB/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[28]                       Rise  0.2000 0.0000 0.7070 0.264636 0.894119 1.15876           1       100      c             | 
|    regB/D[28]                       Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_30/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_30/ZN         AND2_X1   Rise  0.2630 0.0630 0.0100 0.14164  0.699202 0.840842          1       100                    | 
|    regB/CLOCK_slh__c131/A CLKBUF_X1 Rise  0.2630 0.0000 0.0100          0.77983                                                   | 
|    regB/CLOCK_slh__c131/Z CLKBUF_X1 Rise  0.2900 0.0270 0.0070 0.374866 0.699202 1.07407           1       100                    | 
|    regB/CLOCK_slh__c132/A CLKBUF_X1 Rise  0.2900 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c132/Z CLKBUF_X1 Rise  0.3160 0.0260 0.0070 0.262691 0.699202 0.961893          1       100                    | 
|    regB/CLOCK_slh__c133/A CLKBUF_X1 Rise  0.3160 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c133/Z CLKBUF_X1 Rise  0.3420 0.0260 0.0070 0.377125 0.699202 1.07633           1       100                    | 
|    regB/CLOCK_sph__c221/A CLKBUF_X1 Rise  0.3420 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_sph__c221/Z CLKBUF_X1 Rise  0.3700 0.0280 0.0080 0.737335 1.06234  1.79968           1       100                    | 
|    regB/Q_reg[28]/D       DFF_X1    Rise  0.3700 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[28]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1500 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1150 17.518   30.3889  47.9069           32      100      FA   K        | 
|    regB/Q_reg[28]/CK          DFF_X1        Rise  0.3000 0.0020 0.1150          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3000 0.3000 | 
| library hold check                       |  0.0200 0.3200 | 
| data required time                       |  0.3200        | 
|                                          |                | 
| data arrival time                        |  0.3700        | 
| data required time                       | -0.3200        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0500        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[14]/D 
  
 Path Start Point : inputB[14] 
 Path End Point   : regB/Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[14]                       Rise  0.2000 0.0000 0.7070 0.337619 0.894119 1.23174           1       100      c             | 
|    regB/D[14]                       Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_16/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_16/ZN         AND2_X1   Rise  0.2630 0.0630 0.0100 0.156944 0.699202 0.856146          1       100                    | 
|    regB/CLOCK_slh__c167/A CLKBUF_X1 Rise  0.2630 0.0000 0.0100          0.77983                                                   | 
|    regB/CLOCK_slh__c167/Z CLKBUF_X1 Rise  0.2900 0.0270 0.0070 0.292109 0.699202 0.991311          1       100                    | 
|    regB/CLOCK_slh__c168/A CLKBUF_X1 Rise  0.2900 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c168/Z CLKBUF_X1 Rise  0.3160 0.0260 0.0070 0.283443 0.699202 0.982645          1       100                    | 
|    regB/CLOCK_slh__c169/A CLKBUF_X1 Rise  0.3160 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c169/Z CLKBUF_X1 Rise  0.3420 0.0260 0.0070 0.375646 0.699202 1.07485           1       100                    | 
|    regB/CLOCK_sph__c209/A CLKBUF_X1 Rise  0.3420 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_sph__c209/Z CLKBUF_X1 Rise  0.3710 0.0290 0.0080 0.782756 1.06234  1.8451            1       100                    | 
|    regB/Q_reg[14]/D       DFF_X1    Rise  0.3710 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[14]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1500 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1150 17.518   30.3889  47.9069           32      100      FA   K        | 
|    regB/Q_reg[14]/CK          DFF_X1        Rise  0.3010 0.0030 0.1150          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3010 0.3010 | 
| library hold check                       |  0.0200 0.3210 | 
| data required time                       |  0.3210        | 
|                                          |                | 
| data arrival time                        |  0.3710        | 
| data required time                       | -0.3210        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0500        | 
-------------------------------------------------------------


 Timing Path to regA/Q_reg[31]/D 
  
 Path Start Point : inputA[31] 
 Path End Point   : regA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[31]                       Rise  0.2000 0.0000 0.7070 0.479767 0.894119 1.37389           1       100      c             | 
|    regA/D[31]                       Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_33/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regA/i_0_33/ZN         AND2_X1   Rise  0.2650 0.0650 0.0100 0.371296 0.699202 1.0705            1       100                    | 
|    regA/CLOCK_slh__c169/A CLKBUF_X1 Rise  0.2650 0.0000 0.0100          0.77983                                                   | 
|    regA/CLOCK_slh__c169/Z CLKBUF_X1 Rise  0.2930 0.0280 0.0070 0.453604 0.699202 1.15281           1       100                    | 
|    regA/CLOCK_slh__c170/A CLKBUF_X1 Rise  0.2930 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c170/Z CLKBUF_X1 Rise  0.3190 0.0260 0.0070 0.396394 0.699202 1.0956            1       100                    | 
|    regA/CLOCK_slh__c171/A CLKBUF_X1 Rise  0.3190 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c171/Z CLKBUF_X1 Rise  0.3450 0.0260 0.0060 0.211004 0.699202 0.910206          1       100                    | 
|    regA/CLOCK_sph__c190/A CLKBUF_X1 Rise  0.3450 0.0000 0.0060          0.77983                                                   | 
|    regA/CLOCK_sph__c190/Z CLKBUF_X1 Rise  0.3720 0.0270 0.0070 0.36017  1.06234  1.42251           1       100                    | 
|    regA/Q_reg[31]/D       DFF_X1    Rise  0.3720 0.0000 0.0070          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/Q_reg[31]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regA/clk_CTS_0_PP_10                     Rise  0.1500 0.0000                                                                           | 
|    regA/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regA/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1190 18.3349  30.3889  48.7238           32      100      FA   K        | 
|    regA/Q_reg[31]/CK          DFF_X1        Rise  0.3010 0.0030 0.1190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3010 0.3010 | 
| library hold check                       |  0.0200 0.3210 | 
| data required time                       |  0.3210        | 
|                                          |                | 
| data arrival time                        |  0.3720        | 
| data required time                       | -0.3210        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[22]/D 
  
 Path Start Point : inputB[22] 
 Path End Point   : regB/Q_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[22]                       Rise  0.2000 0.0000 0.7070 0.738964 0.894119 1.63308           1       100      c             | 
|    regB/D[22]                       Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_24/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    regB/i_0_24/ZN         AND2_X1   Rise  0.2640 0.0640 0.0100 0.253222 0.699202 0.952424          1       100                    | 
|    regB/CLOCK_slh__c119/A CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    regB/CLOCK_slh__c119/Z CLKBUF_X1 Rise  0.2910 0.0270 0.0060 0.156033 0.699202 0.855235          1       100                    | 
|    regB/CLOCK_slh__c120/A CLKBUF_X1 Rise  0.2910 0.0000 0.0060          0.77983                                                   | 
|    regB/CLOCK_slh__c120/Z CLKBUF_X1 Rise  0.3170 0.0260 0.0070 0.630773 0.699202 1.32998           1       100                    | 
|    regB/CLOCK_slh__c121/A CLKBUF_X1 Rise  0.3170 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c121/Z CLKBUF_X1 Rise  0.3440 0.0270 0.0070 0.528975 0.699202 1.22818           1       100                    | 
|    regB/CLOCK_sph__c217/A CLKBUF_X1 Rise  0.3440 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_sph__c217/Z CLKBUF_X1 Rise  0.3740 0.0300 0.0090 1.22531  1.06234  2.28765           1       100                    | 
|    regB/Q_reg[22]/D       DFF_X1    Rise  0.3740 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[22]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1500 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1150 17.518   30.3889  47.9069           32      100      FA   K        | 
|    regB/Q_reg[22]/CK          DFF_X1        Rise  0.3020 0.0040 0.1150          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3020 0.3020 | 
| library hold check                       |  0.0200 0.3220 | 
| data required time                       |  0.3220        | 
|                                          |                | 
| data arrival time                        |  0.3740        | 
| data required time                       | -0.3220        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0520        | 
-------------------------------------------------------------


 Timing Path to radixNoamanMult/enableRegisterOutput_reg/D 
  
 Path Start Point : en 
 Path End Point   : radixNoamanMult/enableRegisterOutput_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                           Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    en                                                   Rise  0.2000 0.0000 0.7070 0.312151 0.699202 1.01135           1       100      c             | 
|    drc_ipo_c1/A                               CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c1/Z                               CLKBUF_X1 Rise  0.3920 0.1920 0.0690 18.9659  7.41115  26.3771           7       100                    | 
|    radixNoamanMult/enable                               Rise  0.3920 0.0000                                                                           | 
|    radixNoamanMult/enableRegisterOutput_reg/D DFF_X1    Rise  0.3940 0.0020 0.0690          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to radixNoamanMult/enableRegisterOutput_reg/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                   Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A                  CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z                  CLKBUF_X2 Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                       Rise  0.1500 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A          CLKBUF_X2 Rise  0.1510 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z          CLKBUF_X2 Rise  0.2470 0.0960 0.0780 24.637   34.1875  58.8245           36      100      F    K        | 
|    radixNoamanMult/enableRegisterOutput_reg/CK DFF_X1    Rise  0.2670 0.0200 0.0780          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2670 0.2670 | 
| library hold check                       |  0.0450 0.3120 | 
| data required time                       |  0.3120        | 
|                                          |                | 
| data arrival time                        |  0.3940        | 
| data required time                       | -0.3120        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0820        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[51]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                  Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A     CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z     CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[51]/CK DFF_X1    Rise  0.2490 0.0070 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[51]/Q  DFF_X1    Rise  0.3540 0.1050 0.0110 1.04715  1.76903  2.81619           1       100      F             | 
|    radixNoamanMult/i_103/A                TBUF_X1   Rise  0.3540 0.0000 0.0110          1.87937                                                   | 
|    radixNoamanMult/i_103/Z                TBUF_X1   Rise  0.3850 0.0310 0.0000 1.0454   2.84117  3.88657           2       100                    | 
|    radixNoamanMult/finalResult[51]                  Rise  0.3850 0.0000                                                                           | 
|    out/D[51]                                        Rise  0.3850 0.0000                                                                           | 
|    out/i_0_53/A2                          AND2_X1   Rise  0.3850 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_53/ZN                          AND2_X1   Rise  0.4120 0.0270 0.0080 0.3002   1.06234  1.36254           1       100                    | 
|    out/Q_reg[51]/D                        DFF_X1    Rise  0.4120 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[51]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[51]/CK           DFF_X1        Rise  0.3050 0.0250 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3050 0.3050 | 
| library hold check                       |  0.0200 0.3250 | 
| data required time                       |  0.3250        | 
|                                          |                | 
| data arrival time                        |  0.4120        | 
| data required time                       | -0.3250        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0890        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[47]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                  Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A     CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z     CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[47]/CK DFF_X1    Rise  0.2510 0.0090 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[47]/Q  DFF_X1    Rise  0.3550 0.1040 0.0100 0.667411 1.76903  2.43645           1       100      F             | 
|    radixNoamanMult/i_95/A                 TBUF_X1   Rise  0.3550 0.0000 0.0100          1.87937                                                   | 
|    radixNoamanMult/i_95/Z                 TBUF_X1   Rise  0.3850 0.0300 0.0000 1.04097  2.84117  3.88214           2       100                    | 
|    radixNoamanMult/finalResult[47]                  Rise  0.3850 0.0000                                                                           | 
|    out/D[47]                                        Rise  0.3850 0.0000                                                                           | 
|    out/i_0_49/A2                          AND2_X1   Rise  0.3850 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_49/ZN                          AND2_X1   Rise  0.4130 0.0280 0.0080 0.488783 1.06234  1.55113           1       100                    | 
|    out/Q_reg[47]/D                        DFF_X1    Rise  0.4130 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[47]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[47]/CK           DFF_X1        Rise  0.3040 0.0240 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3040 0.3040 | 
| library hold check                       |  0.0200 0.3240 | 
| data required time                       |  0.3240        | 
|                                          |                | 
| data arrival time                        |  0.4130        | 
| data required time                       | -0.3240        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0910        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[46]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                  Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A     CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z     CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[46]/CK DFF_X1    Rise  0.2530 0.0110 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[46]/Q  DFF_X1    Rise  0.3570 0.1040 0.0100 0.537894 1.76903  2.30693           1       100      F             | 
|    radixNoamanMult/i_93/A                 TBUF_X1   Rise  0.3570 0.0000 0.0100          1.87937                                                   | 
|    radixNoamanMult/i_93/Z                 TBUF_X1   Rise  0.3870 0.0300 0.0000 0.956434 2.84117  3.79761           2       100                    | 
|    radixNoamanMult/finalResult[46]                  Rise  0.3870 0.0000                                                                           | 
|    out/D[46]                                        Rise  0.3870 0.0000                                                                           | 
|    out/i_0_48/A2                          AND2_X1   Rise  0.3870 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_48/ZN                          AND2_X1   Rise  0.4140 0.0270 0.0080 0.317944 1.06234  1.38029           1       100                    | 
|    out/Q_reg[46]/D                        DFF_X1    Rise  0.4140 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[46]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[46]/CK           DFF_X1        Rise  0.3020 0.0220 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3020 0.3020 | 
| library hold check                       |  0.0200 0.3220 | 
| data required time                       |  0.3220        | 
|                                          |                | 
| data arrival time                        |  0.4140        | 
| data required time                       | -0.3220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0940        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[44]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                  Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A     CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z     CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[44]/CK DFF_X1    Rise  0.2550 0.0130 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[44]/Q  DFF_X1    Rise  0.3590 0.1040 0.0090 0.217142 1.76903  1.98618           1       100      F             | 
|    radixNoamanMult/i_89/A                 TBUF_X1   Rise  0.3590 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_89/Z                 TBUF_X1   Rise  0.3880 0.0290 0.0000 0.820806 2.84117  3.66198           2       100                    | 
|    radixNoamanMult/finalResult[44]                  Rise  0.3880 0.0000                                                                           | 
|    out/D[44]                                        Rise  0.3880 0.0000                                                                           | 
|    out/i_0_46/A2                          AND2_X1   Rise  0.3880 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_46/ZN                          AND2_X1   Rise  0.4170 0.0290 0.0090 1.05283  1.06234  2.11517           1       100                    | 
|    out/Q_reg[44]/D                        DFF_X1    Rise  0.4170 0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[44]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[44]/CK           DFF_X1        Rise  0.3010 0.0210 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3010 0.3010 | 
| library hold check                       |  0.0210 0.3220 | 
| data required time                       |  0.3220        | 
|                                          |                | 
| data arrival time                        |  0.4170        | 
| data required time                       | -0.3220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0970        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[42]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                  Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A     CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z     CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[42]/CK DFF_X1    Rise  0.2560 0.0140 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[42]/Q  DFF_X1    Rise  0.3590 0.1030 0.0090 0.157769 1.76903  1.9268            1       100      F             | 
|    radixNoamanMult/i_85/A                 TBUF_X1   Rise  0.3590 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_85/Z                 TBUF_X1   Rise  0.3880 0.0290 0.0000 0.879607 2.84117  3.72078           2       100                    | 
|    radixNoamanMult/finalResult[42]                  Rise  0.3880 0.0000                                                                           | 
|    out/D[42]                                        Rise  0.3880 0.0000                                                                           | 
|    out/i_0_44/A2                          AND2_X1   Rise  0.3880 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_44/ZN                          AND2_X1   Rise  0.4150 0.0270 0.0080 0.219027 1.06234  1.28137           1       100                    | 
|    out/Q_reg[42]/D                        DFF_X1    Rise  0.4150 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[42]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[42]/CK           DFF_X1        Rise  0.2990 0.0190 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2990 0.2990 | 
| library hold check                       |  0.0200 0.3190 | 
| data required time                       |  0.3190        | 
|                                          |                | 
| data arrival time                        |  0.4150        | 
| data required time                       | -0.3190        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0980        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[40]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                  Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A     CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z     CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[40]/CK DFF_X1    Rise  0.2550 0.0130 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[40]/Q  DFF_X1    Rise  0.3590 0.1040 0.0090 0.331261 1.76903  2.1003            1       100      F             | 
|    radixNoamanMult/i_81/A                 TBUF_X1   Rise  0.3590 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_81/Z                 TBUF_X1   Rise  0.3890 0.0300 0.0000 1.13324  2.84117  3.97442           2       100                    | 
|    radixNoamanMult/finalResult[40]                  Rise  0.3890 0.0000                                                                           | 
|    out/D[40]                                        Rise  0.3890 0.0000                                                                           | 
|    out/i_0_42/A2                          AND2_X1   Rise  0.3890 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_42/ZN                          AND2_X1   Rise  0.4160 0.0270 0.0080 0.340873 1.06234  1.40321           1       100                    | 
|    out/Q_reg[40]/D                        DFF_X1    Rise  0.4160 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[40]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[40]/CK           DFF_X1        Rise  0.3000 0.0200 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3000 0.3000 | 
| library hold check                       |  0.0200 0.3200 | 
| data required time                       |  0.3200        | 
|                                          |                | 
| data arrival time                        |  0.4160        | 
| data required time                       | -0.3200        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0980        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[43]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                  Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A     CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z     CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[43]/CK DFF_X1    Rise  0.2550 0.0130 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[43]/Q  DFF_X1    Rise  0.3590 0.1040 0.0090 0.231362 1.76903  2.0004            1       100      F             | 
|    radixNoamanMult/i_87/A                 TBUF_X1   Rise  0.3590 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_87/Z                 TBUF_X1   Rise  0.3900 0.0310 0.0000 1.28791  2.84117  4.12908           2       100                    | 
|    radixNoamanMult/finalResult[43]                  Rise  0.3900 0.0000                                                                           | 
|    out/D[43]                                        Rise  0.3900 0.0000                                                                           | 
|    out/i_0_45/A2                          AND2_X1   Rise  0.3900 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_45/ZN                          AND2_X1   Rise  0.4170 0.0270 0.0080 0.264414 1.06234  1.32676           1       100                    | 
|    out/Q_reg[43]/D                        DFF_X1    Rise  0.4170 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[43]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[43]/CK           DFF_X1        Rise  0.3000 0.0200 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3000 0.3000 | 
| library hold check                       |  0.0200 0.3200 | 
| data required time                       |  0.3200        | 
|                                          |                | 
| data arrival time                        |  0.4170        | 
| data required time                       | -0.3200        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0990        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[50]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[50] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[50] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                  Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A     CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z     CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[50]/CK DFF_X1    Rise  0.2620 0.0200 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[50]/Q  DFF_X1    Rise  0.3660 0.1040 0.0090 0.293736 1.76903  2.06277           1       100      F             | 
|    radixNoamanMult/i_101/A                TBUF_X1   Rise  0.3660 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_101/Z                TBUF_X1   Rise  0.3960 0.0300 0.0000 1.05018  2.84117  3.89135           2       100                    | 
|    radixNoamanMult/finalResult[50]                  Rise  0.3960 0.0000                                                                           | 
|    out/D[50]                                        Rise  0.3960 0.0000                                                                           | 
|    out/i_0_52/A2                          AND2_X1   Rise  0.3960 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_52/ZN                          AND2_X1   Rise  0.4220 0.0260 0.0070 0.126295 1.06234  1.18864           1       100                    | 
|    out/Q_reg[50]/D                        DFF_X1    Rise  0.4220 0.0000 0.0070          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[50]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[50]/CK           DFF_X1        Rise  0.3050 0.0250 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3050 0.3050 | 
| library hold check                       |  0.0200 0.3250 | 
| data required time                       |  0.3250        | 
|                                          |                | 
| data arrival time                        |  0.4220        | 
| data required time                       | -0.3250        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.0990        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[39]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                  Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A     CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z     CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[39]/CK DFF_X1    Rise  0.2570 0.0150 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[39]/Q  DFF_X1    Rise  0.3610 0.1040 0.0090 0.274458 1.76903  2.04349           1       100      F             | 
|    radixNoamanMult/i_79/A                 TBUF_X1   Rise  0.3610 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_79/Z                 TBUF_X1   Rise  0.3890 0.0280 0.0000 0.495883 2.84117  3.33706           2       100                    | 
|    radixNoamanMult/finalResult[39]                  Rise  0.3890 0.0000                                                                           | 
|    out/D[39]                                        Rise  0.3890 0.0000                                                                           | 
|    out/i_0_41/A2                          AND2_X1   Rise  0.3890 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_41/ZN                          AND2_X1   Rise  0.4160 0.0270 0.0080 0.216155 1.06234  1.2785            1       100                    | 
|    out/Q_reg[39]/D                        DFF_X1    Rise  0.4160 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[39]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[39]/CK           DFF_X1        Rise  0.2970 0.0170 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2970 0.2970 | 
| library hold check                       |  0.0200 0.3170 | 
| data required time                       |  0.3170        | 
|                                          |                | 
| data arrival time                        |  0.4160        | 
| data required time                       | -0.3170        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1010        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[27]/D 
  
 Path Start Point : inputB[27] 
 Path End Point   : regB/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                      Rise  0.2000 0.0000 0.7070 0.862185 0.699202 1.56139           1       100      c             | 
|    CLOCK_slh__c105/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    CLOCK_slh__c105/Z     CLKBUF_X1 Rise  0.3090 0.1090 0.0340 0.845529 0.894119 1.73965           1       100                    | 
|    regB/D[27]                      Rise  0.3090 0.0000                                                                           | 
|    regB/i_0_29/A2        AND2_X1   Rise  0.3090 0.0000 0.0340          0.97463                                                   | 
|    regB/i_0_29/ZN        AND2_X1   Rise  0.3450 0.0360 0.0070 0.332817 0.699202 1.03202           1       100                    | 
|    regB/CLOCK_slh__c59/A CLKBUF_X1 Rise  0.3450 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c59/Z CLKBUF_X1 Rise  0.3700 0.0250 0.0060 0.13496  0.699202 0.834162          1       100                    | 
|    regB/CLOCK_slh__c60/A CLKBUF_X1 Rise  0.3700 0.0000 0.0060          0.77983                                                   | 
|    regB/CLOCK_slh__c60/Z CLKBUF_X1 Rise  0.3950 0.0250 0.0060 0.14169  0.699202 0.840892          1       100                    | 
|    regB/CLOCK_slh__c61/A CLKBUF_X1 Rise  0.3950 0.0000 0.0060          0.77983                                                   | 
|    regB/CLOCK_slh__c61/Z CLKBUF_X1 Rise  0.4240 0.0290 0.0090 0.920388 1.06234  1.98273           1       100                    | 
|    regB/Q_reg[27]/D      DFF_X1    Rise  0.4240 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[27]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1500 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1150 17.518   30.3889  47.9069           32      100      FA   K        | 
|    regB/Q_reg[27]/CK          DFF_X1        Rise  0.3030 0.0050 0.1150          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3030 0.3030 | 
| library hold check                       |  0.0200 0.3230 | 
| data required time                       |  0.3230        | 
|                                          |                | 
| data arrival time                        |  0.4240        | 
| data required time                       | -0.3230        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1010        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[49]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                  Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A     CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z     CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[49]/CK DFF_X1    Rise  0.2620 0.0200 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[49]/Q  DFF_X1    Rise  0.3660 0.1040 0.0090 0.308226 1.76903  2.07726           1       100      F             | 
|    radixNoamanMult/i_99/A                 TBUF_X1   Rise  0.3660 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_99/Z                 TBUF_X1   Rise  0.3960 0.0300 0.0000 1.03814  2.84117  3.87931           2       100                    | 
|    radixNoamanMult/finalResult[49]                  Rise  0.3960 0.0000                                                                           | 
|    out/D[49]                                        Rise  0.3960 0.0000                                                                           | 
|    out/i_0_51/A2                          AND2_X1   Rise  0.3960 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_51/ZN                          AND2_X1   Rise  0.4240 0.0280 0.0080 0.603455 1.06234  1.6658            1       100                    | 
|    out/Q_reg[49]/D                        DFF_X1    Rise  0.4240 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[49]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[49]/CK           DFF_X1        Rise  0.3050 0.0250 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3050 0.3050 | 
| library hold check                       |  0.0200 0.3250 | 
| data required time                       |  0.3250        | 
|                                          |                | 
| data arrival time                        |  0.4240        | 
| data required time                       | -0.3250        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1010        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[41]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                  Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A     CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z     CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[41]/CK DFF_X1    Rise  0.2560 0.0140 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[41]/Q  DFF_X1    Rise  0.3600 0.1040 0.0100 0.532493 1.76903  2.30153           1       100      F             | 
|    radixNoamanMult/i_83/A                 TBUF_X1   Rise  0.3600 0.0000 0.0100          1.87937                                                   | 
|    radixNoamanMult/i_83/Z                 TBUF_X1   Rise  0.3890 0.0290 0.0000 0.82205  2.84117  3.66322           2       100                    | 
|    radixNoamanMult/finalResult[41]                  Rise  0.3890 0.0000                                                                           | 
|    out/D[41]                                        Rise  0.3890 0.0000                                                                           | 
|    out/i_0_43/A2                          AND2_X1   Rise  0.3890 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_43/ZN                          AND2_X1   Rise  0.4160 0.0270 0.0080 0.172737 1.06234  1.23508           1       100                    | 
|    out/Q_reg[41]/D                        DFF_X1    Rise  0.4160 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[41]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[41]/CK           DFF_X1        Rise  0.2960 0.0160 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2960 0.2960 | 
| library hold check                       |  0.0200 0.3160 | 
| data required time                       |  0.3160        | 
|                                          |                | 
| data arrival time                        |  0.4160        | 
| data required time                       | -0.3160        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1020        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[37]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                  Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A     CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z     CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[37]/CK DFF_X1    Rise  0.2590 0.0170 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[37]/Q  DFF_X1    Rise  0.3630 0.1040 0.0090 0.386673 1.76903  2.15571           1       100      F             | 
|    radixNoamanMult/i_75/A                 TBUF_X1   Rise  0.3630 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_75/Z                 TBUF_X1   Rise  0.3910 0.0280 0.0000 0.508585 2.84117  3.34976           2       100                    | 
|    radixNoamanMult/finalResult[37]                  Rise  0.3910 0.0000                                                                           | 
|    out/D[37]                                        Rise  0.3910 0.0000                                                                           | 
|    out/i_0_39/A2                          AND2_X1   Rise  0.3910 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_39/ZN                          AND2_X1   Rise  0.4180 0.0270 0.0080 0.352705 1.06234  1.41505           1       100                    | 
|    out/Q_reg[37]/D                        DFF_X1    Rise  0.4180 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[37]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[37]/CK           DFF_X1        Rise  0.2980 0.0180 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2980 0.2980 | 
| library hold check                       |  0.0200 0.3180 | 
| data required time                       |  0.3180        | 
|                                          |                | 
| data arrival time                        |  0.4180        | 
| data required time                       | -0.3180        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1020        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[48]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                  Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A     CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z     CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[48]/CK DFF_X1    Rise  0.2620 0.0200 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[48]/Q  DFF_X1    Rise  0.3660 0.1040 0.0100 0.475513 1.76903  2.24455           1       100      F             | 
|    radixNoamanMult/i_97/A                 TBUF_X1   Rise  0.3660 0.0000 0.0100          1.87937                                                   | 
|    radixNoamanMult/i_97/Z                 TBUF_X1   Rise  0.3980 0.0320 0.0000 1.62076  2.84117  4.46193           2       100                    | 
|    radixNoamanMult/finalResult[48]                  Rise  0.3980 0.0000                                                                           | 
|    out/D[48]                                        Rise  0.3980 0.0000                                                                           | 
|    out/i_0_50/A2                          AND2_X1   Rise  0.3980 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_50/ZN                          AND2_X1   Rise  0.4250 0.0270 0.0080 0.207765 1.06234  1.27011           1       100                    | 
|    out/Q_reg[48]/D                        DFF_X1    Rise  0.4250 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[48]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[48]/CK           DFF_X1        Rise  0.3050 0.0250 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3050 0.3050 | 
| library hold check                       |  0.0200 0.3250 | 
| data required time                       |  0.3250        | 
|                                          |                | 
| data arrival time                        |  0.4250        | 
| data required time                       | -0.3250        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1020        | 
-------------------------------------------------------------


 Timing Path to regA/Q_reg[11]/D 
  
 Path Start Point : inputA[11] 
 Path End Point   : regA/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[11]                      Rise  0.2000 0.0000 0.7070 1.36496    0.699202 2.06416           1       100      c             | 
|    CLOCK_slh__c47/A      CLKBUF_X1 Rise  0.2000 0.0000 0.7070            0.77983                                                   | 
|    CLOCK_slh__c47/Z      CLKBUF_X1 Rise  0.3140 0.1140 0.0360 1.52577    0.894119 2.41989           1       100                    | 
|    regA/D[11]                      Rise  0.3140 0.0000                                                                             | 
|    regA/i_0_13/A2        AND2_X1   Rise  0.3140 0.0000 0.0360            0.97463                                                   | 
|    regA/i_0_13/ZN        AND2_X1   Rise  0.3510 0.0370 0.0080 0.683836   0.699202 1.38304           1       100                    | 
|    regA/CLOCK_slh__c43/A CLKBUF_X1 Rise  0.3510 0.0000 0.0080            0.77983                                                   | 
|    regA/CLOCK_slh__c43/Z CLKBUF_X1 Rise  0.3760 0.0250 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    regA/CLOCK_slh__c44/A CLKBUF_X1 Rise  0.3760 0.0000 0.0060            0.77983                                                   | 
|    regA/CLOCK_slh__c44/Z CLKBUF_X1 Rise  0.4010 0.0250 0.0060 0.183348   0.699202 0.88255           1       100                    | 
|    regA/CLOCK_slh__c45/A CLKBUF_X1 Rise  0.4010 0.0000 0.0060            0.77983                                                   | 
|    regA/CLOCK_slh__c45/Z CLKBUF_X1 Rise  0.4280 0.0270 0.0080 0.375049   1.06234  1.43739           1       100                    | 
|    regA/Q_reg[11]/D      DFF_X1    Rise  0.4280 0.0000 0.0080            1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/Q_reg[11]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regA/clk_CTS_0_PP_10                     Rise  0.1500 0.0000                                                                           | 
|    regA/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regA/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1190 18.3349  30.3889  48.7238           32      100      FA   K        | 
|    regA/Q_reg[11]/CK          DFF_X1        Rise  0.3060 0.0080 0.1190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3060 0.3060 | 
| library hold check                       |  0.0200 0.3260 | 
| data required time                       |  0.3260        | 
|                                          |                | 
| data arrival time                        |  0.4280        | 
| data required time                       | -0.3260        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1020        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[38]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                  Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A     CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z     CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[38]/CK DFF_X1    Rise  0.2580 0.0160 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[38]/Q  DFF_X1    Rise  0.3630 0.1050 0.0100 0.762047 1.76903  2.53108           1       100      F             | 
|    radixNoamanMult/i_77/A                 TBUF_X1   Rise  0.3630 0.0000 0.0100          1.87937                                                   | 
|    radixNoamanMult/i_77/Z                 TBUF_X1   Rise  0.3920 0.0290 0.0000 0.755644 2.84117  3.59682           2       100                    | 
|    radixNoamanMult/finalResult[38]                  Rise  0.3920 0.0000                                                                           | 
|    out/D[38]                                        Rise  0.3920 0.0000                                                                           | 
|    out/i_0_40/A2                          AND2_X1   Rise  0.3920 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_40/ZN                          AND2_X1   Rise  0.4190 0.0270 0.0080 0.160385 1.06234  1.22273           1       100                    | 
|    out/Q_reg[38]/D                        DFF_X1    Rise  0.4190 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[38]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[38]/CK           DFF_X1        Rise  0.2980 0.0180 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2980 0.2980 | 
| library hold check                       |  0.0200 0.3180 | 
| data required time                       |  0.3180        | 
|                                          |                | 
| data arrival time                        |  0.4190        | 
| data required time                       | -0.3180        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1030        | 
-------------------------------------------------------------


 Timing Path to regA/Q_reg[19]/D 
  
 Path Start Point : inputA[19] 
 Path End Point   : regA/Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[19]                      Rise  0.2000 0.0000 0.7070 1.64735    0.699202 2.34655           1       100      c             | 
|    CLOCK_slh__c59/A      CLKBUF_X1 Rise  0.2000 0.0000 0.7070            0.77983                                                   | 
|    CLOCK_slh__c59/Z      CLKBUF_X1 Rise  0.3160 0.1160 0.0360 1.74187    0.894119 2.63599           1       100                    | 
|    regA/D[19]                      Rise  0.3160 0.0000                                                                             | 
|    regA/i_0_21/A2        AND2_X1   Rise  0.3160 0.0000 0.0360            0.97463                                                   | 
|    regA/i_0_21/ZN        AND2_X1   Rise  0.3520 0.0360 0.0070 0.297082   0.699202 0.996284          1       100                    | 
|    regA/CLOCK_slh__c85/A CLKBUF_X1 Rise  0.3520 0.0000 0.0070            0.77983                                                   | 
|    regA/CLOCK_slh__c85/Z CLKBUF_X1 Rise  0.3770 0.0250 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    regA/CLOCK_slh__c86/A CLKBUF_X1 Rise  0.3770 0.0000 0.0060            0.77983                                                   | 
|    regA/CLOCK_slh__c86/Z CLKBUF_X1 Rise  0.4020 0.0250 0.0060 0.133706   0.699202 0.832908          1       100                    | 
|    regA/CLOCK_slh__c87/A CLKBUF_X1 Rise  0.4020 0.0000 0.0060            0.77983                                                   | 
|    regA/CLOCK_slh__c87/Z CLKBUF_X1 Rise  0.4290 0.0270 0.0080 0.519886   1.06234  1.58223           1       100                    | 
|    regA/Q_reg[19]/D      DFF_X1    Rise  0.4290 0.0000 0.0080            1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/Q_reg[19]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regA/clk_CTS_0_PP_10                     Rise  0.1500 0.0000                                                                           | 
|    regA/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regA/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1190 18.3349  30.3889  48.7238           32      100      FA   K        | 
|    regA/Q_reg[19]/CK          DFF_X1        Rise  0.3060 0.0080 0.1190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3060 0.3060 | 
| library hold check                       |  0.0200 0.3260 | 
| data required time                       |  0.3260        | 
|                                          |                | 
| data arrival time                        |  0.4290        | 
| data required time                       | -0.3260        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1030        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[11]/D 
  
 Path Start Point : inputB[11] 
 Path End Point   : regB/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[11]                       Rise  0.2000 0.0000 0.7070 1.4412   0.699202 2.1404            1       100      c             | 
|    CLOCK_slh__c109/A      CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    CLOCK_slh__c109/Z      CLKBUF_X1 Rise  0.3120 0.1120 0.0350 1.21015  0.894119 2.10426           1       100                    | 
|    regB/D[11]                       Rise  0.3120 0.0000                                                                           | 
|    regB/i_0_13/A2         AND2_X1   Rise  0.3120 0.0000 0.0350          0.97463                                                   | 
|    regB/i_0_13/ZN         AND2_X1   Rise  0.3470 0.0350 0.0070 0.216898 0.699202 0.9161            1       100                    | 
|    regB/CLOCK_slh__c113/A CLKBUF_X1 Rise  0.3470 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c113/Z CLKBUF_X1 Rise  0.3730 0.0260 0.0070 0.300857 0.699202 1.00006           1       100                    | 
|    regB/CLOCK_slh__c114/A CLKBUF_X1 Rise  0.3730 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c114/Z CLKBUF_X1 Rise  0.3990 0.0260 0.0070 0.287396 0.699202 0.986598          1       100                    | 
|    regB/CLOCK_slh__c115/A CLKBUF_X1 Rise  0.3990 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c115/Z CLKBUF_X1 Rise  0.4270 0.0280 0.0080 0.602171 1.06234  1.66451           1       100                    | 
|    regB/Q_reg[11]/D       DFF_X1    Rise  0.4270 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[11]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1500 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1150 17.518   30.3889  47.9069           32      100      FA   K        | 
|    regB/Q_reg[11]/CK          DFF_X1        Rise  0.3030 0.0050 0.1150          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3030 0.3030 | 
| library hold check                       |  0.0200 0.3230 | 
| data required time                       |  0.3230        | 
|                                          |                | 
| data arrival time                        |  0.4270        | 
| data required time                       | -0.3230        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1040        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[13]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                  Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A     CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z     CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[13]/CK DFF_X1    Rise  0.2620 0.0200 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[13]/Q  DFF_X1    Rise  0.3660 0.1040 0.0090 0.313232 1.76903  2.08227           1       100      F             | 
|    radixNoamanMult/i_27/A                 TBUF_X1   Rise  0.3660 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_27/Z                 TBUF_X1   Rise  0.3950 0.0290 0.0000 0.725604 2.84117  3.56678           2       100                    | 
|    radixNoamanMult/finalResult[13]                  Rise  0.3950 0.0000                                                                           | 
|    out/D[13]                                        Rise  0.3950 0.0000                                                                           | 
|    out/i_0_15/A2                          AND2_X1   Rise  0.3950 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_15/ZN                          AND2_X1   Rise  0.4220 0.0270 0.0080 0.243805 1.06234  1.30615           1       100                    | 
|    out/Q_reg[13]/D                        DFF_X1    Rise  0.4220 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[13]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[13]/CK           DFF_X1        Rise  0.2980 0.0180 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2980 0.2980 | 
| library hold check                       |  0.0200 0.3180 | 
| data required time                       |  0.3180        | 
|                                          |                | 
| data arrival time                        |  0.4220        | 
| data required time                       | -0.3180        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1060        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[15]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                  Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A     CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z     CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[15]/CK DFF_X1    Rise  0.2620 0.0200 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[15]/Q  DFF_X1    Rise  0.3650 0.1030 0.0090 0.169925 1.76903  1.93896           1       100      F             | 
|    radixNoamanMult/i_31/A                 TBUF_X1   Rise  0.3650 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_31/Z                 TBUF_X1   Rise  0.3940 0.0290 0.0000 0.84074  2.84117  3.68191           2       100                    | 
|    radixNoamanMult/finalResult[15]                  Rise  0.3940 0.0000                                                                           | 
|    out/D[15]                                        Rise  0.3940 0.0000                                                                           | 
|    out/i_0_17/A2                          AND2_X1   Rise  0.3940 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_17/ZN                          AND2_X1   Rise  0.4220 0.0280 0.0080 0.45823  1.06234  1.52057           1       100                    | 
|    out/Q_reg[15]/D                        DFF_X1    Rise  0.4220 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[15]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[15]/CK           DFF_X1        Rise  0.2980 0.0180 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2980 0.2980 | 
| library hold check                       |  0.0200 0.3180 | 
| data required time                       |  0.3180        | 
|                                          |                | 
| data arrival time                        |  0.4220        | 
| data required time                       | -0.3180        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1060        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[14]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                  Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A     CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z     CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[14]/CK DFF_X1    Rise  0.2610 0.0190 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[14]/Q  DFF_X1    Rise  0.3650 0.1040 0.0090 0.402567 1.76903  2.1716            1       100      F             | 
|    radixNoamanMult/i_29/A                 TBUF_X1   Rise  0.3650 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_29/Z                 TBUF_X1   Rise  0.3940 0.0290 0.0000 0.803419 2.84117  3.64459           2       100                    | 
|    radixNoamanMult/finalResult[14]                  Rise  0.3940 0.0000                                                                           | 
|    out/D[14]                                        Rise  0.3940 0.0000                                                                           | 
|    out/i_0_16/A2                          AND2_X1   Rise  0.3940 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_16/ZN                          AND2_X1   Rise  0.4220 0.0280 0.0080 0.559607 1.06234  1.62195           1       100                    | 
|    out/Q_reg[14]/D                        DFF_X1    Rise  0.4220 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[14]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[14]/CK           DFF_X1        Rise  0.2980 0.0180 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2980 0.2980 | 
| library hold check                       |  0.0200 0.3180 | 
| data required time                       |  0.3180        | 
|                                          |                | 
| data arrival time                        |  0.4220        | 
| data required time                       | -0.3180        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1060        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[5]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A            CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z            CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                 Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A    CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z    CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    radixNoamanMult/finalResult_reg[5]/CK DFF_X1    Rise  0.2640 0.0220 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[5]/Q  DFF_X1    Rise  0.3680 0.1040 0.0100 0.43735  1.76903  2.20639           1       100      F             | 
|    radixNoamanMult/i_11/A                TBUF_X1   Rise  0.3680 0.0000 0.0100          1.87937                                                   | 
|    radixNoamanMult/i_11/Z                TBUF_X1   Rise  0.3970 0.0290 0.0000 0.80369  2.84117  3.64486           2       100                    | 
|    radixNoamanMult/finalResult[5]                  Rise  0.3970 0.0000                                                                           | 
|    out/D[5]                                        Rise  0.3970 0.0000                                                                           | 
|    out/i_0_7/A2                          AND2_X1   Rise  0.3970 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_7/ZN                          AND2_X1   Rise  0.4240 0.0270 0.0080 0.346921 1.06234  1.40926           1       100                    | 
|    out/Q_reg[5]/D                        DFF_X1    Rise  0.4240 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[5]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[5]/CK            DFF_X1        Rise  0.3000 0.0200 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3000 0.3000 | 
| library hold check                       |  0.0200 0.3200 | 
| data required time                       |  0.3200        | 
|                                          |                | 
| data arrival time                        |  0.4240        | 
| data required time                       | -0.3200        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1060        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[7]/D 
  
 Path Start Point : inputB[7] 
 Path End Point   : regB/Q_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[7]                       Rise  0.2000 0.0000 0.7070 1.62098  0.699202 2.32018           1       100      c             | 
|    CLOCK_slh__c89/A      CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    CLOCK_slh__c89/Z      CLKBUF_X1 Rise  0.3140 0.1140 0.0360 1.53972  0.894119 2.43384           1       100                    | 
|    regB/D[7]                       Rise  0.3140 0.0000                                                                           | 
|    regB/i_0_9/A2         AND2_X1   Rise  0.3140 0.0000 0.0360          0.97463                                                   | 
|    regB/i_0_9/ZN         AND2_X1   Rise  0.3500 0.0360 0.0070 0.232174 0.699202 0.931376          1       100                    | 
|    regB/CLOCK_slh__c29/A CLKBUF_X1 Rise  0.3500 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c29/Z CLKBUF_X1 Rise  0.3750 0.0250 0.0060 0.135653 0.699202 0.834855          1       100                    | 
|    regB/CLOCK_slh__c30/A CLKBUF_X1 Rise  0.3750 0.0000 0.0060          0.77983                                                   | 
|    regB/CLOCK_slh__c30/Z CLKBUF_X1 Rise  0.4000 0.0250 0.0060 0.140611 0.699202 0.839813          1       100                    | 
|    regB/CLOCK_slh__c31/A CLKBUF_X1 Rise  0.4000 0.0000 0.0060          0.77983                                                   | 
|    regB/CLOCK_slh__c31/Z CLKBUF_X1 Rise  0.4280 0.0280 0.0080 0.64268  1.06234  1.70502           1       100                    | 
|    regB/Q_reg[7]/D       DFF_X1    Rise  0.4280 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[7]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1500 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1150 17.518   30.3889  47.9069           32      100      FA   K        | 
|    regB/Q_reg[7]/CK           DFF_X1        Rise  0.3020 0.0040 0.1150          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3020 0.3020 | 
| library hold check                       |  0.0200 0.3220 | 
| data required time                       |  0.3220        | 
|                                          |                | 
| data arrival time                        |  0.4280        | 
| data required time                       | -0.3220        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1060        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[15]/D 
  
 Path Start Point : inputB[15] 
 Path End Point   : regB/Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[15]                      Rise  0.2000 0.0000 0.7070 2.1158   0.699202 2.815             1       100      c             | 
|    CLOCK_slh__c73/A      CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    CLOCK_slh__c73/Z      CLKBUF_X1 Rise  0.3160 0.1160 0.0360 1.79711  0.894119 2.69123           1       100                    | 
|    regB/D[15]                      Rise  0.3160 0.0000                                                                           | 
|    regB/i_0_17/A2        AND2_X1   Rise  0.3160 0.0000 0.0360          0.97463                                                   | 
|    regB/i_0_17/ZN        AND2_X1   Rise  0.3510 0.0350 0.0070 0.142874 0.699202 0.842076          1       100                    | 
|    regB/CLOCK_slh__c17/A CLKBUF_X1 Rise  0.3510 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c17/Z CLKBUF_X1 Rise  0.3760 0.0250 0.0060 0.14939  0.699202 0.848592          1       100                    | 
|    regB/CLOCK_slh__c18/A CLKBUF_X1 Rise  0.3760 0.0000 0.0060          0.77983                                                   | 
|    regB/CLOCK_slh__c18/Z CLKBUF_X1 Rise  0.4010 0.0250 0.0060 0.13968  0.699202 0.838882          1       100                    | 
|    regB/CLOCK_slh__c19/A CLKBUF_X1 Rise  0.4010 0.0000 0.0060          0.77983                                                   | 
|    regB/CLOCK_slh__c19/Z CLKBUF_X1 Rise  0.4280 0.0270 0.0070 0.35606  1.06234  1.4184            1       100                    | 
|    regB/Q_reg[15]/D      DFF_X1    Rise  0.4280 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[15]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1500 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1150 17.518   30.3889  47.9069           32      100      FA   K        | 
|    regB/Q_reg[15]/CK          DFF_X1        Rise  0.3020 0.0040 0.1150          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3020 0.3020 | 
| library hold check                       |  0.0200 0.3220 | 
| data required time                       |  0.3220        | 
|                                          |                | 
| data arrival time                        |  0.4280        | 
| data required time                       | -0.3220        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1060        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[10]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                  Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A     CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z     CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[10]/CK DFF_X1    Rise  0.2630 0.0210 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[10]/Q  DFF_X1    Rise  0.3670 0.1040 0.0090 0.233781 1.76903  2.00282           1       100      F             | 
|    radixNoamanMult/i_21/A                 TBUF_X1   Rise  0.3670 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_21/Z                 TBUF_X1   Rise  0.3960 0.0290 0.0000 0.836873 2.84117  3.67805           2       100                    | 
|    radixNoamanMult/finalResult[10]                  Rise  0.3960 0.0000                                                                           | 
|    out/D[10]                                        Rise  0.3960 0.0000                                                                           | 
|    out/i_0_12/A2                          AND2_X1   Rise  0.3960 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_12/ZN                          AND2_X1   Rise  0.4230 0.0270 0.0080 0.354143 1.06234  1.41648           1       100                    | 
|    out/Q_reg[10]/D                        DFF_X1    Rise  0.4230 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[10]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[10]/CK           DFF_X1        Rise  0.2980 0.0180 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2980 0.2980 | 
| library hold check                       |  0.0200 0.3180 | 
| data required time                       |  0.3180        | 
|                                          |                | 
| data arrival time                        |  0.4230        | 
| data required time                       | -0.3180        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1070        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[11]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                  Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A     CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z     CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[11]/CK DFF_X1    Rise  0.2630 0.0210 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[11]/Q  DFF_X1    Rise  0.3670 0.1040 0.0100 0.526554 1.76903  2.29559           1       100      F             | 
|    radixNoamanMult/i_23/A                 TBUF_X1   Rise  0.3670 0.0000 0.0100          1.87937                                                   | 
|    radixNoamanMult/i_23/Z                 TBUF_X1   Rise  0.3960 0.0290 0.0000 0.604527 2.84117  3.4457            2       100                    | 
|    radixNoamanMult/finalResult[11]                  Rise  0.3960 0.0000                                                                           | 
|    out/D[11]                                        Rise  0.3960 0.0000                                                                           | 
|    out/i_0_13/A2                          AND2_X1   Rise  0.3960 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_13/ZN                          AND2_X1   Rise  0.4230 0.0270 0.0080 0.163646 1.06234  1.22599           1       100                    | 
|    out/Q_reg[11]/D                        DFF_X1    Rise  0.4230 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[11]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[11]/CK           DFF_X1        Rise  0.2980 0.0180 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2980 0.2980 | 
| library hold check                       |  0.0200 0.3180 | 
| data required time                       |  0.3180        | 
|                                          |                | 
| data arrival time                        |  0.4230        | 
| data required time                       | -0.3180        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1070        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[34]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                  Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A     CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z     CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[34]/CK DFF_X1    Rise  0.2610 0.0190 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[34]/Q  DFF_X1    Rise  0.3640 0.1030 0.0090 0.192678 1.76903  1.96171           1       100      F             | 
|    radixNoamanMult/i_69/A                 TBUF_X1   Rise  0.3640 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_69/Z                 TBUF_X1   Rise  0.3950 0.0310 0.0000 1.41934  2.84117  4.26051           2       100                    | 
|    radixNoamanMult/finalResult[34]                  Rise  0.3950 0.0000                                                                           | 
|    out/D[34]                                        Rise  0.3950 0.0000                                                                           | 
|    out/i_0_36/A2                          AND2_X1   Rise  0.3950 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_36/ZN                          AND2_X1   Rise  0.4230 0.0280 0.0080 0.506949 1.06234  1.56929           1       100                    | 
|    out/Q_reg[34]/D                        DFF_X1    Rise  0.4230 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[34]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[34]/CK           DFF_X1        Rise  0.2980 0.0180 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2980 0.2980 | 
| library hold check                       |  0.0200 0.3180 | 
| data required time                       |  0.3180        | 
|                                          |                | 
| data arrival time                        |  0.4230        | 
| data required time                       | -0.3180        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1070        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[0]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A            CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z            CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                 Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A    CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z    CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    radixNoamanMult/finalResult_reg[0]/CK DFF_X1    Rise  0.2640 0.0220 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[0]/Q  DFF_X1    Rise  0.3680 0.1040 0.0100 0.470212 1.76903  2.23925           1       100      F             | 
|    radixNoamanMult/i_1/A                 TBUF_X1   Rise  0.3680 0.0000 0.0100          1.87937                                                   | 
|    radixNoamanMult/i_1/Z                 TBUF_X1   Rise  0.3960 0.0280 0.0000 0.271461 2.84117  3.11263           2       100                    | 
|    radixNoamanMult/finalResult[0]                  Rise  0.3960 0.0000                                                                           | 
|    out/D[0]                                        Rise  0.3960 0.0000                                                                           | 
|    out/i_0_2/A2                          AND2_X1   Rise  0.3960 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_2/ZN                          AND2_X1   Rise  0.4240 0.0280 0.0090 0.68033  1.06234  1.74267           1       100                    | 
|    out/Q_reg[0]/D                        DFF_X1    Rise  0.4240 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[0]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[0]/CK            DFF_X1        Rise  0.2990 0.0190 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2990 0.2990 | 
| library hold check                       |  0.0200 0.3190 | 
| data required time                       |  0.3190        | 
|                                          |                | 
| data arrival time                        |  0.4240        | 
| data required time                       | -0.3190        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1070        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[7]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A            CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z            CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                 Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A    CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z    CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    radixNoamanMult/finalResult_reg[7]/CK DFF_X1    Rise  0.2640 0.0220 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[7]/Q  DFF_X1    Rise  0.3680 0.1040 0.0090 0.400315 1.76903  2.16935           1       100      F             | 
|    radixNoamanMult/i_15/A                TBUF_X1   Rise  0.3680 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_15/Z                TBUF_X1   Rise  0.3970 0.0290 0.0000 0.65557  2.84117  3.49674           2       100                    | 
|    radixNoamanMult/finalResult[7]                  Rise  0.3970 0.0000                                                                           | 
|    out/D[7]                                        Rise  0.3970 0.0000                                                                           | 
|    out/i_0_9/A2                          AND2_X1   Rise  0.3970 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_9/ZN                          AND2_X1   Rise  0.4240 0.0270 0.0080 0.268665 1.06234  1.33101           1       100                    | 
|    out/Q_reg[7]/D                        DFF_X1    Rise  0.4240 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[7]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[7]/CK            DFF_X1        Rise  0.2990 0.0190 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2990 0.2990 | 
| library hold check                       |  0.0200 0.3190 | 
| data required time                       |  0.3190        | 
|                                          |                | 
| data arrival time                        |  0.4240        | 
| data required time                       | -0.3190        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1070        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[2]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A            CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z            CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                 Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A    CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z    CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    radixNoamanMult/finalResult_reg[2]/CK DFF_X1    Rise  0.2640 0.0220 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[2]/Q  DFF_X1    Rise  0.3680 0.1040 0.0090 0.31855  1.76903  2.08758           1       100      F             | 
|    radixNoamanMult/i_5/A                 TBUF_X1   Rise  0.3680 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_5/Z                 TBUF_X1   Rise  0.3970 0.0290 0.0000 0.790833 2.84117  3.63201           2       100                    | 
|    radixNoamanMult/finalResult[2]                  Rise  0.3970 0.0000                                                                           | 
|    out/D[2]                                        Rise  0.3970 0.0000                                                                           | 
|    out/i_0_4/A2                          AND2_X1   Rise  0.3970 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_4/ZN                          AND2_X1   Rise  0.4250 0.0280 0.0080 0.468085 1.06234  1.53043           1       100                    | 
|    out/Q_reg[2]/D                        DFF_X1    Rise  0.4250 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[2]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[2]/CK            DFF_X1        Rise  0.3000 0.0200 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3000 0.3000 | 
| library hold check                       |  0.0200 0.3200 | 
| data required time                       |  0.3200        | 
|                                          |                | 
| data arrival time                        |  0.4250        | 
| data required time                       | -0.3200        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1070        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[3]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A            CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z            CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                 Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A    CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z    CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    radixNoamanMult/finalResult_reg[3]/CK DFF_X1    Rise  0.2640 0.0220 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[3]/Q  DFF_X1    Rise  0.3680 0.1040 0.0090 0.362438 1.76903  2.13147           1       100      F             | 
|    radixNoamanMult/i_7/A                 TBUF_X1   Rise  0.3680 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_7/Z                 TBUF_X1   Rise  0.3970 0.0290 0.0000 0.915778 2.84117  3.75695           2       100                    | 
|    radixNoamanMult/finalResult[3]                  Rise  0.3970 0.0000                                                                           | 
|    out/D[3]                                        Rise  0.3970 0.0000                                                                           | 
|    out/i_0_5/A2                          AND2_X1   Rise  0.3970 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_5/ZN                          AND2_X1   Rise  0.4250 0.0280 0.0080 0.502856 1.06234  1.5652            1       100                    | 
|    out/Q_reg[3]/D                        DFF_X1    Rise  0.4250 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[3]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[3]/CK            DFF_X1        Rise  0.3000 0.0200 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3000 0.3000 | 
| library hold check                       |  0.0200 0.3200 | 
| data required time                       |  0.3200        | 
|                                          |                | 
| data arrival time                        |  0.4250        | 
| data required time                       | -0.3200        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1070        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[12]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                  Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A     CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z     CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[12]/CK DFF_X1    Rise  0.2630 0.0210 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[12]/Q  DFF_X1    Rise  0.3670 0.1040 0.0090 0.363217 1.76903  2.13225           1       100      F             | 
|    radixNoamanMult/i_25/A                 TBUF_X1   Rise  0.3670 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_25/Z                 TBUF_X1   Rise  0.3970 0.0300 0.0000 1.17911  2.84117  4.02029           2       100                    | 
|    radixNoamanMult/finalResult[12]                  Rise  0.3970 0.0000                                                                           | 
|    out/D[12]                                        Rise  0.3970 0.0000                                                                           | 
|    out/i_0_14/A2                          AND2_X1   Rise  0.3970 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_14/ZN                          AND2_X1   Rise  0.4240 0.0270 0.0080 0.292251 1.06234  1.35459           1       100                    | 
|    out/Q_reg[12]/D                        DFF_X1    Rise  0.4240 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[12]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[12]/CK           DFF_X1        Rise  0.2980 0.0180 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2980 0.2980 | 
| library hold check                       |  0.0200 0.3180 | 
| data required time                       |  0.3180        | 
|                                          |                | 
| data arrival time                        |  0.4240        | 
| data required time                       | -0.3180        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1080        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[35]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                  Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A     CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z     CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[35]/CK DFF_X1    Rise  0.2610 0.0190 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[35]/Q  DFF_X1    Rise  0.3650 0.1040 0.0090 0.303395 1.76903  2.07243           1       100      F             | 
|    radixNoamanMult/i_71/A                 TBUF_X1   Rise  0.3650 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_71/Z                 TBUF_X1   Rise  0.3960 0.0310 0.0000 1.28465  2.84117  4.12582           2       100                    | 
|    radixNoamanMult/finalResult[35]                  Rise  0.3960 0.0000                                                                           | 
|    out/D[35]                                        Rise  0.3960 0.0000                                                                           | 
|    out/i_0_37/A2                          AND2_X1   Rise  0.3960 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_37/ZN                          AND2_X1   Rise  0.4240 0.0280 0.0080 0.571312 1.06234  1.63365           1       100                    | 
|    out/Q_reg[35]/D                        DFF_X1    Rise  0.4240 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[35]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[35]/CK           DFF_X1        Rise  0.2980 0.0180 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2980 0.2980 | 
| library hold check                       |  0.0200 0.3180 | 
| data required time                       |  0.3180        | 
|                                          |                | 
| data arrival time                        |  0.4240        | 
| data required time                       | -0.3180        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1080        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[8]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A            CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z            CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                 Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A    CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z    CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    radixNoamanMult/finalResult_reg[8]/CK DFF_X1    Rise  0.2640 0.0220 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[8]/Q  DFF_X1    Rise  0.3680 0.1040 0.0090 0.269467 1.76903  2.0385            1       100      F             | 
|    radixNoamanMult/i_17/A                TBUF_X1   Rise  0.3680 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_17/Z                TBUF_X1   Rise  0.3980 0.0300 0.0000 1.25598  2.84117  4.09715           2       100                    | 
|    radixNoamanMult/finalResult[8]                  Rise  0.3980 0.0000                                                                           | 
|    out/D[8]                                        Rise  0.3980 0.0000                                                                           | 
|    out/i_0_10/A2                         AND2_X1   Rise  0.3980 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_10/ZN                         AND2_X1   Rise  0.4250 0.0270 0.0080 0.178281 1.06234  1.24062           1       100                    | 
|    out/Q_reg[8]/D                        DFF_X1    Rise  0.4250 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[8]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[8]/CK            DFF_X1        Rise  0.2990 0.0190 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2990 0.2990 | 
| library hold check                       |  0.0200 0.3190 | 
| data required time                       |  0.3190        | 
|                                          |                | 
| data arrival time                        |  0.4250        | 
| data required time                       | -0.3190        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1080        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[9]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A            CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z            CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                 Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A    CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z    CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    radixNoamanMult/finalResult_reg[9]/CK DFF_X1    Rise  0.2630 0.0210 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[9]/Q  DFF_X1    Rise  0.3670 0.1040 0.0090 0.348526 1.76903  2.11756           1       100      F             | 
|    radixNoamanMult/i_19/A                TBUF_X1   Rise  0.3670 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_19/Z                TBUF_X1   Rise  0.3970 0.0300 0.0000 1.21406  2.84117  4.05523           2       100                    | 
|    radixNoamanMult/finalResult[9]                  Rise  0.3970 0.0000                                                                           | 
|    out/D[9]                                        Rise  0.3970 0.0000                                                                           | 
|    out/i_0_11/A2                         AND2_X1   Rise  0.3970 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_11/ZN                         AND2_X1   Rise  0.4250 0.0280 0.0080 0.523179 1.06234  1.58552           1       100                    | 
|    out/Q_reg[9]/D                        DFF_X1    Rise  0.4250 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[9]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[9]/CK            DFF_X1        Rise  0.2990 0.0190 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2990 0.2990 | 
| library hold check                       |  0.0200 0.3190 | 
| data required time                       |  0.3190        | 
|                                          |                | 
| data arrival time                        |  0.4250        | 
| data required time                       | -0.3190        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1080        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[4]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A            CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z            CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                 Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A    CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z    CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    radixNoamanMult/finalResult_reg[4]/CK DFF_X1    Rise  0.2640 0.0220 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[4]/Q  DFF_X1    Rise  0.3680 0.1040 0.0100 0.442657 1.76903  2.21169           1       100      F             | 
|    radixNoamanMult/i_9/A                 TBUF_X1   Rise  0.3680 0.0000 0.0100          1.87937                                                   | 
|    radixNoamanMult/i_9/Z                 TBUF_X1   Rise  0.3990 0.0310 0.0000 1.19316  2.84117  4.03433           2       100                    | 
|    radixNoamanMult/finalResult[4]                  Rise  0.3990 0.0000                                                                           | 
|    out/D[4]                                        Rise  0.3990 0.0000                                                                           | 
|    out/i_0_6/A2                          AND2_X1   Rise  0.3990 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_6/ZN                          AND2_X1   Rise  0.4260 0.0270 0.0080 0.36322  1.06234  1.42556           1       100                    | 
|    out/Q_reg[4]/D                        DFF_X1    Rise  0.4260 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[4]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[4]/CK            DFF_X1        Rise  0.3000 0.0200 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3000 0.3000 | 
| library hold check                       |  0.0200 0.3200 | 
| data required time                       |  0.3200        | 
|                                          |                | 
| data arrival time                        |  0.4260        | 
| data required time                       | -0.3200        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1080        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[36]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                  Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A     CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z     CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[36]/CK DFF_X1    Rise  0.2610 0.0190 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[36]/Q  DFF_X1    Rise  0.3650 0.1040 0.0100 0.671651 1.76903  2.44069           1       100      F             | 
|    radixNoamanMult/i_73/A                 TBUF_X1   Rise  0.3650 0.0000 0.0100          1.87937                                                   | 
|    radixNoamanMult/i_73/Z                 TBUF_X1   Rise  0.3950 0.0300 0.0000 0.838921 2.84117  3.68009           2       100                    | 
|    radixNoamanMult/finalResult[36]                  Rise  0.3950 0.0000                                                                           | 
|    out/D[36]                                        Rise  0.3950 0.0000                                                                           | 
|    out/i_0_38/A2                          AND2_X1   Rise  0.3950 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_38/ZN                          AND2_X1   Rise  0.4230 0.0280 0.0080 0.515882 1.06234  1.57822           1       100                    | 
|    out/Q_reg[36]/D                        DFF_X1    Rise  0.4230 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[36]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[36]/CK           DFF_X1        Rise  0.2960 0.0160 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2960 0.2960 | 
| library hold check                       |  0.0200 0.3160 | 
| data required time                       |  0.3160        | 
|                                          |                | 
| data arrival time                        |  0.4230        | 
| data required time                       | -0.3160        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1090        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[33]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                  Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A     CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z     CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[33]/CK DFF_X1    Rise  0.2620 0.0200 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[33]/Q  DFF_X1    Rise  0.3660 0.1040 0.0090 0.386588 1.76903  2.15562           1       100      F             | 
|    radixNoamanMult/i_67/A                 TBUF_X1   Rise  0.3660 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_67/Z                 TBUF_X1   Rise  0.3990 0.0330 0.0000 2.24645  2.84117  5.08762           2       100                    | 
|    radixNoamanMult/finalResult[33]                  Rise  0.3990 0.0000                                                                           | 
|    out/D[33]                                        Rise  0.3990 0.0000                                                                           | 
|    out/i_0_35/A2                          AND2_X1   Rise  0.3990 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_35/ZN                          AND2_X1   Rise  0.4260 0.0270 0.0080 0.355271 1.06234  1.41761           1       100                    | 
|    out/Q_reg[33]/D                        DFF_X1    Rise  0.4260 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[33]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[33]/CK           DFF_X1        Rise  0.2990 0.0190 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2990 0.2990 | 
| library hold check                       |  0.0200 0.3190 | 
| data required time                       |  0.3190        | 
|                                          |                | 
| data arrival time                        |  0.4260        | 
| data required time                       | -0.3190        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1090        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[1]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A            CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z            CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                 Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A    CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z    CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    radixNoamanMult/finalResult_reg[1]/CK DFF_X1    Rise  0.2640 0.0220 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[1]/Q  DFF_X1    Rise  0.3680 0.1040 0.0090 0.216418 1.76903  1.98545           1       100      F             | 
|    radixNoamanMult/i_3/A                 TBUF_X1   Rise  0.3680 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_3/Z                 TBUF_X1   Rise  0.4000 0.0320 0.0000 1.88273  2.84117  4.7239            2       100                    | 
|    radixNoamanMult/finalResult[1]                  Rise  0.4000 0.0000                                                                           | 
|    out/D[1]                                        Rise  0.4000 0.0000                                                                           | 
|    out/i_0_3/A2                          AND2_X1   Rise  0.4000 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_3/ZN                          AND2_X1   Rise  0.4270 0.0270 0.0080 0.273463 1.06234  1.33581           1       100                    | 
|    out/Q_reg[1]/D                        DFF_X1    Rise  0.4270 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[1]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[1]/CK            DFF_X1        Rise  0.3000 0.0200 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3000 0.3000 | 
| library hold check                       |  0.0200 0.3200 | 
| data required time                       |  0.3200        | 
|                                          |                | 
| data arrival time                        |  0.4270        | 
| data required time                       | -0.3200        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1090        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[6]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A            CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z            CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                 Rise  0.1480 0.0000                                                                           | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A    CLKBUF_X2 Rise  0.1490 0.0010 0.0470          1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z    CLKBUF_X2 Rise  0.2420 0.0930 0.0740 24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    radixNoamanMult/finalResult_reg[6]/CK DFF_X1    Rise  0.2640 0.0220 0.0740          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[6]/Q  DFF_X1    Rise  0.3680 0.1040 0.0100 0.435037 1.76903  2.20407           1       100      F             | 
|    radixNoamanMult/i_13/A                TBUF_X1   Rise  0.3680 0.0000 0.0100          1.87937                                                   | 
|    radixNoamanMult/i_13/Z                TBUF_X1   Rise  0.3980 0.0300 0.0000 0.879584 2.84117  3.72076           2       100                    | 
|    radixNoamanMult/finalResult[6]                  Rise  0.3980 0.0000                                                                           | 
|    out/D[6]                                        Rise  0.3980 0.0000                                                                           | 
|    out/i_0_8/A2                          AND2_X1   Rise  0.3980 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_8/ZN                          AND2_X1   Rise  0.4280 0.0300 0.0100 1.346    1.06234  2.40835           1       100                    | 
|    out/Q_reg[6]/D                        DFF_X1    Rise  0.4280 0.0000 0.0100          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[6]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[6]/CK            DFF_X1        Rise  0.3000 0.0200 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3000 0.3000 | 
| library hold check                       |  0.0210 0.3210 | 
| data required time                       |  0.3210        | 
|                                          |                | 
| data arrival time                        |  0.4280        | 
| data required time                       | -0.3210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1090        | 
-------------------------------------------------------------


 Timing Path to regA/Q_reg[10]/D 
  
 Path Start Point : inputA[10] 
 Path End Point   : regA/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[10]                      Rise  0.2000 0.0000 0.7070 2.18455    0.699202 2.88375           1       100      c             | 
|    CLOCK_slh__c51/A      CLKBUF_X1 Rise  0.2000 0.0000 0.7070            0.77983                                                   | 
|    CLOCK_slh__c51/Z      CLKBUF_X1 Rise  0.3220 0.1220 0.0390 2.70362    0.894119 3.59774           1       100                    | 
|    regA/D[10]                      Rise  0.3220 0.0000                                                                             | 
|    regA/i_0_12/A2        AND2_X1   Rise  0.3220 0.0000 0.0390            0.97463                                                   | 
|    regA/i_0_12/ZN        AND2_X1   Rise  0.3590 0.0370 0.0070 0.280549   0.699202 0.979751          1       100                    | 
|    regA/CLOCK_slh__c61/A CLKBUF_X1 Rise  0.3590 0.0000 0.0070            0.77983                                                   | 
|    regA/CLOCK_slh__c61/Z CLKBUF_X1 Rise  0.3840 0.0250 0.0060 0.135284   0.699202 0.834486          1       100                    | 
|    regA/CLOCK_slh__c62/A CLKBUF_X1 Rise  0.3840 0.0000 0.0060            0.77983                                                   | 
|    regA/CLOCK_slh__c62/Z CLKBUF_X1 Rise  0.4080 0.0240 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    regA/CLOCK_slh__c63/A CLKBUF_X1 Rise  0.4080 0.0000 0.0060            0.77983                                                   | 
|    regA/CLOCK_slh__c63/Z CLKBUF_X1 Rise  0.4350 0.0270 0.0080 0.467556   1.06234  1.5299            1       100                    | 
|    regA/Q_reg[10]/D      DFF_X1    Rise  0.4350 0.0000 0.0080            1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/Q_reg[10]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regA/clk_CTS_0_PP_10                     Rise  0.1500 0.0000                                                                           | 
|    regA/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regA/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1190 18.3349  30.3889  48.7238           32      100      FA   K        | 
|    regA/Q_reg[10]/CK          DFF_X1        Rise  0.3060 0.0080 0.1190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3060 0.3060 | 
| library hold check                       |  0.0200 0.3260 | 
| data required time                       |  0.3260        | 
|                                          |                | 
| data arrival time                        |  0.4350        | 
| data required time                       | -0.3260        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1090        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[12]/D 
  
 Path Start Point : inputB[12] 
 Path End Point   : regB/Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[12]                      Rise  0.2000 0.0000 0.7070 5.81324  0.699202 6.51244           1       100      c             | 
|    CLOCK_slh__c101/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    CLOCK_slh__c101/Z     CLKBUF_X1 Rise  0.3160 0.1160 0.0360 1.82205  0.894119 2.71616           1       100                    | 
|    regB/D[12]                      Rise  0.3160 0.0000                                                                           | 
|    regB/i_0_14/A2        AND2_X1   Rise  0.3160 0.0000 0.0360          0.97463                                                   | 
|    regB/i_0_14/ZN        AND2_X1   Rise  0.3520 0.0360 0.0070 0.302957 0.699202 1.00216           1       100                    | 
|    regB/CLOCK_slh__c77/A CLKBUF_X1 Rise  0.3520 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c77/Z CLKBUF_X1 Rise  0.3780 0.0260 0.0070 0.29744  0.699202 0.996642          1       100                    | 
|    regB/CLOCK_slh__c78/A CLKBUF_X1 Rise  0.3780 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c78/Z CLKBUF_X1 Rise  0.4040 0.0260 0.0070 0.3867   0.699202 1.0859            1       100                    | 
|    regB/CLOCK_slh__c79/A CLKBUF_X1 Rise  0.4040 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c79/Z CLKBUF_X1 Rise  0.4330 0.0290 0.0080 0.814266 1.06234  1.87661           1       100                    | 
|    regB/Q_reg[12]/D      DFF_X1    Rise  0.4330 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[12]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1500 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1150 17.518   30.3889  47.9069           32      100      FA   K        | 
|    regB/Q_reg[12]/CK          DFF_X1        Rise  0.3020 0.0040 0.1150          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3020 0.3020 | 
| library hold check                       |  0.0200 0.3220 | 
| data required time                       |  0.3220        | 
|                                          |                | 
| data arrival time                        |  0.4330        | 
| data required time                       | -0.3220        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1110        | 
-------------------------------------------------------------


 Timing Path to regA/Q_reg[1]/D 
  
 Path Start Point : inputA[1] 
 Path End Point   : regA/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[1]                       Rise  0.2000 0.0000 0.7070 2.34829  0.699202 3.04749           1       100      c             | 
|    CLOCK_slh__c63/A      CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    CLOCK_slh__c63/Z      CLKBUF_X1 Rise  0.3240 0.1240 0.0400 2.93179  0.894119 3.82591           1       100                    | 
|    regA/D[1]                       Rise  0.3240 0.0000                                                                           | 
|    regA/i_0_3/A2         AND2_X1   Rise  0.3240 0.0000 0.0400          0.97463                                                   | 
|    regA/i_0_3/ZN         AND2_X1   Rise  0.3610 0.0370 0.0070 0.272365 0.699202 0.971567          1       100                    | 
|    regA/CLOCK_slh__c79/A CLKBUF_X1 Rise  0.3610 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c79/Z CLKBUF_X1 Rise  0.3860 0.0250 0.0060 0.168456 0.699202 0.867658          1       100                    | 
|    regA/CLOCK_slh__c80/A CLKBUF_X1 Rise  0.3860 0.0000 0.0060          0.77983                                                   | 
|    regA/CLOCK_slh__c80/Z CLKBUF_X1 Rise  0.4110 0.0250 0.0070 0.242895 0.699202 0.942097          1       100                    | 
|    regA/CLOCK_slh__c81/A CLKBUF_X1 Rise  0.4110 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c81/Z CLKBUF_X1 Rise  0.4410 0.0300 0.0100 1.40568  1.06234  2.46802           1       100                    | 
|    regA/Q_reg[1]/D       DFF_X1    Rise  0.4410 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/Q_reg[1]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regA/clk_CTS_0_PP_10                     Rise  0.1500 0.0000                                                                           | 
|    regA/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regA/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1190 18.3349  30.3889  48.7238           32      100      FA   K        | 
|    regA/Q_reg[1]/CK           DFF_X1        Rise  0.3060 0.0080 0.1190          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3060 0.3060 | 
| library hold check                       |  0.0210 0.3270 | 
| data required time                       |  0.3270        | 
|                                          |                | 
| data arrival time                        |  0.4410        | 
| data required time                       | -0.3270        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1140        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[45]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000  0.0000 0.7070             5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000  0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480  0.1480 0.0470             15.5518  12.4766  28.0285           5       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_11                  Rise  0.1480  0.0000                                                                                       | 
|    radixNoamanMult/CTS_L2_c_tid0_66/A     CLKBUF_X2 Rise  0.1490  0.0010 0.0470                      1.40591                                     F             | 
|    radixNoamanMult/CTS_L2_c_tid0_66/Z     CLKBUF_X2 Rise  0.2420  0.0930 0.0740             24.637   30.8318  55.4688           36      100      F    K        | 
| Data Path:                                                                                                                                                     | 
|    radixNoamanMult/finalResult_reg[45]/CK DFF_X1    Rise  0.2530  0.0110 0.0740                      0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[45]/Q  DFF_X1    Rise  0.3570  0.1040 0.0100             0.622371 1.76903  2.39141           1       100      F             | 
|    radixNoamanMult/i_91/A                 TBUF_X1   Rise  0.3570  0.0000 0.0100                      1.87937                                                   | 
|    radixNoamanMult/i_91/Z                 TBUF_X1   Rise  0.3860  0.0290 0.0000             0.780174 2.84117  3.62135           2       100                    | 
|    radixNoamanMult/finalResult[45]                  Rise  0.3860  0.0000                                                                                       | 
|    out/D[45]                                        Rise  0.3860  0.0000                                                                                       | 
|    out/i_0_47/A2                          AND2_X1   Rise  0.3860  0.0000 0.0000                      0.97463                                                   | 
|    out/i_0_47/ZN                          AND2_X1   Rise  0.4240  0.0380 0.0160             4.15167  1.06234  5.21401           1       100                    | 
|    out/Q_reg[45]/D                        DFF_X1    Rise  0.4230 -0.0010 0.0160    -0.0010           1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[45]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[45]/CK           DFF_X1        Rise  0.2870 0.0070 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2870 0.2870 | 
| library hold check                       |  0.0230 0.3100 | 
| data required time                       |  0.3100        | 
|                                          |                | 
| data arrival time                        |  0.4230        | 
| data required time                       | -0.3100        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1150        | 
-------------------------------------------------------------


 Timing Path to radixNoamanMult/resetReg_reg/D 
  
 Path Start Point : radixNoamanMult/resetReg_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : radixNoamanMult/resetReg_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                   Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A                  CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z                  CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    CTS_L2_c_tid0_32/A                          CLKBUF_X1 Rise  0.1480 0.0000 0.0470          0.77983                                     F             | 
|    CTS_L2_c_tid0_32/Z                          CLKBUF_X1 Rise  0.1980 0.0500 0.0150 1.66082  2.90576  4.56658           2       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_10                       Rise  0.1980 0.0000                                                                           | 
|    radixNoamanMult/CTS_L3_c_tid0_65/A          CLKBUF_X2 Rise  0.1980 0.0000 0.0150          1.40591                                     F             | 
|    radixNoamanMult/CTS_L3_c_tid0_65/Z          CLKBUF_X2 Rise  0.2840 0.0860 0.0670 27.0088  25.6932  52.702            30      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    radixNoamanMult/resetReg_reg/CK             DFF_X1    Rise  0.2930 0.0090 0.0670          0.949653                                    F             | 
|    radixNoamanMult/resetReg_reg/Q              DFF_X1    Rise  0.3980 0.1050 0.0110 0.805801 2.36687  3.17267           2       100      F             | 
|    radixNoamanMult/resetReg_reg_enable_mux_0/A MUX2_X1   Rise  0.3980 0.0000 0.0110          0.94642                                                   | 
|    radixNoamanMult/resetReg_reg_enable_mux_0/Z MUX2_X1   Rise  0.4340 0.0360 0.0080 0.312452 1.06234  1.37479           1       100                    | 
|    radixNoamanMult/resetReg_reg/D              DFF_X1    Rise  0.4340 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to radixNoamanMult/resetReg_reg/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A         CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z         CLKBUF_X2 Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    CTS_L2_c_tid0_32/A                 CLKBUF_X1 Rise  0.1500 0.0000 0.0470          0.77983                                     F             | 
|    CTS_L2_c_tid0_32/Z                 CLKBUF_X1 Rise  0.2010 0.0510 0.0150 1.66082  3.21811  4.87894           2       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_10              Rise  0.2010 0.0000                                                                           | 
|    radixNoamanMult/CTS_L3_c_tid0_65/A CLKBUF_X2 Rise  0.2010 0.0000 0.0150          1.40591                                     F             | 
|    radixNoamanMult/CTS_L3_c_tid0_65/Z CLKBUF_X2 Rise  0.2900 0.0890 0.0710 27.0088  28.4896  55.4984           30      100      F    K        | 
|    radixNoamanMult/resetReg_reg/CK    DFF_X1    Rise  0.2990 0.0090 0.0700          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2990 0.2990 | 
| library hold check                       |  0.0190 0.3180 | 
| data required time                       |  0.3180        | 
|                                          |                | 
| data arrival time                        |  0.4340        | 
| data required time                       | -0.3180        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.1190        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[26]/D 
  
 Path Start Point : inputB[26] 
 Path End Point   : regB/Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[26]                      Rise  0.2000 0.0000 0.7070 1.45956  0.699202 2.15876           1       100      c             | 
|    CLOCK_slh__c79/A      CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    CLOCK_slh__c79/Z      CLKBUF_X1 Rise  0.3260 0.1260 0.0400 3.21535  0.894119 4.10946           1       100                    | 
|    regB/D[26]                      Rise  0.3260 0.0000                                                                           | 
|    regB/i_0_28/A2        AND2_X1   Rise  0.3260 0.0000 0.0400          0.97463                                                   | 
|    regB/i_0_28/ZN        AND2_X1   Rise  0.3630 0.0370 0.0080 0.309572 0.699202 1.00877           1       100                    | 
|    regB/CLOCK_slh__c23/A CLKBUF_X1 Rise  0.3630 0.0000 0.0080          0.77983                                                   | 
|    regB/CLOCK_slh__c23/Z CLKBUF_X1 Rise  0.3890 0.0260 0.0070 0.318187 0.699202 1.01739           1       100                    | 
|    regB/CLOCK_slh__c24/A CLKBUF_X1 Rise  0.3890 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c24/Z CLKBUF_X1 Rise  0.4140 0.0250 0.0060 0.141284 0.699202 0.840486          1       100                    | 
|    regB/CLOCK_slh__c25/A CLKBUF_X1 Rise  0.4140 0.0000 0.0060          0.77983                                                   | 
|    regB/CLOCK_slh__c25/Z CLKBUF_X1 Rise  0.4410 0.0270 0.0070 0.354778 1.06234  1.41712           1       100                    | 
|    regB/Q_reg[26]/D      DFF_X1    Rise  0.4410 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[26]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1500 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1150 17.518   30.3889  47.9069           32      100      FA   K        | 
|    regB/Q_reg[26]/CK          DFF_X1        Rise  0.3020 0.0040 0.1150          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3020 0.3020 | 
| library hold check                       |  0.0200 0.3220 | 
| data required time                       |  0.3220        | 
|                                          |                | 
| data arrival time                        |  0.4410        | 
| data required time                       | -0.3220        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1190        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[25]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    CTS_L2_c_tid0_32/A                     CLKBUF_X1 Rise  0.1480 0.0000 0.0470          0.77983                                     F             | 
|    CTS_L2_c_tid0_32/Z                     CLKBUF_X1 Rise  0.1980 0.0500 0.0150 1.66082  2.90576  4.56658           2       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_10                  Rise  0.1980 0.0000                                                                           | 
|    radixNoamanMult/CTS_L3_c_tid0_65/A     CLKBUF_X2 Rise  0.1980 0.0000 0.0150          1.40591                                     F             | 
|    radixNoamanMult/CTS_L3_c_tid0_65/Z     CLKBUF_X2 Rise  0.2840 0.0860 0.0670 27.0088  25.6932  52.702            30      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[25]/CK DFF_X1    Rise  0.2870 0.0030 0.0670          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[25]/Q  DFF_X1    Rise  0.3900 0.1030 0.0090 0.432121 1.76903  2.20116           1       100      F             | 
|    radixNoamanMult/i_51/A                 TBUF_X1   Rise  0.3900 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_51/Z                 TBUF_X1   Rise  0.4190 0.0290 0.0000 0.725091 2.84117  3.56626           2       100                    | 
|    radixNoamanMult/finalResult[25]                  Rise  0.4190 0.0000                                                                           | 
|    out/D[25]                                        Rise  0.4190 0.0000                                                                           | 
|    out/i_0_27/A2                          AND2_X1   Rise  0.4190 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_27/ZN                          AND2_X1   Rise  0.4460 0.0270 0.0080 0.187596 1.06234  1.24994           1       100                    | 
|    out/Q_reg[25]/D                        DFF_X1    Rise  0.4460 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[25]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[25]/CK           DFF_X1        Rise  0.3060 0.0260 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3060 0.3060 | 
| library hold check                       |  0.0200 0.3260 | 
| data required time                       |  0.3260        | 
|                                          |                | 
| data arrival time                        |  0.4460        | 
| data required time                       | -0.3260        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1220        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[26]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    CTS_L2_c_tid0_32/A                     CLKBUF_X1 Rise  0.1480 0.0000 0.0470          0.77983                                     F             | 
|    CTS_L2_c_tid0_32/Z                     CLKBUF_X1 Rise  0.1980 0.0500 0.0150 1.66082  2.90576  4.56658           2       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_10                  Rise  0.1980 0.0000                                                                           | 
|    radixNoamanMult/CTS_L3_c_tid0_65/A     CLKBUF_X2 Rise  0.1980 0.0000 0.0150          1.40591                                     F             | 
|    radixNoamanMult/CTS_L3_c_tid0_65/Z     CLKBUF_X2 Rise  0.2840 0.0860 0.0670 27.0088  25.6932  52.702            30      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[26]/CK DFF_X1    Rise  0.2860 0.0020 0.0670          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[26]/Q  DFF_X1    Rise  0.3890 0.1030 0.0100 0.510637 1.76903  2.27967           1       100      F             | 
|    radixNoamanMult/i_53/A                 TBUF_X1   Rise  0.3890 0.0000 0.0100          1.87937                                                   | 
|    radixNoamanMult/i_53/Z                 TBUF_X1   Rise  0.4190 0.0300 0.0000 0.896188 2.84117  3.73736           2       100                    | 
|    radixNoamanMult/finalResult[26]                  Rise  0.4190 0.0000                                                                           | 
|    out/D[26]                                        Rise  0.4190 0.0000                                                                           | 
|    out/i_0_28/A2                          AND2_X1   Rise  0.4190 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_28/ZN                          AND2_X1   Rise  0.4460 0.0270 0.0080 0.235171 1.06234  1.29751           1       100                    | 
|    out/Q_reg[26]/D                        DFF_X1    Rise  0.4460 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[26]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[26]/CK           DFF_X1        Rise  0.3060 0.0260 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3060 0.3060 | 
| library hold check                       |  0.0200 0.3260 | 
| data required time                       |  0.3260        | 
|                                          |                | 
| data arrival time                        |  0.4460        | 
| data required time                       | -0.3260        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1220        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[31]/D 
  
 Path Start Point : inputB[31] 
 Path End Point   : regB/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[31]                      Rise  0.2000 0.0000 0.7070 20.7165  0.699202 21.4157           1       100      c             | 
|    CLOCK_slh__c81/A      CLKBUF_X1 Rise  0.2040 0.0040 0.7070          0.77983                                                   | 
|    CLOCK_slh__c81/Z      CLKBUF_X1 Rise  0.3300 0.1260 0.0400 3.33733  0.894119 4.23145           1       100                    | 
|    regB/D[31]                      Rise  0.3300 0.0000                                                                           | 
|    regB/i_0_33/A2        AND2_X1   Rise  0.3300 0.0000 0.0400          0.97463                                                   | 
|    regB/i_0_33/ZN        AND2_X1   Rise  0.3660 0.0360 0.0070 0.152069 0.699202 0.851271          1       100                    | 
|    regB/CLOCK_slh__c35/A CLKBUF_X1 Rise  0.3660 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c35/Z CLKBUF_X1 Rise  0.3910 0.0250 0.0060 0.178332 0.699202 0.877534          1       100                    | 
|    regB/CLOCK_slh__c36/A CLKBUF_X1 Rise  0.3910 0.0000 0.0060          0.77983                                                   | 
|    regB/CLOCK_slh__c36/Z CLKBUF_X1 Rise  0.4170 0.0260 0.0070 0.61584  0.699202 1.31504           1       100                    | 
|    regB/CLOCK_slh__c37/A CLKBUF_X1 Rise  0.4170 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c37/Z CLKBUF_X1 Rise  0.4460 0.0290 0.0080 0.856156 1.06234  1.9185            1       100                    | 
|    regB/Q_reg[31]/D      DFF_X1    Rise  0.4460 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[31]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1500 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1150 17.518   30.3889  47.9069           32      100      FA   K        | 
|    regB/Q_reg[31]/CK          DFF_X1        Rise  0.3030 0.0050 0.1150          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3030 0.3030 | 
| library hold check                       |  0.0200 0.3230 | 
| data required time                       |  0.3230        | 
|                                          |                | 
| data arrival time                        |  0.4460        | 
| data required time                       | -0.3230        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1230        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[18]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    CTS_L2_c_tid0_32/A                     CLKBUF_X1 Rise  0.1480 0.0000 0.0470          0.77983                                     F             | 
|    CTS_L2_c_tid0_32/Z                     CLKBUF_X1 Rise  0.1980 0.0500 0.0150 1.66082  2.90576  4.56658           2       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_10                  Rise  0.1980 0.0000                                                                           | 
|    radixNoamanMult/CTS_L3_c_tid0_65/A     CLKBUF_X2 Rise  0.1980 0.0000 0.0150          1.40591                                     F             | 
|    radixNoamanMult/CTS_L3_c_tid0_65/Z     CLKBUF_X2 Rise  0.2840 0.0860 0.0670 27.0088  25.6932  52.702            30      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[18]/CK DFF_X1    Rise  0.2880 0.0040 0.0670          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[18]/Q  DFF_X1    Rise  0.3910 0.1030 0.0090 0.305416 1.76903  2.07445           1       100      F             | 
|    radixNoamanMult/i_37/A                 TBUF_X1   Rise  0.3910 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_37/Z                 TBUF_X1   Rise  0.4200 0.0290 0.0000 0.82646  2.84117  3.66763           2       100                    | 
|    radixNoamanMult/finalResult[18]                  Rise  0.4200 0.0000                                                                           | 
|    out/D[18]                                        Rise  0.4200 0.0000                                                                           | 
|    out/i_0_20/A2                          AND2_X1   Rise  0.4200 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_20/ZN                          AND2_X1   Rise  0.4470 0.0270 0.0080 0.324126 1.06234  1.38647           1       100                    | 
|    out/Q_reg[18]/D                        DFF_X1    Rise  0.4470 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[18]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[18]/CK           DFF_X1        Rise  0.3060 0.0260 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3060 0.3060 | 
| library hold check                       |  0.0200 0.3260 | 
| data required time                       |  0.3260        | 
|                                          |                | 
| data arrival time                        |  0.4470        | 
| data required time                       | -0.3260        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1230        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[21]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    CTS_L2_c_tid0_32/A                     CLKBUF_X1 Rise  0.1480 0.0000 0.0470          0.77983                                     F             | 
|    CTS_L2_c_tid0_32/Z                     CLKBUF_X1 Rise  0.1980 0.0500 0.0150 1.66082  2.90576  4.56658           2       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_10                  Rise  0.1980 0.0000                                                                           | 
|    radixNoamanMult/CTS_L3_c_tid0_65/A     CLKBUF_X2 Rise  0.1980 0.0000 0.0150          1.40591                                     F             | 
|    radixNoamanMult/CTS_L3_c_tid0_65/Z     CLKBUF_X2 Rise  0.2840 0.0860 0.0670 27.0088  25.6932  52.702            30      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[21]/CK DFF_X1    Rise  0.2880 0.0040 0.0670          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[21]/Q  DFF_X1    Rise  0.3910 0.1030 0.0090 0.369687 1.76903  2.13872           1       100      F             | 
|    radixNoamanMult/i_43/A                 TBUF_X1   Rise  0.3910 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_43/Z                 TBUF_X1   Rise  0.4200 0.0290 0.0000 0.820009 2.84117  3.66118           2       100                    | 
|    radixNoamanMult/finalResult[21]                  Rise  0.4200 0.0000                                                                           | 
|    out/D[21]                                        Rise  0.4200 0.0000                                                                           | 
|    out/i_0_23/A2                          AND2_X1   Rise  0.4200 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_23/ZN                          AND2_X1   Rise  0.4470 0.0270 0.0080 0.23798  1.06234  1.30032           1       100                    | 
|    out/Q_reg[21]/D                        DFF_X1    Rise  0.4470 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[21]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[21]/CK           DFF_X1        Rise  0.3060 0.0260 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3060 0.3060 | 
| library hold check                       |  0.0200 0.3260 | 
| data required time                       |  0.3260        | 
|                                          |                | 
| data arrival time                        |  0.4470        | 
| data required time                       | -0.3260        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1230        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[22]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    CTS_L2_c_tid0_32/A                     CLKBUF_X1 Rise  0.1480 0.0000 0.0470          0.77983                                     F             | 
|    CTS_L2_c_tid0_32/Z                     CLKBUF_X1 Rise  0.1980 0.0500 0.0150 1.66082  2.90576  4.56658           2       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_10                  Rise  0.1980 0.0000                                                                           | 
|    radixNoamanMult/CTS_L3_c_tid0_65/A     CLKBUF_X2 Rise  0.1980 0.0000 0.0150          1.40591                                     F             | 
|    radixNoamanMult/CTS_L3_c_tid0_65/Z     CLKBUF_X2 Rise  0.2840 0.0860 0.0670 27.0088  25.6932  52.702            30      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[22]/CK DFF_X1    Rise  0.2880 0.0040 0.0670          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[22]/Q  DFF_X1    Rise  0.3910 0.1030 0.0090 0.383794 1.76903  2.15283           1       100      F             | 
|    radixNoamanMult/i_45/A                 TBUF_X1   Rise  0.3910 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_45/Z                 TBUF_X1   Rise  0.4200 0.0290 0.0000 0.651827 2.84117  3.493             2       100                    | 
|    radixNoamanMult/finalResult[22]                  Rise  0.4200 0.0000                                                                           | 
|    out/D[22]                                        Rise  0.4200 0.0000                                                                           | 
|    out/i_0_24/A2                          AND2_X1   Rise  0.4200 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_24/ZN                          AND2_X1   Rise  0.4480 0.0280 0.0090 0.658533 1.06234  1.72088           1       100                    | 
|    out/Q_reg[22]/D                        DFF_X1    Rise  0.4480 0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[22]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[22]/CK           DFF_X1        Rise  0.3060 0.0260 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3060 0.3060 | 
| library hold check                       |  0.0200 0.3260 | 
| data required time                       |  0.3260        | 
|                                          |                | 
| data arrival time                        |  0.4480        | 
| data required time                       | -0.3260        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1240        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[24]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    CTS_L2_c_tid0_32/A                     CLKBUF_X1 Rise  0.1480 0.0000 0.0470          0.77983                                     F             | 
|    CTS_L2_c_tid0_32/Z                     CLKBUF_X1 Rise  0.1980 0.0500 0.0150 1.66082  2.90576  4.56658           2       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_10                  Rise  0.1980 0.0000                                                                           | 
|    radixNoamanMult/CTS_L3_c_tid0_65/A     CLKBUF_X2 Rise  0.1980 0.0000 0.0150          1.40591                                     F             | 
|    radixNoamanMult/CTS_L3_c_tid0_65/Z     CLKBUF_X2 Rise  0.2840 0.0860 0.0670 27.0088  25.6932  52.702            30      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[24]/CK DFF_X1    Rise  0.2880 0.0040 0.0670          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[24]/Q  DFF_X1    Rise  0.3910 0.1030 0.0100 0.516054 1.76903  2.28509           1       100      F             | 
|    radixNoamanMult/i_49/A                 TBUF_X1   Rise  0.3910 0.0000 0.0100          1.87937                                                   | 
|    radixNoamanMult/i_49/Z                 TBUF_X1   Rise  0.4210 0.0300 0.0000 1.05456  2.84117  3.89573           2       100                    | 
|    radixNoamanMult/finalResult[24]                  Rise  0.4210 0.0000                                                                           | 
|    out/D[24]                                        Rise  0.4210 0.0000                                                                           | 
|    out/i_0_26/A2                          AND2_X1   Rise  0.4210 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_26/ZN                          AND2_X1   Rise  0.4480 0.0270 0.0080 0.236668 1.06234  1.29901           1       100                    | 
|    out/Q_reg[24]/D                        DFF_X1    Rise  0.4480 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[24]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[24]/CK           DFF_X1        Rise  0.3060 0.0260 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3060 0.3060 | 
| library hold check                       |  0.0200 0.3260 | 
| data required time                       |  0.3260        | 
|                                          |                | 
| data arrival time                        |  0.4480        | 
| data required time                       | -0.3260        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1240        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[28]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    CTS_L2_c_tid0_32/A                     CLKBUF_X1 Rise  0.1480 0.0000 0.0470          0.77983                                     F             | 
|    CTS_L2_c_tid0_32/Z                     CLKBUF_X1 Rise  0.1980 0.0500 0.0150 1.66082  2.90576  4.56658           2       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_10                  Rise  0.1980 0.0000                                                                           | 
|    radixNoamanMult/CTS_L3_c_tid0_65/A     CLKBUF_X2 Rise  0.1980 0.0000 0.0150          1.40591                                     F             | 
|    radixNoamanMult/CTS_L3_c_tid0_65/Z     CLKBUF_X2 Rise  0.2840 0.0860 0.0670 27.0088  25.6932  52.702            30      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[28]/CK DFF_X1    Rise  0.2880 0.0040 0.0670          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[28]/Q  DFF_X1    Rise  0.3910 0.1030 0.0100 0.43879  1.76903  2.20783           1       100      F             | 
|    radixNoamanMult/i_57/A                 TBUF_X1   Rise  0.3910 0.0000 0.0100          1.87937                                                   | 
|    radixNoamanMult/i_57/Z                 TBUF_X1   Rise  0.4210 0.0300 0.0000 1.08499  2.84117  3.92617           2       100                    | 
|    radixNoamanMult/finalResult[28]                  Rise  0.4210 0.0000                                                                           | 
|    out/D[28]                                        Rise  0.4210 0.0000                                                                           | 
|    out/i_0_30/A2                          AND2_X1   Rise  0.4210 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_30/ZN                          AND2_X1   Rise  0.4480 0.0270 0.0080 0.359908 1.06234  1.42225           1       100                    | 
|    out/Q_reg[28]/D                        DFF_X1    Rise  0.4480 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[28]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[28]/CK           DFF_X1        Rise  0.3060 0.0260 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3060 0.3060 | 
| library hold check                       |  0.0200 0.3260 | 
| data required time                       |  0.3260        | 
|                                          |                | 
| data arrival time                        |  0.4480        | 
| data required time                       | -0.3260        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1240        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[29]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    CTS_L2_c_tid0_32/A                     CLKBUF_X1 Rise  0.1480 0.0000 0.0470          0.77983                                     F             | 
|    CTS_L2_c_tid0_32/Z                     CLKBUF_X1 Rise  0.1980 0.0500 0.0150 1.66082  2.90576  4.56658           2       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_10                  Rise  0.1980 0.0000                                                                           | 
|    radixNoamanMult/CTS_L3_c_tid0_65/A     CLKBUF_X2 Rise  0.1980 0.0000 0.0150          1.40591                                     F             | 
|    radixNoamanMult/CTS_L3_c_tid0_65/Z     CLKBUF_X2 Rise  0.2840 0.0860 0.0670 27.0088  25.6932  52.702            30      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[29]/CK DFF_X1    Rise  0.2890 0.0050 0.0670          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[29]/Q  DFF_X1    Rise  0.3920 0.1030 0.0100 0.477031 1.76903  2.24607           1       100      F             | 
|    radixNoamanMult/i_59/A                 TBUF_X1   Rise  0.3920 0.0000 0.0100          1.87937                                                   | 
|    radixNoamanMult/i_59/Z                 TBUF_X1   Rise  0.4220 0.0300 0.0000 1.10029  2.84117  3.94147           2       100                    | 
|    radixNoamanMult/finalResult[29]                  Rise  0.4220 0.0000                                                                           | 
|    out/D[29]                                        Rise  0.4220 0.0000                                                                           | 
|    out/i_0_31/A2                          AND2_X1   Rise  0.4220 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_31/ZN                          AND2_X1   Rise  0.4490 0.0270 0.0080 0.263858 1.06234  1.3262            1       100                    | 
|    out/Q_reg[29]/D                        DFF_X1    Rise  0.4490 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[29]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[29]/CK           DFF_X1        Rise  0.3060 0.0260 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3060 0.3060 | 
| library hold check                       |  0.0200 0.3260 | 
| data required time                       |  0.3260        | 
|                                          |                | 
| data arrival time                        |  0.4490        | 
| data required time                       | -0.3260        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1250        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[20]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    CTS_L2_c_tid0_32/A                     CLKBUF_X1 Rise  0.1480 0.0000 0.0470          0.77983                                     F             | 
|    CTS_L2_c_tid0_32/Z                     CLKBUF_X1 Rise  0.1980 0.0500 0.0150 1.66082  2.90576  4.56658           2       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_10                  Rise  0.1980 0.0000                                                                           | 
|    radixNoamanMult/CTS_L3_c_tid0_65/A     CLKBUF_X2 Rise  0.1980 0.0000 0.0150          1.40591                                     F             | 
|    radixNoamanMult/CTS_L3_c_tid0_65/Z     CLKBUF_X2 Rise  0.2840 0.0860 0.0670 27.0088  25.6932  52.702            30      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[20]/CK DFF_X1    Rise  0.2880 0.0040 0.0670          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[20]/Q  DFF_X1    Rise  0.3910 0.1030 0.0090 0.322683 1.76903  2.09172           1       100      F             | 
|    radixNoamanMult/i_41/A                 TBUF_X1   Rise  0.3910 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_41/Z                 TBUF_X1   Rise  0.4220 0.0310 0.0000 1.3146   2.84117  4.15577           2       100                    | 
|    radixNoamanMult/finalResult[20]                  Rise  0.4220 0.0000                                                                           | 
|    out/D[20]                                        Rise  0.4220 0.0000                                                                           | 
|    out/i_0_22/A2                          AND2_X1   Rise  0.4220 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_22/ZN                          AND2_X1   Rise  0.4490 0.0270 0.0080 0.350088 1.06234  1.41243           1       100                    | 
|    out/Q_reg[20]/D                        DFF_X1    Rise  0.4490 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[20]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[20]/CK           DFF_X1        Rise  0.3060 0.0260 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3060 0.3060 | 
| library hold check                       |  0.0200 0.3260 | 
| data required time                       |  0.3260        | 
|                                          |                | 
| data arrival time                        |  0.4490        | 
| data required time                       | -0.3260        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1250        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[27]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    CTS_L2_c_tid0_32/A                     CLKBUF_X1 Rise  0.1480 0.0000 0.0470          0.77983                                     F             | 
|    CTS_L2_c_tid0_32/Z                     CLKBUF_X1 Rise  0.1980 0.0500 0.0150 1.66082  2.90576  4.56658           2       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_10                  Rise  0.1980 0.0000                                                                           | 
|    radixNoamanMult/CTS_L3_c_tid0_65/A     CLKBUF_X2 Rise  0.1980 0.0000 0.0150          1.40591                                     F             | 
|    radixNoamanMult/CTS_L3_c_tid0_65/Z     CLKBUF_X2 Rise  0.2840 0.0860 0.0670 27.0088  25.6932  52.702            30      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[27]/CK DFF_X1    Rise  0.2880 0.0040 0.0670          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[27]/Q  DFF_X1    Rise  0.3910 0.1030 0.0100 0.4349   1.76903  2.20394           1       100      F             | 
|    radixNoamanMult/i_55/A                 TBUF_X1   Rise  0.3910 0.0000 0.0100          1.87937                                                   | 
|    radixNoamanMult/i_55/Z                 TBUF_X1   Rise  0.4220 0.0310 0.0000 1.2352   2.84117  4.07637           2       100                    | 
|    radixNoamanMult/finalResult[27]                  Rise  0.4220 0.0000                                                                           | 
|    out/D[27]                                        Rise  0.4220 0.0000                                                                           | 
|    out/i_0_29/A2                          AND2_X1   Rise  0.4220 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_29/ZN                          AND2_X1   Rise  0.4490 0.0270 0.0080 0.257868 1.06234  1.32021           1       100                    | 
|    out/Q_reg[27]/D                        DFF_X1    Rise  0.4490 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[27]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[27]/CK           DFF_X1        Rise  0.3060 0.0260 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3060 0.3060 | 
| library hold check                       |  0.0200 0.3260 | 
| data required time                       |  0.3260        | 
|                                          |                | 
| data arrival time                        |  0.4490        | 
| data required time                       | -0.3260        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1250        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[30]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    CTS_L2_c_tid0_32/A                     CLKBUF_X1 Rise  0.1480 0.0000 0.0470          0.77983                                     F             | 
|    CTS_L2_c_tid0_32/Z                     CLKBUF_X1 Rise  0.1980 0.0500 0.0150 1.66082  2.90576  4.56658           2       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_10                  Rise  0.1980 0.0000                                                                           | 
|    radixNoamanMult/CTS_L3_c_tid0_65/A     CLKBUF_X2 Rise  0.1980 0.0000 0.0150          1.40591                                     F             | 
|    radixNoamanMult/CTS_L3_c_tid0_65/Z     CLKBUF_X2 Rise  0.2840 0.0860 0.0670 27.0088  25.6932  52.702            30      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[30]/CK DFF_X1    Rise  0.2880 0.0040 0.0670          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[30]/Q  DFF_X1    Rise  0.3910 0.1030 0.0090 0.325724 1.76903  2.09476           1       100      F             | 
|    radixNoamanMult/i_61/A                 TBUF_X1   Rise  0.3910 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_61/Z                 TBUF_X1   Rise  0.4210 0.0300 0.0000 1.19094  2.84117  4.03211           2       100                    | 
|    radixNoamanMult/finalResult[30]                  Rise  0.4210 0.0000                                                                           | 
|    out/D[30]                                        Rise  0.4210 0.0000                                                                           | 
|    out/i_0_32/A2                          AND2_X1   Rise  0.4210 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_32/ZN                          AND2_X1   Rise  0.4490 0.0280 0.0080 0.556722 1.06234  1.61906           1       100                    | 
|    out/Q_reg[30]/D                        DFF_X1    Rise  0.4490 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[30]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[30]/CK           DFF_X1        Rise  0.3060 0.0260 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3060 0.3060 | 
| library hold check                       |  0.0200 0.3260 | 
| data required time                       |  0.3260        | 
|                                          |                | 
| data arrival time                        |  0.4490        | 
| data required time                       | -0.3260        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1250        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[23]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    CTS_L2_c_tid0_32/A                     CLKBUF_X1 Rise  0.1480 0.0000 0.0470          0.77983                                     F             | 
|    CTS_L2_c_tid0_32/Z                     CLKBUF_X1 Rise  0.1980 0.0500 0.0150 1.66082  2.90576  4.56658           2       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_10                  Rise  0.1980 0.0000                                                                           | 
|    radixNoamanMult/CTS_L3_c_tid0_65/A     CLKBUF_X2 Rise  0.1980 0.0000 0.0150          1.40591                                     F             | 
|    radixNoamanMult/CTS_L3_c_tid0_65/Z     CLKBUF_X2 Rise  0.2840 0.0860 0.0670 27.0088  25.6932  52.702            30      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[23]/CK DFF_X1    Rise  0.2870 0.0030 0.0670          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[23]/Q  DFF_X1    Rise  0.3900 0.1030 0.0090 0.388075 1.76903  2.15711           1       100      F             | 
|    radixNoamanMult/i_47/A                 TBUF_X1   Rise  0.3900 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_47/Z                 TBUF_X1   Rise  0.4210 0.0310 0.0000 1.51811  2.84117  4.35928           2       100                    | 
|    radixNoamanMult/finalResult[23]                  Rise  0.4210 0.0000                                                                           | 
|    out/D[23]                                        Rise  0.4210 0.0000                                                                           | 
|    out/i_0_25/A2                          AND2_X1   Rise  0.4210 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_25/ZN                          AND2_X1   Rise  0.4490 0.0280 0.0080 0.460961 1.06234  1.5233            1       100                    | 
|    out/Q_reg[23]/D                        DFF_X1    Rise  0.4490 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[23]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[23]/CK           DFF_X1        Rise  0.3060 0.0260 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3060 0.3060 | 
| library hold check                       |  0.0200 0.3260 | 
| data required time                       |  0.3260        | 
|                                          |                | 
| data arrival time                        |  0.4490        | 
| data required time                       | -0.3260        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1250        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[61]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    CTS_L2_c_tid0_32/A                     CLKBUF_X1 Rise  0.1480 0.0000 0.0470          0.77983                                     F             | 
|    CTS_L2_c_tid0_32/Z                     CLKBUF_X1 Rise  0.1980 0.0500 0.0150 1.66082  2.90576  4.56658           2       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_10                  Rise  0.1980 0.0000                                                                           | 
|    radixNoamanMult/CTS_L3_c_tid0_65/A     CLKBUF_X2 Rise  0.1980 0.0000 0.0150          1.40591                                     F             | 
|    radixNoamanMult/CTS_L3_c_tid0_65/Z     CLKBUF_X2 Rise  0.2840 0.0860 0.0670 27.0088  25.6932  52.702            30      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[61]/CK DFF_X1    Rise  0.2900 0.0060 0.0670          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[61]/Q  DFF_X1    Rise  0.3930 0.1030 0.0100 0.461435 1.76903  2.23047           1       100      F             | 
|    radixNoamanMult/i_123/A                TBUF_X1   Rise  0.3930 0.0000 0.0100          1.87937                                                   | 
|    radixNoamanMult/i_123/Z                TBUF_X1   Rise  0.4230 0.0300 0.0000 0.920944 2.84117  3.76212           2       100                    | 
|    radixNoamanMult/finalResult[61]                  Rise  0.4230 0.0000                                                                           | 
|    out/D[61]                                        Rise  0.4230 0.0000                                                                           | 
|    out/i_0_63/A2                          AND2_X1   Rise  0.4230 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_63/ZN                          AND2_X1   Rise  0.4500 0.0270 0.0080 0.353523 1.06234  1.41586           1       100                    | 
|    out/Q_reg[61]/D                        DFF_X1    Rise  0.4500 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[61]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[61]/CK           DFF_X1        Rise  0.3060 0.0260 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3060 0.3060 | 
| library hold check                       |  0.0200 0.3260 | 
| data required time                       |  0.3260        | 
|                                          |                | 
| data arrival time                        |  0.4500        | 
| data required time                       | -0.3260        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1260        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[63]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    CTS_L2_c_tid0_32/A                     CLKBUF_X1 Rise  0.1480 0.0000 0.0470          0.77983                                     F             | 
|    CTS_L2_c_tid0_32/Z                     CLKBUF_X1 Rise  0.1980 0.0500 0.0150 1.66082  2.90576  4.56658           2       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_10                  Rise  0.1980 0.0000                                                                           | 
|    radixNoamanMult/CTS_L3_c_tid0_65/A     CLKBUF_X2 Rise  0.1980 0.0000 0.0150          1.40591                                     F             | 
|    radixNoamanMult/CTS_L3_c_tid0_65/Z     CLKBUF_X2 Rise  0.2840 0.0860 0.0670 27.0088  25.6932  52.702            30      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[63]/CK DFF_X1    Rise  0.2900 0.0060 0.0670          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[63]/Q  DFF_X1    Rise  0.3930 0.1030 0.0090 0.310773 1.76903  2.07981           1       100      F             | 
|    radixNoamanMult/i_127/A                TBUF_X1   Rise  0.3930 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_127/Z                TBUF_X1   Rise  0.4230 0.0300 0.0000 1.04369  2.84117  3.88486           2       100                    | 
|    radixNoamanMult/finalResult[63]                  Rise  0.4230 0.0000                                                                           | 
|    out/D[63]                                        Rise  0.4230 0.0000                                                                           | 
|    out/i_0_65/A2                          AND2_X1   Rise  0.4230 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_65/ZN                          AND2_X1   Rise  0.4500 0.0270 0.0080 0.316208 1.06234  1.37855           1       100                    | 
|    out/Q_reg[63]/D                        DFF_X1    Rise  0.4500 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[63]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[63]/CK           DFF_X1        Rise  0.3060 0.0260 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3060 0.3060 | 
| library hold check                       |  0.0200 0.3260 | 
| data required time                       |  0.3260        | 
|                                          |                | 
| data arrival time                        |  0.4500        | 
| data required time                       | -0.3260        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1260        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[17]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    CTS_L2_c_tid0_32/A                     CLKBUF_X1 Rise  0.1480 0.0000 0.0470          0.77983                                     F             | 
|    CTS_L2_c_tid0_32/Z                     CLKBUF_X1 Rise  0.1980 0.0500 0.0150 1.66082  2.90576  4.56658           2       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_10                  Rise  0.1980 0.0000                                                                           | 
|    radixNoamanMult/CTS_L3_c_tid0_65/A     CLKBUF_X2 Rise  0.1980 0.0000 0.0150          1.40591                                     F             | 
|    radixNoamanMult/CTS_L3_c_tid0_65/Z     CLKBUF_X2 Rise  0.2840 0.0860 0.0670 27.0088  25.6932  52.702            30      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[17]/CK DFF_X1    Rise  0.2880 0.0040 0.0670          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[17]/Q  DFF_X1    Rise  0.3910 0.1030 0.0100 0.452345 1.76903  2.22138           1       100      F             | 
|    radixNoamanMult/i_35/A                 TBUF_X1   Rise  0.3910 0.0000 0.0100          1.87937                                                   | 
|    radixNoamanMult/i_35/Z                 TBUF_X1   Rise  0.4210 0.0300 0.0000 1.02101  2.84117  3.86219           2       100                    | 
|    radixNoamanMult/finalResult[17]                  Rise  0.4210 0.0000                                                                           | 
|    out/D[17]                                        Rise  0.4210 0.0000                                                                           | 
|    out/i_0_19/A2                          AND2_X1   Rise  0.4210 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_19/ZN                          AND2_X1   Rise  0.4500 0.0290 0.0090 0.832193 1.06234  1.89453           1       100                    | 
|    out/Q_reg[17]/D                        DFF_X1    Rise  0.4500 0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[17]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[17]/CK           DFF_X1        Rise  0.3060 0.0260 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3060 0.3060 | 
| library hold check                       |  0.0200 0.3260 | 
| data required time                       |  0.3260        | 
|                                          |                | 
| data arrival time                        |  0.4500        | 
| data required time                       | -0.3260        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1260        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[19]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    CTS_L2_c_tid0_32/A                     CLKBUF_X1 Rise  0.1480 0.0000 0.0470          0.77983                                     F             | 
|    CTS_L2_c_tid0_32/Z                     CLKBUF_X1 Rise  0.1980 0.0500 0.0150 1.66082  2.90576  4.56658           2       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_10                  Rise  0.1980 0.0000                                                                           | 
|    radixNoamanMult/CTS_L3_c_tid0_65/A     CLKBUF_X2 Rise  0.1980 0.0000 0.0150          1.40591                                     F             | 
|    radixNoamanMult/CTS_L3_c_tid0_65/Z     CLKBUF_X2 Rise  0.2840 0.0860 0.0670 27.0088  25.6932  52.702            30      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[19]/CK DFF_X1    Rise  0.2880 0.0040 0.0670          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[19]/Q  DFF_X1    Rise  0.3920 0.1040 0.0100 0.744385 1.76903  2.51342           1       100      F             | 
|    radixNoamanMult/i_39/A                 TBUF_X1   Rise  0.3920 0.0000 0.0100          1.87937                                                   | 
|    radixNoamanMult/i_39/Z                 TBUF_X1   Rise  0.4220 0.0300 0.0000 0.917612 2.84117  3.75878           2       100                    | 
|    radixNoamanMult/finalResult[19]                  Rise  0.4220 0.0000                                                                           | 
|    out/D[19]                                        Rise  0.4220 0.0000                                                                           | 
|    out/i_0_21/A2                          AND2_X1   Rise  0.4220 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_21/ZN                          AND2_X1   Rise  0.4500 0.0280 0.0080 0.506112 1.06234  1.56845           1       100                    | 
|    out/Q_reg[19]/D                        DFF_X1    Rise  0.4500 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[19]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[19]/CK           DFF_X1        Rise  0.3060 0.0260 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3060 0.3060 | 
| library hold check                       |  0.0200 0.3260 | 
| data required time                       |  0.3260        | 
|                                          |                | 
| data arrival time                        |  0.4500        | 
| data required time                       | -0.3260        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1260        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[52]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    CTS_L2_c_tid0_32/A                     CLKBUF_X1 Rise  0.1480 0.0000 0.0470          0.77983                                     F             | 
|    CTS_L2_c_tid0_32/Z                     CLKBUF_X1 Rise  0.1980 0.0500 0.0150 1.66082  2.90576  4.56658           2       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_10                  Rise  0.1980 0.0000                                                                           | 
|    radixNoamanMult/CTS_L3_c_tid0_65/A     CLKBUF_X2 Rise  0.1980 0.0000 0.0150          1.40591                                     F             | 
|    radixNoamanMult/CTS_L3_c_tid0_65/Z     CLKBUF_X2 Rise  0.2840 0.0860 0.0670 27.0088  25.6932  52.702            30      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[52]/CK DFF_X1    Rise  0.2920 0.0080 0.0670          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[52]/Q  DFF_X1    Rise  0.3950 0.1030 0.0100 0.519387 1.76903  2.28842           1       100      F             | 
|    radixNoamanMult/i_105/A                TBUF_X1   Rise  0.3950 0.0000 0.0100          1.87937                                                   | 
|    radixNoamanMult/i_105/Z                TBUF_X1   Rise  0.4230 0.0280 0.0000 0.482165 2.84117  3.32334           2       100                    | 
|    radixNoamanMult/finalResult[52]                  Rise  0.4230 0.0000                                                                           | 
|    out/D[52]                                        Rise  0.4230 0.0000                                                                           | 
|    out/i_0_54/A2                          AND2_X1   Rise  0.4230 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_54/ZN                          AND2_X1   Rise  0.4500 0.0270 0.0080 0.42631  1.06234  1.48865           1       100                    | 
|    out/Q_reg[52]/D                        DFF_X1    Rise  0.4500 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[52]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[52]/CK           DFF_X1        Rise  0.3050 0.0250 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3050 0.3050 | 
| library hold check                       |  0.0200 0.3250 | 
| data required time                       |  0.3250        | 
|                                          |                | 
| data arrival time                        |  0.4500        | 
| data required time                       | -0.3250        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1270        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[55]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    CTS_L2_c_tid0_32/A                     CLKBUF_X1 Rise  0.1480 0.0000 0.0470          0.77983                                     F             | 
|    CTS_L2_c_tid0_32/Z                     CLKBUF_X1 Rise  0.1980 0.0500 0.0150 1.66082  2.90576  4.56658           2       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_10                  Rise  0.1980 0.0000                                                                           | 
|    radixNoamanMult/CTS_L3_c_tid0_65/A     CLKBUF_X2 Rise  0.1980 0.0000 0.0150          1.40591                                     F             | 
|    radixNoamanMult/CTS_L3_c_tid0_65/Z     CLKBUF_X2 Rise  0.2840 0.0860 0.0670 27.0088  25.6932  52.702            30      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[55]/CK DFF_X1    Rise  0.2920 0.0080 0.0670          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[55]/Q  DFF_X1    Rise  0.3950 0.1030 0.0090 0.383654 1.76903  2.15269           1       100      F             | 
|    radixNoamanMult/i_111/A                TBUF_X1   Rise  0.3950 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_111/Z                TBUF_X1   Rise  0.4230 0.0280 0.0000 0.306646 2.84117  3.14782           2       100                    | 
|    radixNoamanMult/finalResult[55]                  Rise  0.4230 0.0000                                                                           | 
|    out/D[55]                                        Rise  0.4230 0.0000                                                                           | 
|    out/i_0_57/A2                          AND2_X1   Rise  0.4230 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_57/ZN                          AND2_X1   Rise  0.4500 0.0270 0.0080 0.261675 1.06234  1.32402           1       100                    | 
|    out/Q_reg[55]/D                        DFF_X1    Rise  0.4500 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[55]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[55]/CK           DFF_X1        Rise  0.3050 0.0250 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3050 0.3050 | 
| library hold check                       |  0.0200 0.3250 | 
| data required time                       |  0.3250        | 
|                                          |                | 
| data arrival time                        |  0.4500        | 
| data required time                       | -0.3250        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1270        | 
-------------------------------------------------------------


 Timing Path to regB/Q_reg[3]/D 
  
 Path Start Point : inputB[3] 
 Path End Point   : regB/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[3]                       Rise  0.2000 0.0000 0.7070 20.2889  0.699202 20.9881           1       100      c             | 
|    CLOCK_slh__c107/A     CLKBUF_X1 Rise  0.2030 0.0030 0.7070          0.77983                                                   | 
|    CLOCK_slh__c107/Z     CLKBUF_X1 Rise  0.3340 0.1310 0.0410 4.26426  0.894119 5.15838           1       100                    | 
|    regB/D[3]                       Rise  0.3340 0.0000                                                                           | 
|    regB/i_0_5/A2         AND2_X1   Rise  0.3340 0.0000 0.0410          0.97463                                                   | 
|    regB/i_0_5/ZN         AND2_X1   Rise  0.3710 0.0370 0.0080 0.329486 0.699202 1.02869           1       100                    | 
|    regB/CLOCK_slh__c71/A CLKBUF_X1 Rise  0.3710 0.0000 0.0080          0.77983                                                   | 
|    regB/CLOCK_slh__c71/Z CLKBUF_X1 Rise  0.3970 0.0260 0.0060 0.208752 0.699202 0.907954          1       100                    | 
|    regB/CLOCK_slh__c72/A CLKBUF_X1 Rise  0.3970 0.0000 0.0060          0.77983                                                   | 
|    regB/CLOCK_slh__c72/Z CLKBUF_X1 Rise  0.4220 0.0250 0.0060 0.173039 0.699202 0.872241          1       100                    | 
|    regB/CLOCK_slh__c73/A CLKBUF_X1 Rise  0.4220 0.0000 0.0060          0.77983                                                   | 
|    regB/CLOCK_slh__c73/Z CLKBUF_X1 Rise  0.4510 0.0290 0.0090 1.0342   1.06234  2.09655           1       100                    | 
|    regB/Q_reg[3]/D       DFF_X1    Rise  0.4510 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/Q_reg[3]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    regB/clk_CTS_0_PP_11                     Rise  0.1500 0.0000                                                                           | 
|    regB/clk_gate_Q_reg/CK     CLKGATETST_X1 Rise  0.1510 0.0010 0.0470          1.8122                                      FA            | 
|    regB/clk_gate_Q_reg/GCK    CLKGATETST_X1 Rise  0.2980 0.1470 0.1150 17.518   30.3889  47.9069           32      100      FA   K        | 
|    regB/Q_reg[3]/CK           DFF_X1        Rise  0.3030 0.0050 0.1150          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3030 0.3030 | 
| library hold check                       |  0.0200 0.3230 | 
| data required time                       |  0.3230        | 
|                                          |                | 
| data arrival time                        |  0.4510        | 
| data required time                       | -0.3230        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1280        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[58]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    CTS_L2_c_tid0_32/A                     CLKBUF_X1 Rise  0.1480 0.0000 0.0470          0.77983                                     F             | 
|    CTS_L2_c_tid0_32/Z                     CLKBUF_X1 Rise  0.1980 0.0500 0.0150 1.66082  2.90576  4.56658           2       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_10                  Rise  0.1980 0.0000                                                                           | 
|    radixNoamanMult/CTS_L3_c_tid0_65/A     CLKBUF_X2 Rise  0.1980 0.0000 0.0150          1.40591                                     F             | 
|    radixNoamanMult/CTS_L3_c_tid0_65/Z     CLKBUF_X2 Rise  0.2840 0.0860 0.0670 27.0088  25.6932  52.702            30      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[58]/CK DFF_X1    Rise  0.2920 0.0080 0.0670          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[58]/Q  DFF_X1    Rise  0.3950 0.1030 0.0090 0.360231 1.76903  2.12927           1       100      F             | 
|    radixNoamanMult/i_117/A                TBUF_X1   Rise  0.3950 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_117/Z                TBUF_X1   Rise  0.4230 0.0280 0.0000 0.447868 2.84117  3.28904           2       100                    | 
|    radixNoamanMult/finalResult[58]                  Rise  0.4230 0.0000                                                                           | 
|    out/D[58]                                        Rise  0.4230 0.0000                                                                           | 
|    out/i_0_60/A2                          AND2_X1   Rise  0.4230 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_60/ZN                          AND2_X1   Rise  0.4510 0.0280 0.0090 0.652614 1.06234  1.71496           1       100                    | 
|    out/Q_reg[58]/D                        DFF_X1    Rise  0.4510 0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[58]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[58]/CK           DFF_X1        Rise  0.3050 0.0250 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3050 0.3050 | 
| library hold check                       |  0.0200 0.3250 | 
| data required time                       |  0.3250        | 
|                                          |                | 
| data arrival time                        |  0.4510        | 
| data required time                       | -0.3250        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1280        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[54]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    CTS_L2_c_tid0_32/A                     CLKBUF_X1 Rise  0.1480 0.0000 0.0470          0.77983                                     F             | 
|    CTS_L2_c_tid0_32/Z                     CLKBUF_X1 Rise  0.1980 0.0500 0.0150 1.66082  2.90576  4.56658           2       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_10                  Rise  0.1980 0.0000                                                                           | 
|    radixNoamanMult/CTS_L3_c_tid0_65/A     CLKBUF_X2 Rise  0.1980 0.0000 0.0150          1.40591                                     F             | 
|    radixNoamanMult/CTS_L3_c_tid0_65/Z     CLKBUF_X2 Rise  0.2840 0.0860 0.0670 27.0088  25.6932  52.702            30      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[54]/CK DFF_X1    Rise  0.2920 0.0080 0.0670          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[54]/Q  DFF_X1    Rise  0.3950 0.1030 0.0090 0.251289 1.76903  2.02032           1       100      F             | 
|    radixNoamanMult/i_109/A                TBUF_X1   Rise  0.3950 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_109/Z                TBUF_X1   Rise  0.4240 0.0290 0.0000 0.769592 2.84117  3.61076           2       100                    | 
|    radixNoamanMult/finalResult[54]                  Rise  0.4240 0.0000                                                                           | 
|    out/D[54]                                        Rise  0.4240 0.0000                                                                           | 
|    out/i_0_56/A2                          AND2_X1   Rise  0.4240 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_56/ZN                          AND2_X1   Rise  0.4520 0.0280 0.0080 0.593405 1.06234  1.65575           1       100                    | 
|    out/Q_reg[54]/D                        DFF_X1    Rise  0.4520 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[54]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[54]/CK           DFF_X1        Rise  0.3050 0.0250 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3050 0.3050 | 
| library hold check                       |  0.0200 0.3250 | 
| data required time                       |  0.3250        | 
|                                          |                | 
| data arrival time                        |  0.4520        | 
| data required time                       | -0.3250        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1290        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[57]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    CTS_L2_c_tid0_32/A                     CLKBUF_X1 Rise  0.1480 0.0000 0.0470          0.77983                                     F             | 
|    CTS_L2_c_tid0_32/Z                     CLKBUF_X1 Rise  0.1980 0.0500 0.0150 1.66082  2.90576  4.56658           2       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_10                  Rise  0.1980 0.0000                                                                           | 
|    radixNoamanMult/CTS_L3_c_tid0_65/A     CLKBUF_X2 Rise  0.1980 0.0000 0.0150          1.40591                                     F             | 
|    radixNoamanMult/CTS_L3_c_tid0_65/Z     CLKBUF_X2 Rise  0.2840 0.0860 0.0670 27.0088  25.6932  52.702            30      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[57]/CK DFF_X1    Rise  0.2920 0.0080 0.0670          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[57]/Q  DFF_X1    Rise  0.3950 0.1030 0.0090 0.339047 1.76903  2.10808           1       100      F             | 
|    radixNoamanMult/i_115/A                TBUF_X1   Rise  0.3950 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_115/Z                TBUF_X1   Rise  0.4240 0.0290 0.0000 0.946647 2.84117  3.78782           2       100                    | 
|    radixNoamanMult/finalResult[57]                  Rise  0.4240 0.0000                                                                           | 
|    out/D[57]                                        Rise  0.4240 0.0000                                                                           | 
|    out/i_0_59/A2                          AND2_X1   Rise  0.4240 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_59/ZN                          AND2_X1   Rise  0.4520 0.0280 0.0080 0.448197 1.06234  1.51054           1       100                    | 
|    out/Q_reg[57]/D                        DFF_X1    Rise  0.4520 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[57]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[57]/CK           DFF_X1        Rise  0.3050 0.0250 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3050 0.3050 | 
| library hold check                       |  0.0200 0.3250 | 
| data required time                       |  0.3250        | 
|                                          |                | 
| data arrival time                        |  0.4520        | 
| data required time                       | -0.3250        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1290        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[60]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    CTS_L2_c_tid0_32/A                     CLKBUF_X1 Rise  0.1480 0.0000 0.0470          0.77983                                     F             | 
|    CTS_L2_c_tid0_32/Z                     CLKBUF_X1 Rise  0.1980 0.0500 0.0150 1.66082  2.90576  4.56658           2       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_10                  Rise  0.1980 0.0000                                                                           | 
|    radixNoamanMult/CTS_L3_c_tid0_65/A     CLKBUF_X2 Rise  0.1980 0.0000 0.0150          1.40591                                     F             | 
|    radixNoamanMult/CTS_L3_c_tid0_65/Z     CLKBUF_X2 Rise  0.2840 0.0860 0.0670 27.0088  25.6932  52.702            30      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[60]/CK DFF_X1    Rise  0.2910 0.0070 0.0670          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[60]/Q  DFF_X1    Rise  0.3940 0.1030 0.0090 0.153238 1.76903  1.92227           1       100      F             | 
|    radixNoamanMult/i_121/A                TBUF_X1   Rise  0.3940 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_121/Z                TBUF_X1   Rise  0.4260 0.0320 0.0000 1.68911  2.84117  4.53028           2       100                    | 
|    radixNoamanMult/finalResult[60]                  Rise  0.4260 0.0000                                                                           | 
|    out/D[60]                                        Rise  0.4260 0.0000                                                                           | 
|    out/i_0_62/A2                          AND2_X1   Rise  0.4260 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_62/ZN                          AND2_X1   Rise  0.4530 0.0270 0.0080 0.225284 1.06234  1.28763           1       100                    | 
|    out/Q_reg[60]/D                        DFF_X1    Rise  0.4530 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[60]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[60]/CK           DFF_X1        Rise  0.3060 0.0260 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3060 0.3060 | 
| library hold check                       |  0.0200 0.3260 | 
| data required time                       |  0.3260        | 
|                                          |                | 
| data arrival time                        |  0.4530        | 
| data required time                       | -0.3260        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1290        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[62]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    CTS_L2_c_tid0_32/A                     CLKBUF_X1 Rise  0.1480 0.0000 0.0470          0.77983                                     F             | 
|    CTS_L2_c_tid0_32/Z                     CLKBUF_X1 Rise  0.1980 0.0500 0.0150 1.66082  2.90576  4.56658           2       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_10                  Rise  0.1980 0.0000                                                                           | 
|    radixNoamanMult/CTS_L3_c_tid0_65/A     CLKBUF_X2 Rise  0.1980 0.0000 0.0150          1.40591                                     F             | 
|    radixNoamanMult/CTS_L3_c_tid0_65/Z     CLKBUF_X2 Rise  0.2840 0.0860 0.0670 27.0088  25.6932  52.702            30      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[62]/CK DFF_X1    Rise  0.2910 0.0070 0.0670          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[62]/Q  DFF_X1    Rise  0.3950 0.1040 0.0100 0.67037  1.76903  2.43941           1       100      F             | 
|    radixNoamanMult/i_125/A                TBUF_X1   Rise  0.3950 0.0000 0.0100          1.87937                                                   | 
|    radixNoamanMult/i_125/Z                TBUF_X1   Rise  0.4260 0.0310 0.0000 1.21678  2.84117  4.05795           2       100                    | 
|    radixNoamanMult/finalResult[62]                  Rise  0.4260 0.0000                                                                           | 
|    out/D[62]                                        Rise  0.4260 0.0000                                                                           | 
|    out/i_0_64/A2                          AND2_X1   Rise  0.4260 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_64/ZN                          AND2_X1   Rise  0.4530 0.0270 0.0080 0.319458 1.06234  1.3818            1       100                    | 
|    out/Q_reg[62]/D                        DFF_X1    Rise  0.4530 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[62]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[62]/CK           DFF_X1        Rise  0.3060 0.0260 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3060 0.3060 | 
| library hold check                       |  0.0200 0.3260 | 
| data required time                       |  0.3260        | 
|                                          |                | 
| data arrival time                        |  0.4530        | 
| data required time                       | -0.3260        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1290        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[53]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    CTS_L2_c_tid0_32/A                     CLKBUF_X1 Rise  0.1480 0.0000 0.0470          0.77983                                     F             | 
|    CTS_L2_c_tid0_32/Z                     CLKBUF_X1 Rise  0.1980 0.0500 0.0150 1.66082  2.90576  4.56658           2       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_10                  Rise  0.1980 0.0000                                                                           | 
|    radixNoamanMult/CTS_L3_c_tid0_65/A     CLKBUF_X2 Rise  0.1980 0.0000 0.0150          1.40591                                     F             | 
|    radixNoamanMult/CTS_L3_c_tid0_65/Z     CLKBUF_X2 Rise  0.2840 0.0860 0.0670 27.0088  25.6932  52.702            30      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[53]/CK DFF_X1    Rise  0.2920 0.0080 0.0670          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[53]/Q  DFF_X1    Rise  0.3950 0.1030 0.0090 0.347855 1.76903  2.11689           1       100      F             | 
|    radixNoamanMult/i_107/A                TBUF_X1   Rise  0.3950 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_107/Z                TBUF_X1   Rise  0.4250 0.0300 0.0000 1.0992   2.84117  3.94038           2       100                    | 
|    radixNoamanMult/finalResult[53]                  Rise  0.4250 0.0000                                                                           | 
|    out/D[53]                                        Rise  0.4250 0.0000                                                                           | 
|    out/i_0_55/A2                          AND2_X1   Rise  0.4250 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_55/ZN                          AND2_X1   Rise  0.4530 0.0280 0.0080 0.489944 1.06234  1.55229           1       100                    | 
|    out/Q_reg[53]/D                        DFF_X1    Rise  0.4530 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[53]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[53]/CK           DFF_X1        Rise  0.3050 0.0250 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3050 0.3050 | 
| library hold check                       |  0.0200 0.3250 | 
| data required time                       |  0.3250        | 
|                                          |                | 
| data arrival time                        |  0.4530        | 
| data required time                       | -0.3250        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1300        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[56]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    CTS_L2_c_tid0_32/A                     CLKBUF_X1 Rise  0.1480 0.0000 0.0470          0.77983                                     F             | 
|    CTS_L2_c_tid0_32/Z                     CLKBUF_X1 Rise  0.1980 0.0500 0.0150 1.66082  2.90576  4.56658           2       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_10                  Rise  0.1980 0.0000                                                                           | 
|    radixNoamanMult/CTS_L3_c_tid0_65/A     CLKBUF_X2 Rise  0.1980 0.0000 0.0150          1.40591                                     F             | 
|    radixNoamanMult/CTS_L3_c_tid0_65/Z     CLKBUF_X2 Rise  0.2840 0.0860 0.0670 27.0088  25.6932  52.702            30      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[56]/CK DFF_X1    Rise  0.2920 0.0080 0.0670          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[56]/Q  DFF_X1    Rise  0.3950 0.1030 0.0090 0.350761 1.76903  2.1198            1       100      F             | 
|    radixNoamanMult/i_113/A                TBUF_X1   Rise  0.3950 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_113/Z                TBUF_X1   Rise  0.4250 0.0300 0.0000 1.1739   2.84117  4.01507           2       100                    | 
|    radixNoamanMult/finalResult[56]                  Rise  0.4250 0.0000                                                                           | 
|    out/D[56]                                        Rise  0.4250 0.0000                                                                           | 
|    out/i_0_58/A2                          AND2_X1   Rise  0.4250 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_58/ZN                          AND2_X1   Rise  0.4540 0.0290 0.0090 0.86014  1.06234  1.92248           1       100                    | 
|    out/Q_reg[56]/D                        DFF_X1    Rise  0.4540 0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[56]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[56]/CK           DFF_X1        Rise  0.3050 0.0250 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3050 0.3050 | 
| library hold check                       |  0.0200 0.3250 | 
| data required time                       |  0.3250        | 
|                                          |                | 
| data arrival time                        |  0.4540        | 
| data required time                       | -0.3250        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1310        | 
-------------------------------------------------------------


 Timing Path to out/Q_reg[31]/D 
  
 Path Start Point : radixNoamanMult/finalResult_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : out/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.7070 5.22853  1.23817  6.4667            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A             CLKBUF_X2 Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z             CLKBUF_X2 Rise  0.1480 0.1480 0.0470 15.5518  12.4766  28.0285           5       100      F    K        | 
|    CTS_L2_c_tid0_32/A                     CLKBUF_X1 Rise  0.1480 0.0000 0.0470          0.77983                                     F             | 
|    CTS_L2_c_tid0_32/Z                     CLKBUF_X1 Rise  0.1980 0.0500 0.0150 1.66082  2.90576  4.56658           2       100      F    K        | 
|    radixNoamanMult/clk_CTS_0_PP_10                  Rise  0.1980 0.0000                                                                           | 
|    radixNoamanMult/CTS_L3_c_tid0_65/A     CLKBUF_X2 Rise  0.1980 0.0000 0.0150          1.40591                                     F             | 
|    radixNoamanMult/CTS_L3_c_tid0_65/Z     CLKBUF_X2 Rise  0.2840 0.0860 0.0670 27.0088  25.6932  52.702            30      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    radixNoamanMult/finalResult_reg[31]/CK DFF_X1    Rise  0.2920 0.0080 0.0670          0.949653                                    F             | 
|    radixNoamanMult/finalResult_reg[31]/Q  DFF_X1    Rise  0.3950 0.1030 0.0090 0.23633  1.76903  2.00537           1       100      F             | 
|    radixNoamanMult/i_63/A                 TBUF_X1   Rise  0.3950 0.0000 0.0090          1.87937                                                   | 
|    radixNoamanMult/i_63/Z                 TBUF_X1   Rise  0.4260 0.0310 0.0000 1.56782  2.84117  4.40899           2       100                    | 
|    radixNoamanMult/finalResult[31]                  Rise  0.4260 0.0000                                                                           | 
|    out/D[31]                                        Rise  0.4260 0.0000                                                                           | 
|    out/i_0_33/A2                          AND2_X1   Rise  0.4260 0.0000 0.0000          0.97463                                                   | 
|    out/i_0_33/ZN                          AND2_X1   Rise  0.4550 0.0290 0.0090 0.800339 1.06234  1.86268           1       100                    | 
|    out/Q_reg[31]/D                        DFF_X1    Rise  0.4550 0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to out/Q_reg[31]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.7070 5.22853  1.40591  6.63445           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c3/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c3/Z CLKBUF_X2     Rise  0.1500 0.1500 0.0470 15.5518  13.7693  29.3211           5       100      F    K        | 
|    out/clk_CTS_0_PP_10                      Rise  0.1500 0.0000                                                                           | 
|    out/clk_gate_Q_reg/CK      CLKGATETST_X8 Rise  0.1520 0.0020 0.0470          7.95918                                     FA            | 
|    out/clk_gate_Q_reg/GCK     CLKGATETST_X8 Rise  0.1820 0.0300 0.0060 0.711719 1.42116  2.13288           1       100      FA   K        | 
|    out/CTS_L3_c_tid1_11/A     CLKBUF_X3     Rise  0.1820 0.0000 0.0060          1.42116                                     F             | 
|    out/CTS_L3_c_tid1_11/Z     CLKBUF_X3     Rise  0.2800 0.0980 0.0930 44.4214  60.7778  105.199           64      100      F    K        | 
|    out/Q_reg[31]/CK           DFF_X1        Rise  0.3050 0.0250 0.0930          0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3050 0.3050 | 
| library hold check                       |  0.0200 0.3250 | 
| data required time                       |  0.3250        | 
|                                          |                | 
| data arrival time                        |  0.4550        | 
| data required time                       | -0.3250        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.1320        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 437M, CVMEM - 1788M, PVMEM - 2637M)
