# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SequentialDetector_3consecutive.srcs/sources_1/new/SequentialDetector_3consecutive.vhd" \
"../../../../SequentialDetector_3consecutive.srcs/sim_1/new/sequentual_tb.vhd" \

# Do not sort compile order
nosort
