Warning: There are 282 input ports missing set_input_delay.
Warning: There are 284 output ports missing set_output_delay.
Warning: There are 33 unclocked register/latch pins.
Warning: There are 317 unconstrained endpoints.
Startpoint: io_almostEmptyLevel[1] (input port clocked by clock)
Endpoint: io_almostEmpty (output port clocked by clock)
Path Group: clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.00    1.00 v input external delay
   0.00    1.00 v io_almostEmptyLevel[1] (in)
   0.01    1.01 ^ _231_/ZN (INV_X1)
   0.02    1.03 v _273_/ZN (OAI22_X1)
   0.05    1.08 ^ _274_/ZN (OAI222_X1)
   0.02    1.10 v _277_/ZN (AOI21_X1)
   0.07    1.17 ^ _278_/ZN (AOI221_X1)
   0.03    1.20 v _279_/ZN (OAI22_X1)
   0.09    1.28 ^ _281_/ZN (AOI222_X1)
   0.01    1.30 v _284_/ZN (OAI21_X1)
   0.00    1.30 v io_almostEmpty (out)
           1.30   data arrival time

   5.00    5.00   clock clock (rise edge)
   0.00    5.00   clock network delay (ideal)
   0.00    5.00   clock reconvergence pessimism
  -1.00    4.00   output external delay
           4.00   data required time
---------------------------------------------------------
           4.00   data required time
          -1.30   data arrival time
---------------------------------------------------------
           2.70   slack (MET)


