

================================================================
== Vitis HLS Report for 'decision_function_101'
================================================================
* Date:           Thu Jan 23 13:41:02 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.523 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_52_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_52_val" [firmware/BDT.h:86]   --->   Operation 3 'read' 'x_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_51_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_51_val" [firmware/BDT.h:86]   --->   Operation 4 'read' 'x_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_50_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_50_val" [firmware/BDT.h:86]   --->   Operation 5 'read' 'x_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_45_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_45_val" [firmware/BDT.h:86]   --->   Operation 6 'read' 'x_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_44_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_44_val" [firmware/BDT.h:86]   --->   Operation 7 'read' 'x_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_43_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_43_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_43_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_42_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_42_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_42_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_40_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_40_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_39_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_39_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_37_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_37_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_34_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_34_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_33_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_33_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_25_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_25_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_24_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_24_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_22_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_22_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_21_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_21_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_19_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_19_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_18_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_18_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_17_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_17_val" [firmware/BDT.h:86]   --->   Operation 21 'read' 'x_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_16_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_16_val" [firmware/BDT.h:86]   --->   Operation 22 'read' 'x_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_14_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_14_val" [firmware/BDT.h:86]   --->   Operation 23 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 24 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.h:86]   --->   Operation 25 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_6_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_6_val" [firmware/BDT.h:86]   --->   Operation 26 'read' 'x_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_4_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_4_val" [firmware/BDT.h:86]   --->   Operation 27 'read' 'x_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_44_val_read, i18 9" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln86_1975 = icmp_slt  i18 %x_4_val_read, i18 48789" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1975' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln86_1976 = icmp_slt  i18 %x_25_val_read, i18 39" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1976' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln86_1977 = icmp_slt  i18 %x_4_val_read, i18 48182" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1977' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln86_1978 = icmp_slt  i18 %x_19_val_read, i18 122" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1978' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln86_1979 = icmp_slt  i18 %x_21_val_read, i18 94" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1979' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%icmp_ln86_1980 = icmp_slt  i18 %x_24_val_read, i18 162" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1980' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln86_1981 = icmp_slt  i18 %x_43_val_read, i18 39" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1981' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln86_1982 = icmp_slt  i18 %x_18_val_read, i18 762" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1982' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%icmp_ln86_1983 = icmp_slt  i18 %x_24_val_read, i18 125" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1983' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln86_1984 = icmp_slt  i18 %x_40_val_read, i18 60" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1984' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln86_1985 = icmp_slt  i18 %x_50_val_read, i18 80440" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1985' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln86_1986 = icmp_slt  i18 %x_21_val_read, i18 95" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1986' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %x_51_val_read, i32 17" [firmware/BDT.h:86]   --->   Operation 41 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln86_1987 = icmp_slt  i18 %x_39_val_read, i18 654" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1987' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%icmp_ln86_1988 = icmp_slt  i18 %x_9_val_read, i18 176" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1988' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%icmp_ln86_1989 = icmp_slt  i18 %x_11_val_read, i18 968" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1989' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.79ns)   --->   "%icmp_ln86_1990 = icmp_slt  i18 %x_14_val_read, i18 39" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1990' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln86_1991 = icmp_slt  i18 %x_33_val_read, i18 784" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1991' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i11 @_ssdm_op_PartSelect.i11.i18.i32.i32, i18 %x_45_val_read, i32 7, i32 17" [firmware/BDT.h:86]   --->   Operation 47 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.73ns)   --->   "%icmp_ln86_1992 = icmp_slt  i11 %tmp_35, i11 1" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1992' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.79ns)   --->   "%icmp_ln86_1993 = icmp_slt  i18 %x_52_val_read, i18 41473" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_1993' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i14 @_ssdm_op_PartSelect.i14.i18.i32.i32, i18 %x_37_val_read, i32 4, i32 17" [firmware/BDT.h:86]   --->   Operation 50 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.76ns)   --->   "%icmp_ln86_1994 = icmp_slt  i14 %tmp_36, i14 1" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_1994' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.79ns)   --->   "%icmp_ln86_1995 = icmp_slt  i18 %x_22_val_read, i18 35" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_1995' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.79ns)   --->   "%icmp_ln86_1996 = icmp_slt  i18 %x_42_val_read, i18 89" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_1996' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.79ns)   --->   "%icmp_ln86_1997 = icmp_slt  i18 %x_6_val_read, i18 9319" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_1997' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %x_17_val_read, i32 1, i32 17" [firmware/BDT.h:86]   --->   Operation 55 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.79ns)   --->   "%icmp_ln86_1998 = icmp_slt  i17 %tmp_37, i17 1" [firmware/BDT.h:86]   --->   Operation 56 'icmp' 'icmp_ln86_1998' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.79ns)   --->   "%icmp_ln86_1999 = icmp_slt  i18 %x_6_val_read, i18 6682" [firmware/BDT.h:86]   --->   Operation 57 'icmp' 'icmp_ln86_1999' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.79ns)   --->   "%icmp_ln86_2000 = icmp_slt  i18 %x_34_val_read, i18 445" [firmware/BDT.h:86]   --->   Operation 58 'icmp' 'icmp_ln86_2000' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.79ns)   --->   "%icmp_ln86_2001 = icmp_slt  i18 %x_16_val_read, i18 27" [firmware/BDT.h:86]   --->   Operation 59 'icmp' 'icmp_ln86_2001' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.79ns)   --->   "%icmp_ln86_2002 = icmp_slt  i18 %x_40_val_read, i18 203" [firmware/BDT.h:86]   --->   Operation 60 'icmp' 'icmp_ln86_2002' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.12ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1975, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_945 = xor i1 %icmp_ln86_1975, i1 1" [firmware/BDT.h:104]   --->   Operation 62 'xor' 'xor_ln104_945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_945" [firmware/BDT.h:104]   --->   Operation 63 'and' 'and_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.12ns)   --->   "%and_ln102_2235 = and i1 %icmp_ln86_1977, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_2235' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_374)   --->   "%xor_ln104_947 = xor i1 %icmp_ln86_1977, i1 1" [firmware/BDT.h:104]   --->   Operation 65 'xor' 'xor_ln104_947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_374 = and i1 %and_ln102, i1 %xor_ln104_947" [firmware/BDT.h:104]   --->   Operation 66 'and' 'and_ln104_374' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.12ns)   --->   "%and_ln102_2236 = and i1 %icmp_ln86_1978, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_2236' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_375)   --->   "%xor_ln104_948 = xor i1 %icmp_ln86_1978, i1 1" [firmware/BDT.h:104]   --->   Operation 68 'xor' 'xor_ln104_948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_375 = and i1 %and_ln104, i1 %xor_ln104_948" [firmware/BDT.h:104]   --->   Operation 69 'and' 'and_ln104_375' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.12ns)   --->   "%and_ln102_2239 = and i1 %icmp_ln86_1981, i1 %and_ln102_2235" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_2239' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1922)   --->   "%xor_ln104_951 = xor i1 %icmp_ln86_1981, i1 1" [firmware/BDT.h:104]   --->   Operation 71 'xor' 'xor_ln104_951' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.12ns)   --->   "%and_ln102_2240 = and i1 %icmp_ln86_1982, i1 %and_ln104_374" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_2240' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1924)   --->   "%xor_ln104_952 = xor i1 %icmp_ln86_1982, i1 1" [firmware/BDT.h:104]   --->   Operation 73 'xor' 'xor_ln104_952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.12ns)   --->   "%and_ln102_2241 = and i1 %icmp_ln86_1983, i1 %and_ln102_2236" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_2241' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1928)   --->   "%xor_ln104_953 = xor i1 %icmp_ln86_1983, i1 1" [firmware/BDT.h:104]   --->   Operation 75 'xor' 'xor_ln104_953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.12ns)   --->   "%and_ln102_2242 = and i1 %icmp_ln86_1984, i1 %and_ln104_375" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_2242' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1932)   --->   "%xor_ln104_954 = xor i1 %icmp_ln86_1984, i1 1" [firmware/BDT.h:104]   --->   Operation 77 'xor' 'xor_ln104_954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1920)   --->   "%and_ln102_2247 = and i1 %icmp_ln86_1988, i1 %and_ln102_2239" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_2247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1922)   --->   "%and_ln102_2248 = and i1 %icmp_ln86_1989, i1 %xor_ln104_951" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_2248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1922)   --->   "%and_ln102_2249 = and i1 %and_ln102_2248, i1 %and_ln102_2235" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_2249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1924)   --->   "%and_ln102_2250 = and i1 %icmp_ln86_1990, i1 %xor_ln104_952" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_2250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1924)   --->   "%and_ln102_2251 = and i1 %and_ln102_2250, i1 %and_ln104_374" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_2251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1926)   --->   "%and_ln102_2252 = and i1 %icmp_ln86_1991, i1 %and_ln102_2241" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102_2252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1928)   --->   "%and_ln102_2253 = and i1 %icmp_ln86_1992, i1 %xor_ln104_953" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_2253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1928)   --->   "%and_ln102_2254 = and i1 %and_ln102_2253, i1 %and_ln102_2236" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_2254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1930)   --->   "%and_ln102_2255 = and i1 %icmp_ln86_1993, i1 %and_ln102_2242" [firmware/BDT.h:102]   --->   Operation 86 'and' 'and_ln102_2255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1932)   --->   "%and_ln102_2256 = and i1 %icmp_ln86_1994, i1 %xor_ln104_954" [firmware/BDT.h:102]   --->   Operation 87 'and' 'and_ln102_2256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1932)   --->   "%and_ln102_2257 = and i1 %and_ln102_2256, i1 %and_ln104_375" [firmware/BDT.h:102]   --->   Operation 88 'and' 'and_ln102_2257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1920)   --->   "%or_ln117 = or i1 %and_ln102_2240, i1 %and_ln102_2247" [firmware/BDT.h:117]   --->   Operation 89 'or' 'or_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1920)   --->   "%xor_ln117 = xor i1 %and_ln102_2240, i1 1" [firmware/BDT.h:117]   --->   Operation 90 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1920)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 91 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.12ns)   --->   "%or_ln117_1798 = or i1 %and_ln102_2240, i1 %and_ln102_2239" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_1798' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1920)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 93 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1922)   --->   "%or_ln117_1799 = or i1 %or_ln117_1798, i1 %and_ln102_2249" [firmware/BDT.h:117]   --->   Operation 94 'or' 'or_ln117_1799' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1920 = select i1 %or_ln117_1798, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117_1920' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1922)   --->   "%zext_ln117_214 = zext i2 %select_ln117_1920" [firmware/BDT.h:117]   --->   Operation 96 'zext' 'zext_ln117_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.12ns)   --->   "%or_ln117_1800 = or i1 %and_ln102_2240, i1 %and_ln102_2235" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_1800' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1922)   --->   "%select_ln117_1921 = select i1 %or_ln117_1799, i3 %zext_ln117_214, i3 4" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_1921' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1924)   --->   "%or_ln117_1801 = or i1 %or_ln117_1800, i1 %and_ln102_2251" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_1801' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1922 = select i1 %or_ln117_1800, i3 %select_ln117_1921, i3 5" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_1922' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1924)   --->   "%select_ln117_1923 = select i1 %or_ln117_1801, i3 %select_ln117_1922, i3 6" [firmware/BDT.h:117]   --->   Operation 101 'select' 'select_ln117_1923' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1926)   --->   "%or_ln117_1802 = or i1 %and_ln102, i1 %and_ln102_2252" [firmware/BDT.h:117]   --->   Operation 102 'or' 'or_ln117_1802' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1924 = select i1 %and_ln102, i3 %select_ln117_1923, i3 7" [firmware/BDT.h:117]   --->   Operation 103 'select' 'select_ln117_1924' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1926)   --->   "%zext_ln117_215 = zext i3 %select_ln117_1924" [firmware/BDT.h:117]   --->   Operation 104 'zext' 'zext_ln117_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.12ns)   --->   "%or_ln117_1803 = or i1 %and_ln102, i1 %and_ln102_2241" [firmware/BDT.h:117]   --->   Operation 105 'or' 'or_ln117_1803' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1926)   --->   "%select_ln117_1925 = select i1 %or_ln117_1802, i4 %zext_ln117_215, i4 8" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_1925' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1928)   --->   "%or_ln117_1804 = or i1 %or_ln117_1803, i1 %and_ln102_2254" [firmware/BDT.h:117]   --->   Operation 107 'or' 'or_ln117_1804' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1926 = select i1 %or_ln117_1803, i4 %select_ln117_1925, i4 9" [firmware/BDT.h:117]   --->   Operation 108 'select' 'select_ln117_1926' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.12ns)   --->   "%or_ln117_1805 = or i1 %and_ln102, i1 %and_ln102_2236" [firmware/BDT.h:117]   --->   Operation 109 'or' 'or_ln117_1805' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1928)   --->   "%select_ln117_1927 = select i1 %or_ln117_1804, i4 %select_ln117_1926, i4 10" [firmware/BDT.h:117]   --->   Operation 110 'select' 'select_ln117_1927' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1930)   --->   "%or_ln117_1806 = or i1 %or_ln117_1805, i1 %and_ln102_2255" [firmware/BDT.h:117]   --->   Operation 111 'or' 'or_ln117_1806' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1928 = select i1 %or_ln117_1805, i4 %select_ln117_1927, i4 11" [firmware/BDT.h:117]   --->   Operation 112 'select' 'select_ln117_1928' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.12ns)   --->   "%or_ln117_1807 = or i1 %or_ln117_1805, i1 %and_ln102_2242" [firmware/BDT.h:117]   --->   Operation 113 'or' 'or_ln117_1807' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1930)   --->   "%select_ln117_1929 = select i1 %or_ln117_1806, i4 %select_ln117_1928, i4 12" [firmware/BDT.h:117]   --->   Operation 114 'select' 'select_ln117_1929' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1932)   --->   "%or_ln117_1808 = or i1 %or_ln117_1807, i1 %and_ln102_2257" [firmware/BDT.h:117]   --->   Operation 115 'or' 'or_ln117_1808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1930 = select i1 %or_ln117_1807, i4 %select_ln117_1929, i4 13" [firmware/BDT.h:117]   --->   Operation 116 'select' 'select_ln117_1930' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1932)   --->   "%select_ln117_1931 = select i1 %or_ln117_1808, i4 %select_ln117_1930, i4 14" [firmware/BDT.h:117]   --->   Operation 117 'select' 'select_ln117_1931' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1932 = select i1 %icmp_ln86, i4 %select_ln117_1931, i4 15" [firmware/BDT.h:117]   --->   Operation 118 'select' 'select_ln117_1932' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.19>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 119 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.12ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 120 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.12ns)   --->   "%and_ln102_2234 = and i1 %icmp_ln86_1976, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 121 'and' 'and_ln102_2234' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_373)   --->   "%xor_ln104_946 = xor i1 %icmp_ln86_1976, i1 1" [firmware/BDT.h:104]   --->   Operation 122 'xor' 'xor_ln104_946' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_373 = and i1 %xor_ln104_946, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 123 'and' 'and_ln104_373' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.12ns)   --->   "%and_ln102_2237 = and i1 %icmp_ln86_1979, i1 %and_ln102_2234" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_2237' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_376)   --->   "%xor_ln104_949 = xor i1 %icmp_ln86_1979, i1 1" [firmware/BDT.h:104]   --->   Operation 125 'xor' 'xor_ln104_949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_376 = and i1 %and_ln102_2234, i1 %xor_ln104_949" [firmware/BDT.h:104]   --->   Operation 126 'and' 'and_ln104_376' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.12ns)   --->   "%and_ln102_2238 = and i1 %icmp_ln86_1980, i1 %and_ln104_373" [firmware/BDT.h:102]   --->   Operation 127 'and' 'and_ln102_2238' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_377)   --->   "%xor_ln104_950 = xor i1 %icmp_ln86_1980, i1 1" [firmware/BDT.h:104]   --->   Operation 128 'xor' 'xor_ln104_950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_377 = and i1 %and_ln104_373, i1 %xor_ln104_950" [firmware/BDT.h:104]   --->   Operation 129 'and' 'and_ln104_377' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.12ns)   --->   "%and_ln102_2243 = and i1 %icmp_ln86_1985, i1 %and_ln102_2237" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_2243' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1936)   --->   "%xor_ln104_955 = xor i1 %icmp_ln86_1985, i1 1" [firmware/BDT.h:104]   --->   Operation 131 'xor' 'xor_ln104_955' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.12ns)   --->   "%and_ln102_2244 = and i1 %icmp_ln86_1986, i1 %and_ln104_376" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_2244' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1940)   --->   "%xor_ln104_956 = xor i1 %icmp_ln86_1986, i1 1" [firmware/BDT.h:104]   --->   Operation 133 'xor' 'xor_ln104_956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.12ns)   --->   "%and_ln102_2245 = and i1 %tmp, i1 %and_ln102_2238" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_2245' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1944)   --->   "%xor_ln104_957 = xor i1 %tmp, i1 1" [firmware/BDT.h:104]   --->   Operation 135 'xor' 'xor_ln104_957' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.12ns)   --->   "%and_ln102_2246 = and i1 %icmp_ln86_1987, i1 %and_ln104_377" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_2246' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_958 = xor i1 %icmp_ln86_1987, i1 1" [firmware/BDT.h:104]   --->   Operation 137 'xor' 'xor_ln104_958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1934)   --->   "%and_ln102_2258 = and i1 %icmp_ln86_1995, i1 %and_ln102_2243" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_2258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1936)   --->   "%and_ln102_2259 = and i1 %icmp_ln86_1996, i1 %xor_ln104_955" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_2259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1936)   --->   "%and_ln102_2260 = and i1 %and_ln102_2259, i1 %and_ln102_2237" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_2260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1938)   --->   "%and_ln102_2261 = and i1 %icmp_ln86_1997, i1 %and_ln102_2244" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_2261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1940)   --->   "%and_ln102_2262 = and i1 %icmp_ln86_1998, i1 %xor_ln104_956" [firmware/BDT.h:102]   --->   Operation 142 'and' 'and_ln102_2262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1940)   --->   "%and_ln102_2263 = and i1 %and_ln102_2262, i1 %and_ln104_376" [firmware/BDT.h:102]   --->   Operation 143 'and' 'and_ln102_2263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1942)   --->   "%and_ln102_2264 = and i1 %icmp_ln86_1999, i1 %and_ln102_2245" [firmware/BDT.h:102]   --->   Operation 144 'and' 'and_ln102_2264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1944)   --->   "%and_ln102_2265 = and i1 %icmp_ln86_2000, i1 %xor_ln104_957" [firmware/BDT.h:102]   --->   Operation 145 'and' 'and_ln102_2265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1944)   --->   "%and_ln102_2266 = and i1 %and_ln102_2265, i1 %and_ln102_2238" [firmware/BDT.h:102]   --->   Operation 146 'and' 'and_ln102_2266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1946)   --->   "%and_ln102_2267 = and i1 %icmp_ln86_2001, i1 %and_ln102_2246" [firmware/BDT.h:102]   --->   Operation 147 'and' 'and_ln102_2267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_2268 = and i1 %icmp_ln86_2002, i1 %xor_ln104_958" [firmware/BDT.h:102]   --->   Operation 148 'and' 'and_ln102_2268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_2269 = and i1 %and_ln102_2268, i1 %and_ln104_377" [firmware/BDT.h:102]   --->   Operation 149 'and' 'and_ln102_2269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1934)   --->   "%or_ln117_1809 = or i1 %icmp_ln86, i1 %and_ln102_2258" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_1809' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1934)   --->   "%zext_ln117_216 = zext i4 %select_ln117_1932" [firmware/BDT.h:117]   --->   Operation 151 'zext' 'zext_ln117_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.12ns)   --->   "%or_ln117_1810 = or i1 %icmp_ln86, i1 %and_ln102_2243" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_1810' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1934)   --->   "%select_ln117_1933 = select i1 %or_ln117_1809, i5 %zext_ln117_216, i5 16" [firmware/BDT.h:117]   --->   Operation 153 'select' 'select_ln117_1933' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1936)   --->   "%or_ln117_1811 = or i1 %or_ln117_1810, i1 %and_ln102_2260" [firmware/BDT.h:117]   --->   Operation 154 'or' 'or_ln117_1811' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1934 = select i1 %or_ln117_1810, i5 %select_ln117_1933, i5 17" [firmware/BDT.h:117]   --->   Operation 155 'select' 'select_ln117_1934' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.12ns)   --->   "%or_ln117_1812 = or i1 %icmp_ln86, i1 %and_ln102_2237" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_1812' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1936)   --->   "%select_ln117_1935 = select i1 %or_ln117_1811, i5 %select_ln117_1934, i5 18" [firmware/BDT.h:117]   --->   Operation 157 'select' 'select_ln117_1935' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1938)   --->   "%or_ln117_1813 = or i1 %or_ln117_1812, i1 %and_ln102_2261" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_1813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1936 = select i1 %or_ln117_1812, i5 %select_ln117_1935, i5 19" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_1936' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.12ns)   --->   "%or_ln117_1814 = or i1 %or_ln117_1812, i1 %and_ln102_2244" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_1814' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1938)   --->   "%select_ln117_1937 = select i1 %or_ln117_1813, i5 %select_ln117_1936, i5 20" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_1937' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1940)   --->   "%or_ln117_1815 = or i1 %or_ln117_1814, i1 %and_ln102_2263" [firmware/BDT.h:117]   --->   Operation 162 'or' 'or_ln117_1815' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1938 = select i1 %or_ln117_1814, i5 %select_ln117_1937, i5 21" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_1938' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.12ns)   --->   "%or_ln117_1816 = or i1 %icmp_ln86, i1 %and_ln102_2234" [firmware/BDT.h:117]   --->   Operation 164 'or' 'or_ln117_1816' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1940)   --->   "%select_ln117_1939 = select i1 %or_ln117_1815, i5 %select_ln117_1938, i5 22" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_1939' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1942)   --->   "%or_ln117_1817 = or i1 %or_ln117_1816, i1 %and_ln102_2264" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_1817' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1940 = select i1 %or_ln117_1816, i5 %select_ln117_1939, i5 23" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_1940' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.12ns)   --->   "%or_ln117_1818 = or i1 %or_ln117_1816, i1 %and_ln102_2245" [firmware/BDT.h:117]   --->   Operation 168 'or' 'or_ln117_1818' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1942)   --->   "%select_ln117_1941 = select i1 %or_ln117_1817, i5 %select_ln117_1940, i5 24" [firmware/BDT.h:117]   --->   Operation 169 'select' 'select_ln117_1941' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1944)   --->   "%or_ln117_1819 = or i1 %or_ln117_1818, i1 %and_ln102_2266" [firmware/BDT.h:117]   --->   Operation 170 'or' 'or_ln117_1819' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1942 = select i1 %or_ln117_1818, i5 %select_ln117_1941, i5 25" [firmware/BDT.h:117]   --->   Operation 171 'select' 'select_ln117_1942' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.12ns)   --->   "%or_ln117_1820 = or i1 %or_ln117_1816, i1 %and_ln102_2238" [firmware/BDT.h:117]   --->   Operation 172 'or' 'or_ln117_1820' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1944)   --->   "%select_ln117_1943 = select i1 %or_ln117_1819, i5 %select_ln117_1942, i5 26" [firmware/BDT.h:117]   --->   Operation 173 'select' 'select_ln117_1943' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1946)   --->   "%or_ln117_1821 = or i1 %or_ln117_1820, i1 %and_ln102_2267" [firmware/BDT.h:117]   --->   Operation 174 'or' 'or_ln117_1821' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1944 = select i1 %or_ln117_1820, i5 %select_ln117_1943, i5 27" [firmware/BDT.h:117]   --->   Operation 175 'select' 'select_ln117_1944' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.12ns)   --->   "%or_ln117_1822 = or i1 %or_ln117_1820, i1 %and_ln102_2246" [firmware/BDT.h:117]   --->   Operation 176 'or' 'or_ln117_1822' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1946)   --->   "%select_ln117_1945 = select i1 %or_ln117_1821, i5 %select_ln117_1944, i5 28" [firmware/BDT.h:117]   --->   Operation 177 'select' 'select_ln117_1945' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_1823 = or i1 %or_ln117_1822, i1 %and_ln102_2269" [firmware/BDT.h:117]   --->   Operation 178 'or' 'or_ln117_1823' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1946 = select i1 %or_ln117_1822, i5 %select_ln117_1945, i5 29" [firmware/BDT.h:117]   --->   Operation 179 'select' 'select_ln117_1946' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1947 = select i1 %or_ln117_1823, i5 %select_ln117_1946, i5 30" [firmware/BDT.h:117]   --->   Operation 180 'select' 'select_ln117_1947' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.64ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.31i12.i12.i5, i5 0, i12 136, i5 1, i12 620, i5 2, i12 3940, i5 3, i12 32, i5 4, i12 813, i5 5, i12 3622, i5 6, i12 3056, i5 7, i12 3195, i5 8, i12 3795, i5 9, i12 1096, i5 10, i12 3711, i5 11, i12 3461, i5 12, i12 80, i5 13, i12 907, i5 14, i12 147, i5 15, i12 1644, i5 16, i12 3951, i5 17, i12 3814, i5 18, i12 3375, i5 19, i12 247, i5 20, i12 1185, i5 21, i12 3628, i5 22, i12 319, i5 23, i12 3931, i5 24, i12 746, i5 25, i12 3926, i5 26, i12 171, i5 27, i12 787, i5 28, i12 3954, i5 29, i12 206, i5 30, i12 4091, i12 0, i5 %select_ln117_1947" [firmware/BDT.h:118]   --->   Operation 181 'sparsemux' 'agg_result' <Predicate = true> <Delay = 0.64> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 182 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.523ns
The critical path consists of the following:
	wire read operation ('x_44_val_read', firmware/BDT.h:86) on port 'x_44_val' (firmware/BDT.h:86) [31]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [52]  (0.797 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [86]  (0.122 ns)
	'and' operation 1 bit ('and_ln104_374', firmware/BDT.h:104) [94]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_2240', firmware/BDT.h:102) [106]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_1798', firmware/BDT.h:117) [146]  (0.122 ns)
	'select' operation 2 bit ('select_ln117_1920', firmware/BDT.h:117) [149]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1921', firmware/BDT.h:117) [152]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1922', firmware/BDT.h:117) [154]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1923', firmware/BDT.h:117) [155]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1924', firmware/BDT.h:117) [157]  (0.278 ns)
	'select' operation 4 bit ('select_ln117_1925', firmware/BDT.h:117) [160]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1926', firmware/BDT.h:117) [162]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1927', firmware/BDT.h:117) [164]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1928', firmware/BDT.h:117) [166]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1929', firmware/BDT.h:117) [168]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1930', firmware/BDT.h:117) [170]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1931', firmware/BDT.h:117) [171]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1932', firmware/BDT.h:117) [173]  (0.351 ns)

 <State 2>: 3.198ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [85]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_2234', firmware/BDT.h:102) [89]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_2237', firmware/BDT.h:102) [98]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_2243', firmware/BDT.h:102) [112]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_1810', firmware/BDT.h:117) [175]  (0.122 ns)
	'select' operation 5 bit ('select_ln117_1934', firmware/BDT.h:117) [178]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1935', firmware/BDT.h:117) [180]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1936', firmware/BDT.h:117) [182]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1937', firmware/BDT.h:117) [184]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1938', firmware/BDT.h:117) [186]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1939', firmware/BDT.h:117) [188]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1940', firmware/BDT.h:117) [190]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1941', firmware/BDT.h:117) [192]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1942', firmware/BDT.h:117) [194]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1943', firmware/BDT.h:117) [196]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1944', firmware/BDT.h:117) [198]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1945', firmware/BDT.h:117) [200]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1946', firmware/BDT.h:117) [202]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1947', firmware/BDT.h:117) [203]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [204]  (0.642 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
