Analysis & Synthesis report for Coder_Interleaver
Wed Oct 31 14:59:27 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Oct 31 14:59:27 2018           ;
; Quartus Prime Version       ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name               ; Coder_Interleaver                           ;
; Top-level Entity Name       ; dummy_top                                   ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; dummy_top          ; Coder_Interleaver  ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Oct 31 14:59:14 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Coder_Interleaver -c Coder_Interleaver
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mux6144.v
    Info (12023): Found entity 1: mux6144 File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/mux6144.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ind_gen.v
    Info (12023): Found entity 1: ind_gen File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/ind_gen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top_level.v
    Info (12023): Found entity 1: top_level_interleaver File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file turbo_tb.v
    Info (12023): Found entity 1: turbo_tb File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/turbo_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file input_shifter.v
    Info (12023): Found entity 1: input_shifter File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/input_shifter.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file dummy_top.v
    Info (12023): Found entity 1: dummy_top File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/dummy_top.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file coder_interleaver.v
    Info (12023): Found entity 1: coder_interleaver File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/coder_interleaver.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file shiftreg_6144.v
    Info (12023): Found entity 1: shiftreg_6144 File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/shiftreg_6144.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at mux6144.v(19179): created implicit net for "r7_161" File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/mux6144.v Line: 19179
Warning (10236): Verilog HDL Implicit Net warning at mux6144.v(19340): created implicit net for "r8_81" File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/mux6144.v Line: 19340
Warning (10236): Verilog HDL Implicit Net warning at mux6144.v(19381): created implicit net for "r9_21" File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/mux6144.v Line: 19381
Warning (10236): Verilog HDL Implicit Net warning at mux6144.v(19402): created implicit net for "r10_11" File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/mux6144.v Line: 19402
Warning (10236): Verilog HDL Implicit Net warning at mux6144.v(19413): created implicit net for "r11_6" File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/mux6144.v Line: 19413
Warning (10236): Verilog HDL Implicit Net warning at mux6144.v(19422): created implicit net for "r13_2" File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/mux6144.v Line: 19422
Error (10161): Verilog HDL error at mux6144.v(10766): object "r2_1538" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/mux6144.v Line: 10766
Error (10161): Verilog HDL error at mux6144.v(10766): object "r2_1537" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/mux6144.v Line: 10766
Error (10161): Verilog HDL error at mux6144.v(10768): object "r2_1540" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/mux6144.v Line: 10768
Error (10161): Verilog HDL error at mux6144.v(10768): object "r2_1539" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/mux6144.v Line: 10768
Error (10161): Verilog HDL error at mux6144.v(10770): object "r2_1542" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/mux6144.v Line: 10770
Error (10161): Verilog HDL error at mux6144.v(10770): object "r2_1541" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/mux6144.v Line: 10770
Error (10161): Verilog HDL error at mux6144.v(10772): object "r2_1544" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/mux6144.v Line: 10772
Error (10161): Verilog HDL error at mux6144.v(10772): object "r2_1543" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/mux6144.v Line: 10772
Error (10161): Verilog HDL error at mux6144.v(10774): object "r2_1546" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/mux6144.v Line: 10774
Error (10161): Verilog HDL error at mux6144.v(10774): object "r2_1545" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/mux6144.v Line: 10774
Error (10161): Verilog HDL error at mux6144.v(10776): object "r2_1548" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/mux6144.v Line: 10776
Error (10161): Verilog HDL error at mux6144.v(10776): object "r2_1547" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/mux6144.v Line: 10776
Error (10161): Verilog HDL error at mux6144.v(10778): object "r2_1550" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/mux6144.v Line: 10778
Error (10161): Verilog HDL error at mux6144.v(10778): object "r2_1549" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/mux6144.v Line: 10778
Error (10161): Verilog HDL error at mux6144.v(10780): object "r2_1552" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/mux6144.v Line: 10780
Error (10161): Verilog HDL error at mux6144.v(10780): object "r2_1551" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/mux6144.v Line: 10780
Error (10161): Verilog HDL error at mux6144.v(10782): object "r2_1554" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/mux6144.v Line: 10782
Error (10161): Verilog HDL error at mux6144.v(10782): object "r2_1553" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/mux6144.v Line: 10782
Error (10161): Verilog HDL error at mux6144.v(10784): object "r2_1556" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/mux6144.v Line: 10784
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 7 warnings
    Error: Peak virtual memory: 4812 megabytes
    Error: Processing ended: Wed Oct 31 14:59:27 2018
    Error: Elapsed time: 00:00:13
    Error: Total CPU time (on all processors): 00:00:28


