<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p17" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_17{left:796px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_17{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_17{left:727px;bottom:1076px;letter-spacing:0.25px;word-spacing:0.56px;}
#t4_17{left:461px;bottom:1051px;letter-spacing:0.23px;word-spacing:0.57px;}
#t5_17{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#t6_17{left:69px;bottom:979px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#t7_17{left:69px;bottom:962px;letter-spacing:-0.16px;word-spacing:-1.38px;}
#t8_17{left:69px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t9_17{left:69px;bottom:921px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#ta_17{left:69px;bottom:904px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tb_17{left:440px;bottom:864px;letter-spacing:-0.13px;}
#tc_17{left:123px;bottom:843px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#td_17{left:123px;bottom:826px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#te_17{left:680px;bottom:833px;}
#tf_17{left:695px;bottom:826px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#tg_17{left:123px;bottom:810px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#th_17{left:123px;bottom:793px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ti_17{left:417px;bottom:800px;}
#tj_17{left:431px;bottom:793px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tk_17{left:123px;bottom:776px;letter-spacing:-0.19px;word-spacing:-0.47px;}
#tl_17{left:69px;bottom:730px;letter-spacing:-0.15px;word-spacing:-0.54px;}
#tm_17{left:69px;bottom:713px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tn_17{left:69px;bottom:689px;letter-spacing:-0.15px;word-spacing:-1.18px;}
#to_17{left:69px;bottom:672px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_17{left:69px;bottom:655px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tq_17{left:69px;bottom:639px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#tr_17{left:539px;bottom:645px;}
#ts_17{left:554px;bottom:639px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#tt_17{left:69px;bottom:622px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tu_17{left:69px;bottom:605px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tv_17{left:228px;bottom:547px;letter-spacing:0.11px;word-spacing:-0.07px;}
#tw_17{left:304px;bottom:547px;letter-spacing:0.13px;}
#tx_17{left:74px;bottom:527px;letter-spacing:-0.13px;}
#ty_17{left:260px;bottom:527px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#tz_17{left:74px;bottom:504px;letter-spacing:-0.17px;}
#t10_17{left:260px;bottom:504px;letter-spacing:-0.12px;}
#t11_17{left:74px;bottom:481px;letter-spacing:-0.17px;}
#t12_17{left:260px;bottom:481px;letter-spacing:-0.12px;}
#t13_17{left:74px;bottom:458px;letter-spacing:-0.17px;}
#t14_17{left:260px;bottom:458px;letter-spacing:-0.12px;}
#t15_17{left:74px;bottom:435px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t16_17{left:260px;bottom:435px;letter-spacing:-0.12px;}
#t17_17{left:74px;bottom:412px;letter-spacing:-0.16px;word-spacing:0.06px;}
#t18_17{left:260px;bottom:412px;letter-spacing:-0.12px;}
#t19_17{left:74px;bottom:389px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t1a_17{left:260px;bottom:389px;letter-spacing:-0.12px;}
#t1b_17{left:74px;bottom:367px;letter-spacing:-0.17px;}
#t1c_17{left:260px;bottom:367px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1d_17{left:74px;bottom:344px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t1e_17{left:260px;bottom:344px;letter-spacing:-0.12px;}
#t1f_17{left:74px;bottom:321px;letter-spacing:-0.16px;word-spacing:0.06px;}
#t1g_17{left:260px;bottom:321px;letter-spacing:-0.12px;}
#t1h_17{left:74px;bottom:298px;letter-spacing:-0.17px;}
#t1i_17{left:260px;bottom:298px;letter-spacing:-0.12px;}
#t1j_17{left:74px;bottom:275px;letter-spacing:-0.16px;word-spacing:0.06px;}
#t1k_17{left:260px;bottom:275px;letter-spacing:-0.12px;word-spacing:-0.6px;}
#t1l_17{left:260px;bottom:258px;letter-spacing:-0.11px;}
#t1m_17{left:260px;bottom:241px;letter-spacing:-0.12px;}
#t1n_17{left:74px;bottom:218px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t1o_17{left:260px;bottom:218px;letter-spacing:-0.11px;}
#t1p_17{left:74px;bottom:195px;letter-spacing:-0.17px;}
#t1q_17{left:260px;bottom:195px;letter-spacing:-0.11px;}
#t1r_17{left:260px;bottom:179px;letter-spacing:-0.12px;}
#t1s_17{left:260px;bottom:162px;letter-spacing:-0.12px;}
#t1t_17{left:74px;bottom:139px;letter-spacing:-0.16px;word-spacing:0.06px;}
#t1u_17{left:260px;bottom:139px;letter-spacing:-0.12px;}
#t1v_17{left:260px;bottom:122px;letter-spacing:-0.12px;}

.s1_17{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_17{font-size:24px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s3_17{font-size:14px;font-family:Verdana_156;color:#000;}
.s4_17{font-size:17px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_17{font-size:11px;font-family:Verdana_156;color:#000;}
.s6_17{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s7_17{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
.s8_17{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts17" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg17Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg17" style="-webkit-user-select: none;"><object width="935" height="1210" data="17/17.svg" type="image/svg+xml" id="pdf17" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_17" class="t s1_17">Vol. 4 </span><span id="t2_17" class="t s1_17">2-1 </span>
<span id="t3_17" class="t s2_17">CHAPTER 2 </span>
<span id="t4_17" class="t s2_17">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t5_17" class="t s3_17">This chapter lists MSRs across Intel processor families. All MSRs listed can be read with the RDMSR and written with </span>
<span id="t6_17" class="t s3_17">the WRMSR instructions. The scope of an MSR defines the set of processors that access the same MSR with RDMSR </span>
<span id="t7_17" class="t s3_17">and WRMSR. Thread-scope MSRs are unique to every logical processor. Core-scope MSRs are shared by the threads </span>
<span id="t8_17" class="t s3_17">in the same core; similarly for module-scope, die-scope, and package-scope. </span>
<span id="t9_17" class="t s3_17">When a processor package contains a single die, die-scope and package-scope are synonymous. When a package </span>
<span id="ta_17" class="t s3_17">contains multiple die, they are distinct. </span>
<span id="tb_17" class="t s4_17">NOTE </span>
<span id="tc_17" class="t s3_17">For information on hierarchical level types supported, refer to the CPUID Leaf 1FH definition for the </span>
<span id="td_17" class="t s3_17">actual level type numbers: “V2 Extended Topology Enumeration Leaf” in the Intel </span>
<span id="te_17" class="t s5_17">® </span>
<span id="tf_17" class="t s3_17">64 and IA-32 </span>
<span id="tg_17" class="t s3_17">Architectures Software Developer’s Manual, Volume 2A. Also see Section 9.9.1, “Hierarchical </span>
<span id="th_17" class="t s3_17">Mapping of Shared Resources,” in the Intel </span>
<span id="ti_17" class="t s5_17">® </span>
<span id="tj_17" class="t s3_17">64 and IA-32 Architectures Software Developer’s </span>
<span id="tk_17" class="t s3_17">Manual, Volume 3A. </span>
<span id="tl_17" class="t s3_17">Register addresses are given in both hexadecimal and decimal. The register name is the mnemonic register name </span>
<span id="tm_17" class="t s3_17">and the bit description describes individual bits in registers. </span>
<span id="tn_17" class="t s3_17">Model specific registers and its bit-fields may be supported for a finite range of processor families/models. To distin- </span>
<span id="to_17" class="t s3_17">guish between different processor family and/or models, software must use CPUID.01H leaf function to query the </span>
<span id="tp_17" class="t s3_17">combination of DisplayFamily and DisplayModel to determine model-specific availability of MSRs (see CPUID </span>
<span id="tq_17" class="t s3_17">instruction in Chapter 3, “Instruction Set Reference, A-L,” in the Intel </span>
<span id="tr_17" class="t s5_17">® </span>
<span id="ts_17" class="t s3_17">64 and IA-32 Architectures Software Devel- </span>
<span id="tt_17" class="t s3_17">oper’s Manual, Volume 2A). Table 2-1 lists the signature values of DisplayFamily and DisplayModel for various </span>
<span id="tu_17" class="t s3_17">processor families or processor number series. </span>
<span id="tv_17" class="t s6_17">Table 2-1. </span><span id="tw_17" class="t s6_17">CPUID Signature Values of DisplayFamily_DisplayModel </span>
<span id="tx_17" class="t s7_17">DisplayFamily_DisplayModel </span><span id="ty_17" class="t s7_17">Processor Families/Processor Number Series </span>
<span id="tz_17" class="t s7_17">06_85H </span><span id="t10_17" class="t s8_17">Intel® Xeon Phi™ Processor 7215, 7285, 7295 Series based on Knights Mill microarchitecture </span>
<span id="t11_17" class="t s7_17">06_57H </span><span id="t12_17" class="t s8_17">Intel® Xeon Phi™ Processor 3200, 5200, 7200 Series based on Knights Landing microarchitecture </span>
<span id="t13_17" class="t s7_17">06_8FH </span><span id="t14_17" class="t s8_17">4th generation Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture </span>
<span id="t15_17" class="t s7_17">06_BAH, 06_B7H, 06_BFH </span><span id="t16_17" class="t s8_17">13th generation Intel® Core™ processors supporting Raptor Lake performance hybrid architecture </span>
<span id="t17_17" class="t s7_17">06_97H, 06_9AH </span><span id="t18_17" class="t s8_17">12th generation Intel® Core™ processors supporting Alder Lake performance hybrid architecture </span>
<span id="t19_17" class="t s7_17">06_8CH, 06_8DH </span><span id="t1a_17" class="t s8_17">11th generation Intel® Core™ processors based on Tiger Lake microarchitecture </span>
<span id="t1b_17" class="t s7_17">06_A7H </span><span id="t1c_17" class="t s8_17">11th generation Intel® Core™ processors based on Rocket Lake microarchitecture </span>
<span id="t1d_17" class="t s7_17">06_7DH, 06_7EH </span><span id="t1e_17" class="t s8_17">10th generation Intel® Core™ processors based on Ice Lake microarchitecture </span>
<span id="t1f_17" class="t s7_17">06_A5H, 06_A6H </span><span id="t1g_17" class="t s8_17">10th generation Intel® Core™ processors based on Comet Lake microarchitecture </span>
<span id="t1h_17" class="t s7_17">06_66H </span><span id="t1i_17" class="t s8_17">Intel® Core™ processors based on Cannon Lake microarchitecture </span>
<span id="t1j_17" class="t s7_17">06_8EH, 06_9EH </span><span id="t1k_17" class="t s8_17">7th generation Intel® Core™ processors based on Kaby Lake microarchitecture, 8th and 9th generation </span>
<span id="t1l_17" class="t s8_17">Intel® Core™ processors based on Coffee Lake microarchitecture, Intel® Xeon® E processors based on </span>
<span id="t1m_17" class="t s8_17">Coffee Lake microarchitecture </span>
<span id="t1n_17" class="t s7_17">06_6AH, 06_6CH </span><span id="t1o_17" class="t s8_17">3rd generation Intel® Xeon® Scalable Processor Family based on Ice Lake microarchitecture </span>
<span id="t1p_17" class="t s7_17">06_55H </span><span id="t1q_17" class="t s8_17">Intel® Xeon® Scalable Processor Family based on Skylake microarchitecture, 2nd generation Intel® </span>
<span id="t1r_17" class="t s8_17">Xeon® Scalable Processor Family based on Cascade Lake product, and 3rd generation Intel® Xeon® </span>
<span id="t1s_17" class="t s8_17">Scalable Processor Family based on Cooper Lake product </span>
<span id="t1t_17" class="t s7_17">06_4EH, 06_5EH </span><span id="t1u_17" class="t s8_17">6th generation Intel Core processors and Intel Xeon processor E3-1500m v5 product family and E3- </span>
<span id="t1v_17" class="t s8_17">1200 v5 product family based on Skylake microarchitecture </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
