
ubuntu-preinstalled/lspci:     file format elf32-littlearm


Disassembly of section .init:

000010dc <.init>:
    10dc:	push	{r3, lr}
    10e0:	bl	17d8 <fputs@plt+0x3d8>
    10e4:	pop	{r3, pc}

Disassembly of section .plt:

000010e8 <qsort@plt-0x14>:
    10e8:	push	{lr}		; (str lr, [sp, #-4]!)
    10ec:	ldr	lr, [pc, #4]	; 10f8 <qsort@plt-0x4>
    10f0:	add	lr, pc, lr
    10f4:	ldr	pc, [lr, #8]!
    10f8:			; <UNDEFINED> instruction: 0x0001ddb0

000010fc <qsort@plt>:
    10fc:	add	ip, pc, #0, 12
    1100:	add	ip, ip, #118784	; 0x1d000
    1104:	ldr	pc, [ip, #3504]!	; 0xdb0

00001108 <pci_init@plt>:
    1108:	add	ip, pc, #0, 12
    110c:	add	ip, ip, #118784	; 0x1d000
    1110:	ldr	pc, [ip, #3496]!	; 0xda8

00001114 <pci_free_dev@plt>:
    1114:	add	ip, pc, #0, 12
    1118:	add	ip, ip, #118784	; 0x1d000
    111c:	ldr	pc, [ip, #3488]!	; 0xda0

00001120 <abort@plt>:
    1120:	add	ip, pc, #0, 12
    1124:	add	ip, ip, #118784	; 0x1d000
    1128:	ldr	pc, [ip, #3480]!	; 0xd98

0000112c <pci_get_dev@plt>:
    112c:	add	ip, pc, #0, 12
    1130:	add	ip, ip, #118784	; 0x1d000
    1134:	ldr	pc, [ip, #3472]!	; 0xd90

00001138 <pci_set_param@plt>:
    1138:	add	ip, pc, #0, 12
    113c:	add	ip, ip, #118784	; 0x1d000
    1140:	ldr	pc, [ip, #3464]!	; 0xd88

00001144 <pci_walk_params@plt>:
    1144:	add	ip, pc, #0, 12
    1148:	add	ip, ip, #118784	; 0x1d000
    114c:	ldr	pc, [ip, #3456]!	; 0xd80

00001150 <__libc_start_main@plt>:
    1150:	add	ip, pc, #0, 12
    1154:	add	ip, ip, #118784	; 0x1d000
    1158:	ldr	pc, [ip, #3448]!	; 0xd78

0000115c <pci_get_string_property@plt>:
    115c:	add	ip, pc, #0, 12
    1160:	add	ip, ip, #118784	; 0x1d000
    1164:	ldr	pc, [ip, #3440]!	; 0xd70

00001168 <__gmon_start__@plt>:
    1168:	add	ip, pc, #0, 12
    116c:	add	ip, ip, #118784	; 0x1d000
    1170:	ldr	pc, [ip, #3432]!	; 0xd68

00001174 <kmod_list_next@plt>:
    1174:	add	ip, pc, #0, 12
    1178:	add	ip, ip, #118784	; 0x1d000
    117c:	ldr	pc, [ip, #3424]!	; 0xd60

00001180 <strncpy@plt>:
    1180:	add	ip, pc, #0, 12
    1184:	add	ip, ip, #118784	; 0x1d000
    1188:	ldr	pc, [ip, #3416]!	; 0xd58

0000118c <__printf_chk@plt>:
    118c:			; <UNDEFINED> instruction: 0xe7fd4778
    1190:	add	ip, pc, #0, 12
    1194:	add	ip, ip, #118784	; 0x1d000
    1198:	ldr	pc, [ip, #3404]!	; 0xd4c

0000119c <strchr@plt>:
    119c:	add	ip, pc, #0, 12
    11a0:	add	ip, ip, #118784	; 0x1d000
    11a4:	ldr	pc, [ip, #3396]!	; 0xd44

000011a8 <putchar@plt>:
    11a8:			; <UNDEFINED> instruction: 0xe7fd4778
    11ac:	add	ip, pc, #0, 12
    11b0:	add	ip, ip, #118784	; 0x1d000
    11b4:	ldr	pc, [ip, #3384]!	; 0xd38

000011b8 <kmod_new@plt>:
    11b8:	add	ip, pc, #0, 12
    11bc:	add	ip, ip, #118784	; 0x1d000
    11c0:	ldr	pc, [ip, #3376]!	; 0xd30

000011c4 <pci_alloc@plt>:
    11c4:	add	ip, pc, #0, 12
    11c8:	add	ip, ip, #118784	; 0x1d000
    11cc:	ldr	pc, [ip, #3368]!	; 0xd28

000011d0 <memset@plt>:
    11d0:	add	ip, pc, #0, 12
    11d4:	add	ip, ip, #118784	; 0x1d000
    11d8:	ldr	pc, [ip, #3360]!	; 0xd20

000011dc <strrchr@plt>:
    11dc:	add	ip, pc, #0, 12
    11e0:	add	ip, ip, #118784	; 0x1d000
    11e4:	ldr	pc, [ip, #3352]!	; 0xd18

000011e8 <pci_filter_init@plt>:
    11e8:	add	ip, pc, #0, 12
    11ec:	add	ip, ip, #118784	; 0x1d000
    11f0:	ldr	pc, [ip, #3344]!	; 0xd10

000011f4 <pci_lookup_method@plt>:
    11f4:	add	ip, pc, #0, 12
    11f8:	add	ip, ip, #118784	; 0x1d000
    11fc:	ldr	pc, [ip, #3336]!	; 0xd08

00001200 <kmod_module_get_name@plt>:
    1200:	add	ip, pc, #0, 12
    1204:	add	ip, ip, #118784	; 0x1d000
    1208:	ldr	pc, [ip, #3328]!	; 0xd00

0000120c <free@plt>:
    120c:	add	ip, pc, #0, 12
    1210:	add	ip, ip, #118784	; 0x1d000
    1214:	ldr	pc, [ip, #3320]!	; 0xcf8

00001218 <kmod_module_unref@plt>:
    1218:	add	ip, pc, #0, 12
    121c:	add	ip, ip, #118784	; 0x1d000
    1220:	ldr	pc, [ip, #3312]!	; 0xcf0

00001224 <strlen@plt>:
    1224:	add	ip, pc, #0, 12
    1228:	add	ip, ip, #118784	; 0x1d000
    122c:	ldr	pc, [ip, #3304]!	; 0xce8

00001230 <pci_filter_parse_id@plt>:
    1230:	add	ip, pc, #0, 12
    1234:	add	ip, ip, #118784	; 0x1d000
    1238:	ldr	pc, [ip, #3296]!	; 0xce0

0000123c <kmod_unref@plt>:
    123c:			; <UNDEFINED> instruction: 0xe7fd4778
    1240:	add	ip, pc, #0, 12
    1244:	add	ip, ip, #118784	; 0x1d000
    1248:	ldr	pc, [ip, #3284]!	; 0xcd4

0000124c <getopt@plt>:
    124c:	add	ip, pc, #0, 12
    1250:	add	ip, ip, #118784	; 0x1d000
    1254:	ldr	pc, [ip, #3276]!	; 0xccc

00001258 <pci_read_vpd@plt>:
    1258:	add	ip, pc, #0, 12
    125c:	add	ip, ip, #118784	; 0x1d000
    1260:	ldr	pc, [ip, #3268]!	; 0xcc4

00001264 <memcpy@plt>:
    1264:	add	ip, pc, #0, 12
    1268:	add	ip, ip, #118784	; 0x1d000
    126c:	ldr	pc, [ip, #3260]!	; 0xcbc

00001270 <kmod_module_new_from_lookup@plt>:
    1270:	add	ip, pc, #0, 12
    1274:	add	ip, ip, #118784	; 0x1d000
    1278:	ldr	pc, [ip, #3252]!	; 0xcb4

0000127c <pci_cleanup@plt>:
    127c:	add	ip, pc, #0, 12
    1280:	add	ip, ip, #118784	; 0x1d000
    1284:	ldr	pc, [ip, #3244]!	; 0xcac

00001288 <pci_get_method_name@plt>:
    1288:	add	ip, pc, #0, 12
    128c:	add	ip, ip, #118784	; 0x1d000
    1290:	ldr	pc, [ip, #3236]!	; 0xca4

00001294 <__vsnprintf_chk@plt>:
    1294:	add	ip, pc, #0, 12
    1298:	add	ip, ip, #118784	; 0x1d000
    129c:	ldr	pc, [ip, #3228]!	; 0xc9c

000012a0 <__vfprintf_chk@plt>:
    12a0:	add	ip, pc, #0, 12
    12a4:	add	ip, ip, #118784	; 0x1d000
    12a8:	ldr	pc, [ip, #3220]!	; 0xc94

000012ac <kmod_module_unref_list@plt>:
    12ac:	add	ip, pc, #0, 12
    12b0:	add	ip, ip, #118784	; 0x1d000
    12b4:	ldr	pc, [ip, #3212]!	; 0xc8c

000012b8 <__snprintf_chk@plt>:
    12b8:	add	ip, pc, #0, 12
    12bc:	add	ip, ip, #118784	; 0x1d000
    12c0:	ldr	pc, [ip, #3204]!	; 0xc84

000012c4 <pci_filter_parse_slot@plt>:
    12c4:	add	ip, pc, #0, 12
    12c8:	add	ip, ip, #118784	; 0x1d000
    12cc:	ldr	pc, [ip, #3196]!	; 0xc7c

000012d0 <fwrite@plt>:
    12d0:	add	ip, pc, #0, 12
    12d4:	add	ip, ip, #118784	; 0x1d000
    12d8:	ldr	pc, [ip, #3188]!	; 0xc74

000012dc <pci_get_param@plt>:
    12dc:	add	ip, pc, #0, 12
    12e0:	add	ip, ip, #118784	; 0x1d000
    12e4:	ldr	pc, [ip, #3180]!	; 0xc6c

000012e8 <malloc@plt>:
    12e8:	add	ip, pc, #0, 12
    12ec:	add	ip, ip, #118784	; 0x1d000
    12f0:	ldr	pc, [ip, #3172]!	; 0xc64

000012f4 <__stack_chk_fail@plt>:
    12f4:	add	ip, pc, #0, 12
    12f8:	add	ip, ip, #118784	; 0x1d000
    12fc:	ldr	pc, [ip, #3164]!	; 0xc5c

00001300 <__fprintf_chk@plt>:
    1300:	add	ip, pc, #0, 12
    1304:	add	ip, ip, #118784	; 0x1d000
    1308:	ldr	pc, [ip, #3156]!	; 0xc54

0000130c <fputc@plt>:
    130c:	add	ip, pc, #0, 12
    1310:	add	ip, ip, #118784	; 0x1d000
    1314:	ldr	pc, [ip, #3148]!	; 0xc4c

00001318 <pci_fill_info@plt>:
    1318:	add	ip, pc, #0, 12
    131c:	add	ip, ip, #118784	; 0x1d000
    1320:	ldr	pc, [ip, #3140]!	; 0xc44

00001324 <pci_setup_cache@plt>:
    1324:	add	ip, pc, #0, 12
    1328:	add	ip, ip, #118784	; 0x1d000
    132c:	ldr	pc, [ip, #3132]!	; 0xc3c

00001330 <pci_lookup_name@plt>:
    1330:	add	ip, pc, #0, 12
    1334:	add	ip, ip, #118784	; 0x1d000
    1338:	ldr	pc, [ip, #3124]!	; 0xc34

0000133c <pci_scan_bus@plt>:
    133c:	add	ip, pc, #0, 12
    1340:	add	ip, ip, #118784	; 0x1d000
    1344:	ldr	pc, [ip, #3116]!	; 0xc2c

00001348 <pci_read_word@plt>:
    1348:	add	ip, pc, #0, 12
    134c:	add	ip, ip, #118784	; 0x1d000
    1350:	ldr	pc, [ip, #3108]!	; 0xc24

00001354 <pci_read_byte@plt>:
    1354:	add	ip, pc, #0, 12
    1358:	add	ip, ip, #118784	; 0x1d000
    135c:	ldr	pc, [ip, #3100]!	; 0xc1c

00001360 <puts@plt>:
    1360:	add	ip, pc, #0, 12
    1364:	add	ip, ip, #118784	; 0x1d000
    1368:	ldr	pc, [ip, #3092]!	; 0xc14

0000136c <readlink@plt>:
    136c:	add	ip, pc, #0, 12
    1370:	add	ip, ip, #118784	; 0x1d000
    1374:	ldr	pc, [ip, #3084]!	; 0xc0c

00001378 <putc@plt>:
    1378:			; <UNDEFINED> instruction: 0xe7fd4778
    137c:	add	ip, pc, #0, 12
    1380:	add	ip, ip, #118784	; 0x1d000
    1384:	ldr	pc, [ip, #3072]!	; 0xc00

00001388 <kmod_module_get_module@plt>:
    1388:	add	ip, pc, #0, 12
    138c:	add	ip, ip, #118784	; 0x1d000
    1390:	ldr	pc, [ip, #3064]!	; 0xbf8

00001394 <__sprintf_chk@plt>:
    1394:	add	ip, pc, #0, 12
    1398:	add	ip, ip, #118784	; 0x1d000
    139c:	ldr	pc, [ip, #3056]!	; 0xbf0

000013a0 <pci_set_name_list_path@plt>:
    13a0:	add	ip, pc, #0, 12
    13a4:	add	ip, ip, #118784	; 0x1d000
    13a8:	ldr	pc, [ip, #3048]!	; 0xbe8

000013ac <realloc@plt>:
    13ac:	add	ip, pc, #0, 12
    13b0:	add	ip, ip, #118784	; 0x1d000
    13b4:	ldr	pc, [ip, #3040]!	; 0xbe0

000013b8 <pci_read_block@plt>:
    13b8:	add	ip, pc, #0, 12
    13bc:	add	ip, ip, #118784	; 0x1d000
    13c0:	ldr	pc, [ip, #3032]!	; 0xbd8

000013c4 <strcmp@plt>:
    13c4:	add	ip, pc, #0, 12
    13c8:	add	ip, ip, #118784	; 0x1d000
    13cc:	ldr	pc, [ip, #3024]!	; 0xbd0

000013d0 <exit@plt>:
    13d0:	add	ip, pc, #0, 12
    13d4:	add	ip, ip, #118784	; 0x1d000
    13d8:	ldr	pc, [ip, #3016]!	; 0xbc8

000013dc <kmod_load_resources@plt>:
    13dc:	add	ip, pc, #0, 12
    13e0:	add	ip, ip, #118784	; 0x1d000
    13e4:	ldr	pc, [ip, #3008]!	; 0xbc0

000013e8 <__cxa_finalize@plt>:
    13e8:	add	ip, pc, #0, 12
    13ec:	add	ip, ip, #118784	; 0x1d000
    13f0:	ldr	pc, [ip, #3000]!	; 0xbb8

000013f4 <pci_filter_match@plt>:
    13f4:	add	ip, pc, #0, 12
    13f8:	add	ip, ip, #118784	; 0x1d000
    13fc:	ldr	pc, [ip, #2992]!	; 0xbb0

00001400 <fputs@plt>:
    1400:	add	ip, pc, #0, 12
    1404:	add	ip, ip, #118784	; 0x1d000
    1408:	ldr	pc, [ip, #2984]!	; 0xba8

Disassembly of section .text:

0000140c <.text>:
    140c:	svcmi	0x00f8e92d
    1410:	svcmi	0x00be2802
    1414:	strmi	r4, [sp], -r4, lsl #12
    1418:	tstle	r8, pc, ror r4
    141c:	stmdavs	r8!, {r2, r3, r4, r5, r7, r8, fp, lr}^
    1420:			; <UNDEFINED> instruction: 0xf7ff4479
    1424:			; <UNDEFINED> instruction: 0x4606efd0
    1428:			; <UNDEFINED> instruction: 0xf0002800
    142c:			; <UNDEFINED> instruction: 0xf7ff814c
    1430:	cdpmi	14, 11, cr14, cr8, cr10, {6}
    1434:	bmi	fee53b1c <fputs@plt+0xfee5271c>
    1438:	andhi	pc, r6, r7, asr r8	; <UNPREDICTABLE>
    143c:			; <UNDEFINED> instruction: 0xf8df4eb8
    1440:			; <UNDEFINED> instruction: 0xf8dfb2e4
    1444:	ldrbtmi	sl, [lr], #-740	; 0xfffffd1c
    1448:	vqshl.s8	q2, <illegal reg q13.5>, q11
    144c:	ldrbtmi	r6, [sl], #1572	; 0x624
    1450:	andeq	pc, r0, r8, asr #17
    1454:	andvs	r5, r1, #7929856	; 0x790000
    1458:	andls	pc, r2, r7, asr r8	; <UNPREDICTABLE>
    145c:			; <UNDEFINED> instruction: 0xf7ff4649
    1460:	ldrtmi	lr, [r2], -r4, asr #29
    1464:	strtmi	r4, [r0], -r9, lsr #12
    1468:	mrc	7, 7, APSR_nzcv, cr0, cr15, {7}
    146c:	suble	r1, r7, r3, asr #24
    1470:	movteq	pc, #16800	; 0x41a0	; <UNPREDICTABLE>
    1474:	vpadd.i8	d2, d0, d20
    1478:	ldm	pc, {r0, r3, r5, r6, r7, pc}^	; <UNPREDICTABLE>
    147c:	rsceq	pc, r2, r3, lsl r0	; <UNPREDICTABLE>
    1480:	rsceq	r0, r7, r7, ror #1
    1484:	rsceq	r0, r7, r7, ror #1
    1488:	rsceq	r0, r7, r7, ror #1
    148c:	rsceq	r0, r7, r7, ror #1
    1490:	ldrdeq	r0, [r7], #12	; <UNPREDICTABLE>
    1494:	sbcseq	r0, r4, r7, ror #1
    1498:	ldrdeq	r0, [r7], #0	; <UNPREDICTABLE>
    149c:	rsceq	r0, r7, r7, ror #1
    14a0:	rsceq	r0, r7, r7, ror #1
    14a4:	rsceq	r0, r7, r7, ror #1
    14a8:	rsceq	r0, r7, r7, ror #1
    14ac:	rsceq	r0, r7, r7, ror #1
    14b0:	rsceq	r0, r7, r7, ror #1
    14b4:	rsceq	r0, r7, r7, ror #1
    14b8:	sbceq	r0, fp, r7, ror #1
    14bc:	adcseq	r0, lr, r7, ror #1
    14c0:	rsceq	r0, r7, r7, ror #1
    14c4:	rsceq	r0, r7, r7, ror #1
    14c8:	strhteq	r0, [r7], #5
    14cc:	rsceq	r0, r7, pc, lsr #1
    14d0:	adceq	r0, r3, r9, lsr #1
    14d4:	addseq	r0, ip, r7, ror #1
    14d8:	smlaleq	r0, r7, r6, r0
    14dc:	addeq	r0, r0, r8, lsl #1
    14e0:	rsbseq	r0, sl, r7, ror #1
    14e4:	eorseq	r0, r5, r7, ror #1
    14e8:			; <UNDEFINED> instruction: 0x46294a90
    14ec:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    14f0:	movwcc	r6, #6547	; 0x1993
    14f4:			; <UNDEFINED> instruction: 0x46326193
    14f8:	mcr	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    14fc:			; <UNDEFINED> instruction: 0xd1b71c43
    1500:	ldmpl	fp!, {r0, r1, r3, r7, r8, r9, fp, lr}^
    1504:	adcmi	r6, r3, #1769472	; 0x1b0000
    1508:	adchi	pc, sl, r0, asr #5
    150c:			; <UNDEFINED> instruction: 0xf8d84b89
    1510:	ldrbtmi	r0, [fp], #-0
    1514:	teqlt	fp, fp	; <illegal shifter operand>
    1518:	blcs	5bb28 <fputs@plt+0x5a728>
    151c:			; <UNDEFINED> instruction: 0xf442bfd4
    1520:	vst1.8	{d18-d21}, [r2], r0
    1524:			; <UNDEFINED> instruction: 0x61820290
    1528:	ldrbtmi	r4, [fp], #-2947	; 0xfffff47d
    152c:			; <UNDEFINED> instruction: 0xb11b6adb
    1530:	vst2.32	{d22,d24}, [r3], r3
    1534:	orrvs	r1, r3, r0, asr #7
    1538:	stcl	7, cr15, [r6, #1020]!	; 0x3fc
    153c:	ldrbtmi	r4, [fp], #-2943	; 0xfffff481
    1540:	bcs	1beb0 <fputs@plt+0x1aab0>
    1544:	addshi	pc, r9, r0
    1548:	blcs	1b8bc <fputs@plt+0x1a4bc>
    154c:	sbcshi	pc, r9, r0, asr #32
    1550:			; <UNDEFINED> instruction: 0xf964f008
    1554:	stc2	0, cr15, [r8], #28
    1558:	ldrdeq	pc, [r0], -r8
    155c:	mcr	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1560:	ldrbtmi	r4, [fp], #-2935	; 0xfffff489
    1564:			; <UNDEFINED> instruction: 0x2e00691e
    1568:			; <UNDEFINED> instruction: 0x2602bf18
    156c:	pop	{r4, r5, r9, sl, lr}
    1570:	blmi	1d25558 <fputs@plt+0x1d24158>
    1574:	ldmdavs	r3, {r1, r3, r4, r5, r6, r7, fp, ip, lr}
    1578:	andsvs	r3, r3, r1, lsl #6
    157c:	blmi	1cbb348 <fputs@plt+0x1cb9f48>
    1580:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    1584:	sbcsvs	r6, r9, sl, lsl sl
    1588:	andsvs	r4, sl, #167772160	; 0xa000000
    158c:	blmi	1bfb338 <fputs@plt+0x1bf9f38>
    1590:	ldmpl	fp!, {r3, r6, r9, sl, lr}^
    1594:			; <UNDEFINED> instruction: 0xf7ff6819
    1598:	stmdacs	r0, {r1, r2, r4, r7, r9, sl, fp, sp, lr, pc}
    159c:	adchi	pc, ip, r0, asr #32
    15a0:	andcs	r4, r1, #109568	; 0x1ac00
    15a4:	bicsvs	r4, sl, fp, ror r4
    15a8:			; <UNDEFINED> instruction: 0xf8dae75b
    15ac:	movwcc	r3, #4136	; 0x1028
    15b0:	eorcc	pc, r8, sl, asr #17
    15b4:	bmi	197b310 <fputs@plt+0x1979f10>
    15b8:	ldmpl	sl!, {r1, r2, r5, r6, r8, r9, fp, lr}
    15bc:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    15c0:	smlald	r6, lr, sl, r0
    15c4:	ldrdcs	pc, [r0], -r8
    15c8:	movwcc	r6, #6483	; 0x1953
    15cc:	smlsld	r6, r8, r3, r1
    15d0:	ldrbtmi	r4, [sl], #-2657	; 0xfffff59f
    15d4:	movwcc	r6, #6227	; 0x1853
    15d8:	smlsld	r6, r2, r3, r0
    15dc:	ldrbtmi	r4, [sl], #-2655	; 0xfffff5a1
    15e0:	movwcc	r6, #6483	; 0x1953
    15e4:			; <UNDEFINED> instruction: 0xe73c6153
    15e8:	andcs	r4, r0, #88, 22	; 0x16000
    15ec:	ldrdeq	pc, [r0], -r8
    15f0:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    15f4:	mrc	7, 6, APSR_nzcv, cr4, cr15, {7}
    15f8:	blmi	153b2cc <fputs@plt+0x1539ecc>
    15fc:	ldmpl	fp!, {r3, r6, r9, sl, lr}^
    1600:			; <UNDEFINED> instruction: 0xf7ff6819
    1604:	stmdacs	r0, {r1, r2, r4, r9, sl, fp, sp, lr, pc}
    1608:	strmi	sp, [r1], -sl, asr #1
    160c:	ldrbtmi	r4, [r8], #-2132	; 0xfffff7ac
    1610:			; <UNDEFINED> instruction: 0xf9eaf008
    1614:	ldrdcc	pc, [r0], -r8
    1618:	addsvs	r2, sl, r1, lsl #4
    161c:	movwcs	lr, #5921	; 0x1721
    1620:	eorcc	pc, ip, fp, asr #17
    1624:	blmi	13fb2a0 <fputs@plt+0x13f9ea0>
    1628:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    162c:	sbcsvs	r6, r9, sl, lsl r8
    1630:	andsvs	r4, sl, sl, lsl #8
    1634:	bmi	133b290 <fputs@plt+0x1339e90>
    1638:	bvs	14d2828 <fputs@plt+0x14d1428>
    163c:	subsvs	r3, r3, #67108864	; 0x4000000
    1640:	blmi	12bb284 <fputs@plt+0x12b9e84>
    1644:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
    1648:			; <UNDEFINED> instruction: 0xe70a609a
    164c:			; <UNDEFINED> instruction: 0xf8d84b3f
    1650:	ldmpl	fp!, {ip}^
    1654:			; <UNDEFINED> instruction: 0xf008681a
    1658:	stmdacs	r0, {r0, r3, r5, r9, fp, ip, sp, lr, pc}
    165c:	svcge	0x0001f47f
    1660:	tstcs	r1, r3, asr #22
    1664:	ldrdmi	pc, [r0], -r8
    1668:	bmi	1092ea8 <fputs@plt+0x1091aa8>
    166c:	ldrbtmi	r5, [sl], #-2296	; 0xfffff708
    1670:	stmdavs	r0, {r0, r1, r5, r6, r7, fp, sp, lr}
    1674:	mcr	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1678:			; <UNDEFINED> instruction: 0xf8d8e778
    167c:			; <UNDEFINED> instruction: 0xf7ff0000
    1680:			; <UNDEFINED> instruction: 0xf8d8ee5e
    1684:	bvs	ff70d68c <fputs@plt+0xff70c28c>
    1688:			; <UNDEFINED> instruction: 0x4620b15c
    168c:	blx	63d696 <fputs@plt+0x63c296>
    1690:	blmi	e6db18 <fputs@plt+0xe6c718>
    1694:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    1698:	andsvs	r6, r8, r2
    169c:	stccs	8, cr6, [r0], {36}	; 0x24
    16a0:			; <UNDEFINED> instruction: 0xf000d1f3
    16a4:	blmi	d7fc08 <fputs@plt+0xd7e808>
    16a8:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    16ac:	blmi	d302e0 <fputs@plt+0xd2eee0>
    16b0:	bvs	6928a4 <fputs@plt+0x6914a4>
    16b4:	ldmibvs	fp, {r1, r5, r6, r8, ip, sp, pc}^
    16b8:	svclt	0x00142b00
    16bc:	andcs	r4, r0, r8, asr #12
    16c0:			; <UNDEFINED> instruction: 0xff2ef007
    16c4:	stmdami	pc!, {r1, r2, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    16c8:			; <UNDEFINED> instruction: 0xf7ff4478
    16cc:	strb	lr, [sp, -sl, asr #28]
    16d0:	ldmpl	fp!, {r0, r3, r5, r8, r9, fp, lr}^
    16d4:	stccs	8, cr6, [r0], {28}
    16d8:	svcge	0x003cf43f
    16dc:	strbmi	r6, [r8], -r1, ror #16
    16e0:	mcr	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    16e4:	stmdavs	r4!, {r3, r8, fp, ip, sp, pc}
    16e8:			; <UNDEFINED> instruction: 0x4620e7f5
    16ec:			; <UNDEFINED> instruction: 0xf948f001
    16f0:			; <UNDEFINED> instruction: 0xf007e7f9
    16f4:			; <UNDEFINED> instruction: 0xe7dafdfd
    16f8:	stmdami	r3!, {r0, r9, sl, lr}
    16fc:			; <UNDEFINED> instruction: 0xf0084478
    1700:	stmdami	r2!, {r0, r1, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    1704:			; <UNDEFINED> instruction: 0xf0084478
    1708:	svclt	0x0000f96f
    170c:	andeq	sp, r1, ip, lsl #21
    1710:	andeq	r9, r0, r8, lsl #2
    1714:	andeq	r0, r0, r8, lsl r1
    1718:	andeq	r0, r0, r4, asr #2
    171c:	andeq	r0, r0, ip, lsl r1
    1720:			; <UNDEFINED> instruction: 0x0001dbbe
    1724:	andeq	lr, r1, ip, lsr #4
    1728:	andeq	lr, r1, r6, lsr #4
    172c:	andeq	lr, r1, r6, lsl #3
    1730:	andeq	r0, r0, r8, lsr #2
    1734:	andeq	lr, r1, r2, ror #2
    1738:	andeq	lr, r1, sl, asr #2
    173c:	andeq	lr, r1, r6, lsr r1
    1740:	andeq	lr, r1, r2, lsl r1
    1744:	andeq	r0, r0, r4, lsl r1
    1748:	strdeq	lr, [r1], -r2
    174c:	andeq	r0, r0, r0, asr #2
    1750:	ldrdeq	lr, [r1], -r0
    1754:	andeq	r0, r0, r0, lsr #2
    1758:	andeq	lr, r1, r2, lsr #1
    175c:	muleq	r1, r6, r0
    1760:	andeq	r8, r0, r2, asr #30
    1764:	andeq	lr, r1, sl, asr #32
    1768:	andeq	lr, r1, ip, lsr r0
    176c:	andeq	lr, r1, lr, lsr #32
    1770:	andeq	r0, r0, ip, lsr r1
    1774:	muleq	r1, r6, r9
    1778:	andeq	r0, r0, ip, asr #2
    177c:	andeq	sp, r1, ip, asr #31
    1780:	andeq	sp, r1, r4, asr #31
    1784:	andeq	r8, r0, ip, ror #28
    1788:	andeq	r8, r0, ip, asr #28
    178c:	andeq	r8, r0, r4, asr lr
    1790:	bleq	3d8d4 <fputs@plt+0x3c4d4>
    1794:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1798:	strbtmi	fp, [sl], -r2, lsl #24
    179c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    17a0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    17a4:	ldrmi	sl, [sl], #776	; 0x308
    17a8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    17ac:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    17b0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    17b4:			; <UNDEFINED> instruction: 0xf85a4b06
    17b8:	stmdami	r6, {r0, r1, ip, sp}
    17bc:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    17c0:	stcl	7, cr15, [r6], {255}	; 0xff
    17c4:	stc	7, cr15, [ip], #1020	; 0x3fc
    17c8:	andeq	sp, r1, r0, ror #13
    17cc:	andeq	r0, r0, ip, lsl #2
    17d0:	andeq	r0, r0, r0, lsr r1
    17d4:	andeq	r0, r0, r4, asr r1
    17d8:	ldr	r3, [pc, #20]	; 17f4 <fputs@plt+0x3f4>
    17dc:	ldr	r2, [pc, #20]	; 17f8 <fputs@plt+0x3f8>
    17e0:	add	r3, pc, r3
    17e4:	ldr	r2, [r3, r2]
    17e8:	cmp	r2, #0
    17ec:	bxeq	lr
    17f0:	b	1168 <__gmon_start__@plt>
    17f4:	andeq	sp, r1, r0, asr #13
    17f8:	andeq	r0, r0, r0, lsl r1
    17fc:	blmi	1d381c <fputs@plt+0x1d241c>
    1800:	bmi	1d29e8 <fputs@plt+0x1d15e8>
    1804:	addmi	r4, r3, #2063597568	; 0x7b000000
    1808:	andle	r4, r3, sl, ror r4
    180c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1810:	ldrmi	fp, [r8, -r3, lsl #2]
    1814:	svclt	0x00004770
    1818:	andeq	sp, r1, r0, ror lr
    181c:	andeq	sp, r1, ip, ror #28
    1820:	muleq	r1, ip, r6
    1824:	andeq	r0, r0, r4, lsr #2
    1828:	stmdbmi	r9, {r3, fp, lr}
    182c:	bmi	252a14 <fputs@plt+0x251614>
    1830:	bne	252a1c <fputs@plt+0x25161c>
    1834:	svceq	0x00cb447a
    1838:			; <UNDEFINED> instruction: 0x01a1eb03
    183c:	andle	r1, r3, r9, asr #32
    1840:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1844:	ldrmi	fp, [r8, -r3, lsl #2]
    1848:	svclt	0x00004770
    184c:	andeq	sp, r1, r4, asr #28
    1850:	andeq	sp, r1, r0, asr #28
    1854:	andeq	sp, r1, r0, ror r6
    1858:	andeq	r0, r0, ip, lsr #2
    185c:	blmi	2aec84 <fputs@plt+0x2ad884>
    1860:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1864:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1868:	blmi	26fe1c <fputs@plt+0x26ea1c>
    186c:	ldrdlt	r5, [r3, -r3]!
    1870:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1874:			; <UNDEFINED> instruction: 0xf7ff6818
    1878:			; <UNDEFINED> instruction: 0xf7ffedb8
    187c:	blmi	1c1780 <fputs@plt+0x1c0380>
    1880:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1884:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1888:	andeq	sp, r1, lr, lsl #28
    188c:	andeq	sp, r1, r0, asr #12
    1890:	andeq	r0, r0, r0, asr r1
    1894:	andeq	sp, r1, lr, lsl #15
    1898:	andeq	sp, r1, lr, ror #27
    189c:	svclt	0x0000e7c4
    18a0:	stmdavs	fp, {r1, fp, sp, lr}
    18a4:	ldmdavs	fp, {r1, r4, r6, fp, sp, lr}^
    18a8:	ldrdeq	pc, [r0], #130	; 0x82	; <UNPREDICTABLE>
    18ac:	ldrdne	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
    18b0:	blle	4922d8 <fputs@plt+0x490ed8>
    18b4:	ldmibvc	r0, {r2, r4, sl, fp, ip, lr, pc}
    18b8:	addmi	r7, r8, #2506752	; 0x264000
    18bc:	stmdale	pc, {r0, r2, r3, r8, r9, ip, lr, pc}	; <UNPREDICTABLE>
    18c0:	ldmibvc	r9, {r4, r6, r7, r8, fp, ip, sp, lr}^
    18c4:	movwle	r4, #33416	; 0x8288
    18c8:	bvc	4b78f8 <fputs@plt+0x4b64f8>
    18cc:	addsmi	r7, sl, #110592	; 0x1b000
    18d0:	svclt	0x008cd303
    18d4:	andcs	r2, r0, r1
    18d8:			; <UNDEFINED> instruction: 0xf04f4770
    18dc:			; <UNDEFINED> instruction: 0x477030ff
    18e0:	ldrbmi	r2, [r0, -r1]!
    18e4:	ldrlt	r4, [r8, #-2328]!	; 0xfffff6e8
    18e8:			; <UNDEFINED> instruction: 0x46044479
    18ec:			; <UNDEFINED> instruction: 0xf7ff2001
    18f0:	stmdavc	r3!, {r4, r6, sl, fp, sp, lr, pc}
    18f4:	ldrbtmi	r4, [sl], #-2581	; 0xfffff5eb
    18f8:	ldmdbmi	r5, {r0, r1, r4, r5, r6, r7, r8, ip, sp, pc}
    18fc:	and	r5, r5, r5, asr r8
    1900:	bleq	7f958 <fputs@plt+0x7e558>
    1904:	ldc	7, cr15, [sl, #-1020]!	; 0xfffffc04
    1908:	cmnlt	fp, r3, lsr #16
    190c:	svclt	0x00182b5c
    1910:	stmdavs	r9!, {r1, r5, r8, r9, fp, sp}
    1914:	ldrshcs	sp, [ip], #-20	; 0xffffffec
    1918:	ldc	7, cr15, [r0, #-1020]!	; 0xfffffc04
    191c:	bleq	7f974 <fputs@plt+0x7e574>
    1920:			; <UNDEFINED> instruction: 0xf7ff6829
    1924:	stmdavc	r3!, {r2, r3, r5, r8, sl, fp, sp, lr, pc}
    1928:	mvnle	r2, r0, lsl #22
    192c:	eorcs	r6, r2, r9, lsr #16
    1930:	ldrhtmi	lr, [r8], -sp
    1934:	stclt	7, cr15, [r0, #-1020]!	; 0xfffffc04
    1938:	eorcs	r4, r2, r5, lsl #22
    193c:	stmdavs	r9!, {r0, r2, r4, r6, r7, fp, ip, lr}
    1940:	ldrhtmi	lr, [r8], -sp
    1944:	ldclt	7, cr15, [r8, #-1020]	; 0xfffffc04
    1948:	andeq	r8, r0, r4, asr #6
    194c:	andeq	sp, r1, lr, lsr #11
    1950:	andeq	r0, r0, r8, lsr r1
    1954:	bmi	993df0 <fputs@plt+0x9929f0>
    1958:	blmi	992b44 <fputs@plt+0x991744>
    195c:	strdlt	fp, [r3], r0
    1960:	svcge	0x0000588a
    1964:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    1968:			; <UNDEFINED> instruction: 0xf04f607a
    196c:	bmi	882174 <fputs@plt+0x880d74>
    1970:	stmdavs	fp!, {r0, r2, r3, r4, r7, fp, ip, lr}
    1974:			; <UNDEFINED> instruction: 0x461ab373
    1978:	ldmdavs	r2, {r8, sp}
    197c:	tstcc	r1, ip, lsl #12
    1980:	mvnsle	r2, r0, lsl #20
    1984:	andcc	r0, r7, #138	; 0x8a
    1988:	andeq	pc, r7, #34	; 0x22
    198c:	vstreq	d14, [r2, #-692]	; 0xfffffd4c
    1990:	ldrtmi	r4, [r2], -lr, ror #12
    1994:	blcc	13faa4 <fputs@plt+0x13e6a4>
    1998:	blcs	1ba0c <fputs@plt+0x1a60c>
    199c:	blmi	5f618c <fputs@plt+0x5f4d8c>
    19a0:	ldrtmi	r2, [r0], -r4, lsl #4
    19a4:			; <UNDEFINED> instruction: 0xf7ff447b
    19a8:	strtmi	lr, [sl], -sl, lsr #23
    19ac:	blcc	13fb0c <fputs@plt+0x13e70c>
    19b0:	andsvs	r3, r3, r1, lsl #24
    19b4:	stclne	6, cr4, [r3], #-104	; 0xffffff98
    19b8:	movwcs	sp, #504	; 0x1f8
    19bc:	bmi	419a10 <fputs@plt+0x418610>
    19c0:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    19c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    19c8:	subsmi	r6, sl, fp, ror r8
    19cc:	strcc	sp, [ip, -fp, lsl #2]
    19d0:	ldcllt	6, cr4, [r0, #756]!	; 0x2f4
    19d4:	blmi	2d3240 <fputs@plt+0x2d1e40>
    19d8:	strbtmi	r2, [r8], -r4, lsl #4
    19dc:			; <UNDEFINED> instruction: 0xf7ff447b
    19e0:	strtmi	lr, [sl], -lr, lsl #23
    19e4:			; <UNDEFINED> instruction: 0xf7ffe7e9
    19e8:	svclt	0x0000ec86
    19ec:	andeq	sp, r1, ip, asr #10
    19f0:	andeq	r0, r0, r4, lsr r1
    19f4:	andeq	sp, r1, r0, asr #10
    19f8:	andeq	r0, r0, ip, asr #2
    19fc:			; <UNDEFINED> instruction: 0xfffffef9
    1a00:	andeq	sp, r1, r2, ror #9
    1a04:			; <UNDEFINED> instruction: 0xfffffec1
    1a08:			; <UNDEFINED> instruction: 0x4604b530
    1a0c:	addlt	r4, r3, r8, lsl sp
    1a10:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
    1a14:	stmdavs	fp, {r0, r1, r5, r8, ip, sp, pc}
    1a18:	ldrdlt	r6, [fp, -fp]
    1a1c:	ldmdblt	r3, {r0, r1, r3, r4, r9, fp, sp, lr}^
    1a20:	andcs	r7, r1, r1, lsr #20
    1a24:	stmibvc	r2!, {r0, r1, r5, r6, r7, r8, fp, ip, sp, lr}
    1a28:	ldmdbmi	r2, {r8, ip, pc}
    1a2c:			; <UNDEFINED> instruction: 0xf7ff4479
    1a30:			; <UNDEFINED> instruction: 0xb003ebb0
    1a34:	ldmdavs	r8, {r4, r5, r8, sl, fp, ip, sp, pc}^
    1a38:	tsteq	ip, r3, lsl #2	; <UNPREDICTABLE>
    1a3c:			; <UNDEFINED> instruction: 0xffe4f7ff
    1a40:	blcs	5baf4 <fputs@plt+0x5a6f4>
    1a44:	bvc	878e74 <fputs@plt+0x877a74>
    1a48:	stmibvc	r3!, {r0, sp}^
    1a4c:	smlatbls	r0, r2, r9, r7
    1a50:	ldrbtmi	r4, [r9], #-2313	; 0xfffff6f7
    1a54:	bl	fe73fa58 <fputs@plt+0xfe73e658>
    1a58:	ldclt	0, cr11, [r0, #-12]!
    1a5c:	andcs	r4, r1, r7, lsl #18
    1a60:	stmibvc	r2!, {r0, r1, r5, r9, fp, ip, sp, lr}^
    1a64:	andlt	r4, r3, r9, ror r4
    1a68:	ldrhtmi	lr, [r0], -sp
    1a6c:	bllt	fe3bfa70 <fputs@plt+0xfe3be670>
    1a70:	andeq	sp, r1, r4, ror #24
    1a74:	andeq	r8, r0, r0, lsr #4
    1a78:	ldrdeq	r8, [r0], -lr
    1a7c:	ldrdeq	r8, [r0], -ip
    1a80:	ldrlt	r4, [r0, #-2835]	; 0xfffff4ed
    1a84:			; <UNDEFINED> instruction: 0x4604447b
    1a88:	ldmdavs	sl, {r6, fp, sp, lr}^
    1a8c:	ldmvs	fp, {r1, r3, r6, r8, fp, ip, sp, pc}
    1a90:	svclt	0x00183b00
    1a94:	stmiblt	r3, {r0, r8, r9, sp}^
    1a98:	tsteq	ip, r4, lsl #2	; <UNPREDICTABLE>
    1a9c:			; <UNDEFINED> instruction: 0x4010e8bd
    1aa0:			; <UNDEFINED> instruction: 0xf8d0e7b2
    1aa4:	cmplt	r2, r0, ror #1
    1aa8:	andcs	r4, r1, sl, lsl #18
    1aac:			; <UNDEFINED> instruction: 0xf7ff4479
    1ab0:	stmdavs	r0!, {r4, r5, r6, r8, r9, fp, sp, lr, pc}^
    1ab4:	tsteq	ip, r4, lsl #2	; <UNPREDICTABLE>
    1ab8:			; <UNDEFINED> instruction: 0x4010e8bd
    1abc:	ldmvs	fp, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
    1ac0:	svclt	0x00d42b01
    1ac4:	movwcs	r2, #4864	; 0x1300
    1ac8:			; <UNDEFINED> instruction: 0xf8d0e7e5
    1acc:	strb	r2, [fp, r0, ror #1]!
    1ad0:	strdeq	sp, [r1], -r0
    1ad4:			; <UNDEFINED> instruction: 0x000081b0
    1ad8:	ldrbtlt	r2, [r0], #-768	; 0xfffffd00
    1adc:	vmov.i32	d20, #-1912602624	; 0x8e000000
    1ae0:	ldrtmi	r0, [r5], -r9, lsl #8
    1ae4:			; <UNDEFINED> instruction: 0x0c05ea54
    1ae8:	addscs	lr, r0, #323584	; 0x4f000
    1aec:	movwcc	sp, #4369	; 0x1111
    1af0:	addpl	lr, r1, r2, asr #20
    1af4:	b	13cc70c <fputs@plt+0x13cb30c>
    1af8:			; <UNDEFINED> instruction: 0xd1f02191
    1afc:	blmi	18ab24 <fputs@plt+0x189724>
    1b00:	stmdbmi	r6, {r1, r9, sl, lr}
    1b04:	ldrbtmi	r2, [fp], #-1
    1b08:	ldrbtmi	r4, [r9], #-1059	; 0xfffffbdd
    1b0c:			; <UNDEFINED> instruction: 0xf7ffbc70
    1b10:	subseq	fp, ip, sp, lsr fp
    1b14:	svclt	0x0000e7f3
    1b18:	andeq	r8, r0, r6, lsl #21
    1b1c:	andeq	r8, r0, sl, asr r1
    1b20:	svcmi	0x00f0e92d
    1b24:	addlt	r4, r3, r1, lsl r6
    1b28:	stmdbmi	r7!, {r2, r3, r9, sl, lr}
    1b2c:	ldmib	sp, {r1, r9, sl, lr}^
    1b30:	andcs	r6, r1, ip, lsl #14
    1b34:			; <UNDEFINED> instruction: 0x461d4479
    1b38:	ldrsbtlt	pc, [r8], -sp	; <UNPREDICTABLE>
    1b3c:	bl	a3fb40 <fputs@plt+0xa3e740>
    1b40:			; <UNDEFINED> instruction: 0xf8df42af
    1b44:	svclt	0x0008a088
    1b48:	ldrbtmi	r4, [sl], #678	; 0x2a6
    1b4c:	blmi	836368 <fputs@plt+0x834f68>
    1b50:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1b54:	blcs	9bbc8 <fputs@plt+0x9a7c8>
    1b58:			; <UNDEFINED> instruction: 0xf1bbdd2f
    1b5c:			; <UNDEFINED> instruction: 0xd1220f00
    1b60:			; <UNDEFINED> instruction: 0x4633491c
    1b64:	andcs	r4, r1, r2, lsr #12
    1b68:			; <UNDEFINED> instruction: 0xf7ff4479
    1b6c:	adcmi	lr, pc, #18432	; 0x4800
    1b70:	adcmi	fp, r6, #8, 30
    1b74:			; <UNDEFINED> instruction: 0xf116d321
    1b78:			; <UNDEFINED> instruction: 0xf1470801
    1b7c:	bl	fee03f84 <fputs@plt+0xfee02b84>
    1b80:	bl	1a41b98 <fputs@plt+0x1a40798>
    1b84:	strmi	r0, [r9, #261]!	; 0x105
    1b88:	strmi	fp, [r0, #3848]!	; 0xf08
    1b8c:			; <UNDEFINED> instruction: 0xf7ffd001
    1b90:	blmi	481a24 <fputs@plt+0x480624>
    1b94:			; <UNDEFINED> instruction: 0xf85a200a
    1b98:	ldmdavs	r9, {r0, r1, ip, sp}
    1b9c:	pop	{r0, r1, ip, sp, pc}
    1ba0:			; <UNDEFINED> instruction: 0xf7ff4ff0
    1ba4:	stmdbmi	sp, {r0, r3, r5, r6, r7, r8, r9, fp, ip, sp, pc}
    1ba8:	strtmi	r4, [fp], -r2, lsr #12
    1bac:	strvs	lr, [r0, -sp, asr #19]
    1bb0:	andcs	r4, r1, r9, ror r4
    1bb4:	b	ffb3fbb8 <fputs@plt+0xffb3e7b8>
    1bb8:	stmdbmi	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    1bbc:	ldrbtmi	r2, [r9], #-1
    1bc0:	b	ff9bfbc4 <fputs@plt+0xff9be7c4>
    1bc4:	svclt	0x0000e7e5
    1bc8:	andeq	r8, r0, r0, asr #2
    1bcc:	andeq	sp, r1, sl, asr r3
    1bd0:	andeq	r0, r0, r4, lsl r1
    1bd4:	andeq	r8, r0, r4, lsr #2
    1bd8:	andeq	r0, r0, r8, lsr r1
    1bdc:	andeq	r8, r0, r8, asr #1
    1be0:	ldrdeq	r8, [r0], -sl
    1be4:	strmi	fp, [sl], #-1288	; 0xfffffaf8
    1be8:	strmi	r6, [fp], #-2051	; 0xfffff7fd
    1bec:	bleq	7fc40 <fputs@plt+0x7e840>
    1bf0:	tstcc	r1, r8, lsl r1
    1bf4:			; <UNDEFINED> instruction: 0xd1f94291
    1bf8:	stmdami	r2, {r3, r8, sl, fp, ip, sp, pc}
    1bfc:			; <UNDEFINED> instruction: 0xf0074478
    1c00:	svclt	0x0000fef3
    1c04:	andeq	r8, r0, r8, lsr #1
    1c08:			; <UNDEFINED> instruction: 0x4607b5f8
    1c0c:	strmi	r6, [sp], -r6, lsl #19
    1c10:	ldrmi	r1, [r4], -r8, lsl #17
    1c14:	subsle	r4, r0, #268435467	; 0x1000000b
    1c18:	suble	r2, r4, r0, lsl #20
    1c1c:			; <UNDEFINED> instruction: 0x1e6b6a39
    1c20:	and	r4, r5, fp, lsl #8
    1c24:	cfstr32cc	mvfx3, [r1], {1}
    1c28:	ldrhtle	r4, [pc], -r5
    1c2c:	eorsle	r2, sl, r0, lsl #24
    1c30:	svccs	0x0001f813
    1c34:	mvnsle	r2, r0, lsl #20
    1c38:	adcsmi	r1, r3, #1622016	; 0x18c000
    1c3c:	eors	sp, r0, r5, lsl #18
    1c40:	stmdbne	r3!, {r0, sl, fp, ip, sp}^
    1c44:	stmdale	ip!, {r0, r1, r4, r5, r7, r9, lr}
    1c48:	strmi	fp, [fp], #-876	; 0xfffffc94
    1c4c:	stccc	8, cr15, [r1], {19}
    1c50:	mvnsle	r2, r0, lsl #22
    1c54:	ldmdble	r3, {r4, r5, r7, r9, lr}
    1c58:	subeq	r4, r9, r1, lsr r6
    1c5c:	mvnsle	r4, #268435464	; 0x10000008
    1c60:	ldmibvs	r8!, {r0, r3, r4, r5, r7, r8, sp, lr}^
    1c64:			; <UNDEFINED> instruction: 0xff02f007
    1c68:	ldrhvs	r6, [r8, #153]!	; 0x99
    1c6c:			; <UNDEFINED> instruction: 0xf0076a38
    1c70:	ldmibvs	sl!, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    1c74:	blne	fe48a07c <fputs@plt+0xfe488c7c>
    1c78:	ldrtmi	r6, [r0], #-568	; 0xfffffdc8
    1c7c:	b	fea3fc80 <fputs@plt+0xfea3e880>
    1c80:			; <UNDEFINED> instruction: 0x462369fa
    1c84:			; <UNDEFINED> instruction: 0x46296878
    1c88:			; <UNDEFINED> instruction: 0xf7ff442a
    1c8c:			; <UNDEFINED> instruction: 0x4606eb96
    1c90:	bvs	e2e1d8 <fputs@plt+0xe2cdd8>
    1c94:	tstcs	r1, r2, lsr #12
    1c98:			; <UNDEFINED> instruction: 0xf7ff4428
    1c9c:			; <UNDEFINED> instruction: 0x4630ea9a
    1ca0:	stccs	13, cr11, [r0], {248}	; 0xf8
    1ca4:			; <UNDEFINED> instruction: 0x2601d1d6
    1ca8:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
    1cac:	adcsmi	r1, r3, #1622016	; 0x18c000
    1cb0:	stccs	8, cr13, [r0], {247}	; 0xf7
    1cb4:	bvs	e76098 <fputs@plt+0xe74c98>
    1cb8:	strmi	lr, [r3], -r7, asr #15
    1cbc:	svclt	0x0000e7f7
    1cc0:	ldrdcc	pc, [r0], #128	; 0x80	; <UNPREDICTABLE>
    1cc4:	mvnsmi	lr, sp, lsr #18
    1cc8:	svcmi	0x00364606
    1ccc:	ldrbtmi	fp, [pc], #-132	; 1cd4 <fputs@plt+0x8d4>
    1cd0:	blmi	d6e164 <fputs@plt+0xd6cd64>
    1cd4:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    1cd8:	eorsle	r2, sp, r0, lsl #20
    1cdc:			; <UNDEFINED> instruction: 0x46314b33
    1ce0:	ldrdhi	pc, [ip], #143	; 0x8f
    1ce4:	ldrbtmi	r5, [r8], #2296	; 0x8f8
    1ce8:	bl	fe13fcec <fputs@plt+0xfe13e8ec>
    1cec:	ldrdmi	pc, [ip], -r8
    1cf0:	eorle	r4, sp, r4, lsl #6
    1cf4:	strbcs	r2, [r0, #-36]	; 0xffffffdc
    1cf8:	cdp2	0, 10, cr15, cr10, cr7, {0}
    1cfc:	tstcs	r0, r4, lsr #4
    1d00:			; <UNDEFINED> instruction: 0xf7ff4604
    1d04:	strtmi	lr, [r8], -r6, ror #20
    1d08:			; <UNDEFINED> instruction: 0x61a56066
    1d0c:			; <UNDEFINED> instruction: 0xf0076165
    1d10:			; <UNDEFINED> instruction: 0x4603fe9f
    1d14:	mvnvs	r4, r8, lsr #12
    1d18:	cdp2	0, 9, cr15, cr10, cr7, {0}
    1d1c:	tstcs	r1, sl, lsr #12
    1d20:			; <UNDEFINED> instruction: 0xf7ff6220
    1d24:	stmibvs	r2!, {r1, r2, r4, r6, r9, fp, sp, lr, pc}^
    1d28:	tstcs	r0, fp, lsr #12
    1d2c:			; <UNDEFINED> instruction: 0xf7ff4630
    1d30:	movwlt	lr, #2884	; 0xb44
    1d34:	blvc	fe2dc4c0 <fputs@plt+0xfe2db0c0>
    1d38:	cmneq	pc, #3	; <UNPREDICTABLE>
    1d3c:	andle	r2, lr, r2, lsl #22
    1d40:	ldrtmi	r6, [r0], -r2, ror #18
    1d44:	b	ffbbfd48 <fputs@plt+0xffbbe948>
    1d48:			; <UNDEFINED> instruction: 0x21214630
    1d4c:	b	ff93fd50 <fputs@plt+0xff93e950>
    1d50:	andlt	r4, r4, r0, lsr #12
    1d54:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1d58:	addsvs	r2, sl, r1, lsl #4
    1d5c:			; <UNDEFINED> instruction: 0x462ae7be
    1d60:	strtmi	r4, [r0], -r9, lsr #12
    1d64:			; <UNDEFINED> instruction: 0xff50f7ff
    1d68:	stmdbvs	r2!, {r0, r5, r6, r7, r8, fp, sp, lr}^
    1d6c:	rscle	r2, r8, r0, lsl #16
    1d70:	cmnvs	r2, r0, asr #4
    1d74:	blmi	3fbd10 <fputs@plt+0x3fa910>
    1d78:	bvc	c13590 <fputs@plt+0xc12190>
    1d7c:	ldmpl	sl!, {r0, r8, sp}^
    1d80:	strdls	r7, [r2], -r3
    1d84:	ldmibvc	r2!, {r4, fp, sp, lr}
    1d88:			; <UNDEFINED> instruction: 0xf8d69301
    1d8c:	andls	r3, r0, #224	; 0xe0
    1d90:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
    1d94:	b	fed3fd98 <fputs@plt+0xfed3e998>
    1d98:			; <UNDEFINED> instruction: 0x3010f8d8
    1d9c:			; <UNDEFINED> instruction: 0xf8c83301
    1da0:	bfi	r3, r0, #0, #22
    1da4:	ldrdeq	sp, [r1], -r6
    1da8:	andeq	sp, r1, r0, lsr #19
    1dac:	andeq	r0, r0, ip, lsl r1
    1db0:	andeq	sp, r1, lr, lsl #19
    1db4:	andeq	r0, r0, ip, lsr r1
    1db8:	andeq	r7, r0, r6, asr pc
    1dbc:	andcs	fp, r1, #56, 10	; 0xe000000
    1dc0:	eorcc	r4, r0, r4, lsl #12
    1dc4:			; <UNDEFINED> instruction: 0xf7ff460d
    1dc8:	stmibvs	r3!, {r0, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}^
    1dcc:	ldclt	13, cr5, [r8, #-352]!	; 0xfffffea0
    1dd0:	andcs	fp, r2, #56, 10	; 0xe000000
    1dd4:	eorcc	r4, r0, r5, lsl #12
    1dd8:			; <UNDEFINED> instruction: 0xf7ff460c
    1ddc:	stmibvs	fp!, {r0, r1, r8, r9, sl, fp, ip, sp, lr, pc}^
    1de0:	vldrpl.16	s2, [fp, #-52]	; 0xffffffcc	; <UNPREDICTABLE>
    1de4:	b	10dff2c <fputs@plt+0x10deb2c>
    1de8:	ldclt	0, cr2, [r8, #-0]
    1dec:	andcs	fp, r4, #56, 10	; 0xe000000
    1df0:	eorcc	r4, r0, r5, lsl #12
    1df4:			; <UNDEFINED> instruction: 0xf7ff460c
    1df8:	stmibvs	fp!, {r0, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    1dfc:	vldrpl.16	s2, [r9, #-52]	; 0xffffffcc	; <UNPREDICTABLE>
    1e00:	ldmdavc	r4, {r0, r1, r4, r7, fp, ip, sp, lr}^
    1e04:	ldreq	r7, [fp], #-2256	; 0xfffff730
    1e08:	movwcs	lr, #19011	; 0x4a43
    1e0c:	b	10d2a40 <fputs@plt+0x10d1640>
    1e10:	ldclt	0, cr6, [r8, #-0]
    1e14:	svcmi	0x00f0e92d
    1e18:	stc	6, cr4, [sp, #-44]!	; 0xffffffd4
    1e1c:	strmi	r8, [r4], -r4, lsl #22
    1e20:	tstcs	r4, r2, lsl #4
    1e24:	cdp	7, 0, cr2, cr8, cr0, {0}
    1e28:	eorcc	r0, r0, r0, lsl sl
    1e2c:	movwls	fp, #28817	; 0x7091
    1e30:	mrc2	7, 6, pc, cr8, cr15, {7}
    1e34:	stmibvs	r3!, {r1, r5, r6, fp, sp, lr}^
    1e38:	andls	r4, r9, #3391488	; 0x33c000
    1e3c:	ldrbtmi	r4, [r9], #-2767	; 0xfffff531
    1e40:	ldrbtmi	r9, [sl], #-1800	; 0xfffff8f8
    1e44:	bne	fe43d66c <fputs@plt+0xfe43c26c>
    1e48:	bcs	43d674 <fputs@plt+0x43c274>
    1e4c:	ldmdbvc	fp, {r1, r3, r4, r6, r8, fp, ip, sp, lr}
    1e50:	movwcs	lr, #10819	; 0x2a43
    1e54:	blmi	ff2a6a90 <fputs@plt+0xff2a5690>
    1e58:	movwls	r4, #25723	; 0x647b
    1e5c:	bl	e8a88 <fputs@plt+0xe7688>
    1e60:	ldmvs	fp, {r0, r1, r2, r6, r7, r9}^
    1e64:	stmdavs	r8, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
    1e68:			; <UNDEFINED> instruction: 0xf14006d9
    1e6c:	ldmib	r2, {r1, r2, r4, r7, pc}^
    1e70:	b	11932c8 <fputs@plt+0x1191ec8>
    1e74:	b	1204a8c <fputs@plt+0x120368c>
    1e78:	stmib	sp, {r0, r2, r9, fp}^
    1e7c:	cfldr32ne	mvfx4, [sp, #-8]!
    1e80:	stmibpl	r0, {r0, r1, r4, sl, ip, sp, lr, pc}
    1e84:	beq	43d6ec <fputs@plt+0x43c2ec>
    1e88:	streq	lr, [r5, #2639]	; 0xa4f
    1e8c:			; <UNDEFINED> instruction: 0xf8d2bf18
    1e90:	strtmi	r9, [r9], -r8, lsr #1
    1e94:			; <UNDEFINED> instruction: 0xffaaf7ff
    1e98:	strmi	r1, [r4], -r3, asr #24
    1e9c:	blx	fec31af0 <fputs@plt+0xfec306f0>
    1ea0:	movwcs	pc, #4992	; 0x1380	; <UNPREDICTABLE>
    1ea4:	ldmdbeq	fp, {sl, sp}^
    1ea8:	andeq	lr, sl, #372736	; 0x5b000
    1eac:	beq	7e2d0 <fputs@plt+0x7ced0>
    1eb0:	movwcs	fp, #3864	; 0xf18
    1eb4:			; <UNDEFINED> instruction: 0xf0402b00
    1eb8:	blmi	feca224c <fputs@plt+0xfeca0e4c>
    1ebc:	ldmpl	r3, {r1, r2, r9, fp, ip, pc}^
    1ec0:	blcs	5bf34 <fputs@plt+0x5ab34>
    1ec4:	adcshi	pc, sp, r0, asr #6
    1ec8:	ldrtmi	r4, [sl], -pc, lsr #19
    1ecc:	ldrbtmi	r2, [r9], #-1
    1ed0:	ldmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ed4:	bls	194d90 <fputs@plt+0x193990>
    1ed8:	andlt	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    1edc:	nopeq	{9}
    1ee0:	b	15a6ae8 <fputs@plt+0x15a56e8>
    1ee4:			; <UNDEFINED> instruction: 0xf04f0308
    1ee8:	andls	r0, r1, r0
    1eec:			; <UNDEFINED> instruction: 0xf04fbf14
    1ef0:	strmi	r0, [r1], r1, lsl #18
    1ef4:	movweq	pc, #4116	; 0x1014	; <UNPREDICTABLE>
    1ef8:			; <UNDEFINED> instruction: 0xf034d056
    1efc:	svclt	0x000c0703
    1f00:	strmi	r4, [r2], -sl, asr #12
    1f04:			; <UNDEFINED> instruction: 0xf0402a00
    1f08:	stmibmi	r1!, {r0, r2, r3, r5, r7, pc}
    1f0c:			; <UNDEFINED> instruction: 0xf0262001
    1f10:			; <UNDEFINED> instruction: 0xf8cd0303
    1f14:	ldrbtmi	r8, [r9], #-20	; 0xffffffec
    1f18:			; <UNDEFINED> instruction: 0xf7ff9304
    1f1c:	ldmib	sp, {r1, r3, r4, r5, r8, fp, sp, lr, pc}^
    1f20:			; <UNDEFINED> instruction: 0x43233404
    1f24:	rschi	pc, r8, r0, asr #32
    1f28:	ldrbeq	r9, [ip, sp, lsl #22]
    1f2c:	sbchi	pc, fp, r0, asr #2
    1f30:	mulcs	r1, r8, r9
    1f34:	movwcs	lr, #18909	; 0x49dd
    1f38:			; <UNDEFINED> instruction: 0xf7ff4479
    1f3c:	blls	23c3ec <fputs@plt+0x23afec>
    1f40:	ldrbmi	fp, [r7], -fp, asr #19
    1f44:	strcc	lr, [r0], #-2525	; 0xfffff623
    1f48:			; <UNDEFINED> instruction: 0xd1204323
    1f4c:	ldrdeq	lr, [r2, -sp]
    1f50:	movweq	lr, #6736	; 0x1a50
    1f54:			; <UNDEFINED> instruction: 0xf7ffd001
    1f58:			; <UNDEFINED> instruction: 0xf8dbfdbf
    1f5c:	andcs	r1, sl, r0
    1f60:	b	33ff64 <fputs@plt+0x33eb64>
    1f64:	ldrbmi	r9, [r3, #-2823]	; 0xfffff4f9
    1f68:	svcge	0x0078f73f
    1f6c:	ldc	0, cr11, [sp], #68	; 0x44
    1f70:	pop	{r2, r8, r9, fp, pc}
    1f74:	stmibmi	r8, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1f78:	ldrbmi	r2, [r7], -r1
    1f7c:			; <UNDEFINED> instruction: 0xf7ff4479
    1f80:	movwcs	lr, #6408	; 0x1908
    1f84:	ldmib	sp, {r3, r8, r9, ip, pc}^
    1f88:			; <UNDEFINED> instruction: 0x43233400
    1f8c:	mrc	0, 0, sp, cr9, cr14, {6}
    1f90:	andcs	r1, r1, r0, lsl sl
    1f94:	ldm	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f98:	ldrdcs	lr, [r0], -r8
    1f9c:	ldrtmi	r2, [r3], r0, lsl #2
    1fa0:	stmib	sp, {r1, r6, r7, r9, sl, lr}^
    1fa4:	strb	r0, [sl, -r2, lsl #2]!
    1fa8:	andeq	pc, r6, #4
    1fac:	ldrmi	r9, [r1], -ip, lsl #4
    1fb0:			; <UNDEFINED> instruction: 0xf0242904
    1fb4:	svclt	0x0018020f
    1fb8:	rsble	r4, r3, sp, lsl r6
    1fbc:	svclt	0x000c2a00
    1fc0:	tstcs	r0, r9, asr #12
    1fc4:	cmple	lr, r0, lsl #18
    1fc8:	andcs	r4, r1, r4, ror r9
    1fcc:	ldrbtmi	r9, [r9], #-526	; 0xfffffdf2
    1fd0:	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1fd4:	vstrcs	s18, [r0, #-56]	; 0xffffffc8
    1fd8:	addhi	pc, r7, r0, asr #32
    1fdc:	movweq	pc, #61478	; 0xf026	; <UNPREDICTABLE>
    1fe0:	stmdacc	sl, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    1fe4:	ldrdeq	lr, [sl, -sp]
    1fe8:	movweq	lr, #6736	; 0x1a50
    1fec:	adchi	pc, r6, r0, asr #32
    1ff0:	movweq	lr, #23122	; 0x5a52
    1ff4:	addshi	pc, fp, r0
    1ff8:	andcs	r4, r1, r9, ror #18
    1ffc:	ldrbtmi	r4, [r9], #-1623	; 0xfffff9a9
    2000:	stmia	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2004:	teqlt	r3, #12, 22	; 0x3000
    2008:			; <UNDEFINED> instruction: 0xf0002b04
    200c:	blcs	a2294 <fputs@plt+0xa0e94>
    2010:	adchi	pc, r6, r0
    2014:	ldrbtmi	r4, [sl], #-2659	; 0xfffff59d
    2018:	strtle	r0, [r0], #-1825	; 0xfffff8df
    201c:	ldrbtmi	r4, [fp], #-2914	; 0xfffff49e
    2020:	bne	fe43d888 <fputs@plt+0xfe43c488>
    2024:			; <UNDEFINED> instruction: 0xf7ff2001
    2028:	blls	23c300 <fputs@plt+0x23af00>
    202c:	cmnle	r3, r0, lsl #22
    2030:	ldreq	r9, [fp, sp, lsl #22]
    2034:	ldmdbmi	sp, {r1, r2, r7, sl, ip, lr, pc}^
    2038:	ldrbtmi	r2, [r9], #-1
    203c:	stmia	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2040:	blmi	14bbe48 <fputs@plt+0x14baa48>
    2044:	bls	18a070 <fputs@plt+0x188c70>
    2048:	andlt	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    204c:	ldrdne	pc, [r0], -fp
    2050:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2054:	bmi	15bbd64 <fputs@plt+0x15ba964>
    2058:	ldrbtmi	r0, [sl], #-1825	; 0xfffff8df
    205c:	blmi	15777dc <fputs@plt+0x15763dc>
    2060:			; <UNDEFINED> instruction: 0xe7dd447b
    2064:	ldmib	sp, {r0, r2, r9, sl, lr}^
    2068:	movwmi	r1, #41472	; 0xa200
    206c:			; <UNDEFINED> instruction: 0xf006d104
    2070:	ldrtmi	r0, [r4], -r1, lsl #6
    2074:	andls	r2, r8, #268435456	; 0x10000000
    2078:	subsle	r2, r3, r0, lsl #22
    207c:	strb	r2, [r4, -r0, lsl #14]
    2080:			; <UNDEFINED> instruction: 0xe76f4657
    2084:	stmdbcc	r1, {r0, r1, r2, r8, fp, ip, pc}
    2088:	svclt	0x00d842b9
    208c:	cfldr32le	mvfx2, [r5, #4]
    2090:	cdp	13, 1, cr1, cr8, cr9, {1}
    2094:	stmib	sp, {r4, r9, fp}^
    2098:			; <UNDEFINED> instruction: 0xf7ff320e
    209c:	bls	401b40 <fputs@plt+0x400740>
    20a0:	beq	be4c4 <fputs@plt+0xbd0c4>
    20a4:	movweq	lr, #2642	; 0xa52
    20a8:	blls	3938c4 <fputs@plt+0x3924c4>
    20ac:	strbmi	fp, [r9], -ip, lsl #30
    20b0:	stmdbcs	r0, {r8, sp}
    20b4:	stmdbmi	r0, {r0, r1, r2, r4, r6, r8, ip, lr, pc}^
    20b8:	andls	r2, lr, #1
    20bc:			; <UNDEFINED> instruction: 0xf7ff4479
    20c0:	bls	3bc268 <fputs@plt+0x3bae68>
    20c4:	svccs	0x0000e78a
    20c8:	ldmdbmi	ip!, {r2, r6, ip, lr, pc}
    20cc:	ldrbtmi	r2, [r9], #-1
    20d0:	ldmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    20d4:	blcs	28cfc <fputs@plt+0x278fc>
    20d8:	svcge	0x004df47f
    20dc:	andcs	r4, r1, r8, lsr r9
    20e0:	ldrbtmi	r4, [r9], #-1623	; 0xfffff9a9
    20e4:	ldmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    20e8:	ldmdbmi	r6!, {r2, r3, r5, r8, r9, sl, sp, lr, pc}
    20ec:	ldrbmi	r2, [r7], -r1
    20f0:			; <UNDEFINED> instruction: 0xf7ff4479
    20f4:	str	lr, [r5, lr, asr #16]
    20f8:	andcs	r4, r1, r3, lsr r9
    20fc:	movwcs	lr, #18909	; 0x49dd
    2100:			; <UNDEFINED> instruction: 0xf7ff4479
    2104:	blls	23c224 <fputs@plt+0x23ae24>
    2108:			; <UNDEFINED> instruction: 0xf47f2b00
    210c:	blls	36dde4 <fputs@plt+0x36c9e4>
    2110:			; <UNDEFINED> instruction: 0xf53f07d8
    2114:			; <UNDEFINED> instruction: 0xe7e1af16
    2118:	andcs	r4, r1, ip, lsr #18
    211c:			; <UNDEFINED> instruction: 0xf7ff4479
    2120:	smladx	pc, r8, r8, lr	; <UNPREDICTABLE>
    2124:	andeq	pc, r6, #4
    2128:	ldrmi	r9, [sl], -ip, lsl #4
    212c:	stmdbmi	r8!, {r2, r3, r6, r8, r9, sl, sp, lr, pc}
    2130:	ldrbmi	r2, [r7], -r1
    2134:			; <UNDEFINED> instruction: 0xf7ff4479
    2138:	strb	lr, [r3, -ip, lsr #16]!
    213c:	stmdbmi	r5!, {r0, r1, r3, r9, sl, lr}
    2140:	andcs	r4, r1, r2, lsl #12
    2144:			; <UNDEFINED> instruction: 0x46574479
    2148:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    214c:	bmi	8bbebc <fputs@plt+0x8baabc>
    2150:			; <UNDEFINED> instruction: 0xe761447a
    2154:	andcs	r4, r1, r1, lsr #18
    2158:			; <UNDEFINED> instruction: 0xf7ff4479
    215c:			; <UNDEFINED> instruction: 0xe7b9e81a
    2160:	ldrbtmi	r4, [sl], #-2591	; 0xfffff5e1
    2164:	ldmib	sp, {r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    2168:	ldrmi	r1, [sp], -r0, lsl #4
    216c:			; <UNDEFINED> instruction: 0xf43f430a
    2170:	ssub16mi	sl, sl, lr
    2174:	svclt	0x0000e79f
    2178:	andeq	r7, r0, sl, lsr #31
    217c:			; <UNDEFINED> instruction: 0x00007fbe
    2180:	andeq	sp, r1, ip, asr #32
    2184:	andeq	r0, r0, r4, lsl r1
    2188:	muleq	r0, lr, lr
    218c:	andeq	r0, r0, r8, lsr r1
    2190:	andeq	r7, r0, r6, ror #28
    2194:	andeq	r7, r0, r4, asr lr
    2198:	andeq	r7, r0, r4, lsr lr
    219c:	andeq	r7, r0, lr, ror #27
    21a0:	muleq	r0, r6, sp
    21a4:	andeq	r7, r0, lr, lsr #26
    21a8:	andeq	r7, r0, r6, asr #26
    21ac:	andeq	r7, r0, lr, asr ip
    21b0:	strdeq	r7, [r0], -r2
    21b4:	muleq	r0, r4, lr
    21b8:	andeq	r7, r0, r0, lsl #26
    21bc:	andeq	r7, r0, r6, asr #25
    21c0:			; <UNDEFINED> instruction: 0x00007bb6
    21c4:	ldrdeq	r7, [r0], -r8
    21c8:	andeq	r7, r0, ip, lsl #25
    21cc:	muleq	r0, r4, ip
    21d0:	andeq	r7, r0, ip, ror #24
    21d4:	muleq	r0, ip, ip
    21d8:	andeq	r7, r0, r4, lsl #24
    21dc:	andeq	r7, r0, r8, asr #24
    21e0:	strdeq	r7, [r0], -sl
    21e4:	push	{r0, r1, r6, fp, sp, lr}
    21e8:	strdlt	r4, [r7], r0
    21ec:	pkhtbmi	r6, r3, ip, asr #17
    21f0:	bls	83c944 <fputs@plt+0x83b544>
    21f4:			; <UNDEFINED> instruction: 0xf8df06e2
    21f8:	svclt	0x004e8180
    21fc:			; <UNDEFINED> instruction: 0x6722e9d3
    2200:	strcs	r2, [r0, -r0, lsl #12]
    2204:	strpl	pc, [r0], #1044	; 0x414
    2208:	svclt	0x001844f8
    220c:	ldrsbmi	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
    2210:	stc2l	7, cr15, [ip, #1020]!	; 0x3fc
    2214:	tstcs	r4, r2, lsl #4
    2218:			; <UNDEFINED> instruction: 0xf10b4605
    221c:			; <UNDEFINED> instruction: 0xf7ff0020
    2220:	b	16815ac <fputs@plt+0x16801ac>
    2224:			; <UNDEFINED> instruction: 0xf8db030a
    2228:	svclt	0x000c301c
    222c:	stceq	0, cr15, [r1], {79}	; 0x4f
    2230:	stceq	0, cr15, [r0], {79}	; 0x4f
    2234:	mullt	r4, r3, r8
    2238:	svclt	0x00182d00
    223c:	stceq	0, cr15, [r0], {79}	; 0x4f
    2240:	svceq	0x0000f1bc
    2244:	b	15b62c0 <fputs@plt+0x15b4ec0>
    2248:			; <UNDEFINED> instruction: 0xf0000307
    224c:	stmdbmi	fp, {r0, r4, r7, pc}^
    2250:	ldrbtmi	r2, [r9], #-1
    2254:	svc	0x009cf7fe
    2258:	andcs	r4, r1, r9, asr #18
    225c:	seveq
    2260:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
    2264:	movwls	r2, #4864	; 0x1300
    2268:	svc	0x0092f7fe
    226c:	ldrle	r0, [r5, #-2027]!	; 0xfffff815
    2270:	svceq	0x0002f01b
    2274:	stmdbmi	r3, {r0, r1, r2, r4, r5, r8, ip, lr, pc}^
    2278:	ldrbtmi	r2, [r9], #-1
    227c:	svc	0x0088f7fe
    2280:	vst4.8	{d30-d33}, [pc :256], r1
    2284:			; <UNDEFINED> instruction: 0xf6cf4e78
    2288:	b	261e8c <fputs@plt+0x260a8c>
    228c:	b	142acc <fputs@plt+0x1416cc>
    2290:	ldrbmi	r0, [r3], -lr, lsl #2
    2294:			; <UNDEFINED> instruction: 0xf0049102
    2298:	tstls	r0, r0, lsr #2
    229c:	tsteq	r3, r2, asr sl
    22a0:	andgt	pc, ip, sp, asr #17
    22a4:	andgt	pc, r4, sp, asr #17
    22a8:	stmdbls	r0, {r0, r1, r2, r4, r5, ip, lr, pc}
    22ac:	movwmi	r9, #52226	; 0xcc02
    22b0:			; <UNDEFINED> instruction: 0x4c04e9cd
    22b4:	ldrdeq	lr, [r4, -sp]
    22b8:	eorsle	r4, sp, r1, lsl #6
    22bc:	andcs	r4, r1, r2, lsr r9
    22c0:	movwcs	lr, #10701	; 0x29cd
    22c4:			; <UNDEFINED> instruction: 0xf7fe4479
    22c8:	ldmdbmi	r0!, {r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    22cc:	movwcs	lr, #10717	; 0x29dd
    22d0:	ldrbtmi	r2, [r9], #-1
    22d4:	svc	0x005cf7fe
    22d8:	strble	r0, [r9], #2027	; 0x7eb
    22dc:	andcs	r4, r1, ip, lsr #18
    22e0:			; <UNDEFINED> instruction: 0xf7fe4479
    22e4:	ldmib	sp, {r1, r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}^
    22e8:			; <UNDEFINED> instruction: 0x43233400
    22ec:	stmdbmi	r9!, {r2, ip, lr, pc}
    22f0:	ldrbtmi	r2, [r9], #-1
    22f4:	svc	0x004cf7fe
    22f8:	movweq	lr, #31318	; 0x7a56
    22fc:	ldrtmi	sp, [r0], -r3
    2300:			; <UNDEFINED> instruction: 0xf7ff4639
    2304:	blmi	9412b0 <fputs@plt+0x93feb0>
    2308:			; <UNDEFINED> instruction: 0xf858200a
    230c:	ldmdavs	r9, {r0, r1, ip, sp}
    2310:	pop	{r0, r1, r2, ip, sp, pc}
    2314:			; <UNDEFINED> instruction: 0xf7ff4ff0
    2318:	stmdbmi	r0!, {r0, r1, r2, r3, r5, fp, ip, sp, pc}
    231c:	ldrbtmi	r2, [r9], #-1
    2320:	svc	0x0036f7fe
    2324:	movwcs	lr, #10717	; 0x29dd
    2328:	addsle	r4, r5, r3, lsl r3
    232c:	andcs	r4, r1, ip, lsl r9
    2330:			; <UNDEFINED> instruction: 0xf7fe4479
    2334:	strb	lr, [pc, lr, lsr #30]
    2338:	andcs	r4, r1, sl, lsl r9
    233c:	movwcs	lr, #2509	; 0x9cd
    2340:			; <UNDEFINED> instruction: 0xf7fe4479
    2344:	ldmdbmi	r8, {r1, r2, r5, r8, r9, sl, fp, sp, lr, pc}
    2348:	movwcs	lr, #2525	; 0x9dd
    234c:	ldrbtmi	r2, [r9], #-1
    2350:	svc	0x001ef7fe
    2354:	andcs	r4, r1, r5, lsl r9
    2358:			; <UNDEFINED> instruction: 0xf7fe4479
    235c:			; <UNDEFINED> instruction: 0xf019ef1a
    2360:	bicle	r0, r9, r1, lsl #30
    2364:	andcs	r4, r1, r2, lsl r9
    2368:			; <UNDEFINED> instruction: 0xf7fe4479
    236c:	bfi	lr, r2, (invalid: 30:3)
    2370:	pop	{r0, r1, r2, ip, sp, pc}
    2374:	svclt	0x00008ff0
    2378:	muleq	r1, ip, ip
    237c:			; <UNDEFINED> instruction: 0x00007bba
    2380:	andeq	r7, r0, lr, lsr fp
    2384:	andeq	r7, r0, r6, lsr #23
    2388:	andeq	r7, r0, r8, asr #22
    238c:	andeq	r7, r0, lr, lsl #22
    2390:			; <UNDEFINED> instruction: 0x000079b8
    2394:	andeq	r7, r0, lr, lsl #22
    2398:	andeq	r0, r0, r8, lsr r1
    239c:	andeq	r7, r0, lr, ror #21
    23a0:	andeq	r7, r0, r4, ror #20
    23a4:	andeq	r7, r0, ip, asr #21
    23a8:	muleq	r0, r2, sl
    23ac:	andeq	r7, r0, r8, asr sl
    23b0:	andeq	r7, r0, r0, lsr r9
    23b4:	mvnsmi	lr, sp, lsr #18
    23b8:	strmi	fp, [r4], -r2, lsl #1
    23bc:	eorcc	r4, r0, r8, lsl #13
    23c0:	tstcs	lr, r7, lsl r6
    23c4:	andls	r2, r1, r1, lsl #4
    23c8:	stc2	7, cr15, [ip], {255}	; 0xff
    23cc:	stmdals	r1, {r1, r2, r5, r6, r7, r8, fp, sp, lr}
    23d0:			; <UNDEFINED> instruction: 0xf0137bb3
    23d4:	eorle	r0, r6, pc, ror r5
    23d8:	andle	r2, r7, r2, lsl #26
    23dc:	mvnsvc	pc, #82837504	; 0x4f00000
    23e0:			; <UNDEFINED> instruction: 0xf8a8803b
    23e4:	andlt	r3, r2, r0
    23e8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    23ec:	blcs	1fdc980 <fputs@plt+0x1fdb580>
    23f0:			; <UNDEFINED> instruction: 0x462ad9f4
    23f4:	andls	r2, r1, r0, asr #2
    23f8:	blx	ffd403fe <fputs@plt+0xffd3effe>
    23fc:	umaalmi	pc, r1, r6, r8	; <UNPREDICTABLE>
    2400:			; <UNDEFINED> instruction: 0xf896462a
    2404:	cmpcs	r2, r0, asr #32
    2408:	b	10e8414 <fputs@plt+0x10e7014>
    240c:			; <UNDEFINED> instruction: 0xf8a82304
    2410:			; <UNDEFINED> instruction: 0xf7ff3000
    2414:			; <UNDEFINED> instruction: 0xf896fbe7
    2418:			; <UNDEFINED> instruction: 0xf8962043
    241c:	b	10ce52c <fputs@plt+0x10cd12c>
    2420:	eorshi	r2, fp, r2, lsl #6
    2424:	andcs	lr, r2, #58458112	; 0x37c0000
    2428:			; <UNDEFINED> instruction: 0xf7ff212c
    242c:			; <UNDEFINED> instruction: 0xf896fbdb
    2430:			; <UNDEFINED> instruction: 0xf896402d
    2434:	andcs	r3, r2, #44	; 0x2c
    2438:			; <UNDEFINED> instruction: 0x212e9801
    243c:	movwcs	lr, #19011	; 0x4a43
    2440:	andcc	pc, r0, r8, lsr #17
    2444:	blx	ff3c044a <fputs@plt+0xff3bf04a>
    2448:	mlacs	pc, r6, r8, pc	; <UNPREDICTABLE>
    244c:	mlacc	lr, r6, r8, pc	; <UNPREDICTABLE>
    2450:	movwcs	lr, #10819	; 0x2a43
    2454:	andlt	r8, r2, fp, lsr r0
    2458:	ldrhhi	lr, [r0, #141]!	; 0x8d
    245c:	blmi	fef54f54 <fputs@plt+0xfef53b54>
    2460:	ldrbmi	lr, [r0, sp, lsr #18]!
    2464:			; <UNDEFINED> instruction: 0xf5ad447a
    2468:	cdpmi	13, 11, cr7, cr11, cr6, {1}
    246c:	ldmdbeq	r2, {r0, r2, r3, r8, ip, sp, lr, pc}
    2470:	ldmpl	r3, {r2, r8, r9, sl, fp, sp, pc}^
    2474:	strbmi	r4, [sl], -r5, lsl #12
    2478:	ldmdavs	fp, {r0, r3, r4, r5, r9, sl, lr}
    247c:			; <UNDEFINED> instruction: 0xf04f93a5
    2480:	stmdavs	r4, {r8, r9}^
    2484:			; <UNDEFINED> instruction: 0xff96f7ff
    2488:	ldrbtmi	r4, [lr], #-2996	; 0xfffff44c
    248c:	stmdaeq	r0!, {r0, r2, r8, ip, sp, lr, pc}
    2490:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    2494:			; <UNDEFINED> instruction: 0xf0002b00
    2498:	vst4.32	{d24-d27}, [pc :64]
    249c:	strtmi	r5, [r0], -r4, lsr #2
    24a0:	svc	0x003af7fe
    24a4:	ldrbtmi	r4, [fp], #-2990	; 0xfffff452
    24a8:	blcs	5c61c <fputs@plt+0x5b21c>
    24ac:	tsthi	fp, r0, asr #6	; <UNPREDICTABLE>
    24b0:	ldrbtmi	r4, [r9], #-2476	; 0xfffff654
    24b4:			; <UNDEFINED> instruction: 0xf7fe2001
    24b8:	strtmi	lr, [r8], -ip, ror #28
    24bc:	blx	ff8404c0 <fputs@plt+0xff83f0c0>
    24c0:	andcs	r4, sl, r9, lsr #23
    24c4:	ldmdavs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    24c8:	svc	0x0058f7fe
    24cc:			; <UNDEFINED> instruction: 0xf8b448a7
    24d0:	movwcs	ip, #16404	; 0x4014
    24d4:	addcs	sl, r0, #81920	; 0x14000
    24d8:			; <UNDEFINED> instruction: 0xf8cd5836
    24dc:	ldmdavs	r0!, {lr, pc}
    24e0:	svc	0x0026f7fe
    24e4:	ldrbtmi	r4, [r9], #-2466	; 0xfffff65e
    24e8:	andcs	r4, r1, r2, lsl #12
    24ec:	mrc	7, 2, APSR_nzcv, cr0, cr14, {7}
    24f0:			; <UNDEFINED> instruction: 0xc012f8b4
    24f4:	movwcs	r6, #6192	; 0x1830
    24f8:	addcs	sl, r0, #606208	; 0x94000
    24fc:	andgt	pc, r4, sp, asr #17
    2500:			; <UNDEFINED> instruction: 0xc010f8b4
    2504:	andgt	pc, r0, sp, asr #17
    2508:	svc	0x0012f7fe
    250c:	ldrbtmi	r4, [r9], #-2457	; 0xfffff667
    2510:	andcs	r4, r1, r2, lsl #12
    2514:	mrc	7, 1, APSR_nzcv, cr12, cr14, {7}
    2518:			; <UNDEFINED> instruction: 0xc012f8b4
    251c:	movwcs	r6, #10288	; 0x2830
    2520:	addcs	sl, r0, #1130496	; 0x114000
    2524:	andgt	pc, r4, sp, asr #17
    2528:			; <UNDEFINED> instruction: 0xc010f8b4
    252c:	andgt	pc, r0, sp, asr #17
    2530:	mrc	7, 7, APSR_nzcv, cr14, cr14, {7}
    2534:	ldrbtmi	r4, [r9], #-2448	; 0xfffff670
    2538:	andcs	r4, r1, r2, lsl #12
    253c:	mcr	7, 1, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2540:			; <UNDEFINED> instruction: 0xf64f883a
    2544:	mrcne	1, 2, r7, cr3, cr13, {7}
    2548:	addmi	fp, fp, #-1342177271	; 0xb0000009
    254c:	sbchi	pc, sl, r0, asr #4
    2550:			; <UNDEFINED> instruction: 0x2094f8d4
    2554:	stmibmi	r9, {r1, r5, r8, ip, sp, pc}
    2558:	ldrbtmi	r2, [r9], #-1
    255c:	mrc	7, 0, APSR_nzcv, cr8, cr14, {7}
    2560:	tstcs	r8, r1, lsl #4
    2564:			; <UNDEFINED> instruction: 0xf7ff4640
    2568:	stmibvs	fp!, {r0, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}^
    256c:	bcs	20ddc <fputs@plt+0x1f9dc>
    2570:	rschi	pc, r5, r0, asr #32
    2574:	strbmi	r2, [r0], -r1, lsl #4
    2578:			; <UNDEFINED> instruction: 0xf7ff2109
    257c:	stmibvs	fp!, {r0, r1, r4, r5, r8, r9, fp, ip, sp, lr, pc}^
    2580:	bcs	20ef0 <fputs@plt+0x1faf0>
    2584:	sbcshi	pc, r5, r0, asr #32
    2588:	ldrbtmi	r4, [fp], #-2941	; 0xfffff483
    258c:	blcs	1cb00 <fputs@plt+0x1b700>
    2590:	sbchi	pc, fp, r0, asr #32
    2594:	ldrdcs	pc, [r0], r4	; <UNPREDICTABLE>
    2598:	andle	r1, r4, r3, asr ip
    259c:	andcs	r4, r1, r9, ror r9
    25a0:			; <UNDEFINED> instruction: 0xf7fe4479
    25a4:			; <UNDEFINED> instruction: 0x4620edf6
    25a8:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    25ac:	ldcl	7, cr15, [r6, #1016]	; 0x3f8
    25b0:			; <UNDEFINED> instruction: 0xb1204602
    25b4:	andcs	r4, r1, r4, ror r9
    25b8:			; <UNDEFINED> instruction: 0xf7fe4479
    25bc:	bmi	1cfdd6c <fputs@plt+0x1cfc96c>
    25c0:	ldrbtmi	r4, [sl], #-2916	; 0xfffff49c
    25c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    25c8:	subsmi	r9, sl, r5, lsr #23
    25cc:	adcshi	pc, sp, r0, asr #32
    25d0:	cfstr32vc	mvfx15, [r6, #-52]!	; 0xffffffcc
    25d4:			; <UNDEFINED> instruction: 0x87f0e8bd
    25d8:			; <UNDEFINED> instruction: 0xf7ff4628
    25dc:	stmdami	r3!, {r0, r4, r6, r9, fp, ip, sp, lr, pc}^
    25e0:			; <UNDEFINED> instruction: 0xc014f8b4
    25e4:	movwcs	sl, #18693	; 0x4905
    25e8:			; <UNDEFINED> instruction: 0xf8562280
    25ec:			; <UNDEFINED> instruction: 0xf8cda000
    25f0:			; <UNDEFINED> instruction: 0xf8dac000
    25f4:			; <UNDEFINED> instruction: 0xf7fe0000
    25f8:			; <UNDEFINED> instruction: 0xf7ffee9c
    25fc:			; <UNDEFINED> instruction: 0xf8b4f973
    2600:			; <UNDEFINED> instruction: 0xf8dac012
    2604:	stmdbge	r5!, {}	; <UNPREDICTABLE>
    2608:	addcs	r2, r0, #67108864	; 0x4000000
    260c:	andgt	pc, r4, sp, asr #17
    2610:			; <UNDEFINED> instruction: 0xc010f8b4
    2614:	andgt	pc, r0, sp, asr #17
    2618:	mcr	7, 4, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    261c:			; <UNDEFINED> instruction: 0xf962f7ff
    2620:			; <UNDEFINED> instruction: 0xc012f8b4
    2624:	ldrdeq	pc, [r0], -sl
    2628:	stmdbge	r5, {r1, r8, r9, sp}^
    262c:			; <UNDEFINED> instruction: 0xf8cd2280
    2630:			; <UNDEFINED> instruction: 0xf8b4c004
    2634:			; <UNDEFINED> instruction: 0xf8cdc010
    2638:			; <UNDEFINED> instruction: 0xf7fec000
    263c:			; <UNDEFINED> instruction: 0xf7ffee7a
    2640:	andcs	pc, r1, #1327104	; 0x144000
    2644:	strbmi	r2, [r0], -r8, lsl #2
    2648:	blx	ff34064c <fputs@plt+0xff33f24c>
    264c:	bvc	69ce00 <fputs@plt+0x69ba00>
    2650:	cmple	r1, r0, lsl #20
    2654:	strbmi	r2, [r0], -r1, lsl #4
    2658:			; <UNDEFINED> instruction: 0xf7ff2109
    265c:	stmibvs	fp!, {r0, r1, r6, r7, r9, fp, ip, sp, lr, pc}^
    2660:	bcs	20fd0 <fputs@plt+0x1fbd0>
    2664:	ldmdahi	sl!, {r1, r4, r5, r8, ip, lr, pc}
    2668:	mvnsvc	pc, pc, asr #12
    266c:	addslt	r1, fp, #1328	; 0x530
    2670:	stmdble	fp, {r0, r1, r3, r7, r9, lr}
    2674:	andcs	r4, r1, r6, asr #18
    2678:			; <UNDEFINED> instruction: 0xf7fe4479
    267c:	blmi	ebdcac <fputs@plt+0xebc8ac>
    2680:	ldmpl	r3!, {r1, r3, sp}^
    2684:			; <UNDEFINED> instruction: 0xf7fe6819
    2688:			; <UNDEFINED> instruction: 0xe798ee7a
    268c:			; <UNDEFINED> instruction: 0xf8daa965
    2690:	movwcs	r0, #36864	; 0x9000
    2694:	addcs	r9, r0, #0, 4
    2698:	mcr	7, 2, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    269c:			; <UNDEFINED> instruction: 0xf922f7ff
    26a0:			; <UNDEFINED> instruction: 0x1000f8b9
    26a4:	movwcs	r8, #43069	; 0xa83d
    26a8:	ldrdeq	pc, [r0], -sl
    26ac:	smlabbls	r3, r0, r2, r2
    26b0:	strls	sl, [r2, #-2437]	; 0xfffff67b
    26b4:	strls	r8, [r1, #-2661]	; 0xfffff59b
    26b8:	strls	r8, [r0], #-2596	; 0xfffff5dc
    26bc:	mrc	7, 1, APSR_nzcv, cr8, cr14, {7}
    26c0:			; <UNDEFINED> instruction: 0xf910f7ff
    26c4:	ldmdbmi	r3!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    26c8:	uxtah	r4, r3, r9, ror #8
    26cc:	andcs	r4, r1, r2, lsr r9
    26d0:			; <UNDEFINED> instruction: 0xf7fe4479
    26d4:			; <UNDEFINED> instruction: 0xe7c6ed5e
    26d8:	andcs	r4, r1, r0, lsr r9
    26dc:			; <UNDEFINED> instruction: 0xf7fe4479
    26e0:	sbfx	lr, r8, #26, #24
    26e4:	stmdbge	r5!, {r4, r5, fp, sp, lr}^
    26e8:	andls	r2, r0, #603979776	; 0x24000000
    26ec:			; <UNDEFINED> instruction: 0xf7fe2280
    26f0:	stmdbmi	fp!, {r5, r9, sl, fp, sp, lr, pc}
    26f4:			; <UNDEFINED> instruction: 0x46024479
    26f8:			; <UNDEFINED> instruction: 0xf7fe2001
    26fc:			; <UNDEFINED> instruction: 0xf8b9ed4a
    2700:	ldmdahi	pc!, {ip}	; <UNPREDICTABLE>
    2704:	ldmdavs	r0!, {r1, r3, r8, r9, sp}
    2708:	smlabbls	r3, r0, r2, r2
    270c:	strls	sl, [r2, -r5, lsl #19]
    2710:	strls	r8, [r1], -r6, ror #20
    2714:	strls	r8, [r0], -r6, lsr #20
    2718:	mcr	7, 0, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    271c:	ldrbtmi	r4, [r9], #-2337	; 0xfffff6df
    2720:	andcs	r4, r1, r2, lsl #12
    2724:	ldc	7, cr15, [r4, #-1016]!	; 0xfffffc08
    2728:			; <UNDEFINED> instruction: 0x4628e712
    272c:	ldc2	0, cr15, [r0], #-24	; 0xffffffe8
    2730:	ldmdbmi	sp, {r4, r5, r8, r9, sl, sp, lr, pc}
    2734:	ldrbtmi	r2, [r9], #-1
    2738:	stc	7, cr15, [sl, #-1016]!	; 0xfffffc08
    273c:	ldmdbmi	fp, {r2, r5, r8, r9, sl, sp, lr, pc}
    2740:	ldrbtmi	r2, [r9], #-1
    2744:	stc	7, cr15, [r4, #-1016]!	; 0xfffffc08
    2748:			; <UNDEFINED> instruction: 0xf7fee714
    274c:	svclt	0x0000edd4
    2750:	andeq	ip, r1, r0, asr #20
    2754:	andeq	r0, r0, r4, lsr r1
    2758:	andeq	ip, r1, sl, lsl sl
    275c:	andeq	r0, r0, r4, lsl r1
    2760:	andeq	sp, r1, lr, asr #3
    2764:	andeq	r7, r0, r2, lsl #19
    2768:	andeq	r0, r0, r8, lsr r1
    276c:	andeq	r0, r0, r8, lsl r1
    2770:	andeq	r7, r0, r2, ror #18
    2774:	andeq	r7, r0, r6, asr #18
    2778:	andeq	r7, r0, sl, lsr #18
    277c:	andeq	r7, r0, r2, lsr r9
    2780:	andeq	sp, r1, sl, ror #1
    2784:	andeq	r7, r0, r8, lsl r9
    2788:	andeq	r7, r0, r0, lsl r9
    278c:	andeq	ip, r1, r2, ror #17
    2790:	andeq	r7, r0, ip, ror #16
    2794:	andeq	r7, r0, r4, ror r7
    2798:	andeq	r7, r0, ip, lsl #16
    279c:	strdeq	r7, [r0], -r8
    27a0:	andeq	r7, r0, r8, ror r7
    27a4:	andeq	r7, r0, lr, asr r7
    27a8:	andeq	r7, r0, r2, ror r7
    27ac:	andeq	r7, r0, sl, asr r7
    27b0:	blmi	199514c <fputs@plt+0x1993d4c>
    27b4:	push	{r1, r3, r4, r5, r6, sl, lr}
    27b8:			; <UNDEFINED> instruction: 0xf5ad47f0
    27bc:	ldmpl	r3, {r1, r2, r8, sl, fp, ip, sp, lr}^
    27c0:	cdpmi	6, 6, cr4, cr3, cr4, {0}
    27c4:	ldmibeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    27c8:	ldmdavs	fp, {r0, r2, r6, fp, sp, lr}
    27cc:			; <UNDEFINED> instruction: 0xf04f9385
    27d0:			; <UNDEFINED> instruction: 0xf7ff0300
    27d4:	ldmdami	pc, {r0, r2, r4, r6, r8, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    27d8:	stmdbge	r5, {r1, r2, r3, r4, r5, r6, sl, lr}
    27dc:	movwcs	r8, #19119	; 0x4aaf
    27e0:	andhi	pc, r0, r6, asr r8	; <UNPREDICTABLE>
    27e4:			; <UNDEFINED> instruction: 0xf1042280
    27e8:	strls	r0, [r0, -r0, lsr #20]
    27ec:	ldrdeq	pc, [r0], -r8
    27f0:	ldc	7, cr15, [lr, #1016]	; 0x3f8
    27f4:	strbmi	r8, [r9], -sl, ror #20
    27f8:	strmi	r2, [r7], -r3, lsl #6
    27fc:	ldrdeq	pc, [r0], -r8
    2800:	addcs	r9, r0, #268435456	; 0x10000000
    2804:			; <UNDEFINED> instruction: 0xc010f8b5
    2808:	andgt	pc, r0, sp, asr #17
    280c:	ldc	7, cr15, [r0, #1016]	; 0x3f8
    2810:			; <UNDEFINED> instruction: 0x463a4951
    2814:			; <UNDEFINED> instruction: 0x46034479
    2818:			; <UNDEFINED> instruction: 0xf7fe2001
    281c:	andcs	lr, r1, #47616	; 0xba00
    2820:	tstcs	r8, r0, asr r6
    2824:			; <UNDEFINED> instruction: 0xf9def7ff
    2828:	bvc	69cfbc <fputs@plt+0x69bbbc>
    282c:			; <UNDEFINED> instruction: 0xf0402a00
    2830:	blmi	12a2a40 <fputs@plt+0x12a1640>
    2834:	ldmdavs	fp!, {r0, r1, r2, r4, r5, r6, r7, fp, ip, lr}
    2838:	cmple	r9, r0, lsl #22
    283c:	ldmpl	r6!, {r3, r6, r8, r9, fp, lr}^
    2840:	andcs	r6, sl, r1, lsr r8
    2844:	ldc	7, cr15, [sl, #1016]	; 0x3f8
    2848:	ldmdavs	sl!, {r1, r2, r6, r8, r9, fp, lr}
    284c:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2850:	andsle	r4, fp, r3, lsl r3
    2854:	orrvs	pc, r0, pc, asr #8
    2858:			; <UNDEFINED> instruction: 0xf7fe4628
    285c:			; <UNDEFINED> instruction: 0xf8d5ed5e
    2860:			; <UNDEFINED> instruction: 0xb122209c
    2864:	andcs	r4, r1, r0, asr #18
    2868:			; <UNDEFINED> instruction: 0xf7fe4479
    286c:			; <UNDEFINED> instruction: 0x4620ec92
    2870:	ldreq	pc, [r2], -sp, lsl #2
    2874:	ldrtmi	sl, [r2], -r4, lsl #24
    2878:			; <UNDEFINED> instruction: 0xf7ff4621
    287c:	stmdahi	r1!, {r0, r1, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    2880:	rscsvc	pc, sp, #82837504	; 0x4f00000
    2884:	addslt	r1, fp, #1200	; 0x4b0
    2888:	stmdble	fp, {r0, r1, r4, r7, r9, lr}
    288c:	blmi	bd5170 <fputs@plt+0xbd3d70>
    2890:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2894:	blls	fe15c904 <fputs@plt+0xfe15b504>
    2898:	cmple	r2, sl, asr r0
    289c:	cfstr32vc	mvfx15, [r6, #-52]	; 0xffffffcc
    28a0:			; <UNDEFINED> instruction: 0x87f0e8bd
    28a4:	movwcs	r8, #47156	; 0xb834
    28a8:	vst4.8	{d25,d27,d29,d31}, [pc], r2
    28ac:			; <UNDEFINED> instruction: 0xf8d87280
    28b0:	stmdbge	r5, {}^	; <UNPREDICTABLE>
    28b4:	bhi	1b278c8 <fputs@plt+0x1b264c8>
    28b8:	bhi	b278c4 <fputs@plt+0xb264c4>
    28bc:			; <UNDEFINED> instruction: 0xf7fe9400
    28c0:	stmdbmi	fp!, {r3, r4, r5, r8, sl, fp, sp, lr, pc}
    28c4:			; <UNDEFINED> instruction: 0x46024479
    28c8:			; <UNDEFINED> instruction: 0xf7fe2001
    28cc:	ldrb	lr, [sp, r2, ror #24]
    28d0:	andcs	r4, r1, #80, 12	; 0x5000000
    28d4:			; <UNDEFINED> instruction: 0xf7ff2109
    28d8:	stmibvs	r2!, {r0, r2, r7, r8, fp, ip, sp, lr, pc}^
    28dc:	ldrdeq	pc, [r0], -r8
    28e0:	tstcs	r0, #76546048	; 0x4900000
    28e4:	movweq	pc, #8896	; 0x22c0	; <UNPREDICTABLE>
    28e8:	mulge	r9, r2, r8
    28ec:			; <UNDEFINED> instruction: 0xf8cd2280
    28f0:			; <UNDEFINED> instruction: 0xf8b5a004
    28f4:			; <UNDEFINED> instruction: 0xf8cdc014
    28f8:			; <UNDEFINED> instruction: 0xf7fec000
    28fc:	stmdacs	r0, {r1, r3, r4, r8, sl, fp, sp, lr, pc}
    2900:			; <UNDEFINED> instruction: 0xf1babf08
    2904:	strmi	r0, [r1], r0, lsl #30
    2908:	ldmdbmi	sl, {r3, r4, r7, ip, lr, pc}
    290c:	andcs	r4, r1, r2, asr r6
    2910:			; <UNDEFINED> instruction: 0xf7fe4479
    2914:			; <UNDEFINED> instruction: 0xf1b9ec3e
    2918:	andle	r0, r5, r0, lsl #30
    291c:			; <UNDEFINED> instruction: 0x464a4916
    2920:	ldrbtmi	r2, [r9], #-1
    2924:	ldc	7, cr15, [r4], #-1016	; 0xfffffc08
    2928:	eorcs	r4, r9, sp, lsl #22
    292c:	ldmdavs	r1!, {r1, r2, r4, r5, r6, r7, fp, ip, lr}
    2930:	stc	7, cr15, [r4, #-1016]!	; 0xfffffc08
    2934:	ldmdbmi	r1, {r2, r7, r8, r9, sl, sp, lr, pc}
    2938:	ldrbtmi	r2, [r9], #-1
    293c:	stc	7, cr15, [r8], #-1016	; 0xfffffc08
    2940:			; <UNDEFINED> instruction: 0xf7fee777
    2944:	svclt	0x0000ecd8
    2948:	strdeq	ip, [r1], -r0
    294c:	andeq	r0, r0, r4, lsr r1
    2950:	andeq	ip, r1, ip, asr #13
    2954:	andeq	r0, r0, r8, lsl r1
    2958:	ldrdeq	r7, [r0], -r8
    295c:	andeq	r0, r0, r4, lsl r1
    2960:	andeq	r0, r0, r8, lsr r1
    2964:	andeq	ip, r1, r8, lsr #28
    2968:			; <UNDEFINED> instruction: 0x000076b0
    296c:	andeq	ip, r1, r4, lsl r6
    2970:	andeq	r7, r0, r4, ror #12
    2974:	strdeq	r7, [r0], -r0
    2978:	andeq	r7, r0, lr, ror #11
    297c:			; <UNDEFINED> instruction: 0x000075ba
    2980:	ldccc	8, cr15, [r8], #892	; 0x37c
    2984:	svcmi	0x00f0e92d
    2988:	cfstrs	mvf4, [sp, #-492]!	; 0xfffffe14
    298c:	strmi	r8, [r5], -r2, lsl #22
    2990:			; <UNDEFINED> instruction: 0xf8df685b
    2994:	addslt	sl, r7, ip, lsr #25
    2998:	movwls	r4, #50426	; 0xc4fa
    299c:			; <UNDEFINED> instruction: 0xf0402b00
    29a0:			; <UNDEFINED> instruction: 0xf8df8097
    29a4:			; <UNDEFINED> instruction: 0xf85a3ca0
    29a8:	ldmdavs	r3!, {r0, r1, sp, lr}
    29ac:	rsble	r2, r7, r0, lsl #22
    29b0:	strteq	pc, [r0], #-256	; 0xffffff00
    29b4:	andcs	r6, r2, #4390912	; 0x430000
    29b8:	strtmi	r2, [r0], -r6, lsl #2
    29bc:			; <UNDEFINED> instruction: 0xf7ff930a
    29c0:			; <UNDEFINED> instruction: 0xf8d5f911
    29c4:			; <UNDEFINED> instruction: 0x4620901c
    29c8:	tstcs	r4, r2, lsl #4
    29cc:	mulcc	r7, r9, r8
    29d0:	mullt	r6, r9, r8
    29d4:	blcs	fd308 <fputs@plt+0xfbf08>
    29d8:			; <UNDEFINED> instruction: 0xf78bfa0f
    29dc:			; <UNDEFINED> instruction: 0xf7ff9710
    29e0:			; <UNDEFINED> instruction: 0xf899f901
    29e4:			; <UNDEFINED> instruction: 0xf8993005
    29e8:	strtmi	r8, [r0], -r4
    29ec:	tstcs	pc, r1, lsl #4
    29f0:	stmdacs	r3, {r3, r6, r9, fp, sp, lr, pc}
    29f4:			; <UNDEFINED> instruction: 0xf8f6f7ff
    29f8:	mulvc	pc, r9, r8	; <UNPREDICTABLE>
    29fc:	andcs	r4, r1, #32, 12	; 0x2000000
    2a00:	strls	r2, [lr, -lr, lsl #2]
    2a04:			; <UNDEFINED> instruction: 0xf8eef7ff
    2a08:	mulvc	lr, r9, r8
    2a0c:	andcs	r4, r1, #32, 12	; 0x2000000
    2a10:			; <UNDEFINED> instruction: 0xf007210d
    2a14:	movwls	r0, #45951	; 0xb37f
    2a18:			; <UNDEFINED> instruction: 0xf8e4f7ff
    2a1c:	andcs	r4, r1, #32, 12	; 0x2000000
    2a20:			; <UNDEFINED> instruction: 0xf7ff210c
    2a24:	andcs	pc, r1, #14614528	; 0xdf0000
    2a28:	teqcs	sp, r0, lsr #12
    2a2c:			; <UNDEFINED> instruction: 0xf8daf7ff
    2a30:	mulne	sp, r9, r8
    2a34:	strtmi	r9, [r8], -sl, lsl #30
    2a38:			; <UNDEFINED> instruction: 0xf8999112
    2a3c:	tstls	r3, ip
    2a40:	mlasne	sp, r9, r8, pc	; <UNPREDICTABLE>
    2a44:			; <UNDEFINED> instruction: 0x9014f8b7
    2a48:			; <UNDEFINED> instruction: 0xf7ff9111
    2a4c:			; <UNDEFINED> instruction: 0x4638feb1
    2a50:	tstne	lr, r2, asr #12	; <UNPREDICTABLE>
    2a54:	stcl	7, cr15, [r0], #-1016	; 0xfffffc08
    2a58:	movwls	r6, #55739	; 0xd9bb
    2a5c:	blcs	69690 <fputs@plt+0x68290>
    2a60:	msrhi	SPSR_, r0
    2a64:			; <UNDEFINED> instruction: 0xf0002b02
    2a68:	blcs	22fc0 <fputs@plt+0x21bc0>
    2a6c:	addshi	pc, fp, r0
    2a70:	blne	ff540df4 <fputs@plt+0xff53f9f4>
    2a74:	bls	2caa80 <fputs@plt+0x2c9680>
    2a78:			; <UNDEFINED> instruction: 0xf7fe4479
    2a7c:	and	lr, r1, sl, lsl #23
    2a80:	mrc2	7, 4, pc, cr6, cr15, {7}
    2a84:	blcc	ff140e08 <fputs@plt+0xff13fa08>
    2a88:	ldrbtmi	r6, [fp], #-2098	; 0xfffff7ce
    2a8c:	movwmi	r6, #43353	; 0xa959
    2a90:	ldmibvs	fp, {r1, r2, r8, ip, lr, pc}
    2a94:	andslt	fp, r7, fp, lsl fp
    2a98:	blhi	bdd94 <fputs@plt+0xbc994>
    2a9c:	svchi	0x00f0e8bd
    2aa0:			; <UNDEFINED> instruction: 0xf0064628
    2aa4:			; <UNDEFINED> instruction: 0xf8dffa0b
    2aa8:	ldrbtmi	r3, [fp], #-2984	; 0xfffff458
    2aac:	ldmiblt	r3!, {r0, r1, r3, r4, r7, r8, fp, sp, lr}
    2ab0:	blcs	1cb84 <fputs@plt+0x1b784>
    2ab4:			; <UNDEFINED> instruction: 0xf8dfd0ef
    2ab8:	mulcs	sl, ip, fp
    2abc:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2ac0:	andslt	r6, r7, r9, lsl r8
    2ac4:	blhi	bddc0 <fputs@plt+0xbc9c0>
    2ac8:	svcmi	0x00f0e8bd
    2acc:	mrrclt	7, 15, pc, r4, cr14	; <UNPREDICTABLE>
    2ad0:	stc2l	7, cr15, [r4], {255}	; 0xff
    2ad4:	blcc	1b40e58 <fputs@plt+0x1b3fa58>
    2ad8:	andvs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2adc:	stmdbvs	sl!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    2ae0:	andls	r2, sl, #2048	; 0x800
    2ae4:	blls	2b9c1c <fputs@plt+0x2b881c>
    2ae8:	eorsle	r2, r8, r0, lsl #22
    2aec:	blcc	1a40e70 <fputs@plt+0x1a3fa70>
    2af0:	streq	pc, [r0, -r5, lsl #2]!
    2af4:	blls	1940e78 <fputs@plt+0x193fa78>
    2af8:			; <UNDEFINED> instruction: 0xf8df2400
    2afc:	ldrbtmi	fp, [fp], #-2916	; 0xfffff49c
    2b00:			; <UNDEFINED> instruction: 0x960b44f9
    2b04:			; <UNDEFINED> instruction: 0x469844fb
    2b08:			; <UNDEFINED> instruction: 0xf7ffe00d
    2b0c:	stmibvs	sl!, {r0, r1, r3, r5, r6, fp, ip, sp, lr, pc}^
    2b10:	andcs	r4, r1, r9, asr #12
    2b14:			; <UNDEFINED> instruction: 0xf7fe5d12
    2b18:	vmovcs.16	d15[0], lr
    2b1c:	blls	2b6bc0 <fputs@plt+0x2b57c0>
    2b20:	addsmi	r3, ip, #16777216	; 0x1000000
    2b24:			; <UNDEFINED> instruction: 0xf014d21a
    2b28:	strtmi	r0, [r1], -pc, lsl #12
    2b2c:	andeq	pc, r1, #79	; 0x4f
    2b30:	mvnle	r4, r8, lsr r6
    2b34:	ldrbmi	r4, [r9], -r2, lsr #12
    2b38:			; <UNDEFINED> instruction: 0xf7fe2001
    2b3c:	strtmi	lr, [r1], -sl, lsr #22
    2b40:	ldrtmi	r2, [r8], -r1, lsl #4
    2b44:			; <UNDEFINED> instruction: 0xf84ef7ff
    2b48:	strbmi	r6, [r1], -fp, ror #19
    2b4c:	ldcpl	0, cr2, [sl, #-4]
    2b50:			; <UNDEFINED> instruction: 0xf7fe3401
    2b54:	blls	2bd7d4 <fputs@plt+0x2bc3d4>
    2b58:	mvnle	r4, #156, 4	; 0xc0000009
    2b5c:			; <UNDEFINED> instruction: 0xf8df9e0b
    2b60:	ldmdavs	r2!, {r2, r8, r9, fp, ip, sp}
    2b64:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2b68:			; <UNDEFINED> instruction: 0xd1a44313
    2b6c:			; <UNDEFINED> instruction: 0xf8dfe793
    2b70:	andcs	r3, sl, r4, ror #21
    2b74:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2b78:			; <UNDEFINED> instruction: 0xf7fe6819
    2b7c:	strb	lr, [lr, r0, lsl #24]
    2b80:			; <UNDEFINED> instruction: 0x46284611
    2b84:	addvc	pc, r0, #813694976	; 0x30800000
    2b88:			; <UNDEFINED> instruction: 0xf83ef7ff
    2b8c:	adcle	r2, sl, r0, lsl #16
    2b90:	bcc	ff540f14 <fputs@plt+0xff53fb14>
    2b94:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2b98:	vqrdmulh.s<illegal width 8>	d2, d0, d3
    2b9c:	vst3.<illegal width 64>	{d24-d26}, [pc :64], r2
    2ba0:	movwls	r7, #41856	; 0xa380
    2ba4:	vabd.s8	d30, d16, d18
    2ba8:	ldrmi	r6, [r9, #772]	; 0x304
    2bac:	strhi	pc, [r9, #-0]
    2bb0:	teqcs	pc, r1, lsl #4
    2bb4:			; <UNDEFINED> instruction: 0xf7ff4620
    2bb8:			; <UNDEFINED> instruction: 0xf8d5f815
    2bbc:	andcs	r9, r1, #28
    2bc0:			; <UNDEFINED> instruction: 0x4620213e
    2bc4:			; <UNDEFINED> instruction: 0xf80ef7ff
    2bc8:	mlascc	pc, r9, r8, pc	; <UNPREDICTABLE>
    2bcc:			; <UNDEFINED> instruction: 0xf8999315
    2bd0:	tstls	r4, #62	; 0x3e
    2bd4:			; <UNDEFINED> instruction: 0xf8d39b0a
    2bd8:			; <UNDEFINED> instruction: 0xb12a2094
    2bdc:	bne	fe340f60 <fputs@plt+0xfe33fb60>
    2be0:	ldrbtmi	r2, [r9], #-1
    2be4:	b	ff540be4 <fputs@plt+0xff53f7e4>
    2be8:	vst2.8	{d25-d26}, [pc], sl
    2bec:			; <UNDEFINED> instruction: 0xf7fe5100
    2bf0:			; <UNDEFINED> instruction: 0x4602eab6
    2bf4:			; <UNDEFINED> instruction: 0xf8dfb128
    2bf8:	andcs	r1, r1, r8, ror sl
    2bfc:			; <UNDEFINED> instruction: 0xf7fe4479
    2c00:	ldmdavs	r3!, {r3, r6, r7, r9, fp, sp, lr, pc}
    2c04:	andeq	pc, r4, r8
    2c08:	blcs	66c4c <fputs@plt+0x6584c>
    2c0c:	addshi	pc, sl, r0, asr #6
    2c10:	svceq	0x0001f018
    2c14:	bne	1740f98 <fputs@plt+0x173fb98>
    2c18:	eorcs	fp, fp, #20, 30	; 0x50
    2c1c:			; <UNDEFINED> instruction: 0xf018222d
    2c20:	ldrbtmi	r0, [r9], #-3842	; 0xfffff0fe
    2c24:			; <UNDEFINED> instruction: 0x232bbf14
    2c28:	stmdacs	r0, {r0, r2, r3, r5, r8, r9, sp}
    2c2c:	eorcs	fp, fp, r4, lsl pc
    2c30:			; <UNDEFINED> instruction: 0xf018202d
    2c34:	andls	r0, r0, r8, lsl #30
    2c38:			; <UNDEFINED> instruction: 0x272bbf14
    2c3c:			; <UNDEFINED> instruction: 0xf018272d
    2c40:	smladls	r1, r0, pc, r0	; <UNPREDICTABLE>
    2c44:			; <UNDEFINED> instruction: 0xf04fbf14
    2c48:			; <UNDEFINED> instruction: 0xf04f092b
    2c4c:			; <UNDEFINED> instruction: 0xf018092d
    2c50:			; <UNDEFINED> instruction: 0xf8cd0f20
    2c54:	svclt	0x00149008
    2c58:	cdpeq	0, 2, cr15, cr11, cr15, {2}
    2c5c:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    2c60:	svceq	0x0040f018
    2c64:			; <UNDEFINED> instruction: 0xf04fbf14
    2c68:			; <UNDEFINED> instruction: 0xf04f0c2b
    2c6c:			; <UNDEFINED> instruction: 0xf0180c2d
    2c70:	stmib	sp, {r7, r8, r9, sl, fp}^
    2c74:	svclt	0x0014ec03
    2c78:	eorcs	r2, sp, fp, lsr #32
    2c7c:	svcvc	0x0080f418
    2c80:			; <UNDEFINED> instruction: 0xf04fbf14
    2c84:			; <UNDEFINED> instruction: 0xf04f092b
    2c88:			; <UNDEFINED> instruction: 0xf418092d
    2c8c:	stmib	sp, {r8, r9, sl, fp, ip, sp, lr}^
    2c90:			; <UNDEFINED> instruction: 0xf04f0905
    2c94:	svclt	0x00140001
    2c98:	stceq	0, cr15, [fp], #-316	; 0xfffffec4
    2c9c:	stceq	0, cr15, [sp], #-316	; 0xfffffec4
    2ca0:	svcvs	0x0080f418
    2ca4:	andsgt	pc, ip, sp, asr #17
    2ca8:			; <UNDEFINED> instruction: 0xf04fbf14
    2cac:			; <UNDEFINED> instruction: 0xf04f0e2b
    2cb0:			; <UNDEFINED> instruction: 0xf8cd0e2d
    2cb4:			; <UNDEFINED> instruction: 0xf7fee020
    2cb8:			; <UNDEFINED> instruction: 0xf01bea6c
    2cbc:			; <UNDEFINED> instruction: 0xf40b0f10
    2cc0:	svclt	0x001460c0
    2cc4:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    2cc8:	svceq	0x0020f01b
    2ccc:			; <UNDEFINED> instruction: 0x232bbf14
    2cd0:			; <UNDEFINED> instruction: 0xf01b232d
    2cd4:	svclt	0x00140f40
    2cd8:			; <UNDEFINED> instruction: 0x212d212b
    2cdc:	svceq	0x0080f01b
    2ce0:			; <UNDEFINED> instruction: 0xf04fbf14
    2ce4:			; <UNDEFINED> instruction: 0xf04f092b
    2ce8:			; <UNDEFINED> instruction: 0xf41b092d
    2cec:	strmi	r7, [pc], -r0, lsl #31
    2cf0:			; <UNDEFINED> instruction: 0x212bbf14
    2cf4:			; <UNDEFINED> instruction: 0xf5b0212d
    2cf8:	rsbsle	r6, r3, r0, lsl #31
    2cfc:	svcvc	0x0000f5b0
    2d00:	strbhi	pc, [r7], #-0	; <UNPREDICTABLE>
    2d04:			; <UNDEFINED> instruction: 0xf0402800
    2d08:			; <UNDEFINED> instruction: 0xf8df83c1
    2d0c:	ldrbtmi	r0, [r8], #-2412	; 0xfffff694
    2d10:	b	13faec4 <fputs@plt+0x13f9ac4>
    2d14:	blcs	18b980 <fputs@plt+0x18a580>
    2d18:			; <UNDEFINED> instruction: 0x83b3f040
    2d1c:	stmib	sp, {r2, r3, r8, r9, fp, ip, pc}^
    2d20:	smmla	r7, r4, r3, r3
    2d24:	tstcs	r9, #323584	; 0x4f000
    2d28:	rscsle	r2, r7, r6, lsl #22
    2d2c:	stmdbne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2d30:	blls	2d4660 <fputs@plt+0x2d3260>
    2d34:	andcs	r4, r1, r9, ror r4
    2d38:	b	ac0d38 <fputs@plt+0xabf938>
    2d3c:	stmib	sp, {r2, r3, r8, r9, fp, ip, pc}^
    2d40:	smlald	r3, r7, r4, r3
    2d44:	ldmdbne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2d48:	ldrbtmi	r2, [r9], #-1
    2d4c:	b	840d4c <fputs@plt+0x83f94c>
    2d50:	blcs	29994 <fputs@plt+0x28594>
    2d54:	bicshi	pc, r4, #64	; 0x40
    2d58:	svceq	0x0020f018
    2d5c:	bichi	pc, r4, #64	; 0x40
    2d60:	svceq	0x0080f018
    2d64:			; <UNDEFINED> instruction: 0x83baf040
    2d68:	svcvc	0x0000f418
    2d6c:	movshi	pc, #64	; 0x40
    2d70:	svceq	0x0020f01b
    2d74:			; <UNDEFINED> instruction: 0x83a6f040
    2d78:	svceq	0x0040f01b
    2d7c:			; <UNDEFINED> instruction: 0x83baf040
    2d80:	bicvs	pc, r0, #184549376	; 0xb000000
    2d84:	svcvs	0x0080f5b3
    2d88:	orrshi	pc, r3, #0
    2d8c:	svcvc	0x0000f5b3
    2d90:	strthi	pc, [r3], #-0
    2d94:			; <UNDEFINED> instruction: 0xf0002b00
    2d98:			; <UNDEFINED> instruction: 0xf8df8424
    2d9c:	ldrbtmi	r2, [sl], #-2280	; 0xfffff718
    2da0:	stmiane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2da4:	ldrbtmi	r2, [r9], #-1
    2da8:	ldmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2dac:	blcs	299f0 <fputs@plt+0x285f0>
    2db0:	mvnshi	pc, #64	; 0x40
    2db4:	blcs	299f0 <fputs@plt+0x285f0>
    2db8:	mvnshi	pc, #64	; 0x40
    2dbc:			; <UNDEFINED> instruction: 0xf8d39b0a
    2dc0:	mrrcne	0, 10, r2, r7, cr0
    2dc4:			; <UNDEFINED> instruction: 0xf8dfd005
    2dc8:	andcs	r1, r1, r4, asr #17
    2dcc:			; <UNDEFINED> instruction: 0xf7fe4479
    2dd0:			; <UNDEFINED> instruction: 0xf8dfe9e0
    2dd4:	andcs	r3, sl, r0, lsl #17
    2dd8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2ddc:			; <UNDEFINED> instruction: 0xf7fe6819
    2de0:	subs	lr, fp, lr, asr #21
    2de4:	stmiaeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2de8:			; <UNDEFINED> instruction: 0xf41b4478
    2dec:	andls	r6, r3, r0, lsl #30
    2df0:	svclt	0x00149102
    2df4:	stmdaeq	fp!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2df8:	stmdaeq	sp!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2dfc:	svcpl	0x0080f41b
    2e00:			; <UNDEFINED> instruction: 0xf8cd9910
    2e04:	svclt	0x00149004
    2e08:	cdpeq	0, 2, cr15, cr11, cr15, {2}
    2e0c:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    2e10:	svcpl	0x0000f41b
    2e14:	vmlshi.f16	s28, s9, s26	; <UNPREDICTABLE>
    2e18:	svclt	0x00149700
    2e1c:	eorcs	r2, sp, fp, lsr #32
    2e20:	svcmi	0x0080f41b
    2e24:			; <UNDEFINED> instruction: 0xf04f9006
    2e28:	svclt	0x00140001
    2e2c:	stceq	0, cr15, [fp], #-316	; 0xfffffec4
    2e30:	stceq	0, cr15, [sp], #-316	; 0xfffffec4
    2e34:	svclt	0x00b42900
    2e38:			; <UNDEFINED> instruction: 0x212d212b
    2e3c:	svceq	0x0008f01b
    2e40:	smlabtgt	r7, sp, r9, lr
    2e44:	stmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2e48:			; <UNDEFINED> instruction: 0xf04fbf14
    2e4c:			; <UNDEFINED> instruction: 0xf04f0e2b
    2e50:	ldrbtmi	r0, [r9], #-3629	; 0xfffff1d3
    2e54:	eor	pc, r4, sp, asr #17
    2e58:	ldmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e5c:	blcs	29aa0 <fputs@plt+0x286a0>
    2e60:	rschi	pc, ip, #64	; 0x40
    2e64:	bls	369ab0 <fputs@plt+0x3686b0>
    2e68:	svclt	0x00082a00
    2e6c:	andle	r2, sl, r0, lsl #22
    2e70:	blcs	b774 <fputs@plt+0xa374>
    2e74:	movwhi	pc, #8256	; 0x2040	; <UNPREDICTABLE>
    2e78:	ldmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2e7c:	blls	34ae88 <fputs@plt+0x349a88>
    2e80:			; <UNDEFINED> instruction: 0xf7fe4479
    2e84:	blls	2bd4a4 <fputs@plt+0x2bc0a4>
    2e88:	ldrdcs	pc, [r0], r3	; <UNPREDICTABLE>
    2e8c:	andle	r1, r5, r3, asr ip
    2e90:	stmdane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2e94:	ldrbtmi	r2, [r9], #-1
    2e98:	ldmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e9c:	ldreq	r9, [r8], -lr, lsl #22
    2ea0:	blls	2f7efc <fputs@plt+0x2f6afc>
    2ea4:			; <UNDEFINED> instruction: 0xf0002b01
    2ea8:	blcs	a33e0 <fputs@plt+0xa1fe0>
    2eac:	blcs	36f14 <fputs@plt+0x35b14>
    2eb0:	cfstrdge	mvd15, [r8, #508]!	; 0x1fc
    2eb4:	tstcs	r6, r8, lsr #12
    2eb8:			; <UNDEFINED> instruction: 0xffacf7fe
    2ebc:	teqcs	r0, r8, lsr #12
    2ec0:			; <UNDEFINED> instruction: 0xf990f7ff
    2ec4:			; <UNDEFINED> instruction: 0x46282134
    2ec8:	stc2l	0, cr15, [r4, #4]
    2ecc:			; <UNDEFINED> instruction: 0x0659e5da
    2ed0:	sbchi	pc, fp, #64, 2
    2ed4:			; <UNDEFINED> instruction: 0x07c8f8df
    2ed8:			; <UNDEFINED> instruction: 0xf7fe4478
    2edc:	strb	lr, [r0, r2, asr #20]!
    2ee0:	tstcs	r4, fp, lsl #30
    2ee4:			; <UNDEFINED> instruction: 0xf8df4620
    2ee8:			; <UNDEFINED> instruction: 0x463ab7bc
    2eec:			; <UNDEFINED> instruction: 0xf7fe44fb
    2ef0:			; <UNDEFINED> instruction: 0xf8d5fe79
    2ef4:			; <UNDEFINED> instruction: 0x463a801c
    2ef8:			; <UNDEFINED> instruction: 0x4620213e
    2efc:	mulcc	r5, r8, r8
    2f00:	mulvc	r4, r8, r8
    2f04:	movwcs	lr, #14919	; 0x3a47
    2f08:			; <UNDEFINED> instruction: 0xf7fe930a
    2f0c:	ldmdavs	r3!, {r0, r1, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    2f10:	mlascs	pc, r8, r8, pc	; <UNPREDICTABLE>
    2f14:	blcs	8b320 <fputs@plt+0x89f20>
    2f18:	mlasvc	lr, r8, r8, pc	; <UNPREDICTABLE>
    2f1c:	svclt	0x00d44628
    2f20:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2f24:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2f28:	strcs	lr, [r2, -r7, asr #20]
    2f2c:			; <UNDEFINED> instruction: 0xff72f7fe
    2f30:	tstcs	r8, r1, lsl #4
    2f34:			; <UNDEFINED> instruction: 0xf7fe4620
    2f38:			; <UNDEFINED> instruction: 0xf8d5fe55
    2f3c:	andcs	r9, r1, #28
    2f40:			; <UNDEFINED> instruction: 0x46202119
    2f44:	mcr2	7, 2, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    2f48:	tstcs	sl, r1, lsl #4
    2f4c:			; <UNDEFINED> instruction: 0xf7fe4620
    2f50:	andcs	pc, r1, #1168	; 0x490
    2f54:			; <UNDEFINED> instruction: 0x4620211b
    2f58:	mcr2	7, 2, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    2f5c:	mulsne	fp, r9, r8
    2f60:	mulscs	r8, r9, r8
    2f64:			; <UNDEFINED> instruction: 0xf8992001
    2f68:	tstls	r1, r9, lsl r0
    2f6c:	mulsgt	sl, r9, r8
    2f70:			; <UNDEFINED> instruction: 0x1734f8df
    2f74:			; <UNDEFINED> instruction: 0x9734f8df
    2f78:	andgt	pc, r0, sp, asr #17
    2f7c:			; <UNDEFINED> instruction: 0xf7fe4479
    2f80:	blls	2bd3a8 <fputs@plt+0x2bbfa8>
    2f84:			; <UNDEFINED> instruction: 0x4628211c
    2f88:	svceq	0x0002f013
    2f8c:	svclt	0x001844f9
    2f90:			; <UNDEFINED> instruction: 0xf7fe46d9
    2f94:	msrcs	LR_irq, fp
    2f98:	strtmi	r4, [r8], -r3, lsl #12
    2f9c:			; <UNDEFINED> instruction: 0xf7fe930b
    2fa0:	blls	302c3c <fputs@plt+0x30183c>
    2fa4:	rscsvc	pc, pc, r0, lsl #12
    2fa8:	svclt	0x00344298
    2fac:			; <UNDEFINED> instruction: 0xf0484642
    2fb0:	orrlt	r0, r2, r1, lsl #4
    2fb4:	svclt	0x005805fa
    2fb8:	strle	r4, [r2, #-1626]	; 0xfffff9a6
    2fbc:	usatcs	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    2fc0:			; <UNDEFINED> instruction: 0xf8df447a
    2fc4:	stmib	sp, {r4, r5, r6, r7, r9, sl, ip}^
    2fc8:	andcs	r9, r0, #268435456	; 0x10000000
    2fcc:	ldrbtmi	r9, [r9], #-0
    2fd0:			; <UNDEFINED> instruction: 0xf7fe2001
    2fd4:	ldrdcs	lr, [r4, -lr]!	; <UNPREDICTABLE>
    2fd8:			; <UNDEFINED> instruction: 0xf7fe4628
    2fdc:	msrcs	(UNDEF: 56), r7
    2fe0:	strtmi	r4, [r8], -r3, lsl #13
    2fe4:			; <UNDEFINED> instruction: 0xff02f7fe
    2fe8:	rscsvc	pc, pc, r0, lsl #12
    2fec:	svclt	0x008c4583
    2ff0:			; <UNDEFINED> instruction: 0xf0484643
    2ff4:	blcs	3c00 <fputs@plt+0x2800>
    2ff8:	subhi	pc, fp, #64	; 0x40
    2ffc:	vmla.f64	d9, d8, d10
    3000:			; <UNDEFINED> instruction: 0xf8df4a10
    3004:			; <UNDEFINED> instruction: 0xf01396b4
    3008:			; <UNDEFINED> instruction: 0xf8df0f01
    300c:			; <UNDEFINED> instruction: 0xf8df36b0
    3010:	ldrbtmi	r2, [r9], #1712	; 0x6b0
    3014:			; <UNDEFINED> instruction: 0xf8dd447b
    3018:	ldrbtmi	fp, [sl], #-48	; 0xffffffd0
    301c:	strvc	lr, [sl], -sp, asr #19
    3020:	ldrmi	fp, [r9], r8, lsl #30
    3024:	ldrmi	r4, [r1], lr, asr #12
    3028:	sbceq	lr, fp, #323584	; 0x4f000
    302c:			; <UNDEFINED> instruction: 0xf1024628
    3030:	ldrmi	r0, [r7], -ip, lsr #2
    3034:	mrc2	7, 6, pc, cr10, cr14, {7}
    3038:	teqeq	r0, r7, lsl #2	; <UNPREDICTABLE>
    303c:	strtmi	r4, [r8], -r4, lsl #12
    3040:	mrc2	7, 6, pc, cr4, cr14, {7}
    3044:	svclt	0x005807e7
    3048:	ldrbmi	fp, [sl], -r4, lsr #5
    304c:	movweq	pc, #12324	; 0x3024	; <UNPREDICTABLE>
    3050:	strmi	r4, [r4], r9, asr #12
    3054:	andeq	pc, r1, pc, asr #32
    3058:	blx	7f2dc0 <fputs@plt+0x7f19c0>
    305c:			; <UNDEFINED> instruction: 0xf04cfc8c
    3060:	adcmi	r0, r3, #50331648	; 0x3000000
    3064:	strbmi	fp, [r6], ip, lsl #31
    3068:	cdpeq	0, 0, cr15, cr1, cr8, {2}
    306c:	svceq	0x0000f1be
    3070:	stmib	sp, {r0, r1, ip, lr, pc}^
    3074:			; <UNDEFINED> instruction: 0xf7fe4600
    3078:			; <UNDEFINED> instruction: 0xf1bbe88c
    307c:			; <UNDEFINED> instruction: 0xf04f0f01
    3080:	bicsle	r0, r1, r1, lsl #22
    3084:	beq	43e8ec <fputs@plt+0x43d4ec>
    3088:	tstcs	r6, r2, lsl #4
    308c:	bmi	43e8f4 <fputs@plt+0x43d4f4>
    3090:	stc2	7, cr15, [r8, #1016]!	; 0x3f8
    3094:	ldmib	sp, {r0, r1, r3, r5, r6, r7, r8, fp, sp, lr}^
    3098:	ldclvc	6, cr7, [fp, #40]	; 0x28
    309c:			; <UNDEFINED> instruction: 0xf100065b
    30a0:	ldmdavs	r3!, {r0, r2, r4, r5, r9, pc}
    30a4:	fldmdbxle	r5!, {d2-d1}	;@ Deprecated
    30a8:	svceq	0x0001f017
    30ac:			; <UNDEFINED> instruction: 0x1614f8df
    30b0:	eorcs	fp, fp, #20, 30	; 0x50
    30b4:			; <UNDEFINED> instruction: 0xf017222d
    30b8:	ldrbtmi	r0, [r9], #-3842	; 0xfffff0fe
    30bc:			; <UNDEFINED> instruction: 0x232bbf14
    30c0:			; <UNDEFINED> instruction: 0xf017232d
    30c4:	svclt	0x00140f04
    30c8:	eorcs	r2, sp, fp, lsr #32
    30cc:	svceq	0x0008f017
    30d0:	svclt	0x00149000
    30d4:	stceq	0, cr15, [fp], #-316	; 0xfffffec4
    30d8:	stceq	0, cr15, [sp], #-316	; 0xfffffec4
    30dc:	svceq	0x0020f017
    30e0:	eorcs	fp, fp, r4, lsl pc
    30e4:			; <UNDEFINED> instruction: 0xf017202d
    30e8:	stmib	sp, {r6, r8, r9, sl, fp}^
    30ec:	svclt	0x0014c001
    30f0:	eorcs	r2, sp, fp, lsr #32
    30f4:	svceq	0x0080f017
    30f8:	svclt	0x00149003
    30fc:	eorcs	r2, sp, fp, lsr #32
    3100:	svcvs	0x0080f417
    3104:	svclt	0x00149004
    3108:	eorcs	r2, sp, fp, lsr #32
    310c:	andcs	r9, r1, r5
    3110:	ldmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3114:	blcs	1fdd6c8 <fputs@plt+0x1fdc2c8>
    3118:	bichi	pc, lr, r0, asr #4
    311c:	strtmi	r2, [r0], -r2, lsl #4
    3120:			; <UNDEFINED> instruction: 0xf7fe2144
    3124:	stmibvs	sl!, {r0, r1, r2, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}^
    3128:	umaalcc	pc, r5, r2, r8	; <UNPREDICTABLE>
    312c:	umaalcs	pc, r4, r2, r8	; <UNPREDICTABLE>
    3130:	andcs	lr, r3, #335872	; 0x52000
    3134:	subshi	pc, r9, #64	; 0x40
    3138:			; <UNDEFINED> instruction: 0x46282114
    313c:	stc2	0, cr15, [sl], {1}
    3140:	svcls	0x000be4a0
    3144:			; <UNDEFINED> instruction: 0x4620211c
    3148:			; <UNDEFINED> instruction: 0xf7fe463a
    314c:			; <UNDEFINED> instruction: 0xf8d5fd4b
    3150:			; <UNDEFINED> instruction: 0x463a901c
    3154:			; <UNDEFINED> instruction: 0x4620211d
    3158:			; <UNDEFINED> instruction: 0xf7fe970b
    315c:	andcs	pc, r2, #4288	; 0x10c0
    3160:	strtmi	r2, [r0], -r0, lsr #2
    3164:	ldc2	7, cr15, [lr, #-1016]!	; 0xfffffc08
    3168:	mla	r1, r9, r8, pc	; <UNPREDICTABLE>
    316c:	mlagt	r0, r9, r8, pc	; <UNPREDICTABLE>
    3170:			; <UNDEFINED> instruction: 0x21222202
    3174:	b	13149fc <fputs@plt+0x13135fc>
    3178:	movwls	r2, #41742	; 0xa30e
    317c:	ldc2	7, cr15, [r2, #-1016]!	; 0xfffffc08
    3180:	mla	r3, r9, r8, pc	; <UNPREDICTABLE>
    3184:	mlagt	r2, r9, r8, pc	; <UNPREDICTABLE>
    3188:			; <UNDEFINED> instruction: 0x21242202
    318c:	b	1314a14 <fputs@plt+0x1313614>
    3190:	movwls	r2, #62222	; 0xf30e
    3194:	stc2	7, cr15, [r6, #-1016]!	; 0xfffffc08
    3198:	mulscc	sp, r9, r8
    319c:	mlagt	r5, r9, r8, pc	; <UNPREDICTABLE>
    31a0:			; <UNDEFINED> instruction: 0xf8992202
    31a4:			; <UNDEFINED> instruction: 0x2126b024
    31a8:	movwls	r4, #50720	; 0xc620
    31ac:	blcs	33dae0 <fputs@plt+0x33c6e0>
    31b0:	ldc2	7, cr15, [r8, #-1016]	; 0xfffffc08
    31b4:	mla	r7, r9, r8, pc	; <UNPREDICTABLE>
    31b8:			; <UNDEFINED> instruction: 0xf8992202
    31bc:	tstcs	lr, ip, lsl r0
    31c0:	mlagt	r6, r9, r8, pc	; <UNPREDICTABLE>
    31c4:			; <UNDEFINED> instruction: 0xf0074620
    31c8:			; <UNDEFINED> instruction: 0xf8cd080f
    31cc:	b	13232a4 <fputs@plt+0x1321ea4>
    31d0:			; <UNDEFINED> instruction: 0xf8cd2c0e
    31d4:			; <UNDEFINED> instruction: 0xf7fec038
    31d8:			; <UNDEFINED> instruction: 0xf899fd05
    31dc:	andcs	ip, r2, #30
    31e0:			; <UNDEFINED> instruction: 0x4620213e
    31e4:	subgt	pc, r4, sp, asr #17
    31e8:	ldc2l	7, cr15, [ip], #1016	; 0x3f8
    31ec:	mulscs	pc, r9, r8	; <UNPREDICTABLE>
    31f0:	strtmi	r2, [r8], -r2, lsl #2
    31f4:	mlashi	lr, r9, r8, pc	; <UNPREDICTABLE>
    31f8:	bls	2a7a48 <fputs@plt+0x2a6648>
    31fc:	andeq	pc, pc, #2
    3200:			; <UNDEFINED> instruction: 0xf8999210
    3204:	andsls	r2, r3, #63	; 0x3f
    3208:	mcr2	7, 0, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    320c:	ldrdls	pc, [ip], -sp	; <UNPREDICTABLE>
    3210:			; <UNDEFINED> instruction: 0x46202118
    3214:			; <UNDEFINED> instruction: 0xf7fe464a
    3218:	stmibvs	fp!, {r0, r2, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    321c:	tstcs	r9, sl, asr #12
    3220:	movwls	r4, #46624	; 0xb620
    3224:	ldc2l	7, cr15, [lr], {254}	; 0xfe
    3228:	tstcs	sl, sl, asr #12
    322c:			; <UNDEFINED> instruction: 0xf7fe4620
    3230:			; <UNDEFINED> instruction: 0x464afcd9
    3234:			; <UNDEFINED> instruction: 0x4620211b
    3238:	ldc2l	7, cr15, [r4], {254}	; 0xfe
    323c:	vfnmsvc.f64	d25, d8, d11
    3240:	mrcvc	14, 0, r7, cr10, cr9, {2}
    3244:	strbmi	r9, [r8], -r1
    3248:	mulsgt	sl, r3, r8
    324c:			; <UNDEFINED> instruction: 0xf8df460b
    3250:			; <UNDEFINED> instruction: 0xf8cd1478
    3254:	ldrbtmi	ip, [r9], #-0
    3258:	svc	0x009af7fd
    325c:			; <UNDEFINED> instruction: 0xf00b980c
    3260:	tstls	fp, pc, lsl #2
    3264:			; <UNDEFINED> instruction: 0xf000990d
    3268:			; <UNDEFINED> instruction: 0xf007020f
    326c:	blcs	3eac <fputs@plt+0x2aac>
    3270:	addmi	fp, sl, #8, 30
    3274:	cmnhi	r4, r0	; <UNPREDICTABLE>
    3278:	ldrbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    327c:	ldrtmi	r4, [sl], -r3, lsl #12
    3280:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    3284:	svc	0x0084f7fd
    3288:	ldmdbls	r0, {r0, r1, r2, r3, r9, fp, ip, pc}
    328c:	movweq	pc, #61442	; 0xf002	; <UNPREDICTABLE>
    3290:	svclt	0x00082900
    3294:	svclt	0x0014428b
    3298:	movwcs	r2, #769	; 0x301
    329c:	subshi	pc, sp, #0
    32a0:	strtne	pc, [ip], #-2271	; 0xfffff721
    32a4:	andcs	r4, r1, r3, lsl r6
    32a8:	ldrbtmi	r9, [r9], #-2570	; 0xfffff5f6
    32ac:	svc	0x0070f7fd
    32b0:			; <UNDEFINED> instruction: 0xf00b990e
    32b4:	stmdals	fp, {r1, r2, r3, r8, r9}
    32b8:	andeq	pc, pc, #1
    32bc:	svclt	0x00082b00
    32c0:	svclt	0x00144282
    32c4:	movwcs	r2, #769	; 0x301
    32c8:	orrshi	pc, r5, r0
    32cc:			; <UNDEFINED> instruction: 0xf8df460b
    32d0:	ldrbmi	r1, [sl], -r4, lsl #8
    32d4:	ldrbtmi	r2, [r9], #-1
    32d8:	svc	0x005af7fd
    32dc:	blcs	5d3b0 <fputs@plt+0x5bfb0>
    32e0:	ldmib	sp, {r2, r3, r6, r8, sl, fp, ip, lr, pc}^
    32e4:	b	10cfb30 <fputs@plt+0x10ce730>
    32e8:			; <UNDEFINED> instruction: 0xf0102002
    32ec:			; <UNDEFINED> instruction: 0xf4000f20
    32f0:	strmi	r6, [r1], -r0, asr #9
    32f4:	eorcs	fp, fp, #20, 30	; 0x50
    32f8:			; <UNDEFINED> instruction: 0xf010222d
    32fc:	svclt	0x00140f80
    3300:			; <UNDEFINED> instruction: 0x232d232b
    3304:	svcvc	0x0080f410
    3308:	svclt	0x0014b200
    330c:	strcs	r2, [sp, -fp, lsr #14]!
    3310:	svcvs	0x0080f5b4
    3314:	andshi	pc, lr, #0
    3318:	svcvc	0x0000f5b4
    331c:	eorshi	pc, r2, #0
    3320:			; <UNDEFINED> instruction: 0xf0002c00
    3324:	sfmmi	f0, 3, [ip], #200	; 0xc8
    3328:			; <UNDEFINED> instruction: 0xf411447c
    332c:	strls	r6, [r0, -r0, lsl #30]
    3330:	svclt	0x00149401
    3334:	cdpeq	0, 2, cr15, cr11, cr15, {2}
    3338:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    333c:	svcpl	0x0080f411
    3340:			; <UNDEFINED> instruction: 0xf04fbf14
    3344:			; <UNDEFINED> instruction: 0xf04f0c2b
    3348:			; <UNDEFINED> instruction: 0xf4110c2d
    334c:	stmib	sp, {r8, r9, sl, fp, ip, lr}^
    3350:	svclt	0x0014ec02
    3354:	strcs	r2, [sp, -fp, lsr #14]!
    3358:	svcmi	0x0080f411
    335c:	svclt	0x00149704
    3360:	strtcs	r2, [sp], #-1067	; 0xfffffbd5
    3364:			; <UNDEFINED> instruction: 0xf04f2800
    3368:	svclt	0x00b40001
    336c:			; <UNDEFINED> instruction: 0x212d212b
    3370:	smlabtmi	r5, sp, r9, lr
    3374:	ldrbtmi	r4, [r9], #-2521	; 0xfffff627
    3378:	svc	0x000af7fd
    337c:			; <UNDEFINED> instruction: 0x46282138
    3380:			; <UNDEFINED> instruction: 0xff30f7fe
    3384:	blcs	5d458 <fputs@plt+0x5c058>
    3388:			; <UNDEFINED> instruction: 0xf018dd52
    338c:	blls	4c6f98 <fputs@plt+0x4c5b98>
    3390:	eorcs	fp, fp, #20, 30	; 0x50
    3394:			; <UNDEFINED> instruction: 0xf018222d
    3398:	b	1206fa8 <fputs@plt+0x1205ba8>
    339c:	svclt	0x00142403
    33a0:			; <UNDEFINED> instruction: 0x232d232b
    33a4:	svceq	0x0004f018
    33a8:	eorcs	fp, fp, r4, lsl pc
    33ac:			; <UNDEFINED> instruction: 0xf018202d
    33b0:	andls	r0, r0, r8, lsl #30
    33b4:			; <UNDEFINED> instruction: 0x272bbf14
    33b8:			; <UNDEFINED> instruction: 0xf018272d
    33bc:	svclt	0x00140f10
    33c0:			; <UNDEFINED> instruction: 0x212d212b
    33c4:	svceq	0x0020f018
    33c8:	smlabtvc	r1, sp, r9, lr
    33cc:	eorcs	fp, fp, r4, lsl pc
    33d0:			; <UNDEFINED> instruction: 0xf018202d
    33d4:	svclt	0x00140f40
    33d8:			; <UNDEFINED> instruction: 0x212d212b
    33dc:	svceq	0x0080f018
    33e0:	smlabteq	r3, sp, r9, lr
    33e4:			; <UNDEFINED> instruction: 0xf04f49be
    33e8:	svclt	0x00140001
    33ec:	strcs	r2, [sp, -fp, lsr #14]!
    33f0:	smlsdxls	r5, r9, r4, r4
    33f4:	mcr	7, 6, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    33f8:	svcvc	0x0080f414
    33fc:	andeq	pc, r1, pc, asr #32
    3400:	eorcs	fp, fp, #20, 30	; 0x50
    3404:			; <UNDEFINED> instruction: 0xf414222d
    3408:	svclt	0x00147f00
    340c:			; <UNDEFINED> instruction: 0x232d232b
    3410:	svcvs	0x0080f414
    3414:			; <UNDEFINED> instruction: 0x212bbf14
    3418:			; <UNDEFINED> instruction: 0xf414212d
    341c:	svclt	0x00146f00
    3420:	strtcs	r2, [sp], #-1067	; 0xfffffbd5
    3424:	tstls	r0, r1, lsl #8
    3428:	ldrbtmi	r4, [r9], #-2478	; 0xfffff652
    342c:	mrc	7, 5, APSR_nzcv, cr0, cr13, {7}
    3430:			; <UNDEFINED> instruction: 0x46282134
    3434:	blx	3bf442 <fputs@plt+0x3be042>
    3438:	bllt	94143c <fputs@plt+0x94003c>
    343c:	andcs	r4, r1, sl, lsr #19
    3440:	ldrbtmi	r9, [r9], #-2578	; 0xfffff5ee
    3444:	mcr	7, 5, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    3448:	tstcs	r4, #3620864	; 0x374000
    344c:	cmnle	r2, r3, lsl r3
    3450:			; <UNDEFINED> instruction: 0xf85a4b80
    3454:	blls	4e3468 <fputs@plt+0x4e2068>
    3458:			; <UNDEFINED> instruction: 0xf0402b00
    345c:			; <UNDEFINED> instruction: 0xf8d880ab
    3460:	andcs	r1, sl, r0
    3464:	svc	0x008af7fd
    3468:	blls	3bc860 <fputs@plt+0x3bb460>
    346c:	ldmibmi	pc, {r0, sp}	; <UNPREDICTABLE>
    3470:	andeq	pc, pc, #3
    3474:			; <UNDEFINED> instruction: 0xf7fd4479
    3478:	ldr	lr, [r2, #-3724]	; 0xfffff174
    347c:	ldrmi	r3, [sl], -r0, asr #6
    3480:	ldmibmi	fp, {r1, r3, r4, r5, r6, r7, sl, sp, lr, pc}
    3484:	blls	2d4db4 <fputs@plt+0x2d39b4>
    3488:	ldrb	r4, [r4], #-1145	; 0xfffffb87
    348c:	ldrbtmi	r4, [r8], #-2201	; 0xfffff767
    3490:	ldreq	lr, [fp, #1195]!	; 0x4ab
    3494:	addshi	pc, lr, r0, lsl #2
    3498:	ldrbtmi	r4, [fp], #-2967	; 0xfffff469
    349c:	andcs	r4, r1, #2473984	; 0x25c000
    34a0:	movwls	lr, #6605	; 0x19cd
    34a4:	andls	r4, r0, fp, asr r6
    34a8:			; <UNDEFINED> instruction: 0x46104479
    34ac:	mrc	7, 3, APSR_nzcv, cr0, cr13, {7}
    34b0:	bmi	fe4fcb48 <fputs@plt+0xfe4fb748>
    34b4:	ldrbt	r4, [r3], #-1146	; 0xfffffb86
    34b8:	ldrbtmi	r4, [r8], #-2194	; 0xfffff76e
    34bc:	svc	0x0050f7fd
    34c0:	blt	ff8414c4 <fputs@plt+0xff8400c4>
    34c4:	mulcs	r1, r0, r9
    34c8:			; <UNDEFINED> instruction: 0xf7fd4479
    34cc:	ldrb	lr, [r3], #-3682	; 0xfffff19e
    34d0:	andcs	r4, r1, lr, lsl #19
    34d4:			; <UNDEFINED> instruction: 0xf7fd4479
    34d8:	strb	lr, [r9], #-3676	; 0xfffff1a4
    34dc:	andcs	r4, r1, ip, lsl #19
    34e0:			; <UNDEFINED> instruction: 0xf7fd4479
    34e4:	ldrt	lr, [pc], #-3670	; 34ec <fputs@plt+0x20ec>
    34e8:	andcs	r4, r1, sl, lsl #19
    34ec:			; <UNDEFINED> instruction: 0xf7fd4479
    34f0:	ldrt	lr, [r5], #-3664	; 0xfffff1b0
    34f4:	andcs	r4, r1, r8, lsl #19
    34f8:			; <UNDEFINED> instruction: 0xf7fd4479
    34fc:	ldrt	lr, [pc], #-3658	; 3504 <fputs@plt+0x2104>
    3500:	andcs	r4, r1, r6, lsl #19
    3504:			; <UNDEFINED> instruction: 0xf7fd4479
    3508:	strt	lr, [r5], #-3652	; 0xfffff1bc
    350c:	ldrbtmi	r4, [r8], #-2180	; 0xfffff77c
    3510:	svc	0x0026f7fd
    3514:	stmibmi	r3, {r0, r2, r6, r7, r8, sl, sp, lr, pc}
    3518:	ldrbtmi	r2, [r9], #-1
    351c:	mrc	7, 1, APSR_nzcv, cr8, cr13, {7}
    3520:	blcs	2a178 <fputs@plt+0x28d78>
    3524:	teqhi	r4, r0, asr #32	; <UNPREDICTABLE>
    3528:	blcs	2a184 <fputs@plt+0x28d84>
    352c:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
    3530:	eorcs	r4, r9, r8, asr #22
    3534:	andhi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3538:	ldrdne	pc, [r0], -r8
    353c:	svc	0x001ef7fd
    3540:	vst1.32	{d30}, [pc], r9
    3544:	vst1.16	{d22-d25}, [pc :256], r0
    3548:	strtmi	r7, [r8], -r0, lsl #3
    354c:	blx	174154e <fputs@plt+0x174014e>
    3550:			; <UNDEFINED> instruction: 0xf43f2800
    3554:			; <UNDEFINED> instruction: 0xf44fab24
    3558:	movwls	r5, #41856	; 0xa380
    355c:	blt	ff1c1560 <fputs@plt+0xff1c0160>
    3560:	vst1.8	{d25-d26}, [pc], ip
    3564:			; <UNDEFINED> instruction: 0xf6cf4370
    3568:	b	e056c <fputs@plt+0xdf16c>
    356c:	b	cd990 <fputs@plt+0xcc590>
    3570:	blls	34d180 <fputs@plt+0x34bd80>
    3574:			; <UNDEFINED> instruction: 0xf0002b01
    3578:	stmdami	fp!, {r0, r1, r2, r4, r5, r8, pc}^
    357c:	mvnsvc	pc, r7, lsl #12
    3580:	strbmi	r2, [sl], -r0, lsl #6
    3584:	tstls	r0, r8, ror r4
    3588:	movwcc	lr, #6605	; 0x19cd
    358c:	blx	ff24158c <fputs@plt+0xff24018c>
    3590:	stmdami	r6!, {r1, r3, r4, r5, r6, r9, sl, sp, lr, pc}^
    3594:	strt	r4, [r8], #-1144	; 0xfffffb88
    3598:	andcs	r4, r1, r5, ror #18
    359c:	ldrbtmi	r9, [r9], #-2578	; 0xfffff5ee
    35a0:	ldcl	7, cr15, [r6, #1012]!	; 0x3f4
    35a4:	stmdbmi	r3!, {r1, r2, sl, sp, lr, pc}^
    35a8:	andcs	r4, r1, sl, lsl r6
    35ac:			; <UNDEFINED> instruction: 0xf7fd4479
    35b0:	str	lr, [r3], #-3568	; 0xfffff210
    35b4:	addseq	r4, sl, r0, ror #18
    35b8:	ldrbtmi	r2, [r9], #-1
    35bc:	stcl	7, cr15, [r8, #1012]!	; 0x3f4
    35c0:	ldmdbmi	lr, {r0, r2, r3, r6, r8, r9, sl, sp, lr, pc}^
    35c4:	blls	2d4ef4 <fputs@plt+0x2d3af4>
    35c8:	ldrbtmi	r2, [r9], #-1
    35cc:	stcl	7, cr15, [r0, #1012]!	; 0x3f4
    35d0:	blt	ffbc15d4 <fputs@plt+0xffbc01d4>
    35d4:	ldrbtmi	r4, [fp], #-2906	; 0xfffff4a6
    35d8:	bmi	16bd360 <fputs@plt+0x16bbf60>
    35dc:			; <UNDEFINED> instruction: 0xf7ff447a
    35e0:	bmi	1672564 <fputs@plt+0x1671164>
    35e4:			; <UNDEFINED> instruction: 0xf7ff447a
    35e8:	ldmdbmi	r8, {r0, r1, r3, r4, r6, r7, r8, r9, fp, ip, sp, pc}^
    35ec:	ldrbtmi	r2, [r9], #-1
    35f0:	stcl	7, cr15, [lr, #1012]	; 0x3f4
    35f4:	stmdbls	lr, {r5, r7, r8, sl, sp, lr, pc}
    35f8:	stmdals	fp, {r9, sp}
    35fc:	rscsvc	pc, r0, #217055232	; 0xcf00000
    3600:	strmi	lr, [r1], #-2562	; 0xfffff5fe
    3604:	b	8d610 <fputs@plt+0x8c210>
    3608:			; <UNDEFINED> instruction: 0xf04f420b
    360c:	strtmi	r0, [r7], -r0, lsl #2
    3610:	sbcshi	pc, fp, r0
    3614:	rscsvc	pc, pc, pc, asr #12
    3618:	andeq	pc, pc, r0, asr #5
    361c:	andls	r1, r0, r8, lsr r8
    3620:			; <UNDEFINED> instruction: 0xf00b484b
    3624:	strls	r0, [r2], #-1025	; 0xfffffbff
    3628:	streq	pc, [r0], #-79	; 0xffffffb1
    362c:	bl	1114814 <fputs@plt+0x1113414>
    3630:	tstls	r1, r1, lsl #2
    3634:	blx	1d41634 <fputs@plt+0x1d40234>
    3638:	svclt	0x0000e650
    363c:	andeq	ip, r1, ip, ror #25
    3640:	andeq	ip, r1, ip, lsl #10
    3644:	andeq	r0, r0, r4, lsl r1
    3648:	andeq	r7, r0, ip, lsl r5
    364c:	andeq	ip, r1, sl, ror #23
    3650:	andeq	ip, r1, sl, asr #23
    3654:	andeq	r0, r0, r8, lsr r1
    3658:	andeq	r7, r0, r2, lsr #20
    365c:	andeq	r7, r0, r0, lsr #20
    3660:	andeq	r7, r0, r4, lsl sl
    3664:	andeq	ip, r1, r0, lsl fp
    3668:	andeq	ip, r1, r0, ror #21
    366c:	ldrdeq	r7, [r0], -r2
    3670:	andeq	r7, r0, ip, asr #7
    3674:			; <UNDEFINED> instruction: 0x000073be
    3678:	andeq	r7, r0, sl, lsr r2
    367c:	andeq	r7, r0, r0, lsr r2
    3680:	strdeq	r7, [r0], -sl
    3684:			; <UNDEFINED> instruction: 0x000071b2
    3688:	andeq	r7, r0, r2, lsl r4
    368c:	andeq	r7, r0, r4, lsl r4
    3690:	andeq	r7, r0, r0, asr r1
    3694:	andeq	r7, r0, r2, lsl #4
    3698:	andeq	r7, r0, ip, lsl #5
    369c:	muleq	r0, lr, r2
    36a0:	andeq	r7, r0, r8, lsl r3
    36a4:	andeq	sl, r0, r8
    36a8:	muleq	r0, ip, r2
    36ac:	andeq	r6, r0, ip, lsl #26
    36b0:	muleq	r0, r4, pc	; <UNPREDICTABLE>
    36b4:	andeq	r7, r0, r6, asr r4
    36b8:	andeq	r9, r0, r2, ror #29
    36bc:	andeq	r6, r0, r4, lsl #25
    36c0:	andeq	r7, r0, lr, lsr #8
    36c4:	andeq	r7, r0, r6, asr #7
    36c8:	andeq	r6, r0, r2, asr #31
    36cc:	ldrdeq	r6, [r0], -lr
    36d0:	andeq	r6, r0, lr, ror #31
    36d4:	andeq	r7, r0, r2
    36d8:	andeq	r6, r0, r8, lsr #24
    36dc:			; <UNDEFINED> instruction: 0x00006fba
    36e0:	andeq	r6, r0, r8, lsr #31
    36e4:			; <UNDEFINED> instruction: 0x00006fbe
    36e8:	andeq	r6, r0, r2, lsl #25
    36ec:	muleq	r0, r0, sp
    36f0:	ldrdeq	r6, [r0], -ip
    36f4:	andeq	r6, r0, r2, asr #21
    36f8:	andeq	r9, r0, sl, asr sl
    36fc:	andeq	r6, r0, ip, ror pc
    3700:	andeq	r6, r0, r4, lsl #21
    3704:	andeq	r7, r0, r6, lsl r0
    3708:	andeq	r6, r0, ip, asr #25
    370c:	andeq	r6, r0, ip, lsr #25
    3710:	muleq	r0, r4, ip
    3714:	andeq	r6, r0, r4, ror ip
    3718:	andeq	r6, r0, r4, lsr #25
    371c:	andeq	r6, r0, ip, asr #24
    3720:	andeq	r6, r0, sl, asr pc
    3724:			; <UNDEFINED> instruction: 0x00006bba
    3728:	andeq	r6, r0, r0, lsl #26
    372c:	andeq	r6, r0, ip, lsr #19
    3730:	andeq	r6, r0, r6, lsr #24
    3734:	andeq	r6, r0, r8, lsr #24
    3738:	andeq	r6, r0, r6, lsr fp
    373c:	muleq	r0, sl, r9
    3740:	andeq	r6, r0, lr, ror r9
    3744:	andeq	r6, r0, r4, ror #18
    3748:	andeq	r6, r0, r4, ror #18
    374c:	andeq	r6, r0, r2, lsl #30
    3750:	andeq	r6, r0, r0, ror #25
    3754:	ldrbtmi	r4, [ip], #-3123	; 0xfffff3cd
    3758:	stmdals	sl, {r0, r1, r2, r5, r6, r7, r8, sl, sp, lr, pc}
    375c:	stmdbls	pc, {r9, sp}	; <UNPREDICTABLE>
    3760:	rscsvc	pc, r0, #217055232	; 0xcf00000
    3764:	movwls	r9, #4866	; 0x1302
    3768:	tstmi	r1, r2, lsl #20
    376c:	andmi	lr, r0, #8192	; 0x2000
    3770:			; <UNDEFINED> instruction: 0xf501482d
    3774:			; <UNDEFINED> instruction: 0xf601217f
    3778:	strdls	r7, [r0, -pc]
    377c:			; <UNDEFINED> instruction: 0xf7fe4478
    3780:	ldr	pc, [r5, #2511]	; 0x9cf
    3784:	ldrbtmi	r4, [ip], #-3113	; 0xfffff3d7
    3788:	cfstr32mi	mvfx14, [r9], #-828	; 0xfffffcc4
    378c:	strb	r4, [ip, #1148]	; 0x47c
    3790:	stmdbmi	r8!, {r1, r3, r4, r5, r6, r7, r9, sp}
    3794:	vqrdmulh.s<illegal width 8>	d15, d2, d3
    3798:	andcs	r4, r1, r9, ror r4
    379c:			; <UNDEFINED> instruction: 0xf7fd461a
    37a0:	blls	57eb88 <fputs@plt+0x57d788>
    37a4:			; <UNDEFINED> instruction: 0xf43f2b00
    37a8:	stmdbmi	r3!, {r0, r1, r6, r7, r9, sl, fp, sp, pc}
    37ac:	ldrbtmi	r2, [r9], #-1
    37b0:	stcl	7, cr15, [lr], #1012	; 0x3f4
    37b4:	rscscs	r9, sl, #21504	; 0x5400
    37b8:	andcs	r4, r1, r0, lsr #18
    37bc:	vqrdmulh.s<illegal width 8>	d15, d2, d3
    37c0:			; <UNDEFINED> instruction: 0x461a4479
    37c4:	stcl	7, cr15, [r4], #1012	; 0x3f4
    37c8:			; <UNDEFINED> instruction: 0x2128e6b2
    37cc:	andls	r4, fp, #40, 12	; 0x2800000
    37d0:	blx	3417d2 <fputs@plt+0x3403d2>
    37d4:	strmi	r2, [r3], -ip, lsr #2
    37d8:	movwls	r4, #42536	; 0xa628
    37dc:	blx	1c17de <fputs@plt+0x1c03de>
    37e0:	andcc	lr, sl, #3620864	; 0x374000
    37e4:	ldr	r4, [r5, -r1, lsl #12]
    37e8:	andcs	r4, r2, #32, 12	; 0x2000000
    37ec:			; <UNDEFINED> instruction: 0xf7fe2130
    37f0:	stmibvs	fp!, {r0, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
    37f4:	andcs	r4, r2, #32, 12	; 0x2000000
    37f8:			; <UNDEFINED> instruction: 0xf8932132
    37fc:	movwls	r4, #49201	; 0xc031
    3800:	mlascc	r0, r3, r8, pc	; <UNPREDICTABLE>
    3804:	movwcs	lr, #19011	; 0x4a43
    3808:	stmdbmi	r3, {r0, r3, r6, r9, fp, sp, lr, pc}
    380c:			; <UNDEFINED> instruction: 0xf9eaf7fe
    3810:			; <UNDEFINED> instruction: 0xf8939b0c
    3814:			; <UNDEFINED> instruction: 0xf8932033
    3818:	b	10cf8e8 <fputs@plt+0x10ce4e8>
    381c:	b	11cc42c <fputs@plt+0x11cb02c>
    3820:	strt	r4, [sl], r3, lsl #14
    3824:	andeq	r6, r0, r2, ror #15
    3828:	andeq	r6, r0, r4, asr #22
    382c:			; <UNDEFINED> instruction: 0x000067ba
    3830:			; <UNDEFINED> instruction: 0x000067bc
    3834:	andeq	r6, r0, r0, asr #18
    3838:	andeq	r6, r0, lr, asr #19
    383c:	andeq	r6, r0, r4, lsr #18
    3840:	ldrbmi	lr, [r0, sp, lsr #18]!
    3844:	ldrsbthi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3848:	strdlt	r4, [r1, #72]	; 0x48
    384c:	cdpne	6, 4, cr4, cr14, cr4, {0}
    3850:	blcs	818a8 <fputs@plt+0x804a8>
    3854:	svcmi	0x001b460d
    3858:			; <UNDEFINED> instruction: 0xf8dfb2b6
    385c:	blne	ae7a14 <fputs@plt+0xae6614>
    3860:			; <UNDEFINED> instruction: 0xf1062a5c
    3864:	strmi	r0, [r2], r1, lsl #12
    3868:	ldrbtmi	r4, [r9], #1151	; 0x47f
    386c:	blx	69488c <fputs@plt+0x69348c>
    3870:	andsle	pc, r9, r3, lsl #7
    3874:	blcs	302e8 <fputs@plt+0x2eee8>
    3878:	bcs	334a0 <fputs@plt+0x320a0>
    387c:	pop	{r0, r8, ip, lr, pc}
    3880:	bcs	1fe5848 <fputs@plt+0x1fe4448>
    3884:	bcs	7f34ec <fputs@plt+0x7f20ec>
    3888:			; <UNDEFINED> instruction: 0x46104b10
    388c:	ldmdale	r0, {r0, r3, r4, r5, r9, sl, lr}
    3890:			; <UNDEFINED> instruction: 0xf7fd2001
    3894:	adcmi	lr, r6, #32256	; 0x7e00
    3898:			; <UNDEFINED> instruction: 0xf814d0f1
    389c:	blne	ace4a8 <fputs@plt+0xacd0a8>
    38a0:	blx	68e218 <fputs@plt+0x68ce18>
    38a4:	mvnle	pc, r3, lsl #7
    38a8:	andcs	r4, r1, r9, asr #12
    38ac:	ldcl	7, cr15, [r0], #-1012	; 0xfffffc0c
    38b0:			; <UNDEFINED> instruction: 0xf858e7f1
    38b4:	ldmdavs	r9, {r0, r1, ip, sp}
    38b8:	stcl	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    38bc:	svclt	0x0000e7eb
    38c0:	andeq	fp, r1, ip, asr r6
    38c4:	andeq	r6, r0, ip, lsr sp
    38c8:	andeq	r6, r0, r6, lsr sp
    38cc:	andeq	r0, r0, r8, lsr r1
    38d0:			; <UNDEFINED> instruction: 0x4614b570
    38d4:	ldrmi	r9, [sp], -r4, lsl #28
    38d8:	ldc	7, cr15, [lr], #1012	; 0x3f4
    38dc:	cmplt	r5, r0, asr r1
    38e0:	stmdbne	r2!, {r0, r4, r5, fp, ip, sp, lr}^
    38e4:	blcc	8193c <fputs@plt+0x8053c>
    38e8:	addsmi	r4, r4, #419430400	; 0x19000000
    38ec:	eorsvc	fp, r1, r9, asr #5
    38f0:	strdcs	sp, [r1], -r8
    38f4:	svclt	0x0000bd70
    38f8:	svcmi	0x00f0e92d
    38fc:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
    3900:	strcs	r8, [r0], #-2820	; 0xfffff4fc
    3904:	blmi	ff116418 <fputs@plt+0xff115018>
    3908:	stmiami	r4, {r1, r3, r4, r5, r6, sl, lr}^
    390c:	ldmpl	r3, {r0, r1, r2, r3, r6, r7, ip, sp, pc}^
    3910:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    3914:			; <UNDEFINED> instruction: 0xf04f934d
    3918:	blmi	ff044520 <fputs@plt+0xff043120>
    391c:	eormi	pc, pc, sp, lsl #17
    3920:	movwls	r4, #29819	; 0x747b
    3924:			; <UNDEFINED> instruction: 0xf7fd461d
    3928:	blmi	fefbeda0 <fputs@plt+0xfefbd9a0>
    392c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3930:	fldmdbxle	r7!, {d2-d1}	;@ Deprecated
    3934:			; <UNDEFINED> instruction: 0xf10d4bbc
    3938:	strls	r0, [r3], -pc, lsr #12
    393c:	movwls	r4, #33915	; 0x847b
    3940:	msreq	CPSR_fsx, #1073741827	; 0x40000003
    3944:	blmi	fee68564 <fputs@plt+0xfee67164>
    3948:	movwls	r4, #38011	; 0x947b
    394c:	ldrbtmi	r4, [fp], #-3000	; 0xfffff448
    3950:	bcc	43f178 <fputs@plt+0x43dd78>
    3954:	ldrbtmi	r4, [fp], #-2999	; 0xfffff449
    3958:	bcc	fe43f180 <fputs@plt+0xfe43dd80>
    395c:	movwcs	r9, #7427	; 0x1d03
    3960:	strtmi	r9, [r1], -r6, lsl #28
    3964:	ldrtmi	r9, [r2], -r0, lsl #10
    3968:	ldrdeq	pc, [r4], -sl
    396c:			; <UNDEFINED> instruction: 0xffb0f7ff
    3970:			; <UNDEFINED> instruction: 0xf0002800
    3974:	ldmdavc	r3!, {r0, r6, r8, pc}
    3978:	strtle	r0, [r1], #-1561	; 0xfffff9e7
    397c:	strcc	r9, [r1], #-2310	; 0xfffff6fa
    3980:	andeq	pc, r7, #3
    3984:	ldrdvc	r0, [fp], -fp
    3988:			; <UNDEFINED> instruction: 0xf5c3b2a3
    398c:	addsmi	r4, r3, #0, 6
    3990:	blls	1ba734 <fputs@plt+0x1b9334>
    3994:	blcs	3e1a08 <fputs@plt+0x3e0608>
    3998:	msrhi	CPSR_fc, r0, asr #32
    399c:	ldrbtmi	r4, [r8], #-2214	; 0xfffff75a
    39a0:	ldcl	7, cr15, [lr], {253}	; 0xfd
    39a4:	blmi	fe716440 <fputs@plt+0xfe715040>
    39a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    39ac:	blls	135da1c <fputs@plt+0x135c61c>
    39b0:			; <UNDEFINED> instruction: 0xf040405a
    39b4:	sublt	r8, pc, ip, lsr #2
    39b8:	blhi	13ecb4 <fputs@plt+0x13d8b4>
    39bc:	svchi	0x00f0e8bd
    39c0:	mvnsvc	pc, #74448896	; 0x4700000
    39c4:	stmdale	ip, {r2, r3, r4, r7, r9, lr}^
    39c8:	strls	sl, [r0, #-3853]	; 0xfffff0f3
    39cc:			; <UNDEFINED> instruction: 0xf8da1c61
    39d0:	movwcs	r0, #8196	; 0x2004
    39d4:			; <UNDEFINED> instruction: 0xf7ff463a
    39d8:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    39dc:	mrshi	pc, (UNDEF: 12)	; <UNPREDICTABLE>
    39e0:	strcc	r7, [r3], #-2171	; 0xfffff785
    39e4:	mulhi	r0, r7, r8
    39e8:			; <UNDEFINED> instruction: 0xf984fa1f
    39ec:	stmdacs	r3, {r3, r8, r9, fp, sp, lr, pc}
    39f0:	movwmi	pc, #1481	; 0x5c9	; <UNPREDICTABLE>
    39f4:			; <UNDEFINED> instruction: 0xf888fa1f
    39f8:	cfldr32le	mvfx4, [r2], #-608	; 0xfffffda0
    39fc:	ldmdavc	fp, {r1, r2, r8, r9, fp, ip, pc}
    3a00:	teqle	r3, r2, lsl #23
    3a04:	andcs	r9, r1, r8, lsl #18
    3a08:	bl	ff0c1a04 <fputs@plt+0xff0c0604>
    3a0c:	cfcpysls	mvf2, mvf3
    3a10:	svceq	0x0000f1b8
    3a14:	ands	sp, sl, r8, lsl #2
    3a18:	strtmi	r4, [r9], -ip, lsr #8
    3a1c:	adclt	r4, r4, #56, 12	; 0x3800000
    3a20:			; <UNDEFINED> instruction: 0xff0ef7ff
    3a24:	ldmdble	r2, {r5, r7, r8, sl, lr}
    3a28:	streq	lr, [r4, #-2984]	; 0xfffff458
    3a2c:	bl	129234 <fputs@plt+0x127e34>
    3a30:			; <UNDEFINED> instruction: 0xf8da0109
    3a34:	adclt	r0, sp, #4
    3a38:			; <UNDEFINED> instruction: 0xf5b5463a
    3a3c:	svclt	0x00287f80
    3a40:	strvc	pc, [r0, #1103]	; 0x44f
    3a44:			; <UNDEFINED> instruction: 0xf7ff462b
    3a48:	stmdacs	r0, {r0, r1, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    3a4c:	andcs	sp, sl, r4, ror #3
    3a50:	bl	feb41a4c <fputs@plt+0xfeb4064c>
    3a54:			; <UNDEFINED> instruction: 0xf41844c8
    3a58:	blx	7d7660 <fputs@plt+0x7d6260>
    3a5c:			; <UNDEFINED> instruction: 0xf43ff488
    3a60:	ldmdami	r7!, {r0, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    3a64:			; <UNDEFINED> instruction: 0xf7fd4478
    3a68:			; <UNDEFINED> instruction: 0xe79bec7c
    3a6c:			; <UNDEFINED> instruction: 0xf103d993
    3a70:	sbcslt	r0, r2, #112, 4
    3a74:	vpmax.s8	d2, d0, d1
    3a78:	blcs	fe423d1c <fputs@plt+0xfe42291c>
    3a7c:	adcshi	pc, r4, r0
    3a80:	ldrbtmi	r4, [sl], #-2672	; 0xfffff590
    3a84:	andcs	r9, r1, r9, lsl #18
    3a88:	bl	fe0c1a84 <fputs@plt+0xfe0c0684>
    3a8c:	svceq	0x0002f1b8
    3a90:	blmi	1b7b218 <fputs@plt+0x1b79e18>
    3a94:	stmib	sp, {r8, sl, sp}^
    3a98:	strtmi	r9, [r9], -r4, lsl #16
    3a9c:			; <UNDEFINED> instruction: 0xf8dd447b
    3aa0:	mcr	0, 0, r9, cr9, cr12, {0}
    3aa4:	blls	d22ec <fputs@plt+0xd0eec>
    3aa8:	movwls	r4, #1594	; 0x63a
    3aac:			; <UNDEFINED> instruction: 0xf8da9b04
    3ab0:	ldrmi	r0, [r9], #-4
    3ab4:			; <UNDEFINED> instruction: 0xf7ff2303
    3ab8:	stmdacs	r0, {r0, r1, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    3abc:	addshi	pc, r1, r0
    3ac0:	blls	150ed4 <fputs@plt+0x14fad4>
    3ac4:			; <UNDEFINED> instruction: 0xf10d78be
    3ac8:	adclt	r0, sp, #48, 22	; 0xc000
    3acc:	blne	16e5bb8 <fputs@plt+0x16e47b8>
    3ad0:	blx	7d4550 <fputs@plt+0x7d3150>
    3ad4:	sbclt	pc, sl, #8781824	; 0x860000
    3ad8:	andne	pc, r0, fp, lsr #17
    3adc:	tstcs	r1, pc, asr #20
    3ae0:	mrrcmi	12, 7, sp, sl, cr15
    3ae4:	ldrbtmi	r2, [ip], #-835	; 0xfffffcbd
    3ae8:			; <UNDEFINED> instruction: 0xf814e001
    3aec:	blcs	13714 <fputs@plt+0x12314>
    3af0:	addsmi	fp, sl, #24, 30	; 0x60
    3af4:	stmdavc	r3!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    3af8:	svclt	0x0018428b
    3afc:	mvnsle	r2, r0, lsl #22
    3b00:	ldrtmi	r9, [sl], -r3, lsl #18
    3b04:	smlatbls	r0, r3, r8, r7
    3b08:	stmdbls	r4, {r1, r8, r9, fp, sp}
    3b0c:	shadd16mi	fp, r3, r4
    3b10:			; <UNDEFINED> instruction: 0xf8da2301
    3b14:	strtmi	r0, [r9], #-4
    3b18:	mrc2	7, 6, pc, cr10, cr15, {7}
    3b1c:	rsble	r2, r0, r0, lsl #16
    3b20:	bne	43f388 <fputs@plt+0x43df88>
    3b24:			; <UNDEFINED> instruction: 0xf7fd2001
    3b28:			; <UNDEFINED> instruction: 0x4658eb34
    3b2c:			; <UNDEFINED> instruction: 0xf7ff2102
    3b30:	cdp	14, 1, cr15, cr8, cr7, {4}
    3b34:	stmdavs	r2!, {r4, r7, r9, fp, ip}^
    3b38:			; <UNDEFINED> instruction: 0xf7fd2001
    3b3c:	stmiavc	r3!, {r1, r3, r5, r8, r9, fp, sp, lr, pc}
    3b40:	stmdale	r9, {r0, r1, r8, r9, fp, sp}
    3b44:			; <UNDEFINED> instruction: 0xf003e8df
    3b48:	eorseq	r1, r4, #1811939328	; 0x6c000000
    3b4c:	bne	43f3b8 <fputs@plt+0x43dfb8>
    3b50:	andcs	r4, r1, r2, lsr r6
    3b54:	bl	741b50 <fputs@plt+0x740750>
    3b58:	bls	154c74 <fputs@plt+0x153874>
    3b5c:	sfmne	f3, 1, [fp], #692	; 0x2b4
    3b60:			; <UNDEFINED> instruction: 0x4629429a
    3b64:			; <UNDEFINED> instruction: 0xf8dddc9f
    3b68:			; <UNDEFINED> instruction: 0x46909010
    3b6c:			; <UNDEFINED> instruction: 0x4641e772
    3b70:			; <UNDEFINED> instruction: 0xf7ff4638
    3b74:	andcs	pc, sl, r5, ror #28
    3b78:	bl	641b74 <fputs@plt+0x640774>
    3b7c:	cdpcs	7, 0, cr14, cr0, cr12, {7}
    3b80:			; <UNDEFINED> instruction: 0xf8dfd0f9
    3b84:			; <UNDEFINED> instruction: 0xf10db0cc
    3b88:	strtmi	r0, [r6], #-1075	; 0xfffffbcd
    3b8c:	strd	r4, [r6], -fp
    3b90:	eorcs	r4, r0, r0, lsr fp
    3b94:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3b98:			; <UNDEFINED> instruction: 0xf7fd6819
    3b9c:			; <UNDEFINED> instruction: 0xf814ebf0
    3ba0:	ldrbmi	r2, [r9], -r1, lsl #30
    3ba4:			; <UNDEFINED> instruction: 0xf7fd2001
    3ba8:	adcmi	lr, r6, #244, 20	; 0xf4000
    3bac:			; <UNDEFINED> instruction: 0xe7e2d1f0
    3bb0:	ldmdavc	fp, {r0, r1, r8, r9, fp, ip, pc}
    3bb4:	bmi	a32208 <fputs@plt+0xa30e08>
    3bb8:	stmdbmi	r8!, {r1, r3, r4, r5, r6, sl, lr}
    3bbc:	andcs	r1, r1, r3, ror lr
    3bc0:			; <UNDEFINED> instruction: 0xf7fd4479
    3bc4:	strb	lr, [r7, r6, ror #21]
    3bc8:	ldrbtmi	r4, [sl], #-2597	; 0xfffff5db
    3bcc:			; <UNDEFINED> instruction: 0xf0034925
    3bd0:	andcs	r0, r1, pc, ror r3
    3bd4:			; <UNDEFINED> instruction: 0xf7fd4479
    3bd8:	usat	lr, #3, ip, asr #21
    3bdc:	ldrbtmi	r4, [sl], #-2594	; 0xfffff5de
    3be0:	ldmib	sp, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    3be4:	ldr	r9, [r5, -r4, lsl #16]!
    3be8:	ldrbtmi	r4, [sl], #-2592	; 0xfffff5e0
    3bec:	ldreq	lr, [sl], -sl, asr #14
    3bf0:	bmi	7f8c20 <fputs@plt+0x7f7820>
    3bf4:			; <UNDEFINED> instruction: 0xe7e9447a
    3bf8:			; <UNDEFINED> instruction: 0xf47f2c00
    3bfc:	ldmdami	sp, {r1, r4, r5, r8, r9, sl, fp, sp, pc}
    3c00:			; <UNDEFINED> instruction: 0xf7fd4478
    3c04:	strb	lr, [sp], lr, lsr #23
    3c08:	ldrbtmi	r4, [sl], #-2587	; 0xfffff5e5
    3c0c:			; <UNDEFINED> instruction: 0xf7fde7de
    3c10:	svclt	0x0000eb72
    3c14:	muleq	r1, ip, r5
    3c18:	andeq	r0, r0, r4, lsr r1
    3c1c:	ldrdeq	r6, [r0], -r0
    3c20:	andeq	fp, r1, r4, lsl #11
    3c24:	andeq	r0, r0, r4, lsl r1
    3c28:	andeq	r6, r0, r0, asr #25
    3c2c:	andeq	r6, r0, r8, asr #25
    3c30:	ldrdeq	r6, [r0], -r2
    3c34:	ldrdeq	r6, [r0], -r2
    3c38:	andeq	r6, r0, r6, asr ip
    3c3c:	strdeq	fp, [r1], -ip
    3c40:	andeq	r6, r0, ip, asr #24
    3c44:	andeq	r6, r0, r6, lsr fp
    3c48:			; <UNDEFINED> instruction: 0x00006bb8
    3c4c:	andeq	fp, r1, r6, asr #2
    3c50:	ldrdeq	sl, [r0], -r4
    3c54:	andeq	r0, r0, r8, lsr r1
    3c58:	andeq	r6, r0, r0, lsl sl
    3c5c:	andeq	r6, r0, r0, ror sl
    3c60:	andeq	r6, r0, lr, lsl #20
    3c64:	muleq	r0, r4, sl
    3c68:	andeq	r6, r0, r6, ror #19
    3c6c:	andeq	r6, r0, r2, asr #19
    3c70:	ldrdeq	r6, [r0], -ip
    3c74:	andeq	r6, r0, r0, lsr #21
    3c78:	andeq	r6, r0, lr, asr #19
    3c7c:	stcle	8, cr2, [fp], {7}
    3c80:	stmdacs	r6, {r0, fp, ip, sp}
    3c84:	ldm	pc, {r0, r1, r2, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    3c88:	stcne	0, cr15, [r4, #-0]
    3c8c:	strne	r2, [r6, -r0, lsr #6]!
    3c90:	ldmdami	r6, {r1, r3, r4}
    3c94:			; <UNDEFINED> instruction: 0x47704478
    3c98:	strdle	r2, [sl], -lr
    3c9c:	strdle	r2, [r3, -pc]
    3ca0:	ldmdami	r3, {r0, r5, r6, r7, r8, ip, sp, pc}
    3ca4:			; <UNDEFINED> instruction: 0x47704478
    3ca8:			; <UNDEFINED> instruction: 0xd11a28fd
    3cac:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    3cb0:	ldmdami	r1, {r4, r5, r6, r8, r9, sl, lr}
    3cb4:			; <UNDEFINED> instruction: 0x47704478
    3cb8:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    3cbc:	ldmdami	r0, {r4, r5, r6, r8, r9, sl, lr}
    3cc0:			; <UNDEFINED> instruction: 0x47704478
    3cc4:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    3cc8:	stmdami	pc, {r4, r5, r6, r8, r9, sl, lr}	; <UNPREDICTABLE>
    3ccc:			; <UNDEFINED> instruction: 0x47704478
    3cd0:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    3cd4:	stmdami	lr, {r4, r5, r6, r8, r9, sl, lr}
    3cd8:			; <UNDEFINED> instruction: 0x47704478
    3cdc:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    3ce0:	andcs	r4, r0, r0, ror r7
    3ce4:	stmdami	ip, {r4, r5, r6, r8, r9, sl, lr}
    3ce8:			; <UNDEFINED> instruction: 0x47704478
    3cec:	andeq	r6, r0, r4, ror #24
    3cf0:	andeq	r6, r0, r8, lsl fp
    3cf4:	andeq	r6, r0, r6, lsl #25
    3cf8:	andeq	r6, r0, ip, lsl ip
    3cfc:	andeq	r6, r0, r2, asr #23
    3d00:	andeq	r6, r0, ip, ror #23
    3d04:	andeq	r6, r0, r2, lsr fp
    3d08:	andeq	r6, r0, r8, lsr fp
    3d0c:	andeq	r6, r0, r2, asr fp
    3d10:	andeq	r6, r0, r0, ror fp
    3d14:	andeq	r6, r0, r2, lsl #25
    3d18:	andeq	r6, r0, ip, lsr #24
    3d1c:	ldrbmi	lr, [r0, sp, lsr #18]!
    3d20:			; <UNDEFINED> instruction: 0xf8df4604
    3d24:	addslt	r0, r0, r8, ror #13
    3d28:	usatvs	pc, #4, pc, asr #17	; <UNPREDICTABLE>
    3d2c:	ldrbtmi	r4, [r8], #-1559	; 0xfffff9e9
    3d30:			; <UNDEFINED> instruction: 0xf7fd460d
    3d34:			; <UNDEFINED> instruction: 0xf8dfeb16
    3d38:	ldrbtmi	r2, [lr], #-1756	; 0xfffff924
    3d3c:	ldmpl	r3!, {r0, r1, r4, r5, r9, sl, lr}
    3d40:	blcs	5ddb4 <fputs@plt+0x5c9b4>
    3d44:	stcne	13, cr13, [lr, #-24]!	; 0xffffffe8
    3d48:			; <UNDEFINED> instruction: 0x46202218
    3d4c:			; <UNDEFINED> instruction: 0xf7fd4631
    3d50:	ldmdblt	r0, {r0, r1, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    3d54:	pop	{r4, ip, sp, pc}
    3d58:			; <UNDEFINED> instruction: 0xf10587f0
    3d5c:	strtmi	r0, [r0], -ip, lsl #2
    3d60:			; <UNDEFINED> instruction: 0xf82cf7fe
    3d64:	tsteq	r2, #160, 2	; 0x28	; <UNPREDICTABLE>
    3d68:	sbcslt	r4, fp, #128, 12	; 0x8000000
    3d6c:	vqdmulh.s<illegal width 8>	d18, d0, d15
    3d70:			; <UNDEFINED> instruction: 0xf417814c
    3d74:			; <UNDEFINED> instruction: 0xf3c76f80
    3d78:			; <UNDEFINED> instruction: 0xf04f1344
    3d7c:	svclt	0x00140001
    3d80:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    3d84:	svcvs	0x0000f417
    3d88:			; <UNDEFINED> instruction: 0xf0079200
    3d8c:	svclt	0x0014021f
    3d90:			; <UNDEFINED> instruction: 0x212d212b
    3d94:			; <UNDEFINED> instruction: 0xf8df9101
    3d98:	ldrbtmi	r1, [r9], #-1664	; 0xfffff980
    3d9c:	ldmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3da0:	svceq	0x0021f1b8
    3da4:			; <UNDEFINED> instruction: 0xf417d90b
    3da8:			; <UNDEFINED> instruction: 0xf8df5f80
    3dac:			; <UNDEFINED> instruction: 0xf04f1670
    3db0:	ldrbtmi	r0, [r9], #-1
    3db4:	eorcs	fp, fp, #20, 30	; 0x50
    3db8:			; <UNDEFINED> instruction: 0xf7fd222d
    3dbc:	andcs	lr, sl, sl, ror #19
    3dc0:			; <UNDEFINED> instruction: 0xf7fd1daf
    3dc4:			; <UNDEFINED> instruction: 0x4631e9f4
    3dc8:			; <UNDEFINED> instruction: 0xf7fe4620
    3dcc:			; <UNDEFINED> instruction: 0xf010f801
    3dd0:	strmi	r0, [r6], -r2, lsl #30
    3dd4:	eorcs	fp, fp, #20, 30	; 0x50
    3dd8:			; <UNDEFINED> instruction: 0xf010222d
    3ddc:	svclt	0x00140f04
    3de0:			; <UNDEFINED> instruction: 0x232d232b
    3de4:	svceq	0x0008f010
    3de8:	eorcs	fp, fp, r4, lsl pc
    3dec:			; <UNDEFINED> instruction: 0xf016202d
    3df0:	andls	r0, r0, r0, lsl pc
    3df4:			; <UNDEFINED> instruction: 0x212bbf14
    3df8:			; <UNDEFINED> instruction: 0xf016212d
    3dfc:	tstls	r1, r0, lsr #30
    3e00:	eorcs	fp, fp, r4, lsl pc
    3e04:			; <UNDEFINED> instruction: 0xf016202d
    3e08:	andls	r0, r2, r0, asr #30
    3e0c:			; <UNDEFINED> instruction: 0x212bbf14
    3e10:			; <UNDEFINED> instruction: 0xf016212d
    3e14:	smlabbls	r3, r0, pc, r0	; <UNPREDICTABLE>
    3e18:	smlabtcs	r3, r6, r3, pc	; <UNPREDICTABLE>
    3e1c:			; <UNDEFINED> instruction: 0xf8df9105
    3e20:	svclt	0x00141600
    3e24:	eorcs	r2, sp, fp, lsr #32
    3e28:	ldrbtmi	r9, [r9], #-4
    3e2c:			; <UNDEFINED> instruction: 0xf7fd2001
    3e30:			; <UNDEFINED> instruction: 0xf1b8e9b0
    3e34:	vmax.f32	d16, d0, d17
    3e38:			; <UNDEFINED> instruction: 0xf41680c5
    3e3c:			; <UNDEFINED> instruction: 0xf8df5f80
    3e40:	svclt	0x001415e4
    3e44:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    3e48:	svcpl	0x0000f416
    3e4c:	svclt	0x00144479
    3e50:			; <UNDEFINED> instruction: 0x232d232b
    3e54:	svcmi	0x0080f416
    3e58:	eorcs	fp, fp, r4, lsl pc
    3e5c:			; <UNDEFINED> instruction: 0xf416202d
    3e60:	andls	r4, r0, r0, lsl #30
    3e64:	strbvs	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    3e68:	eorcs	fp, fp, r4, lsl pc
    3e6c:	andls	r2, r1, sp, lsr #32
    3e70:			; <UNDEFINED> instruction: 0xf7fd2001
    3e74:	andcs	lr, sl, lr, lsl #19
    3e78:	ldmib	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3e7c:			; <UNDEFINED> instruction: 0x46204639
    3e80:			; <UNDEFINED> instruction: 0xf7fd447e
    3e84:			; <UNDEFINED> instruction: 0xf3c0ffa5
    3e88:			; <UNDEFINED> instruction: 0xf0103202
    3e8c:			; <UNDEFINED> instruction: 0xf3c00f08
    3e90:	vaddw.u8	q9, q0, d2
    3e94:			; <UNDEFINED> instruction: 0xf8561702
    3e98:	svclt	0x00142022
    3e9c:			; <UNDEFINED> instruction: 0x232d232b
    3ea0:	svceq	0x0080f010
    3ea4:	eorgt	pc, r7, r6, asr r8	; <UNPREDICTABLE>
    3ea8:	svclt	0x00149204
    3eac:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    3eb0:	svcvs	0x0000f410
    3eb4:	eorvc	pc, r1, r6, asr r8	; <UNPREDICTABLE>
    3eb8:	svclt	0x00189201
    3ebc:			; <UNDEFINED> instruction: 0xf000212b
    3ec0:	svclt	0x00080207
    3ec4:			; <UNDEFINED> instruction: 0xf410212d
    3ec8:	tstls	r3, r0, lsl #30
    3ecc:	ldrbne	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    3ed0:	eorcs	fp, fp, r4, lsl pc
    3ed4:			; <UNDEFINED> instruction: 0xf856202d
    3ed8:	ldrbtmi	r2, [r9], #-34	; 0xffffffde
    3edc:	andcs	r9, r1, r5
    3ee0:	andgt	pc, r0, sp, asr #17
    3ee4:			; <UNDEFINED> instruction: 0xf7fd9702
    3ee8:			; <UNDEFINED> instruction: 0xf105e954
    3eec:	strtmi	r0, [r0], -r8, lsl #2
    3ef0:			; <UNDEFINED> instruction: 0xff6ef7fd
    3ef4:	ldmdbeq	pc, {r3, ip, sp, lr, pc}	; <UNPREDICTABLE>
    3ef8:	beq	2c0314 <fputs@plt+0x2bef14>
    3efc:	svceq	0x0002f010
    3f00:	svclt	0x00144606
    3f04:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    3f08:	svceq	0x0004f010
    3f0c:			; <UNDEFINED> instruction: 0x232bbf14
    3f10:			; <UNDEFINED> instruction: 0xf010232d
    3f14:	svclt	0x00140f08
    3f18:			; <UNDEFINED> instruction: 0x212d212b
    3f1c:	svceq	0x0010f010
    3f20:	svclt	0x00149100
    3f24:	strcs	r2, [sp, -fp, lsr #14]!
    3f28:	svceq	0x0020f010
    3f2c:	eorcs	fp, fp, r4, lsl pc
    3f30:			; <UNDEFINED> instruction: 0xf016202d
    3f34:	stmib	sp, {r6, r8, r9, sl, fp}^
    3f38:	vaddl.u8	<illegal reg q11.5>, d8, d1
    3f3c:	svclt	0x00141747
    3f40:			; <UNDEFINED> instruction: 0x212d212b
    3f44:	svceq	0x0080f016
    3f48:	vaddw.u8	<illegal reg q12.5>, q3, d3
    3f4c:	tstls	r5, r3, lsl #2
    3f50:	ldrbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    3f54:	eorcs	fp, fp, r4, lsl pc
    3f58:	andls	r2, r4, sp, lsr #32
    3f5c:	andcs	r4, r1, r9, ror r4
    3f60:	ldmdb	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f64:	svceq	0x0021f1b8
    3f68:	andcs	sp, sl, r5, asr r8
    3f6c:	ldmdb	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f70:			; <UNDEFINED> instruction: 0x46204651
    3f74:			; <UNDEFINED> instruction: 0xff2cf7fd
    3f78:	ldrtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    3f7c:	vmvn.i32	q10, #8978432	; 0x00890000
    3f80:	vabal.u8	<illegal reg q9.5>, d0, d2
    3f84:	vraddhn.i16	d18, q0, q1
    3f88:			; <UNDEFINED> instruction: 0xf0001302
    3f8c:			; <UNDEFINED> instruction: 0xf8510207
    3f90:	andcs	r5, r1, r5, lsr #32
    3f94:	eormi	pc, r4, r1, asr r8	; <UNPREDICTABLE>
    3f98:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    3f9c:	eorcs	pc, r2, r1, asr r8	; <UNPREDICTABLE>
    3fa0:	ldrne	pc, [r4], #2271	; 0x8df
    3fa4:	strmi	lr, [r0, #-2509]	; 0xfffff633
    3fa8:			; <UNDEFINED> instruction: 0xf7fd4479
    3fac:			; <UNDEFINED> instruction: 0xf8dfe8f2
    3fb0:	strbmi	r1, [fp], -ip, lsl #9
    3fb4:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    3fb8:	andslt	r2, r0, r1
    3fbc:			; <UNDEFINED> instruction: 0x47f0e8bd
    3fc0:	stmialt	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3fc4:			; <UNDEFINED> instruction: 0xf7fd200a
    3fc8:			; <UNDEFINED> instruction: 0x4639e8f2
    3fcc:			; <UNDEFINED> instruction: 0xf7fd4620
    3fd0:			; <UNDEFINED> instruction: 0xf8dffeff
    3fd4:	ldrbtmi	r1, [r9], #-1132	; 0xfffffb94
    3fd8:	strcc	pc, [r2, -r0, asr #7]
    3fdc:	strcs	pc, [r2], -r0, asr #7
    3fe0:	movwne	pc, #9152	; 0x23c0	; <UNPREDICTABLE>
    3fe4:	andeq	pc, r7, #0
    3fe8:	eorvc	pc, r7, r1, asr r8	; <UNPREDICTABLE>
    3fec:			; <UNDEFINED> instruction: 0xf8512001
    3ff0:			; <UNDEFINED> instruction: 0xf8516026
    3ff4:			; <UNDEFINED> instruction: 0xf8513023
    3ff8:			; <UNDEFINED> instruction: 0xf8df2022
    3ffc:	stmib	sp, {r3, r6, sl, ip}^
    4000:	ldrbtmi	r6, [r9], #-1792	; 0xfffff900
    4004:	stmia	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4008:			; <UNDEFINED> instruction: 0xf8dfe76f
    400c:	ldrbtmi	r0, [r8], #-1084	; 0xfffffbc4
    4010:	stmib	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4014:			; <UNDEFINED> instruction: 0xf416e6ad
    4018:			; <UNDEFINED> instruction: 0xf8df5f80
    401c:			; <UNDEFINED> instruction: 0xf04f1430
    4020:	svclt	0x0014082d
    4024:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    4028:	svcpl	0x0000f416
    402c:	svclt	0x00144479
    4030:			; <UNDEFINED> instruction: 0x232d232b
    4034:	svcmi	0x0080f416
    4038:	eorcs	fp, fp, r4, lsl pc
    403c:			; <UNDEFINED> instruction: 0xf416202d
    4040:	andls	r4, r0, r0, lsl #30
    4044:	strvs	pc, [r8], #-2271	; 0xfffff721
    4048:	eorcs	fp, fp, r4, lsl pc
    404c:	andls	r2, r1, sp, lsr #32
    4050:			; <UNDEFINED> instruction: 0xf7fd2001
    4054:	mulcs	sl, lr, r8
    4058:	stmia	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    405c:			; <UNDEFINED> instruction: 0x46204651
    4060:			; <UNDEFINED> instruction: 0xf7fd447e
    4064:			; <UNDEFINED> instruction: 0xf010feb5
    4068:			; <UNDEFINED> instruction: 0xf3c00f08
    406c:	vsubl.u8	<illegal reg q9.5>, d0, d2
    4070:	vaddw.u8	q9, q0, d2
    4074:	svclt	0x00141c02
    4078:			; <UNDEFINED> instruction: 0x232d232b
    407c:	svceq	0x0080f010
    4080:	eorcs	pc, r2, r6, asr r8	; <UNPREDICTABLE>
    4084:	eor	pc, ip, r6, asr r8	; <UNPREDICTABLE>
    4088:	eorgt	pc, r1, r6, asr r8	; <UNPREDICTABLE>
    408c:			; <UNDEFINED> instruction: 0x212bbf14
    4090:			; <UNDEFINED> instruction: 0xf410212d
    4094:	tstls	r1, r0, lsl #30
    4098:	mrseq	pc, (UNDEF: 7)	; <UNPREDICTABLE>
    409c:	svclt	0x00149204
    40a0:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    40a4:	svcmi	0x0000f410
    40a8:			; <UNDEFINED> instruction: 0xf8569203
    40ac:	svclt	0x00182021
    40b0:	stmibmi	r8!, {r0, r1, r3, r5, sp}^
    40b4:	eorcs	fp, sp, r8, lsl #30
    40b8:	andgt	pc, r8, sp, asr #17
    40bc:	and	pc, r0, sp, asr #17
    40c0:	andls	r4, r5, r9, ror r4
    40c4:			; <UNDEFINED> instruction: 0xf7fd2001
    40c8:	stmibmi	r3!, {r2, r5, r6, fp, sp, lr, pc}^
    40cc:	ldrtmi	r4, [sl], -fp, asr #12
    40d0:	andcs	r4, r1, r9, ror r4
    40d4:	ldmda	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    40d8:	tsteq	sp, r5, lsl #2	; <UNPREDICTABLE>
    40dc:			; <UNDEFINED> instruction: 0xf7fd4620
    40e0:	ldmibmi	lr, {r0, r2, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    40e4:			; <UNDEFINED> instruction: 0xf0004479
    40e8:	strmi	r0, [r7], -pc, lsl #6
    40ec:	bl	18c0f8 <fputs@plt+0x18acf8>
    40f0:	bvs	684f04 <fputs@plt+0x683b04>
    40f4:	stmda	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    40f8:	svceq	0x0010f017
    40fc:	andeq	pc, r1, pc, asr #32
    4100:	strbmi	fp, [r2], -ip, lsl #30
    4104:			; <UNDEFINED> instruction: 0xf017222b
    4108:	svclt	0x000c0f20
    410c:			; <UNDEFINED> instruction: 0x232b4643
    4110:	svceq	0x0040f017
    4114:	strbmi	fp, [r1], -ip, lsl #30
    4118:			; <UNDEFINED> instruction: 0xf017212b
    411c:	svclt	0x000c0f80
    4120:	strcs	r4, [fp, -r7, asr #12]!
    4124:	tstls	r0, r1, lsl #14
    4128:	ldrbtmi	r4, [r9], #-2509	; 0xfffff633
    412c:	ldmda	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4130:	tsteq	lr, r5, lsl #2	; <UNPREDICTABLE>
    4134:			; <UNDEFINED> instruction: 0xf7fd4620
    4138:	stmib	sp, {r0, r6, r9, sl, fp, ip, sp, lr, pc}^
    413c:			; <UNDEFINED> instruction: 0xf8cd8807
    4140:			; <UNDEFINED> instruction: 0xf0108018
    4144:	svclt	0x000c0f01
    4148:	eorcs	r4, fp, #69206016	; 0x4200000
    414c:	svceq	0x0002f010
    4150:	strbmi	fp, [r3], -ip, lsl #30
    4154:			; <UNDEFINED> instruction: 0xf010232b
    4158:	svclt	0x00140f04
    415c:	stceq	0, cr15, [fp], #-316	; 0xfffffec4
    4160:			; <UNDEFINED> instruction: 0xf01046c4
    4164:			; <UNDEFINED> instruction: 0xf8cd0f08
    4168:	svclt	0x000cc000
    416c:	strcs	r4, [fp, -r7, asr #12]!
    4170:	svceq	0x0010f010
    4174:	svclt	0x000c9701
    4178:			; <UNDEFINED> instruction: 0x212b4641
    417c:	svceq	0x0020f010
    4180:	svclt	0x00149102
    4184:	stceq	0, cr15, [fp], #-316	; 0xfffffec4
    4188:			; <UNDEFINED> instruction: 0xf01046c4
    418c:			; <UNDEFINED> instruction: 0xf8cd0f40
    4190:	svclt	0x000cc00c
    4194:	strcs	r4, [fp, -r7, asr #12]!
    4198:	svceq	0x0080f010
    419c:	andeq	pc, r1, pc, asr #32
    41a0:	strbmi	fp, [r1], -ip, lsl #30
    41a4:	stmib	sp, {r0, r1, r3, r5, r8, sp}^
    41a8:	stmibmi	lr!, {r2, r8, ip, sp, lr}
    41ac:			; <UNDEFINED> instruction: 0xf7fc4479
    41b0:			; <UNDEFINED> instruction: 0xf105eff0
    41b4:			; <UNDEFINED> instruction: 0x46200110
    41b8:	mcr2	7, 0, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    41bc:	svceq	0x0001f010
    41c0:	strbmi	fp, [r2], -ip, lsl #30
    41c4:			; <UNDEFINED> instruction: 0xf010222b
    41c8:	svclt	0x000c0f02
    41cc:			; <UNDEFINED> instruction: 0x232b4643
    41d0:	svceq	0x0004f010
    41d4:	strbmi	fp, [r1], -ip, lsl #30
    41d8:			; <UNDEFINED> instruction: 0xf010212b
    41dc:	tstls	r0, r8, lsl #30
    41e0:			; <UNDEFINED> instruction: 0xf04fbf14
    41e4:	strbmi	r0, [r4], fp, lsr #24
    41e8:	svceq	0x0010f010
    41ec:	andgt	pc, r4, sp, asr #17
    41f0:	strbmi	fp, [r7], -ip, lsl #30
    41f4:			; <UNDEFINED> instruction: 0xf010272b
    41f8:			; <UNDEFINED> instruction: 0xf04f0f20
    41fc:	svclt	0x000c0001
    4200:			; <UNDEFINED> instruction: 0x212b4641
    4204:	smlabtvc	r2, sp, r9, lr
    4208:	ldrbtmi	r4, [r9], #-2455	; 0xfffff669
    420c:	svc	0x00c0f7fc
    4210:	tsteq	r1, r5, lsl #2	; <UNPREDICTABLE>
    4214:			; <UNDEFINED> instruction: 0xf7fd4620
    4218:	ldmibmi	r4, {r0, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    421c:			; <UNDEFINED> instruction: 0xf0004479
    4220:	strmi	r0, [r7], -pc, lsl #6
    4224:	bl	18c230 <fputs@plt+0x18ae30>
    4228:	bvs	c85c3c <fputs@plt+0xc8483c>
    422c:	svc	0x00b0f7fc
    4230:	svceq	0x0010f017
    4234:	andeq	pc, r1, pc, asr #32
    4238:	strbmi	fp, [r2], -ip, lsl #30
    423c:			; <UNDEFINED> instruction: 0xf017222b
    4240:	svclt	0x000c0f20
    4244:			; <UNDEFINED> instruction: 0x232b4643
    4248:	svceq	0x0040f017
    424c:	strbmi	fp, [r1], -ip, lsl #30
    4250:			; <UNDEFINED> instruction: 0xf017212b
    4254:	svclt	0x00140f80
    4258:	strbmi	r2, [r6], -fp, lsr #12
    425c:	tstls	r0, r1, lsl #12
    4260:	ldrbtmi	r4, [r9], #-2435	; 0xfffff67d
    4264:	svc	0x0094f7fc
    4268:	tsteq	r2, r5, lsl #2	; <UNPREDICTABLE>
    426c:			; <UNDEFINED> instruction: 0xf7fd4620
    4270:	stmib	sp, {r0, r2, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
    4274:			; <UNDEFINED> instruction: 0xf8cd8807
    4278:			; <UNDEFINED> instruction: 0xf0108018
    427c:	svclt	0x000c0f01
    4280:	eorcs	r4, fp, #69206016	; 0x4200000
    4284:	svceq	0x0002f010
    4288:	strbmi	fp, [r3], -ip, lsl #30
    428c:			; <UNDEFINED> instruction: 0xf010232b
    4290:	svclt	0x00140f04
    4294:	cdpeq	0, 2, cr15, cr11, cr15, {2}
    4298:			; <UNDEFINED> instruction: 0xf01046c6
    429c:	svclt	0x000c0f08
    42a0:			; <UNDEFINED> instruction: 0x212b4641
    42a4:	svceq	0x0010f010
    42a8:	smlabt	r0, sp, r9, lr
    42ac:			; <UNDEFINED> instruction: 0xf04fbf14
    42b0:	strbmi	r0, [r4], fp, lsr #24
    42b4:	svceq	0x0020f010
    42b8:	andgt	pc, r8, sp, asr #17
    42bc:			; <UNDEFINED> instruction: 0x272bbf14
    42c0:			; <UNDEFINED> instruction: 0xf0104647
    42c4:	svclt	0x00140f40
    42c8:	strbmi	r2, [r6], -fp, lsr #12
    42cc:	svceq	0x0080f010
    42d0:	strvc	lr, [r3], -sp, asr #19
    42d4:	andeq	pc, r1, pc, asr #32
    42d8:	strbmi	fp, [r1], -ip, lsl #30
    42dc:	tstls	r5, fp, lsr #2
    42e0:	ldrbtmi	r4, [r9], #-2404	; 0xfffff69c
    42e4:	svc	0x0054f7fc
    42e8:	tsteq	r6, r5, lsl #2	; <UNPREDICTABLE>
    42ec:			; <UNDEFINED> instruction: 0xf7fd4620
    42f0:			; <UNDEFINED> instruction: 0xf010fd6f
    42f4:	svclt	0x000c0f01
    42f8:	eorcs	r4, fp, #69206016	; 0x4200000
    42fc:	svceq	0x0002f010
    4300:	strbmi	fp, [r3], -ip, lsl #30
    4304:			; <UNDEFINED> instruction: 0xf010232b
    4308:	svclt	0x000c0f04
    430c:			; <UNDEFINED> instruction: 0x212b4641
    4310:	svceq	0x0008f010
    4314:	svclt	0x00149100
    4318:	beq	b0045c <fputs@plt+0xaff05c>
    431c:			; <UNDEFINED> instruction: 0xf01046c2
    4320:	svclt	0x00140f10
    4324:	cdpeq	0, 2, cr15, cr11, cr15, {2}
    4328:			; <UNDEFINED> instruction: 0xf01046c6
    432c:	stmib	sp, {r5, r8, r9, sl, fp}^
    4330:	svclt	0x0014ae01
    4334:	stmdbeq	fp!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4338:			; <UNDEFINED> instruction: 0xf01046c1
    433c:	svclt	0x00140f40
    4340:	stceq	0, cr15, [fp], #-316	; 0xfffffec4
    4344:			; <UNDEFINED> instruction: 0xf01046c4
    4348:	stmib	sp, {r7, r8, r9, sl, fp}^
    434c:	svclt	0x00189c03
    4350:	stmdaeq	fp!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4354:	svcvc	0x0080f410
    4358:			; <UNDEFINED> instruction: 0x272bbf14
    435c:			; <UNDEFINED> instruction: 0xf410272d
    4360:	stmib	sp, {r8, r9, sl, fp, ip, sp, lr}^
    4364:	svclt	0x00148705
    4368:	strtcs	r2, [sp], -fp, lsr #12
    436c:	svcvs	0x0080f410
    4370:	svclt	0x00149607
    4374:			; <UNDEFINED> instruction: 0x212d212b
    4378:	svcvs	0x0000f410
    437c:	svclt	0x00149108
    4380:	cdpeq	0, 2, cr15, cr11, cr15, {2}
    4384:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    4388:	svcpl	0x0080f410
    438c:	eor	pc, r4, sp, asr #17
    4390:			; <UNDEFINED> instruction: 0xf04fbf14
    4394:			; <UNDEFINED> instruction: 0xf04f0c2b
    4398:			; <UNDEFINED> instruction: 0xf4100c2d
    439c:	svclt	0x00145f00
    43a0:	strcs	r2, [sp, -fp, lsr #14]!
    43a4:	svcmi	0x0080f410
    43a8:	strgt	lr, [sl, -sp, asr #19]
    43ac:	qadd16cs	fp, fp, r4
    43b0:			; <UNDEFINED> instruction: 0xf410262d
    43b4:			; <UNDEFINED> instruction: 0xf04f4f00
    43b8:	svclt	0x00140001
    43bc:			; <UNDEFINED> instruction: 0x212d212b
    43c0:	smlabtvs	ip, sp, r9, lr
    43c4:	ldrbtmi	r4, [r9], #-2348	; 0xfffff6d4
    43c8:	mcr	7, 7, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    43cc:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
    43d0:			; <UNDEFINED> instruction: 0xf7fd4620
    43d4:			; <UNDEFINED> instruction: 0xf105fcf3
    43d8:	andls	r0, pc, r9, lsl r1	; <UNPREDICTABLE>
    43dc:			; <UNDEFINED> instruction: 0xf7fd4620
    43e0:	stmdbmi	r6!, {r0, r2, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    43e4:	ldrbtmi	r9, [r9], #-2575	; 0xfffff5f1
    43e8:	andcs	r4, r1, r3, lsl #12
    43ec:	mrc	7, 6, APSR_nzcv, cr0, cr12, {7}
    43f0:	tsteq	sl, r5, lsl #2	; <UNPREDICTABLE>
    43f4:			; <UNDEFINED> instruction: 0xf7fd4620
    43f8:	stmdbmi	r1!, {r0, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    43fc:			; <UNDEFINED> instruction: 0x46024479
    4400:	andslt	r2, r0, r1
    4404:			; <UNDEFINED> instruction: 0x47f0e8bd
    4408:	mcrlt	7, 6, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    440c:	andeq	r6, r0, lr, asr #24
    4410:	andeq	fp, r1, sl, ror #2
    4414:	andeq	r0, r0, r4, lsl r1
    4418:	andeq	r6, r0, r2, lsr ip
    441c:	andeq	r6, r0, r2, asr ip
    4420:	andeq	r6, r0, r2, ror #23
    4424:	andeq	r6, r0, r0, lsl ip
    4428:	andeq	sl, r1, r4, lsr lr
    442c:	andeq	r6, r0, r2, lsr #23
    4430:	andeq	r6, r0, ip, ror fp
    4434:	andeq	sl, r1, r8, lsr sp
    4438:	andeq	r6, r0, ip, lsr #29
    443c:	andeq	r6, r0, lr, asr #23
    4440:	ldrdeq	sl, [r1], -lr
    4444:	andeq	r6, r0, r2, lsl #29
    4448:	muleq	r0, sl, r9
    444c:	andeq	r6, r0, r0, lsr sl
    4450:	andeq	sl, r1, r4, asr ip
    4454:	andeq	r6, r0, r8, ror #20
    4458:			; <UNDEFINED> instruction: 0x00006ab4
    445c:			; <UNDEFINED> instruction: 0x00006ab8
    4460:	andeq	r6, r0, sl, lsl #21
    4464:	andeq	r6, r0, r8, lsr sl
    4468:	andeq	r6, r0, lr, asr sl
    446c:	muleq	r0, r8, sl
    4470:	andeq	r6, r0, sl, ror #20
    4474:	andeq	r6, r0, sl, lsl sl
    4478:			; <UNDEFINED> instruction: 0x000069ba
    447c:	andeq	r6, r0, r2, lsr #20
    4480:	andeq	r6, r0, r4, asr #20
    4484:	mvnsmi	lr, #737280	; 0xb4000
    4488:			; <UNDEFINED> instruction: 0xf8df4606
    448c:			; <UNDEFINED> instruction: 0xb09104f0
    4490:	strbtpl	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    4494:	ldrbtmi	r4, [r8], #-1556	; 0xfffff9ec
    4498:			; <UNDEFINED> instruction: 0xf7fc460f
    449c:			; <UNDEFINED> instruction: 0xf8dfef62
    44a0:	ldrbtmi	r2, [sp], #-1252	; 0xfffffb1c
    44a4:	stmiapl	fp!, {r0, r1, r3, r5, r9, sl, lr}
    44a8:	blcs	5e51c <fputs@plt+0x5d11c>
    44ac:			; <UNDEFINED> instruction: 0xf107dd07
    44b0:	andscs	r0, r4, #4, 16	; 0x40000
    44b4:			; <UNDEFINED> instruction: 0x46414630
    44b8:	blx	fe9c24b6 <fputs@plt+0xfe9c10b6>
    44bc:	andslt	fp, r1, r0, lsl r9
    44c0:	mvnshi	lr, #12386304	; 0xbd0000
    44c4:	tsteq	r8, r7, lsl #2	; <UNPREDICTABLE>
    44c8:			; <UNDEFINED> instruction: 0xf7fd4630
    44cc:			; <UNDEFINED> instruction: 0xf1a0fc77
    44d0:			; <UNDEFINED> instruction: 0x46050312
    44d4:	blcs	3f1048 <fputs@plt+0x3efc48>
    44d8:	andshi	pc, r4, #64, 4
    44dc:	vadd.i8	d18, d0, d17
    44e0:			; <UNDEFINED> instruction: 0xf8df8249
    44e4:	ldrbtmi	r1, [r9], #-1188	; 0xfffffb5c
    44e8:	svceq	0x0001f014
    44ec:	eorcs	fp, fp, #20, 30	; 0x50
    44f0:			; <UNDEFINED> instruction: 0xf014222d
    44f4:	svclt	0x00140f02
    44f8:			; <UNDEFINED> instruction: 0x232d232b
    44fc:	svceq	0x0080f014
    4500:			; <UNDEFINED> instruction: 0xf04fbf14
    4504:			; <UNDEFINED> instruction: 0xf04f0c2b
    4508:			; <UNDEFINED> instruction: 0xf4140c2d
    450c:			; <UNDEFINED> instruction: 0xf8cd7f80
    4510:	svclt	0x0014c004
    4514:	eorcs	r2, sp, fp, lsr #32
    4518:	svcvs	0x0080f414
    451c:	svclt	0x00149002
    4520:	stceq	0, cr15, [fp], #-316	; 0xfffffec4
    4524:	stceq	0, cr15, [sp], #-316	; 0xfffffec4
    4528:	svcvs	0x0000f414
    452c:	eorcs	fp, fp, r4, lsl pc
    4530:			; <UNDEFINED> instruction: 0xf414202d
    4534:	b	13dc33c <fputs@plt+0x13daf3c>
    4538:	stmib	sp, {r2, r5, r7, sl}^
    453c:			; <UNDEFINED> instruction: 0xf004c003
    4540:	svclt	0x0014041d
    4544:	eorcs	r2, sp, fp, lsr #32
    4548:	andls	r9, r5, r0, lsl #8
    454c:			; <UNDEFINED> instruction: 0xf7fc2001
    4550:	strbmi	lr, [r1], -r0, lsr #28
    4554:			; <UNDEFINED> instruction: 0xf7fd4630
    4558:	stccs	12, cr15, [r1, #-236]!	; 0xffffff14
    455c:	vmax.s8	d4, d0, d4
    4560:			; <UNDEFINED> instruction: 0xf8df81db
    4564:	ldrbtmi	r1, [r9], #-1064	; 0xfffffbd8
    4568:	svceq	0x0002f014
    456c:	eorcs	fp, fp, #20, 30	; 0x50
    4570:			; <UNDEFINED> instruction: 0xf014222d
    4574:	svclt	0x00140f04
    4578:			; <UNDEFINED> instruction: 0x232d232b
    457c:	svceq	0x0008f014
    4580:			; <UNDEFINED> instruction: 0xf04fbf14
    4584:			; <UNDEFINED> instruction: 0xf04f0c2b
    4588:			; <UNDEFINED> instruction: 0xf0140c2d
    458c:			; <UNDEFINED> instruction: 0xf8cd0f10
    4590:	svclt	0x0014c000
    4594:	stmdaeq	fp!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4598:	stmdaeq	sp!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    459c:	svceq	0x0020f014
    45a0:	eorcs	fp, fp, r4, lsl pc
    45a4:			; <UNDEFINED> instruction: 0xf014202d
    45a8:	stmib	sp, {r6, r8, r9, sl, fp}^
    45ac:	svclt	0x00148001
    45b0:	cdpeq	0, 2, cr15, cr11, cr15, {2}
    45b4:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    45b8:	svceq	0x0080f014
    45bc:			; <UNDEFINED> instruction: 0xf04fbf14
    45c0:			; <UNDEFINED> instruction: 0xf04f0c2b
    45c4:			; <UNDEFINED> instruction: 0xf4140c2d
    45c8:	stmib	sp, {r7, r8, r9, sl, fp, ip, lr}^
    45cc:	svclt	0x0014ec03
    45d0:	eorcs	r2, sp, fp, lsr #32
    45d4:	svcpl	0x0000f414
    45d8:	svclt	0x00149006
    45dc:	stceq	0, cr15, [fp], #-316	; 0xfffffec4
    45e0:	stceq	0, cr15, [sp], #-316	; 0xfffffec4
    45e4:	svcmi	0x0080f414
    45e8:	andsgt	pc, ip, sp, asr #17
    45ec:	eorcs	fp, fp, r4, lsl pc
    45f0:			; <UNDEFINED> instruction: 0xf414202d
    45f4:	andls	r4, r8, r0, lsl #30
    45f8:	strcs	pc, [r3], #-964	; 0xfffffc3c
    45fc:	andeq	pc, r1, pc, asr #32
    4600:			; <UNDEFINED> instruction: 0xf04fbf14
    4604:			; <UNDEFINED> instruction: 0xf04f0c2b
    4608:	strls	r0, [r5], #-3117	; 0xfffff3d3
    460c:	eorgt	pc, r4, sp, asr #17
    4610:	ldc	7, cr15, [lr, #1008]!	; 0x3f0
    4614:			; <UNDEFINED> instruction: 0x46301db9
    4618:	blx	ff6c2616 <fputs@plt+0xff6c1216>
    461c:	vadd.f32	d2, d0, d17
    4620:	ldmibmi	fp, {r3, r4, r5, r6, r8, pc}^
    4624:			; <UNDEFINED> instruction: 0xf0104479
    4628:	ldclmi	15, cr0, [sl], {8}
    462c:	andcs	pc, r2, #192, 6
    4630:	movwcc	pc, #9152	; 0x23c0	; <UNPREDICTABLE>
    4634:	svclt	0x0014447c
    4638:	stceq	0, cr15, [fp], #-316	; 0xfffffec4
    463c:	stceq	0, cr15, [sp], #-316	; 0xfffffec4
    4640:	svceq	0x0080f010
    4644:	eor	pc, r2, r4, asr r8	; <UNPREDICTABLE>
    4648:	eorcs	fp, fp, #20, 30	; 0x50
    464c:			; <UNDEFINED> instruction: 0xf410222d
    4650:			; <UNDEFINED> instruction: 0xf8546f00
    4654:	stmib	sp, {r0, r1, r5, ip, sp}^
    4658:	vsubl.u8	q14, d0, d2
    465c:	svclt	0x00141c02
    4660:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    4664:	svcmi	0x0000f410
    4668:			; <UNDEFINED> instruction: 0xf0009204
    466c:			; <UNDEFINED> instruction: 0xf8cd0207
    4670:	svclt	0x0014e000
    4674:	eorcs	r2, sp, fp, lsr #32
    4678:	eorcs	pc, r2, r4, asr r8	; <UNPREDICTABLE>
    467c:	andcs	r9, r1, r5
    4680:			; <UNDEFINED> instruction: 0xf8549301
    4684:			; <UNDEFINED> instruction: 0xf7fc302c
    4688:	stmibmi	r3, {r2, r7, r8, sl, fp, sp, lr, pc}^
    468c:	tsteq	pc, #5	; <UNPREDICTABLE>
    4690:	subne	pc, r7, #335544323	; 0x14000003
    4694:	andcs	r4, r1, r9, ror r4
    4698:	ldcl	7, cr15, [sl, #-1008]!	; 0xfffffc10
    469c:			; <UNDEFINED> instruction: 0xf67f2d21
    46a0:			; <UNDEFINED> instruction: 0xf107af0e
    46a4:	ldrtmi	r0, [r0], -r9, lsl #2
    46a8:	blx	fe2426a6 <fputs@plt+0xfe2412a6>
    46ac:	strcs	r4, [sp, #-2491]!	; 0xfffff645
    46b0:			; <UNDEFINED> instruction: 0xf0004479
    46b4:	strmi	r0, [r0], pc, lsl #6
    46b8:	bl	10c6c4 <fputs@plt+0x10b2c4>
    46bc:	bvs	8858d0 <fputs@plt+0x8844d0>
    46c0:	stcl	7, cr15, [r6, #-1008]!	; 0xfffffc10
    46c4:	svceq	0x0010f018
    46c8:	andeq	pc, r1, pc, asr #32
    46cc:	eorcs	fp, fp, #20, 30	; 0x50
    46d0:			; <UNDEFINED> instruction: 0xf018462a
    46d4:	svclt	0x00140f20
    46d8:	strtmi	r2, [fp], -fp, lsr #6
    46dc:	svceq	0x0040f018
    46e0:			; <UNDEFINED> instruction: 0x212bbf14
    46e4:			; <UNDEFINED> instruction: 0xf0184629
    46e8:	svclt	0x00140f80
    46ec:	strtmi	r2, [ip], -fp, lsr #8
    46f0:	tstls	r0, r1, lsl #8
    46f4:	ldrbtmi	r4, [r9], #-2474	; 0xfffff656
    46f8:	stcl	7, cr15, [sl, #-1008]	; 0xfffffc10
    46fc:	tsteq	sl, r7, lsl #2	; <UNPREDICTABLE>
    4700:			; <UNDEFINED> instruction: 0xf7fd4630
    4704:	stmib	sp, {r0, r1, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}^
    4708:	strls	r5, [r6, #-1287]	; 0xfffffaf9
    470c:	svceq	0x0001f010
    4710:	eorcs	fp, fp, #20, 30	; 0x50
    4714:			; <UNDEFINED> instruction: 0xf010462a
    4718:	svclt	0x00140f02
    471c:	strtmi	r2, [fp], -fp, lsr #6
    4720:	svceq	0x0004f010
    4724:			; <UNDEFINED> instruction: 0x212bbf14
    4728:			; <UNDEFINED> instruction: 0xf0104629
    472c:	tstls	r0, r8, lsl #30
    4730:			; <UNDEFINED> instruction: 0xf04fbf14
    4734:	strtmi	r0, [r8], fp, lsr #16
    4738:	svceq	0x0010f010
    473c:	andhi	pc, r4, sp, asr #17
    4740:			; <UNDEFINED> instruction: 0xf04fbf14
    4744:	strtmi	r0, [lr], fp, lsr #28
    4748:	svceq	0x0020f010
    474c:			; <UNDEFINED> instruction: 0xf04fbf14
    4750:	strtmi	r0, [ip], fp, lsr #24
    4754:	svceq	0x0040f010
    4758:			; <UNDEFINED> instruction: 0xec02e9cd
    475c:	strtcs	fp, [fp], #-3860	; 0xfffff0ec
    4760:			; <UNDEFINED> instruction: 0xf010462c
    4764:			; <UNDEFINED> instruction: 0xf04f0f80
    4768:	svclt	0x00140001
    476c:	strtmi	r2, [r9], -fp, lsr #2
    4770:	smlabtmi	r4, sp, r9, lr
    4774:	ldrbtmi	r4, [r9], #-2443	; 0xfffff675
    4778:	stc	7, cr15, [sl, #-1008]	; 0xfffffc10
    477c:	tsteq	ip, r7, lsl #2	; <UNPREDICTABLE>
    4780:			; <UNDEFINED> instruction: 0xf7fd4630
    4784:			; <UNDEFINED> instruction: 0xf010fb25
    4788:			; <UNDEFINED> instruction: 0xf4000f01
    478c:	svclt	0x00147100
    4790:	strtmi	r2, [sl], -fp, lsr #4
    4794:	svceq	0x0002f010
    4798:			; <UNDEFINED> instruction: 0x232bbf14
    479c:			; <UNDEFINED> instruction: 0xf010462b
    47a0:	svclt	0x00140f04
    47a4:	strtmi	r2, [ip], -fp, lsr #8
    47a8:	svceq	0x0008f010
    47ac:			; <UNDEFINED> instruction: 0xf04fbf14
    47b0:	strtmi	r0, [ip], fp, lsr #24
    47b4:	svceq	0x0010f010
    47b8:			; <UNDEFINED> instruction: 0xf04fbf14
    47bc:	strtmi	r0, [lr], fp, lsr #28
    47c0:	svceq	0x0020f010
    47c4:			; <UNDEFINED> instruction: 0xf04fbf14
    47c8:	strtmi	r0, [r8], fp, lsr #16
    47cc:			; <UNDEFINED> instruction: 0xf14005c0
    47d0:	stmdbcs	r0, {r1, r2, r5, r7, pc}
    47d4:	sbchi	pc, r0, r0, asr #32
    47d8:	tstls	r4, fp, lsr #2
    47dc:	andcs	r4, r1, r2, ror r9
    47e0:	ldrbtmi	r9, [r9], #-1285	; 0xfffffafb
    47e4:	stmda	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    47e8:	andgt	pc, r4, sp, asr #17
    47ec:			; <UNDEFINED> instruction: 0xf7fc9400
    47f0:			; <UNDEFINED> instruction: 0xf107ecd0
    47f4:			; <UNDEFINED> instruction: 0x46300112
    47f8:	blx	ffac27f4 <fputs@plt+0xffac13f4>
    47fc:	svceq	0x0001f010
    4800:	eorcs	fp, fp, #20, 30	; 0x50
    4804:			; <UNDEFINED> instruction: 0xf010222d
    4808:	svclt	0x00140f02
    480c:			; <UNDEFINED> instruction: 0x232d232b
    4810:	svceq	0x0004f010
    4814:			; <UNDEFINED> instruction: 0xf04fbf14
    4818:			; <UNDEFINED> instruction: 0xf04f0c2b
    481c:			; <UNDEFINED> instruction: 0xf0100c2d
    4820:			; <UNDEFINED> instruction: 0xf8cd0f08
    4824:	svclt	0x0014c000
    4828:	stmdbeq	fp!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    482c:	pusheq	{r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4830:	svceq	0x0010f010
    4834:	strtcs	fp, [fp], #-3860	; 0xfffff0ec
    4838:			; <UNDEFINED> instruction: 0xf010242d
    483c:	stmib	sp, {r5, r8, r9, sl, fp}^
    4840:	svclt	0x00149401
    4844:	stmdaeq	fp!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4848:	stmdaeq	sp!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    484c:	svceq	0x0040f010
    4850:	strcs	fp, [fp, #-3860]!	; 0xfffff0ec
    4854:			; <UNDEFINED> instruction: 0xf010252d
    4858:	stmib	sp, {r7, r8, r9, sl, fp}^
    485c:	svclt	0x00148503
    4860:	cdpeq	0, 2, cr15, cr11, cr15, {2}
    4864:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    4868:	svcvc	0x0080f410
    486c:			; <UNDEFINED> instruction: 0x212bbf14
    4870:			; <UNDEFINED> instruction: 0xf410212d
    4874:	stmib	sp, {r8, r9, sl, fp, ip, sp, lr}^
    4878:	svclt	0x0014e105
    487c:	stceq	0, cr15, [fp], #-316	; 0xfffffec4
    4880:	stceq	0, cr15, [sp], #-316	; 0xfffffec4
    4884:	svcvs	0x0080f410
    4888:	strtcs	fp, [fp], #-3860	; 0xfffff0ec
    488c:			; <UNDEFINED> instruction: 0xf410242d
    4890:	stmib	sp, {r8, r9, sl, fp, sp, lr}^
    4894:	svclt	0x0014c407
    4898:	strcs	r2, [sp, #-1323]!	; 0xfffffad5
    489c:	svcpl	0x0080f410
    48a0:			; <UNDEFINED> instruction: 0x212bbf14
    48a4:			; <UNDEFINED> instruction: 0xf410212d
    48a8:	stmib	sp, {r8, r9, sl, fp, ip, lr}^
    48ac:	svclt	0x00145109
    48b0:	strtcs	r2, [sp], #-1067	; 0xfffffbd5
    48b4:	svcmi	0x0080f410
    48b8:			; <UNDEFINED> instruction: 0x212bbf14
    48bc:			; <UNDEFINED> instruction: 0xf410212d
    48c0:	stmib	sp, {r8, r9, sl, fp, lr}^
    48c4:	ldmdbmi	r9!, {r0, r1, r3, r8, lr}
    48c8:	andeq	pc, r1, pc, asr #32
    48cc:	strtcs	fp, [fp], #-3860	; 0xfffff0ec
    48d0:	ldrbtmi	r2, [r9], #-1069	; 0xfffffbd3
    48d4:			; <UNDEFINED> instruction: 0xf7fc940d
    48d8:			; <UNDEFINED> instruction: 0xf107ec5c
    48dc:			; <UNDEFINED> instruction: 0x46300114
    48e0:	blx	1b428dc <fputs@plt+0x1b414dc>
    48e4:	tsteq	r5, r7, lsl #2	; <UNPREDICTABLE>
    48e8:	ldrtmi	r9, [r0], -pc
    48ec:	blx	19c28e8 <fputs@plt+0x19c14e8>
    48f0:	bls	3d6db4 <fputs@plt+0x3d59b4>
    48f4:			; <UNDEFINED> instruction: 0x46034479
    48f8:	andslt	r2, r1, r1
    48fc:	mvnsmi	lr, #12386304	; 0xbd0000
    4900:	mcrrlt	7, 15, pc, r4, cr12	; <UNPREDICTABLE>
    4904:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
    4908:	stc	7, cr15, [sl, #-1008]!	; 0xfffffc10
    490c:	ldrbtmi	r4, [r9], #-2346	; 0xfffff6d6
    4910:	stmdbmi	sl!, {r1, r3, r5, r6, r7, r8, sl, sp, lr, pc}
    4914:	sxtab16	r4, r6, r9, ror #8
    4918:	ldrbtmi	r4, [r9], #-2345	; 0xfffff6d7
    491c:	cmnlt	r1, r4, lsr #12
    4920:	tstls	r5, fp, lsr #2
    4924:	andcs	r4, r1, r7, lsr #18
    4928:	strhi	lr, [r3, #-2509]	; 0xfffff633
    492c:			; <UNDEFINED> instruction: 0xf8cd4479
    4930:			; <UNDEFINED> instruction: 0xf8cde008
    4934:	strls	ip, [r0], #-4
    4938:	stc	7, cr15, [sl], #-1008	; 0xfffffc10
    493c:	stmdbmi	r2!, {r0, r1, r2, r3, r4, r5, r7, r8, sl, sp, lr, pc}
    4940:	stmib	sp, {r0, sp}^
    4944:	ldrbtmi	r5, [r9], #-1284	; 0xfffffafc
    4948:	andhi	pc, ip, sp, asr #17
    494c:	vmlsgt.f16	s28, s3, s26	; <UNPREDICTABLE>
    4950:			; <UNDEFINED> instruction: 0xf7fc9400
    4954:	ldr	lr, [r2, #3102]!	; 0xc1e
    4958:	stmib	sp, {r0, r1, r3, r5, r8, sp}^
    495c:	ldmdbmi	fp, {r2, r8, ip}
    4960:	stmib	sp, {r0, sp}^
    4964:	ldrbtmi	lr, [r9], #-2050	; 0xfffff7fe
    4968:	andgt	pc, r4, sp, asr #17
    496c:			; <UNDEFINED> instruction: 0xf7fc9400
    4970:			; <UNDEFINED> instruction: 0xe73eec10
    4974:	ldrbtmi	r4, [r9], #-2326	; 0xfffff6ea
    4978:	svclt	0x0000e5b6
    497c:	andeq	r6, r0, r6, ror #23
    4980:	andeq	sl, r1, r2, lsl #20
    4984:	andeq	r0, r0, r4, lsl r1
    4988:	andeq	r6, r0, lr, ror #19
    498c:	andeq	r6, r0, r2, lsr sl
    4990:	andeq	r6, r0, r8, lsr #20
    4994:	andeq	sl, r1, r0, lsl #13
    4998:	strdeq	r6, [r0], -r0
    499c:	strdeq	r6, [r0], -r8
    49a0:	andeq	r6, r0, sl, asr #19
    49a4:	andeq	r6, r0, sl, ror r9
    49a8:	andeq	r6, r0, lr, lsl #19
    49ac:	andeq	r6, r0, lr, lsr #9
    49b0:	andeq	r6, r0, r4, lsl r5
    49b4:	andeq	r6, r0, r2, lsr #1
    49b8:	andeq	r6, r0, r6, lsr #11
    49bc:	ldrdeq	r6, [r0], -r0
    49c0:	andeq	r6, r0, r2, lsl r6
    49c4:	andeq	r6, r0, r4, asr #16
    49c8:	andeq	r6, r0, sl, lsr #16
    49cc:	andeq	r6, r0, sl, lsl #16
    49d0:	andeq	r6, r0, lr, lsr r5
    49d4:	ldrbmi	lr, [r0, sp, lsr #18]!
    49d8:	stmdaeq	r2, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    49dc:	ldrdge	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    49e0:	strmi	fp, [lr], -r2, lsl #1
    49e4:	ldrbtmi	r4, [sl], #1543	; 0x607
    49e8:	strcs	r4, [r0, #-1548]	; 0xfffff9f4
    49ec:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    49f0:	vpmax.u8	<illegal reg q7.5>, <illegal reg q2.5>, <illegal reg q3.5>
    49f4:	ldrle	r0, [r3, #-2011]	; 0xfffff825
    49f8:	bl	155498 <fputs@plt+0x154098>
    49fc:	blx	244e24 <fputs@plt+0x243a24>
    4a00:			; <UNDEFINED> instruction: 0xf04ff101
    4a04:	svclt	0x000c032c
    4a08:			; <UNDEFINED> instruction: 0xf8044634
    4a0c:			; <UNDEFINED> instruction: 0xf04f3b01
    4a10:			; <UNDEFINED> instruction: 0x462032ff
    4a14:	ldrbmi	r9, [r3], -r0, lsl #2
    4a18:			; <UNDEFINED> instruction: 0xf7fc2101
    4a1c:	strmi	lr, [r4], #-3260	; 0xfffff344
    4a20:	cfstr32cs	mvfx3, [r3, #-4]
    4a24:	adcsmi	sp, r4, #228, 2	; 0x39
    4a28:	movwcs	sp, #4
    4a2c:	andlt	r7, r2, r3, lsr #32
    4a30:			; <UNDEFINED> instruction: 0x87f0e8bd
    4a34:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    4a38:	muleq	r3, r3, r8
    4a3c:	eorvs	r0, r0, fp, lsl #24
    4a40:			; <UNDEFINED> instruction: 0x71a380a1
    4a44:	pop	{r1, ip, sp, pc}
    4a48:	svclt	0x000087f0
    4a4c:	andeq	r6, r0, r6, ror #15
    4a50:	muleq	r0, sl, r7
    4a54:	svcmi	0x00f0e92d
    4a58:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    4a5c:	tstcs	r6, r4, lsl #22
    4a60:	ldccs	8, cr15, [r0], #-892	; 0xfffffc84
    4a64:			; <UNDEFINED> instruction: 0xf8df4680
    4a68:	ldrbtmi	r3, [sl], #-3120	; 0xfffff3d0
    4a6c:	cfldr32vc	mvfx15, [pc, #-692]	; 47c0 <fputs@plt+0x33c0>
    4a70:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4a74:			; <UNDEFINED> instruction: 0xf04f939d
    4a78:			; <UNDEFINED> instruction: 0xf8df0300
    4a7c:	ldrbtmi	r3, [fp], #-3104	; 0xfffff3e0
    4a80:	ldrmi	r9, [sp], -sp, lsl #6
    4a84:			; <UNDEFINED> instruction: 0xf9a4f7fd
    4a88:	ldrle	r0, [r0], #-1734	; 0xfffff93a
    4a8c:	ldccs	8, cr15, [r0], {223}	; 0xdf
    4a90:	stccc	8, cr15, [r4], {223}	; 0xdf
    4a94:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4a98:	blls	fe75eb08 <fputs@plt+0xfe75d708>
    4a9c:			; <UNDEFINED> instruction: 0xf042405a
    4aa0:			; <UNDEFINED> instruction: 0xf50d80de
    4aa4:	ldc	13, cr7, [sp], #124	; 0x7c
    4aa8:	pop	{r2, r8, r9, fp, pc}
    4aac:	qsub8mi	r8, r1, r0
    4ab0:			; <UNDEFINED> instruction: 0xf7fd4640
    4ab4:			; <UNDEFINED> instruction: 0xf10df983
    4ab8:	vst1.16	{d16-d17}, [pc :256], r4
    4abc:	smlabbcs	r0, r0, r2, r7
    4ac0:	stmdbeq	r3, {r5, ip, sp, lr, pc}
    4ac4:			; <UNDEFINED> instruction: 0xf7fc4650
    4ac8:			; <UNDEFINED> instruction: 0xf1b9eb84
    4acc:	sbcsle	r0, sp, r0, lsl #30
    4ad0:			; <UNDEFINED> instruction: 0xf04f2300
    4ad4:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}^
    4ad8:			; <UNDEFINED> instruction: 0x46473510
    4adc:	blcc	ff142e60 <fputs@plt+0xff141a60>
    4ae0:	bllt	ff142e64 <fputs@plt+0xff141a64>
    4ae4:	ldrbtmi	r4, [fp], #1147	; 0x47b
    4ae8:	bcc	fe440310 <fputs@plt+0xfe43ef10>
    4aec:	blcc	fef42e70 <fputs@plt+0xfef41a70>
    4af0:	blt	440318 <fputs@plt+0x43ef18>
    4af4:	ldrbtmi	r4, [fp], #-1747	; 0xfffff92d
    4af8:	bcc	440324 <fputs@plt+0x43ef24>
    4afc:	blcc	fec42e80 <fputs@plt+0xfec41a80>
    4b00:	mcr	4, 0, r4, cr9, cr11, {3}
    4b04:	vmov	r3, s17
    4b08:	andcs	r1, r1, r0, lsl sl
    4b0c:	bl	1042b04 <fputs@plt+0x1041704>
    4b10:	strbmi	r2, [r9], -r4, lsl #4
    4b14:			; <UNDEFINED> instruction: 0xf7fd4638
    4b18:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, fp, ip, sp, lr, pc}
    4b1c:	ldrbthi	pc, [lr], #0	; <UNPREDICTABLE>
    4b20:	ldrtmi	r4, [r8], -r9, asr #12
    4b24:			; <UNDEFINED> instruction: 0xf94af7fd
    4b28:	tsteq	r1, r9, lsl #2	; <UNPREDICTABLE>
    4b2c:	streq	pc, [r2], -r9, lsl #2
    4b30:	ldrtmi	r4, [r8], -r5, lsl #12
    4b34:			; <UNDEFINED> instruction: 0xf942f7fd
    4b38:			; <UNDEFINED> instruction: 0x46824631
    4b3c:			; <UNDEFINED> instruction: 0xf7fd4638
    4b40:	strbmi	pc, [sl], -r7, asr #18	; <UNPREDICTABLE>
    4b44:	bne	fe4403ac <fputs@plt+0xfe43efac>
    4b48:	beq	100bf8 <fputs@plt+0xff7f8>
    4b4c:	andcs	r4, r1, r4, lsl #12
    4b50:	bl	7c2b48 <fputs@plt+0x7c1748>
    4b54:	andcc	pc, r9, fp, lsl r8	; <UNPREDICTABLE>
    4b58:			; <UNDEFINED> instruction: 0xf80b1c5a
    4b5c:	blcs	cb88 <fputs@plt+0xb788>
    4b60:	strbthi	pc, [fp], #64	; 0x40	; <UNPREDICTABLE>
    4b64:			; <UNDEFINED> instruction: 0xf0002dff
    4b68:	cfldrscs	mvf8, [r4, #-952]	; 0xfffffc48
    4b6c:	addhi	pc, sp, r2, lsl #4
    4b70:			; <UNDEFINED> instruction: 0xf015e8df
    4b74:	orrseq	r0, r5, #1006632962	; 0x3c000002
    4b78:	rsbeq	r0, lr, #224, 4
    4b7c:	rsbseq	r0, r2, #92, 4	; 0xc0000005
    4b80:			; <UNDEFINED> instruction: 0x01ae0256
    4b84:	orreq	r0, r4, sl, lsl #3
    4b88:	hvceq	12314	; 0x301a
    4b8c:	tsteq	r1, sp, lsr r1
    4b90:	cmneq	r4, fp, lsl #2
    4b94:	sbceq	r0, r7, r9, asr #2
    4b98:	addeq	r0, ip, r8, lsr #1
    4b9c:	tstcs	lr, r5, lsl r0
    4ba0:			; <UNDEFINED> instruction: 0xf0044638
    4ba4:	ldrls	r0, [r2], #-1087	; 0xfffffbc1
    4ba8:			; <UNDEFINED> instruction: 0xf908f7fd
    4bac:	blne	142f30 <fputs@plt+0x141b30>
    4bb0:			; <UNDEFINED> instruction: 0xf1094622
    4bb4:	ldrbtmi	r0, [r9], #-1284	; 0xfffffafc
    4bb8:	ldrbteq	pc, [pc], #-0	; 4bc0 <fputs@plt+0x37c0>	; <UNPREDICTABLE>
    4bbc:			; <UNDEFINED> instruction: 0xf7fc2001
    4bc0:			; <UNDEFINED> instruction: 0x2c01eae8
    4bc4:	rsbhi	pc, pc, #1
    4bc8:			; <UNDEFINED> instruction: 0xf7fc200a
    4bcc:			; <UNDEFINED> instruction: 0xf8dfeaf0
    4bd0:	bls	353778 <fputs@plt+0x352378>
    4bd4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4bd8:	fstmdbxle	sp!, {d18-d17}	;@ Deprecated
    4bdc:	blcs	2b82c <fputs@plt+0x2a42c>
    4be0:			; <UNDEFINED> instruction: 0xf8dfd06a
    4be4:			; <UNDEFINED> instruction: 0x26003ad8
    4be8:	blge	4ff324 <fputs@plt+0x4fdf24>
    4bec:	tstls	r5, #2063597568	; 0x7b000000
    4bf0:	strtmi	r2, [r9], -r4, lsl #4
    4bf4:			; <UNDEFINED> instruction: 0xf7fd4638
    4bf8:	stmdacs	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
    4bfc:	strbhi	pc, [r8], #-0	; <UNPREDICTABLE>
    4c00:	ldrtmi	r4, [r8], -r9, lsr #12
    4c04:			; <UNDEFINED> instruction: 0xf8f2f7fd
    4c08:	stmdbeq	r4, {r0, r2, r8, ip, sp, lr, pc}
    4c0c:			; <UNDEFINED> instruction: 0xf0004649
    4c10:	strmi	r0, [r4], -r7, lsl #6
    4c14:	vmvn.i32	d20, #-939524096	; 0xc8000000
    4c18:	addseq	r1, sl, r3, lsl #16
    4c1c:	movwcs	lr, #59853	; 0xe9cd
    4c20:			; <UNDEFINED> instruction: 0xfff2f7fc
    4c24:	blcs	201b3c <fputs@plt+0x20073c>
    4c28:	bmi	201b40 <fputs@plt+0x200740>
    4c2c:			; <UNDEFINED> instruction: 0xf0002800
    4c30:	blls	3e5cf4 <fputs@plt+0x3e48f4>
    4c34:	ldrtmi	r2, [r2], -r0, lsl #24
    4c38:	andeq	pc, r1, pc, asr #32
    4c3c:	svclt	0x00b49301
    4c40:			; <UNDEFINED> instruction: 0x232d232b
    4c44:	svcmi	0x0080f014
    4c48:			; <UNDEFINED> instruction: 0x212bbf14
    4c4c:	tstls	r0, sp, lsr #2
    4c50:	bne	4404bc <fputs@plt+0x43f0bc>
    4c54:	b	fe742c4c <fputs@plt+0xfe74184c>
    4c58:	bne	fe4404c4 <fputs@plt+0xfe43f0c4>
    4c5c:			; <UNDEFINED> instruction: 0xf7fc2001
    4c60:			; <UNDEFINED> instruction: 0xf1b8ea98
    4c64:	vmax.f32	d0, d2, d14
    4c68:	ldm	pc, {r1, r2, pc}^	; <UNPREDICTABLE>
    4c6c:	ldreq	pc, [r4], #-24	; 0xffffffe8
    4c70:	ldreq	r0, [r4], #-1044	; 0xfffffbec
    4c74:	ldreq	r0, [r4], #-1044	; 0xfffffbec
    4c78:	strteq	r0, [r7], #-1044	; 0xfffffbec
    4c7c:	ldreq	r0, [fp], #-1057	; 0xfffffbdf
    4c80:			; <UNDEFINED> instruction: 0x03b103b1
    4c84:			; <UNDEFINED> instruction: 0x03b103b1
    4c88:			; <UNDEFINED> instruction: 0x03b103b1
    4c8c:	beq	c43010 <fputs@plt+0xc41c10>
    4c90:			; <UNDEFINED> instruction: 0xf7fc4478
    4c94:			; <UNDEFINED> instruction: 0xf8dfeb66
    4c98:	bls	353520 <fputs@plt+0x352120>
    4c9c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4ca0:	vstrle	d2, [r9, #-4]
    4ca4:	tsteq	r3, r9, lsl #2	; <UNPREDICTABLE>
    4ca8:	ldrtmi	r2, [r8], -r3, lsl #4
    4cac:			; <UNDEFINED> instruction: 0xf7fc910e
    4cb0:	stmdacs	r0, {r0, r1, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4cb4:	ldrthi	pc, [r4], #64	; 0x40	; <UNPREDICTABLE>
    4cb8:	svceq	0x0000f1ba
    4cbc:	strbhi	pc, [r9], #-0	; <UNPREDICTABLE>
    4cc0:			; <UNDEFINED> instruction: 0xe72046d1
    4cc4:	ldmibne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4cc8:	movweq	pc, #61444	; 0xf004	; <UNPREDICTABLE>
    4ccc:	andne	pc, r3, #196, 6	; 0x10000003
    4cd0:	ldrbtmi	r2, [r9], #-1
    4cd4:	b	1742ccc <fputs@plt+0x17418cc>
    4cd8:	ldmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4cdc:	ldmpl	r3, {r0, r2, r3, r9, fp, ip, pc}^
    4ce0:	blcs	5ed54 <fputs@plt+0x5d954>
    4ce4:			; <UNDEFINED> instruction: 0xf109dd09
    4ce8:	andcs	r0, r4, #4, 2
    4cec:	tstls	lr, r8, lsr r6
    4cf0:			; <UNDEFINED> instruction: 0xff8af7fc
    4cf4:			; <UNDEFINED> instruction: 0xf0402800
    4cf8:	andcs	r8, sl, pc, ror r4
    4cfc:	b	15c2cf4 <fputs@plt+0x15c18f4>
    4d00:			; <UNDEFINED> instruction: 0xf414e7da
    4d04:			; <UNDEFINED> instruction: 0xf3c44f00
    4d08:			; <UNDEFINED> instruction: 0xf103030a
    4d0c:			; <UNDEFINED> instruction: 0xf04f0301
    4d10:	svclt	0x00140001
    4d14:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    4d18:	svcmi	0x0080f414
    4d1c:			; <UNDEFINED> instruction: 0x212bbf14
    4d20:	tstls	r0, sp, lsr #2
    4d24:	stmibne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4d28:			; <UNDEFINED> instruction: 0xf7fc4479
    4d2c:			; <UNDEFINED> instruction: 0xf8dfea32
    4d30:	bls	353358 <fputs@plt+0x351f58>
    4d34:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4d38:			; <UNDEFINED> instruction: 0xddbd2b01
    4d3c:	tsteq	r4, r9, lsl #2	; <UNPREDICTABLE>
    4d40:	ldrtmi	r2, [r8], -r8, lsl #4
    4d44:			; <UNDEFINED> instruction: 0xf7fc910e
    4d48:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    4d4c:	stmdbls	lr, {r2, r4, r5, r7, ip, lr, pc}
    4d50:			; <UNDEFINED> instruction: 0xf7fd4638
    4d54:			; <UNDEFINED> instruction: 0xf8dff84b
    4d58:	ldrbtmi	r1, [r9], #-2420	; 0xfffff68c
    4d5c:	movweq	pc, #28704	; 0x7020	; <UNPREDICTABLE>
    4d60:	andeq	pc, r7, #0
    4d64:			; <UNDEFINED> instruction: 0xf7fc2001
    4d68:			; <UNDEFINED> instruction: 0xf109ea14
    4d6c:	ldrtmi	r0, [r8], -r8, lsl #2
    4d70:			; <UNDEFINED> instruction: 0xf83cf7fd
    4d74:	ldmdbne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4d78:			; <UNDEFINED> instruction: 0xf0204479
    4d7c:			; <UNDEFINED> instruction: 0xf0000307
    4d80:	andcs	r0, r1, r7, lsl #4
    4d84:	b	142d7c <fputs@plt+0x14197c>
    4d88:			; <UNDEFINED> instruction: 0xf8dfe796
    4d8c:	ldrbtmi	r0, [r8], #-2376	; 0xfffff6b8
    4d90:	b	ff9c2d88 <fputs@plt+0xff9c1988>
    4d94:	andcs	lr, r8, #144, 14	; 0x2400000
    4d98:	ldrtmi	r4, [r8], -r9, asr #12
    4d9c:			; <UNDEFINED> instruction: 0xff34f7fc
    4da0:	addle	r2, r9, r0, lsl #16
    4da4:	tsteq	r4, r9, lsl #2	; <UNPREDICTABLE>
    4da8:			; <UNDEFINED> instruction: 0xf7fd4638
    4dac:			; <UNDEFINED> instruction: 0xf109f811
    4db0:	strmi	r0, [r4], -r6, lsl #2
    4db4:			; <UNDEFINED> instruction: 0xf7fd4638
    4db8:	ldmdavs	sp!, {r0, r1, r3, fp, ip, sp, lr, pc}^
    4dbc:	movwcs	r9, #47373	; 0xb90d
    4dc0:	ldmdbcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4dc4:	vst2.32	{d21-d22}, [pc], r9
    4dc8:	strls	r7, [r2], #-640	; 0xfffffd80
    4dcc:	bhi	1b28de0 <fputs@plt+0x1b279e0>
    4dd0:	ldmdbge	sp, {r3, fp, sp, lr}^
    4dd4:	bhi	b29de0 <fputs@plt+0xb289e0>
    4dd8:			; <UNDEFINED> instruction: 0xf7fc9400
    4ddc:			; <UNDEFINED> instruction: 0xf8dfeaaa
    4de0:	ldrbtmi	r1, [r9], #-2300	; 0xfffff704
    4de4:	andcs	r4, r1, r2, lsl #12
    4de8:	ldmib	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4dec:			; <UNDEFINED> instruction: 0xf8dfe764
    4df0:	ldrbtmi	r0, [r8], #-2288	; 0xfffff710
    4df4:	b	fed42dec <fputs@plt+0xfed419ec>
    4df8:			; <UNDEFINED> instruction: 0xf8dfe75e
    4dfc:	ldrbtmi	r0, [r8], #-2280	; 0xfffff718
    4e00:	b	febc2df8 <fputs@plt+0xfebc19f8>
    4e04:			; <UNDEFINED> instruction: 0xf8dfe758
    4e08:	andcs	r1, r1, r0, ror #17
    4e0c:	stmdane	r4!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    4e10:			; <UNDEFINED> instruction: 0xf7fc4479
    4e14:			; <UNDEFINED> instruction: 0xf8dfe9be
    4e18:	vmlal.u8	<illegal reg q9.5>, d20, d16
    4e1c:	andsls	r1, r1, #805306368	; 0x30000000
    4e20:	ldmpl	r5, {r0, r2, r3, r9, fp, ip, pc}^
    4e24:	blcs	5eed8 <fputs@plt+0x5dad8>
    4e28:			; <UNDEFINED> instruction: 0xf8dfdd07
    4e2c:			; <UNDEFINED> instruction: 0xf00418c0
    4e30:	andcs	r0, r1, pc, lsl #4
    4e34:			; <UNDEFINED> instruction: 0xf7fc4479
    4e38:	blls	47f4f0 <fputs@plt+0x47e0f0>
    4e3c:	vqdmulh.s<illegal width 8>	d2, d0, d10
    4e40:	ldm	pc, {r3, r8, r9, sl, pc}^	; <UNPREDICTABLE>
    4e44:	usateq	pc, #29, r3	; <UNPREDICTABLE>
    4e48:			; <UNDEFINED> instruction: 0x070606f4
    4e4c:	strbteq	r0, [r6], r6, lsl #14
    4e50:			; <UNDEFINED> instruction: 0x06cf06dd
    4e54:	ldreq	r0, [r3], r6, asr #13
    4e58:	ldrteq	r0, [r9], #1644	; 0x66c
    4e5c:	ldmeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4e60:			; <UNDEFINED> instruction: 0xf7fc4478
    4e64:			; <UNDEFINED> instruction: 0xe727ea7e
    4e68:	stmne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4e6c:	movweq	pc, #50116	; 0xc3c4	; <UNPREDICTABLE>
    4e70:	andcs	r1, r1, r2, ror #6
    4e74:			; <UNDEFINED> instruction: 0xf7fc4479
    4e78:	ldr	lr, [sp, -ip, lsl #19]
    4e7c:	strbmi	r4, [r9], -r2, lsr #12
    4e80:			; <UNDEFINED> instruction: 0xf0014638
    4e84:			; <UNDEFINED> instruction: 0xe717ffd1
    4e88:	msrmi	SPSR_, #20, 8	; 0x14000000
    4e8c:	mvnhi	pc, r1
    4e90:	svcpl	0x0000f5b3
    4e94:	msrhi	CPSR_s, r1
    4e98:	rsbsmi	pc, r8, #4, 8	; 0x4000000
    4e9c:	svcmi	0x0020f5b2
    4ea0:	strbthi	pc, [pc], r0	; <UNPREDICTABLE>
    4ea4:	teqhi	r1, r1, lsl #4	; <UNPREDICTABLE>
    4ea8:	svcmi	0x0008f5b2
    4eac:	strbhi	pc, [r1, #1]!	; <UNPREDICTABLE>
    4eb0:	tsthi	sp, r1, asr #4	; <UNPREDICTABLE>
    4eb4:	svcmi	0x0010f5b2
    4eb8:	strbhi	pc, [ip, #1]!	; <UNPREDICTABLE>
    4ebc:	svcmi	0x0018f5b2
    4ec0:	ldrbhi	pc, [r4, #65]!	; 0x41	; <UNPREDICTABLE>
    4ec4:	ldmdaeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4ec8:			; <UNDEFINED> instruction: 0xf7fc4478
    4ecc:	ldrbt	lr, [r3], sl, asr #20
    4ed0:	ldrtmi	r2, [r8], -lr, lsl #2
    4ed4:			; <UNDEFINED> instruction: 0xff72f7fc
    4ed8:	ldrbteq	pc, [pc], #-16	; 4ee0 <fputs@plt+0x3ae0>	; <UNPREDICTABLE>
    4edc:	msrhi	CPSR_fc, r1
    4ee0:			; <UNDEFINED> instruction: 0xf0402c01
    4ee4:			; <UNDEFINED> instruction: 0xf8df8309
    4ee8:	ldrbtmi	r0, [r8], #-2068	; 0xfffff7ec
    4eec:	b	e42ee4 <fputs@plt+0xe41ae4>
    4ef0:			; <UNDEFINED> instruction: 0x37c4f8df
    4ef4:	ldmpl	r3, {r0, r2, r3, r9, fp, ip, pc}^
    4ef8:	blcs	5ef6c <fputs@plt+0x5db6c>
    4efc:	bichi	pc, r6, #64, 6
    4f00:	streq	pc, [r4, #-265]	; 0xfffffef7
    4f04:	ldrtmi	r2, [r8], -ip, lsl #4
    4f08:			; <UNDEFINED> instruction: 0xf7fc4629
    4f0c:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    4f10:			; <UNDEFINED> instruction: 0x83bcf000
    4f14:			; <UNDEFINED> instruction: 0x46384631
    4f18:			; <UNDEFINED> instruction: 0xff5af7fc
    4f1c:	ubfxne	pc, pc, #17, #1
    4f20:	ldrbtmi	r9, [r9], #-1040	; 0xfffffbf0
    4f24:	svceq	0x0001f010
    4f28:	orrne	pc, r2, #192, 6
    4f2c:	eorcs	fp, fp, #20, 30	; 0x50
    4f30:			; <UNDEFINED> instruction: 0xf010222d
    4f34:	bl	48b44 <fputs@plt+0x47744>
    4f38:	svclt	0x00140183
    4f3c:			; <UNDEFINED> instruction: 0x232d232b
    4f40:	svceq	0x0004f010
    4f44:	svclt	0x00146e09
    4f48:	strtcs	r2, [sp], -fp, lsr #12
    4f4c:	svceq	0x0008f010
    4f50:	tstls	r4, r0, lsl #12
    4f54:	qadd16cs	fp, fp, r4
    4f58:			; <UNDEFINED> instruction: 0xf010262d
    4f5c:			; <UNDEFINED> instruction: 0x96010f10
    4f60:	sbfxne	pc, pc, #17, #1
    4f64:	qadd16cs	fp, fp, r4
    4f68:			; <UNDEFINED> instruction: 0xf010262d
    4f6c:	strls	r0, [r2], -r0, lsr #30
    4f70:			; <UNDEFINED> instruction: 0x46204479
    4f74:	qadd16cs	fp, fp, r4
    4f78:	strls	r2, [r3], -sp, lsr #12
    4f7c:	stmdb	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f80:	ldrtmi	r4, [r8], -r9, lsr #12
    4f84:			; <UNDEFINED> instruction: 0xff32f7fc
    4f88:	svccc	0x0080f410
    4f8c:			; <UNDEFINED> instruction: 0x232bbf14
    4f90:			; <UNDEFINED> instruction: 0xf410232d
    4f94:	movwls	r3, #7936	; 0x1f00
    4f98:	strcs	fp, [fp, #-3860]!	; 0xfffff0ec
    4f9c:			; <UNDEFINED> instruction: 0xf410252d
    4fa0:	svclt	0x00142f80
    4fa4:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    4fa8:	svccs	0x0000f410
    4fac:	andpl	lr, r2, #3358720	; 0x334000
    4fb0:			; <UNDEFINED> instruction: 0x212bbf14
    4fb4:			; <UNDEFINED> instruction: 0xf410212d
    4fb8:	smlabbls	r4, r0, pc, r1	; <UNPREDICTABLE>
    4fbc:	mrseq	pc, (UNDEF: 7)	; <UNPREDICTABLE>
    4fc0:	svclt	0x00149100
    4fc4:			; <UNDEFINED> instruction: 0x232d232b
    4fc8:			; <UNDEFINED> instruction: 0x173cf8df
    4fcc:	svcne	0x0000f410
    4fd0:	vsubw.u8	<illegal reg q12.5>, q0, d5
    4fd4:	svclt	0x001403c4
    4fd8:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    4fdc:	andls	r4, r6, #2030043136	; 0x79000000
    4fe0:	andcs	pc, r7, #192, 6
    4fe4:			; <UNDEFINED> instruction: 0xf7fc4620
    4fe8:			; <UNDEFINED> instruction: 0xf109e8d4
    4fec:	ldrtmi	r0, [r8], -r8, lsl #2
    4ff0:	mrc2	7, 7, pc, cr12, cr12, {7}
    4ff4:			; <UNDEFINED> instruction: 0x1714f8df
    4ff8:	cfstrseq	mvf4, [r3], {121}	; 0x79
    4ffc:	strtmi	fp, [r0], -r2, lsl #5
    5000:	stmia	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5004:	tsteq	ip, r9, lsl #2	; <UNPREDICTABLE>
    5008:			; <UNDEFINED> instruction: 0xf7fc4638
    500c:			; <UNDEFINED> instruction: 0xf8dffeef
    5010:	ldrbtmi	r1, [r9], #-1792	; 0xfffff900
    5014:	addlt	r0, r2, #768	; 0x300
    5018:			; <UNDEFINED> instruction: 0xf7fc4620
    501c:			; <UNDEFINED> instruction: 0xe64be8ba
    5020:	usateq	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    5024:			; <UNDEFINED> instruction: 0xf7fc4478
    5028:			; <UNDEFINED> instruction: 0xe645e99c
    502c:	svceq	0x0020f014
    5030:	usatne	pc, #4, pc, asr #17	; <UNPREDICTABLE>
    5034:	eorcs	lr, r4, #323584	; 0x4f000
    5038:	andeq	pc, r1, pc, asr #32
    503c:	ldrbtmi	r9, [r9], #-512	; 0xfffffe00
    5040:	andseq	pc, pc, #4
    5044:			; <UNDEFINED> instruction: 0x232bbf14
    5048:			; <UNDEFINED> instruction: 0xf7fc232d
    504c:	ldrt	lr, [r3], -r2, lsr #17
    5050:			; <UNDEFINED> instruction: 0xf7fe4638
    5054:			; <UNDEFINED> instruction: 0xe62ffc51
    5058:	svceq	0x0001f014
    505c:	movwne	pc, #9156	; 0x23c4	; <UNPREDICTABLE>
    5060:	smlalbteq	pc, r2, r4, r3	; <UNPREDICTABLE>
    5064:	streq	pc, [r1, #-79]	; 0xffffffb1
    5068:	eorcs	fp, fp, #20, 30	; 0x50
    506c:			; <UNDEFINED> instruction: 0xf414222d
    5070:	blx	162a78 <fputs@plt+0x161678>
    5074:	blx	181c88 <fputs@plt+0x180888>
    5078:	svclt	0x0014f101
    507c:	eorcs	r2, sp, fp, lsr #32
    5080:			; <UNDEFINED> instruction: 0xf1400624
    5084:	stmib	sp, {r3, r5, r6, r9, pc}^
    5088:	eorcs	r1, fp, r0
    508c:	pkhtbne	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    5090:	strtmi	r9, [r8], -r2
    5094:			; <UNDEFINED> instruction: 0xf7fc4479
    5098:			; <UNDEFINED> instruction: 0xf8dfe87c
    509c:	bls	352914 <fputs@plt+0x351514>
    50a0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    50a4:			; <UNDEFINED> instruction: 0xf77f2b01
    50a8:			; <UNDEFINED> instruction: 0xf109ae07
    50ac:	andcs	r0, sl, #4, 8	; 0x4000000
    50b0:			; <UNDEFINED> instruction: 0x46214638
    50b4:	stc2	7, cr15, [r8, #1008]!	; 0x3f0
    50b8:			; <UNDEFINED> instruction: 0xf43f2800
    50bc:			; <UNDEFINED> instruction: 0xf8dfadfd
    50c0:	strtmi	r1, [r8], -r0, ror #12
    50c4:			; <UNDEFINED> instruction: 0xf7fc4479
    50c8:			; <UNDEFINED> instruction: 0xf109e864
    50cc:	ldrtmi	r0, [r8], -r8, lsl #2
    50d0:	mcr2	7, 4, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    50d4:	tsteq	ip, r9, lsl #2	; <UNPREDICTABLE>
    50d8:	ldrtmi	r9, [r8], -lr
    50dc:	mrc2	7, 3, pc, cr8, cr12, {7}
    50e0:			; <UNDEFINED> instruction: 0x1640f8df
    50e4:	ldrbtmi	r9, [r9], #-2574	; 0xfffff5f2
    50e8:	strtmi	r4, [r8], -r3, lsl #12
    50ec:			; <UNDEFINED> instruction: 0xf7fc930e
    50f0:			; <UNDEFINED> instruction: 0x4621e850
    50f4:			; <UNDEFINED> instruction: 0xf7fc4638
    50f8:			; <UNDEFINED> instruction: 0xf8dffe79
    50fc:	blls	38a9b4 <fputs@plt+0x3895b4>
    5100:			; <UNDEFINED> instruction: 0x46024479
    5104:			; <UNDEFINED> instruction: 0xf7fc4628
    5108:	cdpcs	8, 0, cr14, cr0, cr4, {2}
    510c:	cfldrdge	mvd15, [r4, #252]	; 0xfc
    5110:	tsteq	r0, r9, lsl #2	; <UNPREDICTABLE>
    5114:	ldrtmi	r2, [r8], -r8, lsl #4
    5118:			; <UNDEFINED> instruction: 0xf7fc910e
    511c:	stmdacs	r0, {r0, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    5120:	cfstrdge	mvd15, [sl, #252]	; 0xfc
    5124:	ldrtmi	r9, [r8], -lr, lsl #18
    5128:	mcr2	7, 3, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    512c:	tsteq	r4, r9, lsl #2	; <UNPREDICTABLE>
    5130:	subs	r4, r4, #2097152	; 0x200000
    5134:	ldrbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    5138:	strne	pc, [r3, #-964]	; 0xfffffc3c
    513c:	movweq	pc, #61444	; 0xf004	; <UNPREDICTABLE>
    5140:	strtmi	r2, [sl], -r1
    5144:			; <UNDEFINED> instruction: 0xf7fc4479
    5148:			; <UNDEFINED> instruction: 0xf8dfe824
    514c:	bls	352704 <fputs@plt+0x351304>
    5150:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5154:			; <UNDEFINED> instruction: 0xf77f2b01
    5158:			; <UNDEFINED> instruction: 0xf109adaf
    515c:	andcs	r0, r8, #4, 2
    5160:	tstls	lr, r8, lsr r6
    5164:	ldc2l	7, cr15, [r0, #-1008]	; 0xfffffc10
    5168:			; <UNDEFINED> instruction: 0xf43f2800
    516c:	stmdbls	lr, {r0, r2, r5, r7, r8, sl, fp, sp, pc}
    5170:			; <UNDEFINED> instruction: 0xf7fc4638
    5174:	stccs	14, cr15, [r2, #-236]	; 0xffffff14
    5178:	svclt	0x00d8ad5d
    517c:	strtmi	r2, [r9], -r0, lsl #12
    5180:	vqrdmlsh.s<illegal width 8>	<illegal reg q13.5>, q8, d0[2]
    5184:	strmi	r0, [r4], -r0, asr #13
    5188:	stmdaeq	r8, {ip, sp, lr, pc}
    518c:	andeq	pc, r7, r0
    5190:			; <UNDEFINED> instruction: 0xf7ff4632
    5194:	pldw	[r4], #-3103	; 0xfffff3e1
    5198:	strls	r3, [r9, #-3968]	; 0xfffff080
    519c:			; <UNDEFINED> instruction: 0x232bbf14
    51a0:			; <UNDEFINED> instruction: 0xf414232d
    51a4:	svclt	0x00147f00
    51a8:	eorcs	r2, sp, fp, lsr #32
    51ac:	svcvc	0x0080f414
    51b0:			; <UNDEFINED> instruction: 0x212bbf14
    51b4:			; <UNDEFINED> instruction: 0xf014212d
    51b8:	svclt	0x00140f80
    51bc:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    51c0:	svceq	0x0040f014
    51c4:			; <UNDEFINED> instruction: 0xf04fbf14
    51c8:			; <UNDEFINED> instruction: 0xf04f0c2b
    51cc:			; <UNDEFINED> instruction: 0xf0140c2d
    51d0:	andls	r0, r2, r0, lsr #30
    51d4:	eorcs	fp, fp, r4, lsl pc
    51d8:			; <UNDEFINED> instruction: 0xf014202d
    51dc:	stmib	sp, {r4, r8, r9, sl, fp}^
    51e0:	b	13c99f4 <fputs@plt+0x13c85f4>
    51e4:	svclt	0x000c6214
    51e8:			; <UNDEFINED> instruction: 0x212b212d
    51ec:	svceq	0x0000f1b8
    51f0:	vaddw.u8	<illegal reg q12.5>, q2, d7
    51f4:	tstls	r0, r2, asr #2
    51f8:	ldrne	pc, [r4, #-2271]!	; 0xfffff721
    51fc:	andeq	pc, r1, #-2147483648	; 0x80000000
    5200:	vaddl.u8	<illegal reg q12.5>, d4, d6
    5204:	svclt	0x00142482
    5208:	eorcs	r2, sp, fp, lsr #32
    520c:	andsgt	pc, r4, sp, asr #17
    5210:	andls	r4, r8, r9, ror r4
    5214:	strls	r2, [r1], #-1
    5218:	svc	0x00baf7fb
    521c:	tsteq	r8, r9, lsl #2	; <UNPREDICTABLE>
    5220:			; <UNDEFINED> instruction: 0xf7fc4638
    5224:	strtmi	pc, [r9], -r3, ror #27
    5228:			; <UNDEFINED> instruction: 0x46044632
    522c:	andeq	pc, r7, r0
    5230:	blx	ff443236 <fputs@plt+0xff441e36>
    5234:	svcvc	0x0000f414
    5238:	andsvs	lr, r4, #323584	; 0x4f000
    523c:	svclt	0x00149506
    5240:	eorcs	r2, sp, fp, lsr #32
    5244:	svcvc	0x0080f414
    5248:	andeq	pc, r1, #-2147483648	; 0x80000000
    524c:	qadd16cs	fp, fp, r4
    5250:			; <UNDEFINED> instruction: 0xf014262d
    5254:	strls	r0, [r2], -r0, lsl #31
    5258:			; <UNDEFINED> instruction: 0x212bbf14
    525c:			; <UNDEFINED> instruction: 0xf014212d
    5260:	svclt	0x00140f20
    5264:			; <UNDEFINED> instruction: 0x232d232b
    5268:	svceq	0x0010f014
    526c:	vaddw.u8	<illegal reg q12.5>, q2, d3
    5270:	smlabbls	r0, r2, r1, r2
    5274:	ldrtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    5278:	svclt	0x00149001
    527c:	eorcs	r2, sp, fp, lsr #32
    5280:	andls	r9, r5, r4, lsl #6
    5284:	movtcc	pc, #9156	; 0x23c4	; <UNPREDICTABLE>
    5288:	andcs	r4, r1, r9, ror r4
    528c:	svc	0x0080f7fb
    5290:			; <UNDEFINED> instruction: 0xf8dfe512
    5294:	ldrbtmi	r0, [r8], #-1188	; 0xfffffb5c
    5298:	stmda	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    529c:			; <UNDEFINED> instruction: 0xf8dfe50c
    52a0:			; <UNDEFINED> instruction: 0xf004149c
    52a4:	andcs	r0, r1, r7, lsl #4
    52a8:			; <UNDEFINED> instruction: 0xf7fb4479
    52ac:			; <UNDEFINED> instruction: 0xf8dfef72
    52b0:	bls	3522d8 <fputs@plt+0x350ed8>
    52b4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    52b8:			; <UNDEFINED> instruction: 0xf77f2b01
    52bc:			; <UNDEFINED> instruction: 0xf014acfd
    52c0:			; <UNDEFINED> instruction: 0xf8df0f08
    52c4:	vmvn.i32	<illegal reg q8.5>, #13369344	; 0x00cc0000
    52c8:	svclt	0x00141082
    52cc:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    52d0:	svceq	0x0020f014
    52d4:	svclt	0x00144479
    52d8:			; <UNDEFINED> instruction: 0x232d232b
    52dc:	svcvc	0x0000f414
    52e0:	eoreq	pc, r0, r1, asr r8	; <UNPREDICTABLE>
    52e4:	qadd16cs	fp, fp, r4
    52e8:			; <UNDEFINED> instruction: 0xf414262d
    52ec:	andls	r6, r2, r0, lsl #31
    52f0:			; <UNDEFINED> instruction: 0xf04f9600
    52f4:	svclt	0x00140001
    52f8:	strcs	r2, [sp, #-1323]!	; 0xfffffad5
    52fc:	svcvs	0x0000f414
    5300:	svclt	0x00149501
    5304:			; <UNDEFINED> instruction: 0x212d212b
    5308:	svcpl	0x0080f414
    530c:	svclt	0x00149103
    5310:	strcs	r2, [sp, #-1323]!	; 0xfffffad5
    5314:	svcpl	0x0000f414
    5318:			; <UNDEFINED> instruction: 0x212bbf14
    531c:			; <UNDEFINED> instruction: 0xf414212d
    5320:	stmib	sp, {r7, r8, r9, sl, fp, lr}^
    5324:	svclt	0x00145104
    5328:			; <UNDEFINED> instruction: 0x212d212b
    532c:	svcmi	0x0000f414
    5330:			; <UNDEFINED> instruction: 0xf1099106
    5334:	svclt	0x00140404
    5338:			; <UNDEFINED> instruction: 0x212d212b
    533c:			; <UNDEFINED> instruction: 0xf8df9107
    5340:	ldrbtmi	r1, [r9], #-1028	; 0xfffffbfc
    5344:	svc	0x0024f7fb
    5348:	andcs	r4, r4, #34603008	; 0x2100000
    534c:			; <UNDEFINED> instruction: 0xf7fc4638
    5350:	stmdacs	r0, {r0, r1, r3, r4, r6, sl, fp, ip, sp, lr, pc}
    5354:	cfldrsge	mvf15, [r0], #252	; 0xfc
    5358:	ldrtmi	r4, [r8], -r1, lsr #12
    535c:	ldc2	7, cr15, [r8, #-1008]!	; 0xfffffc10
    5360:	svceq	0x0008f010
    5364:	svclt	0x00144604
    5368:			; <UNDEFINED> instruction: 0x232d232b
    536c:	svcvc	0x0080f410
    5370:	eorcs	fp, fp, #20, 30	; 0x50
    5374:			; <UNDEFINED> instruction: 0xf410222d
    5378:	andls	r4, r0, #0, 30
    537c:	subcs	pc, r3, #192, 6
    5380:	svclt	0x00149201
    5384:			; <UNDEFINED> instruction: 0x212d212b
    5388:	vaddw.u8	<illegal reg q12.5>, q0, d3
    538c:	tstls	r2, r1, asr #2
    5390:	andeq	pc, r3, #0
    5394:	andcs	r4, r1, ip, ror #19
    5398:			; <UNDEFINED> instruction: 0xf7fb4479
    539c:			; <UNDEFINED> instruction: 0xf109eefa
    53a0:	ldrtmi	r0, [r8], -r6, lsl #2
    53a4:	stc2	7, cr15, [sl, #-1008]	; 0xfffffc10
    53a8:			; <UNDEFINED> instruction: 0xf43f2800
    53ac:			; <UNDEFINED> instruction: 0xf014ac85
    53b0:	stmibmi	r6!, {r7, r8, r9, sl, fp}^
    53b4:	andeq	pc, r1, pc, asr #32
    53b8:	eorcs	fp, fp, #20, 30	; 0x50
    53bc:			; <UNDEFINED> instruction: 0xf014222d
    53c0:	ldrbtmi	r0, [r9], #-3904	; 0xfffff0c0
    53c4:			; <UNDEFINED> instruction: 0x232bbf0c
    53c8:			; <UNDEFINED> instruction: 0xf7fb232d
    53cc:	ldrbt	lr, [r3], #-3810	; 0xfffff11e
    53d0:			; <UNDEFINED> instruction: 0xf1a849df
    53d4:	andcs	r0, r1, r9, lsl #4
    53d8:			; <UNDEFINED> instruction: 0xf7fb4479
    53dc:	ldrdcs	lr, [sl], -sl
    53e0:	mcr	7, 7, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    53e4:	ldrbmi	r2, [r8], -r0, lsl #2
    53e8:	mcrr2	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    53ec:	ldrbtmi	r4, [r9], #-2521	; 0xfffff627
    53f0:	andcs	r4, r1, r4, lsl #12
    53f4:	mcr	7, 6, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    53f8:			; <UNDEFINED> instruction: 0xf0002c00
    53fc:	strtmi	r8, [r0], -r8, lsl #1
    5400:	svc	0x00aef7fb
    5404:	ldrbmi	r2, [r0], -r1, lsl #2
    5408:	ldc2	7, cr15, [r8], #-1016	; 0xfffffc08
    540c:	ldrbtmi	r4, [r9], #-2514	; 0xfffff62e
    5410:	andcs	r4, r1, r4, lsl #12
    5414:	mrc	7, 5, APSR_nzcv, cr12, cr11, {7}
    5418:	rsbsle	r2, r1, r0, lsl #24
    541c:			; <UNDEFINED> instruction: 0xf7fb4620
    5420:	strbmi	lr, [r9], -r0, lsr #31
    5424:			; <UNDEFINED> instruction: 0xf7fc4638
    5428:			; <UNDEFINED> instruction: 0xf105fce1
    542c:			; <UNDEFINED> instruction: 0xf1050108
    5430:	strmi	r0, [r0], ip, lsl #20
    5434:			; <UNDEFINED> instruction: 0xf7fc4638
    5438:	stmibmi	r8, {r0, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}^
    543c:	bleq	1014e4 <fputs@plt+0x1000e4>
    5440:			; <UNDEFINED> instruction: 0x46044479
    5444:			; <UNDEFINED> instruction: 0xf7fb2001
    5448:			; <UNDEFINED> instruction: 0xf018eea4
    544c:			; <UNDEFINED> instruction: 0xf0040f02
    5450:			; <UNDEFINED> instruction: 0xf0440902
    5454:	cmple	r2, r3, lsl #8
    5458:	ldrbmi	r4, [sl], -r1, asr #19
    545c:	ldrbtmi	r2, [r9], #-1
    5460:	mrc	7, 4, APSR_nzcv, cr6, cr11, {7}
    5464:			; <UNDEFINED> instruction: 0x200149bf
    5468:			; <UNDEFINED> instruction: 0xf7fb4479
    546c:			; <UNDEFINED> instruction: 0xf1b9ee92
    5470:			; <UNDEFINED> instruction: 0xd1290f00
    5474:			; <UNDEFINED> instruction: 0x200149bc
    5478:	strmi	r4, [r6], #-1570	; 0xfffff9de
    547c:			; <UNDEFINED> instruction: 0xf7fb4479
    5480:	blls	3c0ea8 <fputs@plt+0x3bfaa8>
    5484:	ldrmi	r3, [sp], #-772	; 0xfffffcfc
    5488:	adcsmi	r9, r3, #18432	; 0x4800
    548c:	blge	fec42690 <fputs@plt+0xfec41290>
    5490:	blge	4ffc0c <fputs@plt+0x4fe80c>
    5494:	ldmibmi	r5!, {r4, sl, sp, lr, pc}
    5498:	andcs	r4, r1, r2, asr #12
    549c:			; <UNDEFINED> instruction: 0xf7fb4479
    54a0:			; <UNDEFINED> instruction: 0xe79cee78
    54a4:			; <UNDEFINED> instruction: 0x200149b2
    54a8:			; <UNDEFINED> instruction: 0xf7fb4479
    54ac:			; <UNDEFINED> instruction: 0xe796ee72
    54b0:			; <UNDEFINED> instruction: 0x200149b0
    54b4:			; <UNDEFINED> instruction: 0xf7fb4479
    54b8:	ldr	lr, [r0, ip, ror #28]
    54bc:	andcs	r4, r1, lr, lsr #19
    54c0:			; <UNDEFINED> instruction: 0xf7fb4479
    54c4:	str	lr, [sl, r6, ror #28]
    54c8:			; <UNDEFINED> instruction: 0x46384651
    54cc:	stc2	7, cr15, [lr], {252}	; 0xfc
    54d0:	ldrbtmi	r4, [r9], #-2474	; 0xfffff656
    54d4:	andcs	r4, r1, r2, lsl #12
    54d8:	mrc	7, 2, APSR_nzcv, cr10, cr11, {7}
    54dc:	ldrbmi	lr, [r1], -sl, asr #15
    54e0:			; <UNDEFINED> instruction: 0xf7fc4638
    54e4:	stmibmi	r6!, {r0, r1, r7, sl, fp, ip, sp, lr, pc}
    54e8:	beq	441904 <fputs@plt+0x440504>
    54ec:			; <UNDEFINED> instruction: 0x46024479
    54f0:			; <UNDEFINED> instruction: 0xf7fb2001
    54f4:	str	lr, [pc, lr, asr #28]!
    54f8:	tstls	r0, #67108864	; 0x4000000
    54fc:	bllt	ff743500 <fputs@plt+0xff742100>
    5500:	ldrbmi	r4, [r2], -r0, lsr #19
    5504:	ldrbtmi	r2, [r9], #-1
    5508:	mcr	7, 2, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    550c:	ldmibmi	lr, {r0, r3, r7, r8, r9, sl, sp, lr, pc}
    5510:	andcs	r4, r1, sl, asr r6
    5514:			; <UNDEFINED> instruction: 0xf7fb4479
    5518:			; <UNDEFINED> instruction: 0xe773ee3c
    551c:	ssatmi	r4, #25, fp, lsl #17
    5520:			; <UNDEFINED> instruction: 0xf7fb4478
    5524:	blls	4411a4 <fputs@plt+0x43fda4>
    5528:			; <UNDEFINED> instruction: 0xf43f2b00
    552c:	ldmdbls	r1, {r0, r1, r2, r3, r5, r7, r9, fp, sp, pc}
    5530:			; <UNDEFINED> instruction: 0xf0014640
    5534:			; <UNDEFINED> instruction: 0xf7fffd21
    5538:	ldmmi	r5, {r0, r3, r5, r7, r9, fp, ip, sp, pc}
    553c:	ldrbtmi	r4, [r8], #-1720	; 0xfffff948
    5540:	svc	0x000ef7fb
    5544:	ldmmi	r3, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    5548:	ldrbtmi	r4, [r8], #-1720	; 0xfffff948
    554c:	svc	0x0008f7fb
    5550:	ldrtmi	lr, [r8], r9, ror #15
    5554:	stmib	sp, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    5558:	eorcs	r1, sp, r0
    555c:	andls	r4, r2, lr, lsl #19
    5560:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    5564:	mrc	7, 0, APSR_nzcv, cr4, cr11, {7}
    5568:	bls	3582bc <fputs@plt+0x356ebc>
    556c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5570:			; <UNDEFINED> instruction: 0xf77f2b01
    5574:			; <UNDEFINED> instruction: 0xf109aba1
    5578:	andcs	r0, r6, #4, 8	; 0x4000000
    557c:			; <UNDEFINED> instruction: 0x46214638
    5580:	blx	10c357a <fputs@plt+0x10c217a>
    5584:			; <UNDEFINED> instruction: 0xf43f2800
    5588:	stmibmi	r4, {r0, r1, r2, r4, r7, r8, r9, fp, sp, pc}
    558c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    5590:	ldcl	7, cr15, [lr, #1004]!	; 0x3ec
    5594:	tsteq	r8, r9, lsl #2	; <UNPREDICTABLE>
    5598:			; <UNDEFINED> instruction: 0xf7fc4638
    559c:			; <UNDEFINED> instruction: 0x4621fc19
    55a0:	ldrtmi	r9, [r8], -lr
    55a4:	stc2	7, cr15, [r2], #-1008	; 0xfffffc10
    55a8:	blls	397ba4 <fputs@plt+0x3967a4>
    55ac:			; <UNDEFINED> instruction: 0x46024479
    55b0:			; <UNDEFINED> instruction: 0xf7fb4628
    55b4:	cdpcs	13, 0, cr14, cr0, cr14, {7}
    55b8:	blge	1fc26bc <fputs@plt+0x1fc12bc>
    55bc:	tsteq	ip, r9, lsl #2	; <UNPREDICTABLE>
    55c0:	ldrtmi	r2, [r8], -r8, lsl #4
    55c4:			; <UNDEFINED> instruction: 0xf7fc910e
    55c8:	stmdacs	r0, {r0, r1, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}
    55cc:	blge	1d426d0 <fputs@plt+0x1d412d0>
    55d0:	ldrtmi	r9, [r8], -lr, lsl #18
    55d4:	stc2	7, cr15, [sl], {252}	; 0xfc
    55d8:	tsteq	r0, r9, lsl #2	; <UNPREDICTABLE>
    55dc:	ldrtmi	r4, [r8], -r2, lsl #12
    55e0:			; <UNDEFINED> instruction: 0xf7fc920e
    55e4:	stmdbmi	pc!, {r0, r1, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    55e8:	ldrbtmi	r9, [r9], #-2574	; 0xfffff5f2
    55ec:	andcs	r4, r1, r3, lsl #12
    55f0:	stcl	7, cr15, [lr, #1004]	; 0x3ec
    55f4:	bllt	18435f8 <fputs@plt+0x18421f8>
    55f8:	ldrtmi	r9, [r8], -lr, lsl #18
    55fc:	blx	ffdc35f6 <fputs@plt+0xffdc21f6>
    5600:	andeq	pc, pc, #0
    5604:	stmdbcs	r5, {r0, r4, r8, r9, sl, fp, ip}
    5608:	eorhi	pc, r5, r1, asr #4
    560c:			; <UNDEFINED> instruction: 0xf0012a0f
    5610:	stmdbmi	r5!, {r0, r1, r2, r4, r7, r8, pc}^
    5614:	ldrbtmi	r2, [r9], #-1
    5618:	ldc	7, cr15, [sl, #1004]!	; 0x3ec
    561c:	bllt	1343620 <fputs@plt+0x1342220>
    5620:	ldrtmi	r9, [r8], -lr, lsl #18
    5624:	blx	ff2c361e <fputs@plt+0xff2c221e>
    5628:	ldrbtmi	r4, [r9], #-2400	; 0xfffff6a0
    562c:	svceq	0x0001f010
    5630:	eorcs	fp, fp, #20, 30	; 0x50
    5634:			; <UNDEFINED> instruction: 0xf010222d
    5638:			; <UNDEFINED> instruction: 0xf04f0f02
    563c:	svclt	0x00140001
    5640:			; <UNDEFINED> instruction: 0x232d232b
    5644:	stc	7, cr15, [r4, #1004]!	; 0x3ec
    5648:	tsteq	r4, r9, lsl #2	; <UNPREDICTABLE>
    564c:			; <UNDEFINED> instruction: 0xf7fc4638
    5650:	ldmdbmi	r7, {r0, r2, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
    5654:			; <UNDEFINED> instruction: 0xf0104479
    5658:			; <UNDEFINED> instruction: 0xf04f0f01
    565c:	svclt	0x00140001
    5660:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    5664:	ldc	7, cr15, [r4, #1004]	; 0x3ec
    5668:	tsteq	r5, r9, lsl #2	; <UNPREDICTABLE>
    566c:			; <UNDEFINED> instruction: 0xf7fc4638
    5670:	ldmdbmi	r0, {r0, r2, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
    5674:			; <UNDEFINED> instruction: 0xf0104479
    5678:			; <UNDEFINED> instruction: 0xf04f0f01
    567c:	svclt	0x00140001
    5680:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    5684:	stc	7, cr15, [r4, #1004]	; 0x3ec
    5688:	bllt	5c368c <fputs@plt+0x5c228c>
    568c:			; <UNDEFINED> instruction: 0xf7ff9410
    5690:	svclt	0x0000bb13
    5694:	andeq	sl, r1, sl, lsr r4
    5698:	andeq	r0, r0, r4, lsr r1
    569c:	andeq	sl, r1, r6, lsr #8
    56a0:	andeq	sl, r1, r0, lsl r4
    56a4:			; <UNDEFINED> instruction: 0x000069b4
    56a8:	muleq	r0, r2, r9
    56ac:	ldrdeq	r7, [r0], -r2
    56b0:	strdeq	r7, [r0], -r8
    56b4:	andeq	r7, r0, sl, asr #17
    56b8:	andeq	r0, r0, r4, lsl r1
    56bc:	andeq	r7, r0, ip, ror r9
    56c0:	muleq	r0, r8, r7
    56c4:	andeq	r7, r0, sl, lsl r7
    56c8:	andeq	r7, r0, r0, ror #12
    56cc:	andeq	r7, r0, r2, asr r6
    56d0:	andeq	r7, r0, r8, asr r6
    56d4:	andeq	r6, r0, lr, ror #25
    56d8:	andeq	r0, r0, r8, lsl r1
    56dc:	andeq	r6, r0, sl, lsl #25
    56e0:	andeq	r6, r0, r6, ror #24
    56e4:	andeq	r6, r0, r2, lsr ip
    56e8:	andeq	r6, r0, ip, lsl #25
    56ec:	andeq	r6, r0, r4, ror ip
    56f0:	andeq	r6, r0, r8, lsr #24
    56f4:	muleq	r0, ip, fp
    56f8:	andeq	r6, r0, r8, asr #20
    56fc:	andeq	r6, r0, lr, lsl #17
    5700:	muleq	r1, r2, sp
    5704:	andeq	r6, r0, ip, lsl r8
    5708:	strdeq	r6, [r0], -r8
    570c:	andeq	r6, r0, r4, lsr #16
    5710:	andeq	r6, r0, r6, lsr r8
    5714:	andeq	r6, r0, r4, lsl #13
    5718:	andeq	r6, r0, lr, lsl r6
    571c:	andeq	r7, r0, r4, ror r5
    5720:	andeq	r7, r0, r4, lsr #10
    5724:	andeq	r7, r0, r2, asr r8
    5728:	strdeq	r7, [r0], -r4
    572c:	andeq	r6, r0, r4, asr r4
    5730:	muleq	r0, ip, r3
    5734:	andeq	r6, r0, r8, lsl #7
    5738:	andeq	r6, r0, sl, lsr #4
    573c:	andeq	r6, r0, r0, lsr #4
    5740:	andeq	r7, r0, r4, lsr #11
    5744:	andeq	r6, r0, r6, lsr #3
    5748:	andeq	r6, r0, r8, lsr #3
    574c:			; <UNDEFINED> instruction: 0x000061be
    5750:	andeq	r7, r0, r4, lsl #3
    5754:	andeq	r7, r0, r6, lsl #3
    5758:	andeq	r7, r0, r6, lsl #3
    575c:	andeq	r7, r0, r0, ror r1
    5760:	ldrdeq	r7, [r0], -lr
    5764:	andeq	r7, r0, r4, asr r1
    5768:	andeq	r7, r0, r0, asr #15
    576c:	andeq	r7, r0, ip, ror r0
    5770:	andeq	r7, r0, r4, lsr #1
    5774:	andeq	r7, r0, r8, lsl #1
    5778:	andeq	r7, r0, r0, rrx
    577c:	andeq	r4, r0, r2, lsl r8
    5780:	strdeq	r4, [r0], -r8
    5784:	andeq	r7, r0, r6, lsl #1
    5788:	andeq	r7, r0, r8, ror r0
    578c:	andeq	r5, r0, r8, ror #30
    5790:	andeq	r5, r0, r2, ror #30
    5794:	andeq	r5, r0, r6, ror #30
    5798:	andeq	r7, r0, r6, lsr #1
    579c:	andeq	r7, r0, sl, asr r0
    57a0:	andeq	r7, r0, r8, asr #32
    57a4:	muleq	r0, lr, r0
    57a8:	andeq	r6, r0, r6, lsl #28
    57ac:	andeq	r6, r0, r6, lsl lr
    57b0:	andeq	r6, r0, r4, lsl #28
    57b4:	strdeq	r6, [r0], -r8
    57b8:	blne	943b3c <fputs@plt+0x94273c>
    57bc:	ldrbtmi	r2, [r9], #-1
    57c0:	stcl	7, cr15, [r6], #1004	; 0x3ec
    57c4:	blne	743b48 <fputs@plt+0x742748>
    57c8:	subcs	pc, r4, #196, 6	; 0x10000003
    57cc:	ldrbtmi	r2, [r9], #-1
    57d0:	ldcl	7, cr15, [lr], {251}	; 0xfb
    57d4:	blcs	5f888 <fputs@plt+0x5e488>
    57d8:	mcrge	7, 4, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
    57dc:	andscs	r2, r0, #0, 6
    57e0:	movwcs	lr, #63949	; 0xf9cd
    57e4:	movwls	r2, #57888	; 0xe220
    57e8:	movwcs	r9, #4884	; 0x1314
    57ec:			; <UNDEFINED> instruction: 0xf1099312
    57f0:	ldrtmi	r0, [r8], -r4, lsl #2
    57f4:			; <UNDEFINED> instruction: 0xf7fc9113
    57f8:	stmdacs	r0, {r0, r1, r2, r9, fp, ip, sp, lr, pc}
    57fc:	mrcge	4, 3, APSR_nzcv, cr12, cr15, {1}
    5800:			; <UNDEFINED> instruction: 0x46389913
    5804:	blx	ffcc37fc <fputs@plt+0xffcc23fc>
    5808:	strcs	r2, [r1], -r0, lsl #3
    580c:	andeq	pc, r7, #0
    5810:	biceq	pc, r1, #192, 6
    5814:	vpmax.s8	d15, d2, d1
    5818:	bne	ff343b9c <fputs@plt+0xff34279c>
    581c:	vpmax.u8	d15, d3, d6
    5820:	blcc	5703c <fputs@plt+0x55c3c>
    5824:			; <UNDEFINED> instruction: 0x46304479
    5828:	ldc	7, cr15, [r2], #1004	; 0x3ec
    582c:	movweq	pc, #57368	; 0xe018	; <UNPREDICTABLE>
    5830:			; <UNDEFINED> instruction: 0xf0019319
    5834:			; <UNDEFINED> instruction: 0xf008806f
    5838:	andcs	r0, sl, sp, lsl #6
    583c:			; <UNDEFINED> instruction: 0x461e9318
    5840:	ldc	7, cr15, [r4], #1004	; 0x3ec
    5844:	svceq	0x0020f015
    5848:			; <UNDEFINED> instruction: 0xf8df4633
    584c:			; <UNDEFINED> instruction: 0xf1a31aa0
    5850:	blx	fecc646c <fputs@plt+0xfecc506c>
    5854:	svclt	0x0014f383
    5858:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    585c:	andcs	r4, r1, r9, ror r4
    5860:	tstls	r3, #1490944	; 0x16c000
    5864:	ldc	7, cr15, [r4], {251}	; 0xfb
    5868:	blls	4ec0b4 <fputs@plt+0x4eacb4>
    586c:	svclt	0x008c2a01
    5870:	strcs	r2, [r1], -r0, lsl #12
    5874:	andsle	r4, r5, r3, lsr r3
    5878:	svcpl	0x0080f415
    587c:	bne	1c43c00 <fputs@plt+0x1c42800>
    5880:	eorcs	fp, fp, #20, 30	; 0x50
    5884:			; <UNDEFINED> instruction: 0xf415222d
    5888:	ldrbtmi	r5, [r9], #-3840	; 0xfffff100
    588c:			; <UNDEFINED> instruction: 0x232bbf14
    5890:			; <UNDEFINED> instruction: 0xf415232d
    5894:	svclt	0x00144f80
    5898:	eorcs	r2, sp, fp, lsr #32
    589c:	andcs	r9, r1, r0
    58a0:	ldcl	7, cr15, [r6], #-1004	; 0xfffffc14
    58a4:			; <UNDEFINED> instruction: 0xf4159b11
    58a8:			; <UNDEFINED> instruction: 0xf8df4f00
    58ac:			; <UNDEFINED> instruction: 0xf04f1a48
    58b0:			; <UNDEFINED> instruction: 0xf1a30001
    58b4:	svclt	0x00180309
    58b8:	blx	fecce16c <fputs@plt+0xfecccd6c>
    58bc:	svclt	0x0008f383
    58c0:	ldrbtmi	r2, [r9], #-557	; 0xfffffdd3
    58c4:	tstls	r5, #1490944	; 0x16c000
    58c8:	stcl	7, cr15, [r2], #-1004	; 0xfffffc14
    58cc:	teqmi	r3, #21504	; 0x5400
    58d0:	andle	r9, fp, r6, lsl r3
    58d4:	svcpl	0x0080f015
    58d8:	bne	743c5c <fputs@plt+0x74285c>
    58dc:	andeq	pc, r1, pc, asr #32
    58e0:	svclt	0x00144479
    58e4:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    58e8:	mrrc	7, 15, pc, r2, cr11	; <UNPREDICTABLE>
    58ec:	bls	4ec538 <fputs@plt+0x4eb138>
    58f0:			; <UNDEFINED> instruction: 0xf383fab3
    58f4:	tstls	r7, #1490944	; 0x16c000
    58f8:	andsle	r4, sl, r3, lsl r3
    58fc:	addmi	pc, r7, #335544323	; 0x14000003
    5900:	ldmibcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5904:	strvs	pc, [r1], r5, asr #7
    5908:	ldmibne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    590c:	bcs	fe441130 <fputs@plt+0xfe43fd30>
    5910:	bl	d6b04 <fputs@plt+0xd5704>
    5914:	ldrbtmi	r0, [r9], #-902	; 0xfffffc7a
    5918:	bvc	ffa01500 <fputs@plt+0xffa00100>
    591c:	ldc	0, cr2, [r3, #4]
    5920:	vmul.f32	s15, s14, s20
    5924:			; <UNDEFINED> instruction: 0xeeb77a87
    5928:	mrrc	10, 14, r7, r3, cr7
    592c:			; <UNDEFINED> instruction: 0xf7fb2b17
    5930:	andcs	lr, sl, r0, lsr ip
    5934:	ldc	7, cr15, [sl], #-1004	; 0xfffffc14
    5938:	tsteq	r8, r9, lsl #2	; <UNPREDICTABLE>
    593c:			; <UNDEFINED> instruction: 0xf7fc4638
    5940:			; <UNDEFINED> instruction: 0xf010fa47
    5944:	strmi	r0, [r6], -r1, lsl #30
    5948:	eorcs	fp, fp, #20, 30	; 0x50
    594c:			; <UNDEFINED> instruction: 0xf010222d
    5950:	svclt	0x00140f02
    5954:			; <UNDEFINED> instruction: 0x232d232b
    5958:	svceq	0x0004f010
    595c:			; <UNDEFINED> instruction: 0x212bbf14
    5960:			; <UNDEFINED> instruction: 0xf010212d
    5964:	tstls	r0, r8, lsl #30
    5968:	ldmibne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    596c:	andeq	pc, r1, pc, asr #32
    5970:			; <UNDEFINED> instruction: 0xf04fbf14
    5974:			; <UNDEFINED> instruction: 0xf04f0c2b
    5978:	ldrbtmi	r0, [r9], #-3117	; 0xfffff3d3
    597c:	andgt	pc, r4, sp, asr #17
    5980:	stc	7, cr15, [r6], {251}	; 0xfb
    5984:	svceq	0x0010f016
    5988:	eorcs	fp, fp, #20, 30	; 0x50
    598c:			; <UNDEFINED> instruction: 0xf416222d
    5990:	svclt	0x00147f80
    5994:			; <UNDEFINED> instruction: 0x232d232b
    5998:	svcvc	0x0000f416
    599c:			; <UNDEFINED> instruction: 0x212bbf14
    59a0:			; <UNDEFINED> instruction: 0xf416212d
    59a4:	svclt	0x00146f80
    59a8:	eorcs	r2, sp, fp, lsr #32
    59ac:	svcvs	0x0000f416
    59b0:	svclt	0x00149100
    59b4:			; <UNDEFINED> instruction: 0x212d212b
    59b8:			; <UNDEFINED> instruction: 0xf8df9102
    59bc:	andls	r1, r1, ip, asr #18
    59c0:	ldrbtmi	r2, [r9], #-1
    59c4:	bl	ff9439b8 <fputs@plt+0xff9425b8>
    59c8:	blcs	1ec614 <fputs@plt+0x1eb214>
    59cc:	strbthi	pc, [r2], #-0	; <UNPREDICTABLE>
    59d0:	cmnlt	fp, r6, lsl fp
    59d4:	strle	r0, [fp, #-235]	; 0xffffff15
    59d8:	svcmi	0x0000f416
    59dc:	stmdbne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    59e0:	andeq	pc, r1, pc, asr #32
    59e4:	svclt	0x00144479
    59e8:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    59ec:	bl	ff4439e0 <fputs@plt+0xff4425e0>
    59f0:	ldmdbne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    59f4:	movwcc	pc, #9158	; 0x23c6	; <UNPREDICTABLE>
    59f8:	vsubl.u8	q9, d22, d0
    59fc:	blx	8b30c <fputs@plt+0x89f0c>
    5a00:	ldrbtmi	pc, [r9], #-771	; 0xfffffcfd	; <UNPREDICTABLE>
    5a04:	strhcs	r4, [r1], -r2
    5a08:	bl	ff0c39fc <fputs@plt+0xff0c25fc>
    5a0c:	tsteq	sl, r9, lsl #2	; <UNPREDICTABLE>
    5a10:			; <UNDEFINED> instruction: 0xf7fc4638
    5a14:			; <UNDEFINED> instruction: 0xf010f9dd
    5a18:	svclt	0x00140f01
    5a1c:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    5a20:	svceq	0x0002f010
    5a24:			; <UNDEFINED> instruction: 0x232bbf14
    5a28:			; <UNDEFINED> instruction: 0xf010232d
    5a2c:	svclt	0x00140f04
    5a30:			; <UNDEFINED> instruction: 0x212d212b
    5a34:	svceq	0x0008f010
    5a38:	svclt	0x00149100
    5a3c:	strcs	r2, [sp, #-1323]!	; 0xfffffad5
    5a40:	svceq	0x0010f010
    5a44:			; <UNDEFINED> instruction: 0x212bbf14
    5a48:			; <UNDEFINED> instruction: 0xf010212d
    5a4c:	stmib	sp, {r5, r8, r9, sl, fp}^
    5a50:			; <UNDEFINED> instruction: 0xf8df5101
    5a54:			; <UNDEFINED> instruction: 0xf04f18c0
    5a58:	svclt	0x00140001
    5a5c:	strcs	r2, [sp, #-1323]!	; 0xfffffad5
    5a60:	strls	r4, [r3, #-1145]	; 0xfffffb87
    5a64:	bl	fe543a58 <fputs@plt+0xfe542658>
    5a68:	blcs	2c6b0 <fputs@plt+0x2b2b0>
    5a6c:	ldrhi	pc, [pc], #-64	; 5a74 <fputs@plt+0x4674>
    5a70:	blcs	2c6b0 <fputs@plt+0x2b2b0>
    5a74:	strbhi	pc, [sp], -r0, asr #32	; <UNPREDICTABLE>
    5a78:	blcs	2c6c8 <fputs@plt+0x2b2c8>
    5a7c:	ldrbhi	pc, [r6, #64]!	; 0x40	; <UNPREDICTABLE>
    5a80:	svceq	0x000ef014
    5a84:	cfldrsge	mvf15, [r8, #-252]!	; 0xffffff04
    5a88:	strteq	pc, [r4], #-265	; 0xfffffef7
    5a8c:	ldrtmi	r9, [r8], -pc, lsl #20
    5a90:			; <UNDEFINED> instruction: 0xf7fc4621
    5a94:	stmdacs	r0, {r0, r3, r4, r5, r7, fp, ip, sp, lr, pc}
    5a98:	cfstrsge	mvf15, [lr, #-252]!	; 0xffffff04
    5a9c:			; <UNDEFINED> instruction: 0x464a687e
    5aa0:	ldmib	sp, {r2, r6, r7, r9, sl, lr}^
    5aa4:			; <UNDEFINED> instruction: 0xf106891a
    5aa8:	cfsh32	mvfx0, mvfx7, #16
    5aac:			; <UNDEFINED> instruction: 0x36504a90
    5ab0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    5ab4:	strdeq	lr, [r2, -r5]
    5ab8:	movweq	lr, #6736	; 0x1a50
    5abc:	ldmib	r5, {r1, r3, ip, lr, pc}^
    5ac0:			; <UNDEFINED> instruction: 0x4323340a
    5ac4:			; <UNDEFINED> instruction: 0xf000d006
    5ac8:	ldrbtmi	r0, [r1], r1, lsl #16
    5acc:	movweq	lr, #39512	; 0x9a58
    5ad0:	adchi	pc, r1, r1
    5ad4:	strhle	r4, [sp, #37]!	; 0x25
    5ad8:	bmi	fe44133c <fputs@plt+0xfe43ff3c>
    5adc:	stmib	sp, {r9, sl, sp}^
    5ae0:	usatmi	r8, #0, sl, lsl #18
    5ae4:			; <UNDEFINED> instruction: 0x46214691
    5ae8:			; <UNDEFINED> instruction: 0xf7fc4638
    5aec:			; <UNDEFINED> instruction: 0xf000f97f
    5af0:	strmi	r0, [r4], -pc, lsl #6
    5af4:	vqdmulh.s<illegal width 8>	d2, d0, d15
    5af8:	ldm	pc, {r0, r1, r3, r6, r7, pc}^	; <UNPREDICTABLE>
    5afc:	subeq	pc, sl, #19
    5b00:	andseq	r0, r2, #-536870908	; 0xe0000004
    5b04:	sbceq	r0, r9, r2, lsr #4
    5b08:	andseq	r0, lr, #201	; 0xc9
    5b0c:	sbceq	r0, r9, sl, lsl r2
    5b10:	sbceq	r0, r9, r9, asr #1
    5b14:	sbceq	r0, r9, r9, asr #1
    5b18:	andseq	r0, r6, #201	; 0xc9
    5b1c:			; <UNDEFINED> instruction: 0xf8df0226
    5b20:	strdcs	r1, [r1], -r8
    5b24:			; <UNDEFINED> instruction: 0xf7fb4479
    5b28:	movwcs	lr, #2868	; 0xb34
    5b2c:			; <UNDEFINED> instruction: 0xf8df9310
    5b30:			; <UNDEFINED> instruction: 0xf3c417ec
    5b34:	andcs	r2, r1, r4, asr #4
    5b38:			; <UNDEFINED> instruction: 0xf7fb4479
    5b3c:	stmdavs	fp!, {r1, r3, r5, r8, r9, fp, sp, lr, pc}
    5b40:			; <UNDEFINED> instruction: 0xf77f2b01
    5b44:	bls	470eb0 <fputs@plt+0x46fab0>
    5b48:	mrsls	r2, (UNDEF: 30)
    5b4c:			; <UNDEFINED> instruction: 0xf1a34613
    5b50:	blx	fecc6768 <fputs@plt+0xfecc5368>
    5b54:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    5b58:	bcs	2aa7b0 <fputs@plt+0x2a93b0>
    5b5c:			; <UNDEFINED> instruction: 0xf043bf08
    5b60:	tstls	r2, #67108864	; 0x4000000
    5b64:	movwls	r2, #62224	; 0xf310
    5b68:	strb	r9, [r0], -pc, lsl #20
    5b6c:	orrvc	pc, r0, #20, 8	; 0x14000000
    5b70:	sbfxne	pc, pc, #17, #13
    5b74:	andeq	pc, r1, pc, asr #32
    5b78:	ldrbtmi	r9, [r9], #-782	; 0xfffffcf2
    5b7c:	eorcs	fp, fp, #20, 30	; 0x50
    5b80:			; <UNDEFINED> instruction: 0xf7fb222d
    5b84:			; <UNDEFINED> instruction: 0xf8dfeb06
    5b88:	vqshl.u64	d17, d12, #4
    5b8c:	andcs	r2, r1, r4, asr #4
    5b90:			; <UNDEFINED> instruction: 0xf7fb4479
    5b94:	stmdavs	fp!, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    5b98:			; <UNDEFINED> instruction: 0xf77f2b01
    5b9c:	blls	3b0e58 <fputs@plt+0x3afa58>
    5ba0:	svclt	0x000c2b00
    5ba4:	tstcs	r8, #16, 6	; 0x40000000
    5ba8:	bls	46a7ec <fputs@plt+0x4693ec>
    5bac:			; <UNDEFINED> instruction: 0xf1a34613
    5bb0:	blx	fecc67c8 <fputs@plt+0xfecc53c8>
    5bb4:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    5bb8:	bcs	2aa810 <fputs@plt+0x2a9410>
    5bbc:			; <UNDEFINED> instruction: 0xf043bf08
    5bc0:	tstls	r2, #67108864	; 0x4000000
    5bc4:			; <UNDEFINED> instruction: 0xf0002b00
    5bc8:	movwcs	r8, #5792	; 0x16a0
    5bcc:	tstls	r0, #32, 4
    5bd0:			; <UNDEFINED> instruction: 0xf8dfe60d
    5bd4:	andcs	r1, r1, r4, asr r7
    5bd8:			; <UNDEFINED> instruction: 0xf7fb4479
    5bdc:	movwcs	lr, #6874	; 0x1ada
    5be0:			; <UNDEFINED> instruction: 0xe7a49310
    5be4:	orrvc	pc, r0, #20, 8	; 0x14000000
    5be8:			; <UNDEFINED> instruction: 0x1740f8df
    5bec:	andeq	pc, r1, pc, asr #32
    5bf0:	ldrbtmi	r9, [r9], #-782	; 0xfffffcf2
    5bf4:	eorcs	fp, fp, #20, 30	; 0x50
    5bf8:			; <UNDEFINED> instruction: 0xf7fb222d
    5bfc:	strb	lr, [r2, sl, asr #21]
    5c00:			; <UNDEFINED> instruction: 0x172cf8df
    5c04:	ldrbtmi	r2, [r9], #-1
    5c08:	b	ff0c3bfc <fputs@plt+0xff0c27fc>
    5c0c:	tstls	r0, #67108864	; 0x4000000
    5c10:			; <UNDEFINED> instruction: 0xf414e78d
    5c14:			; <UNDEFINED> instruction: 0xf8df7380
    5c18:			; <UNDEFINED> instruction: 0xf04f171c
    5c1c:	movwls	r0, #57345	; 0xe001
    5c20:	svclt	0x00144479
    5c24:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    5c28:	b	fecc3c1c <fputs@plt+0xfecc281c>
    5c2c:			; <UNDEFINED> instruction: 0xf8dfe7ab
    5c30:	andcs	r1, r1, r8, lsl #14
    5c34:			; <UNDEFINED> instruction: 0xf7fb4479
    5c38:	blls	4806f0 <fputs@plt+0x47f2f0>
    5c3c:			; <UNDEFINED> instruction: 0xe7769310
    5c40:	usatne	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    5c44:	ldrbtmi	r2, [r9], #-1
    5c48:	b	fe8c3c3c <fputs@plt+0xfe8c283c>
    5c4c:	tstls	r0, #67108864	; 0x4000000
    5c50:			; <UNDEFINED> instruction: 0xf8dfe76d
    5c54:	andcs	r1, r1, ip, ror #13
    5c58:	ldrbtmi	r9, [r9], #-2577	; 0xfffff5ef
    5c5c:	b	fe643c50 <fputs@plt+0xfe642850>
    5c60:	usatne	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    5c64:	subcs	pc, r4, #196, 6	; 0x10000003
    5c68:	ldrbtmi	r2, [r9], #-1
    5c6c:	b	fe443c60 <fputs@plt+0xfe442860>
    5c70:	blcs	5fd24 <fputs@plt+0x5e924>
    5c74:	mcrrge	7, 7, pc, r0, cr15	; <UNPREDICTABLE>
    5c78:	tstcs	r0, #0, 4
    5c7c:	movwcs	lr, #59853	; 0xe9cd
    5c80:			; <UNDEFINED> instruction: 0xf8dfe793
    5c84:	ldrbtmi	r0, [r8], #-1732	; 0xfffff93c
    5c88:	bl	1ac3c7c <fputs@plt+0x1ac287c>
    5c8c:	ldmdalt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5c90:	ssatcs	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    5c94:			; <UNDEFINED> instruction: 0xf014447a
    5c98:	svclt	0x00140f10
    5c9c:			; <UNDEFINED> instruction: 0x232d232b
    5ca0:	svcvs	0x0080f414
    5ca4:			; <UNDEFINED> instruction: 0x212bbf14
    5ca8:			; <UNDEFINED> instruction: 0xf414212d
    5cac:	tstls	r0, r0, lsl #30
    5cb0:			; <UNDEFINED> instruction: 0x169cf8df
    5cb4:	eorcs	fp, fp, r4, lsl pc
    5cb8:	ldrbtmi	r2, [r9], #-45	; 0xffffffd3
    5cbc:	andcs	r9, r1, r1
    5cc0:	b	19c3cb4 <fputs@plt+0x19c28b4>
    5cc4:	svccc	0x0080f414
    5cc8:	orrmi	pc, r1, r4, asr #7
    5ccc:	eorcs	fp, fp, #20, 30	; 0x50
    5cd0:			; <UNDEFINED> instruction: 0xf414222d
    5cd4:	svclt	0x00143f00
    5cd8:			; <UNDEFINED> instruction: 0x232d232b
    5cdc:			; <UNDEFINED> instruction: 0xf0002902
    5ce0:	stmdbcs	r3, {r1, r2, r4, r5, r8, r9, sl, pc}
    5ce4:	strhi	pc, [r8, -r0]
    5ce8:			; <UNDEFINED> instruction: 0xf0002901
    5cec:			; <UNDEFINED> instruction: 0xf8df8701
    5cf0:	ldrbtmi	r1, [r9], #-1636	; 0xfffff99c
    5cf4:	svcne	0x0080f414
    5cf8:	eorcs	fp, fp, r4, lsl pc
    5cfc:	adceq	r2, r5, #45	; 0x2d
    5d00:	ldrbthi	pc, [sp], -r0, asr #2	; <UNPREDICTABLE>
    5d04:	andne	lr, r0, sp, asr #19
    5d08:			; <UNDEFINED> instruction: 0xf8df202b
    5d0c:	andls	r1, r2, ip, asr #12
    5d10:	ldrbtmi	r2, [r9], #-1
    5d14:	b	f43d08 <fputs@plt+0xf42908>
    5d18:			; <UNDEFINED> instruction: 0x1640f8df
    5d1c:	svceq	0x0040f414
    5d20:	addpl	pc, r1, #196, 6	; 0x10000003
    5d24:			; <UNDEFINED> instruction: 0xf04f4479
    5d28:	svclt	0x00080001
    5d2c:			; <UNDEFINED> instruction: 0xf7fb2204
    5d30:	vmvn.i16	d30, #49152	; 0xc000
    5d34:	blcs	9e940 <fputs@plt+0x9d540>
    5d38:	strhi	pc, [r1, -r0]
    5d3c:			; <UNDEFINED> instruction: 0xf0002b03
    5d40:	blcs	67798 <fputs@plt+0x66398>
    5d44:	strhi	pc, [sp], r0
    5d48:			; <UNDEFINED> instruction: 0x2614f8df
    5d4c:			; <UNDEFINED> instruction: 0xf014447a
    5d50:			; <UNDEFINED> instruction: 0xf8df6f80
    5d54:			; <UNDEFINED> instruction: 0xf04f1610
    5d58:	svclt	0x00140001
    5d5c:			; <UNDEFINED> instruction: 0x232d232b
    5d60:			; <UNDEFINED> instruction: 0xf7fb4479
    5d64:			; <UNDEFINED> instruction: 0x2c00ea16
    5d68:	ldrbne	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    5d6c:	andeq	pc, r1, pc, asr #32
    5d70:	eorcs	fp, fp, #180, 30	; 0x2d0
    5d74:	ldrbtmi	r2, [r9], #-557	; 0xfffffdd3
    5d78:	b	2c3d6c <fputs@plt+0x2c296c>
    5d7c:	blcs	2c9d4 <fputs@plt+0x2b5d4>
    5d80:	ldrhi	pc, [r6], -r0, asr #32
    5d84:	blcs	2c9d0 <fputs@plt+0x2b5d0>
    5d88:	strthi	pc, [r4], -r0
    5d8c:	movwls	r9, #60180	; 0xeb14
    5d90:	blcs	12c9f8 <fputs@plt+0x12b5f8>
    5d94:	strthi	pc, [r7], r0, asr #32
    5d98:	svceq	0x0020f014
    5d9c:	strbne	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    5da0:	andeq	pc, r1, pc, asr #32
    5da4:	svclt	0x00144479
    5da8:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    5dac:	ldmib	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5db0:	svcne	0x001d9b11
    5db4:	vadd.f32	d18, d0, d2
    5db8:	mvnslt	r8, lr, lsr r6
    5dbc:	ldrne	pc, [r0, #2271]!	; 0x8df
    5dc0:	ldrbtmi	r2, [r9], #-1
    5dc4:	stmib	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5dc8:	svceq	0x0080f014
    5dcc:	strne	pc, [r4, #2271]!	; 0x8df
    5dd0:	eorcs	fp, fp, #20, 30	; 0x50
    5dd4:			; <UNDEFINED> instruction: 0xf414222d
    5dd8:	ldrbtmi	r7, [r9], #-3968	; 0xfffff080
    5ddc:			; <UNDEFINED> instruction: 0x232bbf14
    5de0:			; <UNDEFINED> instruction: 0xf414232d
    5de4:	svclt	0x00147f00
    5de8:	eorcs	r2, sp, fp, lsr #32
    5dec:	andcs	r9, r1, r0
    5df0:	stmib	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5df4:			; <UNDEFINED> instruction: 0xf7fb200a
    5df8:			; <UNDEFINED> instruction: 0xf109e9da
    5dfc:	ldrtmi	r0, [r8], -r8, lsr #2
    5e00:			; <UNDEFINED> instruction: 0xffe6f7fb
    5e04:	movweq	pc, #61440	; 0xf000	; <UNPREDICTABLE>
    5e08:	blcs	397620 <fputs@plt+0x396220>
    5e0c:	ldm	pc, {r0, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    5e10:	ldmgt	r8!, {r0, r1, ip, sp, lr, pc}
    5e14:			; <UNDEFINED> instruction: 0xb00808b4
    5e18:	stmdage	r8, {r2, r3, r5, r7, fp}
    5e1c:	andge	r0, r8, r4, lsr #17
    5e20:			; <UNDEFINED> instruction: 0xf8df00bc
    5e24:	ldrbtmi	r2, [sl], #-1364	; 0xfffffaac
    5e28:	svceq	0x0010f014
    5e2c:	smlalbtcc	pc, r1, r4, r3	; <UNPREDICTABLE>
    5e30:			; <UNDEFINED> instruction: 0x232bbf14
    5e34:			; <UNDEFINED> instruction: 0xf414232d
    5e38:	svclt	0x00146f80
    5e3c:	eorcs	r2, sp, fp, lsr #32
    5e40:			; <UNDEFINED> instruction: 0xf0002902
    5e44:	stmdbcs	r3, {r7, r9, sl, pc}
    5e48:	ldrbhi	pc, [r1, #0]!	; <UNPREDICTABLE>
    5e4c:			; <UNDEFINED> instruction: 0xf0002901
    5e50:			; <UNDEFINED> instruction: 0xf8df85ea
    5e54:	ldrbtmi	r1, [r9], #-1320	; 0xfffffad8
    5e58:	smlabteq	r0, sp, r9, lr
    5e5c:			; <UNDEFINED> instruction: 0xf8df2001
    5e60:	ldrbtmi	r1, [r9], #-1312	; 0xfffffae0
    5e64:	ldmib	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5e68:	blcs	12cad0 <fputs@plt+0x12b6d0>
    5e6c:	strbthi	pc, [r2], -r0, asr #32	; <UNPREDICTABLE>
    5e70:	svceq	0x0020f014
    5e74:	strne	pc, [ip, #-2271]	; 0xfffff721
    5e78:	andeq	pc, r1, pc, asr #32
    5e7c:	svclt	0x00144479
    5e80:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    5e84:	stmib	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5e88:	vstrcs	d9, [r2, #-92]	; 0xffffffa4
    5e8c:			; <UNDEFINED> instruction: 0xf043bf98
    5e90:	blcs	6a9c <fputs@plt+0x569c>
    5e94:	ldrthi	pc, [sl], -r0, asr #32	; <UNPREDICTABLE>
    5e98:	andeq	pc, r7, r8
    5e9c:			; <UNDEFINED> instruction: 0xd1212801
    5ea0:	strbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    5ea4:			; <UNDEFINED> instruction: 0xf7fb4479
    5ea8:			; <UNDEFINED> instruction: 0xf014e974
    5eac:			; <UNDEFINED> instruction: 0xf8df0f40
    5eb0:			; <UNDEFINED> instruction: 0xf04f14dc
    5eb4:	ldrbtmi	r0, [r9], #-1
    5eb8:	eorcs	fp, fp, #20, 30	; 0x50
    5ebc:			; <UNDEFINED> instruction: 0xf7fb222d
    5ec0:	vstrcs.16	s28, [r2, #-208]	; 0xffffff30	; <UNPREDICTABLE>
    5ec4:			; <UNDEFINED> instruction: 0xf014d80b
    5ec8:			; <UNDEFINED> instruction: 0xf8df0f80
    5ecc:			; <UNDEFINED> instruction: 0xf04f14c4
    5ed0:	ldrbtmi	r0, [r9], #-1
    5ed4:	eorcs	fp, fp, #20, 30	; 0x50
    5ed8:			; <UNDEFINED> instruction: 0xf7fb222d
    5edc:	andcs	lr, sl, sl, asr r9
    5ee0:	stmdb	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ee4:	blcs	2cb2c <fputs@plt+0x2b72c>
    5ee8:	blge	1c2fec <fputs@plt+0x1c1bec>
    5eec:	stmdblt	r3, {r0, r3, r4, r8, r9, fp, ip, pc}^
    5ef0:	ldmibvc	sl, {r0, r1, r3, r4, r5, r6, fp, sp, lr}^
    5ef4:			; <UNDEFINED> instruction: 0xf0402a00
    5ef8:	bvc	6e616c <fputs@plt+0x6e4d6c>
    5efc:			; <UNDEFINED> instruction: 0xf0402b00
    5f00:			; <UNDEFINED> instruction: 0xf1098097
    5f04:			; <UNDEFINED> instruction: 0x46380130
    5f08:			; <UNDEFINED> instruction: 0xff62f7fb
    5f0c:	movweq	pc, #61440	; 0xf000	; <UNPREDICTABLE>
    5f10:	blcs	157728 <fputs@plt+0x156328>
    5f14:	strthi	pc, [r8], r0, lsl #4
    5f18:			; <UNDEFINED> instruction: 0xf003e8df
    5f1c:	stmiblt	r2, {r0, r1, r2, r6, r8, r9, sl, lr}^
    5f20:			; <UNDEFINED> instruction: 0xf8dfbcbf
    5f24:	ldrbtmi	r2, [sl], #-1136	; 0xfffffb90
    5f28:			; <UNDEFINED> instruction: 0xf8dfe6b5
    5f2c:	ldrbtmi	r2, [sl], #-1132	; 0xfffffb94
    5f30:			; <UNDEFINED> instruction: 0xf8dfe6b1
    5f34:	ldrbtmi	r2, [sl], #-1128	; 0xfffffb98
    5f38:			; <UNDEFINED> instruction: 0xf8dfe6ad
    5f3c:	ldrbtmi	r2, [sl], #-1124	; 0xfffffb9c
    5f40:			; <UNDEFINED> instruction: 0xf8dfe6a9
    5f44:	ldrbtmi	r2, [sl], #-1120	; 0xfffffba0
    5f48:			; <UNDEFINED> instruction: 0xf8dfe6a5
    5f4c:	ldrbtmi	r2, [sl], #-1116	; 0xfffffba4
    5f50:			; <UNDEFINED> instruction: 0xf8dfe6a1
    5f54:	ldrbtmi	r2, [sl], #-1112	; 0xfffffba8
    5f58:			; <UNDEFINED> instruction: 0xf8dfe766
    5f5c:	ldrbtmi	r2, [sl], #-1108	; 0xfffffbac
    5f60:			; <UNDEFINED> instruction: 0xf8dfe762
    5f64:	ldrbtmi	r2, [sl], #-1104	; 0xfffffbb0
    5f68:			; <UNDEFINED> instruction: 0xf8dfe75e
    5f6c:	ldrbtmi	r2, [sl], #-1100	; 0xfffffbb4
    5f70:			; <UNDEFINED> instruction: 0xf8dfe75a
    5f74:	ldrbtmi	r2, [sl], #-1096	; 0xfffffbb8
    5f78:			; <UNDEFINED> instruction: 0xf8dfe756
    5f7c:	ldrbtmi	r2, [sl], #-1092	; 0xfffffbbc
    5f80:			; <UNDEFINED> instruction: 0xf8dfe752
    5f84:	ldrbtmi	r2, [sl], #-1088	; 0xfffffbc0
    5f88:			; <UNDEFINED> instruction: 0xf8dfe74e
    5f8c:	ldrbtmi	r2, [sl], #-1084	; 0xfffffbc4
    5f90:			; <UNDEFINED> instruction: 0xf8dfe74a
    5f94:	ldrbtmi	r2, [sl], #-1080	; 0xfffffbc8
    5f98:			; <UNDEFINED> instruction: 0xf8dfe67d
    5f9c:	ldrbtmi	r2, [sl], #-1076	; 0xfffffbcc
    5fa0:			; <UNDEFINED> instruction: 0xf8dfe679
    5fa4:	ldrbtmi	r2, [sl], #-1072	; 0xfffffbd0
    5fa8:			; <UNDEFINED> instruction: 0xf8dfe73e
    5fac:	ldrbtmi	r2, [sl], #-1068	; 0xfffffbd4
    5fb0:	svceq	0x0010f014
    5fb4:	strtne	pc, [r4], #-2271	; 0xfffff721
    5fb8:			; <UNDEFINED> instruction: 0x232bbf14
    5fbc:			; <UNDEFINED> instruction: 0xf014232d
    5fc0:	ldrbtmi	r0, [r9], #-3872	; 0xfffff0e0
    5fc4:	eorcs	fp, fp, r4, lsl pc
    5fc8:	andls	r2, r0, sp, lsr #32
    5fcc:			; <UNDEFINED> instruction: 0xf7fb2001
    5fd0:	blls	480358 <fputs@plt+0x47ef58>
    5fd4:			; <UNDEFINED> instruction: 0xf0002b06
    5fd8:	vrsubhn.i16	d24, q2, <illegal reg q11.5>
    5fdc:			; <UNDEFINED> instruction: 0xf3c413c2
    5fe0:	blcs	4ab24 <fputs@plt+0x49724>
    5fe4:	strthi	pc, [pc], -r0
    5fe8:	svceq	0x0006f012
    5fec:	strhi	pc, [r1], -r0, asr #32
    5ff0:			; <UNDEFINED> instruction: 0xf0402b00
    5ff4:	bmi	ffea78bc <fputs@plt+0xffea64bc>
    5ff8:			; <UNDEFINED> instruction: 0xf414447a
    5ffc:			; <UNDEFINED> instruction: 0xf3c46f80
    6000:	svclt	0x0014310f
    6004:			; <UNDEFINED> instruction: 0x232d232b
    6008:	svcvs	0x0000f414
    600c:	eorcs	fp, fp, r4, lsl pc
    6010:	stmdbcs	r0, {r0, r2, r3, r5, sp}
    6014:	ldrhi	pc, [fp], -r0
    6018:			; <UNDEFINED> instruction: 0xf0402901
    601c:	ldmibmi	r1!, {r3, r4, r5, r6, r7, r8, sl, pc}^
    6020:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    6024:	andcs	r0, r1, r0, lsl #2
    6028:	ldrbtmi	r4, [r9], #-2543	; 0xfffff611
    602c:	ldm	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6030:	teqeq	r2, r9, lsl #2	; <UNPREDICTABLE>
    6034:			; <UNDEFINED> instruction: 0xf7fb4638
    6038:	strbeq	pc, [r2, fp, asr #29]	; <UNPREDICTABLE>
    603c:	strbhi	pc, [r3, #320]!	; 0x140	; <UNPREDICTABLE>
    6040:	ldrbtmi	r4, [sl], #-2794	; 0xfffff516
    6044:	svceq	0x0002f010
    6048:			; <UNDEFINED> instruction: 0x232bbf14
    604c:			; <UNDEFINED> instruction: 0xf010232d
    6050:	svclt	0x00140f04
    6054:	strtcs	r2, [sp], #-1067	; 0xfffffbd5
    6058:	svceq	0x0008f010
    605c:	svclt	0x00149400
    6060:			; <UNDEFINED> instruction: 0x212d212b
    6064:	svceq	0x0010f010
    6068:	svclt	0x00149101
    606c:	strtcs	r2, [sp], #-1067	; 0xfffffbd5
    6070:	svceq	0x0020f010
    6074:			; <UNDEFINED> instruction: 0xf04f9402
    6078:	svclt	0x00140001
    607c:			; <UNDEFINED> instruction: 0x212d212b
    6080:	ldmibmi	fp, {r0, r1, r8, ip, pc}^
    6084:			; <UNDEFINED> instruction: 0xf7fb4479
    6088:			; <UNDEFINED> instruction: 0xf7fee884
    608c:	bmi	ff6758e8 <fputs@plt+0xff6744e8>
    6090:			; <UNDEFINED> instruction: 0xe78d447a
    6094:	ldrbtmi	r4, [sl], #-2776	; 0xfffff528
    6098:	bmi	ff63fec8 <fputs@plt+0xff63eac8>
    609c:			; <UNDEFINED> instruction: 0xe787447a
    60a0:	ldrbtmi	r4, [sl], #-2775	; 0xfffff529
    60a4:	andcs	lr, r2, #132, 14	; 0x2100000
    60a8:	ldrtmi	r4, [r8], -r9, lsr #12
    60ac:	stc2	7, cr15, [ip, #1004]!	; 0x3ec
    60b0:			; <UNDEFINED> instruction: 0xf43e2800
    60b4:	strtmi	sl, [r9], -r2, lsr #28
    60b8:			; <UNDEFINED> instruction: 0xf7fb4638
    60bc:			; <UNDEFINED> instruction: 0xf109fe7f
    60c0:			; <UNDEFINED> instruction: 0xf1090105
    60c4:	andls	r0, lr, r8, lsl #10
    60c8:			; <UNDEFINED> instruction: 0xf7fb4638
    60cc:	stmibmi	sp, {r0, r1, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    60d0:	ldrbtmi	r9, [r9], #-2574	; 0xfffff5f2
    60d4:	strtmi	r4, [r0], -r3, lsl #12
    60d8:	ldmda	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    60dc:	ldcllt	7, cr15, [r4, #-1016]!	; 0xfffffc08
    60e0:	strbmi	r4, [r9], -r2, lsr #12
    60e4:			; <UNDEFINED> instruction: 0xf7fe4638
    60e8:			; <UNDEFINED> instruction: 0xf7fef9cd
    60ec:			; <UNDEFINED> instruction: 0xf5b2bde5
    60f0:			; <UNDEFINED> instruction: 0xf0004f80
    60f4:			; <UNDEFINED> instruction: 0xf5b284c9
    60f8:			; <UNDEFINED> instruction: 0xf0404f00
    60fc:	stmiami	r2, {r0, r1, r2, r4, r6, r7, sl, pc}^
    6100:			; <UNDEFINED> instruction: 0xf7fb4478
    6104:			; <UNDEFINED> instruction: 0xf7fee92e
    6108:			; <UNDEFINED> instruction: 0xf5b2bdd7
    610c:			; <UNDEFINED> instruction: 0xf0004f38
    6110:	vshl.s8	q12, q10, q8
    6114:			; <UNDEFINED> instruction: 0xf5b280b1
    6118:			; <UNDEFINED> instruction: 0xf0004f40
    611c:			; <UNDEFINED> instruction: 0xf5b284c1
    6120:			; <UNDEFINED> instruction: 0xf0404f48
    6124:	ldmmi	r9!, {r0, r1, r6, r7, sl, pc}
    6128:			; <UNDEFINED> instruction: 0xf7fb4478
    612c:			; <UNDEFINED> instruction: 0xf7fee91a
    6130:	ldmmi	r7!, {r0, r1, r6, r7, r8, sl, fp, ip, sp, pc}
    6134:			; <UNDEFINED> instruction: 0xf7fb4478
    6138:	blmi	fedc0590 <fputs@plt+0xfedbf190>
    613c:	ldmpl	r3, {r0, r2, r3, r9, fp, ip, pc}^
    6140:	blcs	601b4 <fputs@plt+0x5edb4>
    6144:	ldmibge	r8, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}^
    6148:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
    614c:	ldrtmi	r2, [r8], -r4, lsl #4
    6150:			; <UNDEFINED> instruction: 0xf7fb4649
    6154:	stmdacs	r0, {r0, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    6158:	stmibge	lr, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    615c:			; <UNDEFINED> instruction: 0x46384631
    6160:	mrc2	7, 1, pc, cr6, cr11, {7}
    6164:	strmi	r4, [r5], -r9, asr #12
    6168:			; <UNDEFINED> instruction: 0xf7fb4638
    616c:	blmi	feac5a70 <fputs@plt+0xfeac4670>
    6170:	andne	pc, r2, #335544323	; 0x14000003
    6174:	svceq	0x0001f015
    6178:	vmvn.i32	q10, #14352384	; 0x00db0000
    617c:	ldrmi	r0, [r3], #-385	; 0xfffffe7f
    6180:	tsteq	r9, r1, lsl #2	; <UNPREDICTABLE>
    6184:	eorcs	fp, fp, #20, 30	; 0x50
    6188:			; <UNDEFINED> instruction: 0xf893222d
    618c:			; <UNDEFINED> instruction: 0xf0153020
    6190:	movwls	r0, #7938	; 0x1f02
    6194:			; <UNDEFINED> instruction: 0x232bbf14
    6198:	strmi	r2, [r4], -sp, lsr #6
    619c:	blx	e1a8 <fputs@plt+0xcda8>
    61a0:	tstls	r0, r1, lsl #2	; <UNPREDICTABLE>
    61a4:	ldrbtmi	r4, [r9], #-2461	; 0xfffff663
    61a8:	svc	0x00f2f7fa
    61ac:	svccc	0x0080f414
    61b0:	andcs	pc, r7, #196, 6	; 0x10000003
    61b4:	biceq	pc, r4, #196, 6	; 0x10000003
    61b8:			; <UNDEFINED> instruction: 0xf04fbf14
    61bc:			; <UNDEFINED> instruction: 0xf04f092b
    61c0:			; <UNDEFINED> instruction: 0xf414092d
    61c4:			; <UNDEFINED> instruction: 0xf0043f00
    61c8:	svclt	0x00140e07
    61cc:	stceq	0, cr15, [fp], #-316	; 0xfffffec4
    61d0:	stceq	0, cr15, [sp], #-316	; 0xfffffec4
    61d4:	svccs	0x0080f414
    61d8:	eorcs	fp, fp, r4, lsl pc
    61dc:			; <UNDEFINED> instruction: 0xf414202d
    61e0:	svclt	0x00142f00
    61e4:	strcs	r2, [sp, #-1323]!	; 0xfffffad5
    61e8:			; <UNDEFINED> instruction: 0xf10002e6
    61ec:			; <UNDEFINED> instruction: 0xf8df83af
    61f0:	ldrbtmi	r8, [r8], #560	; 0x230
    61f4:			; <UNDEFINED> instruction: 0xf3c4498b
    61f8:			; <UNDEFINED> instruction: 0xf01456c2
    61fc:			; <UNDEFINED> instruction: 0xf8cd5f00
    6200:	ldrbtmi	r8, [r9], #-20	; 0xffffffec
    6204:	ldrtmi	r9, [r1], #-1284	; 0xfffffafc
    6208:	qadd16cs	fp, fp, r4
    620c:			; <UNDEFINED> instruction: 0xf014262d
    6210:	strls	r4, [lr], -r0, lsl #31
    6214:	strvs	pc, [r2, #964]	; 0x3c4
    6218:	mlahi	r0, r1, r8, pc	; <UNPREDICTABLE>
    621c:	smlalbtpl	pc, r1, r4, r3	; <UNPREDICTABLE>
    6220:	qadd16cs	fp, fp, r4
    6224:	andls	r2, r3, sp, lsr #12
    6228:			; <UNDEFINED> instruction: 0xf04f2c00
    622c:	stcls	0, cr0, [lr], {1}
    6230:	tsteq	r9, r1, lsl #2	; <UNPREDICTABLE>
    6234:	streq	pc, [r3, #-261]	; 0xfffffefb
    6238:			; <UNDEFINED> instruction: 0xf101fa00
    623c:	ldmdbmi	sl!, {r1, r2, r8, ip, pc}^
    6240:			; <UNDEFINED> instruction: 0xf505fa00
    6244:	svclt	0x00b49409
    6248:	strtcs	r2, [sp], #-1067	; 0xfffffbd5
    624c:			; <UNDEFINED> instruction: 0xf8cd4479
    6250:	stmib	sp, {r3, lr, pc}^
    6254:	strls	lr, [sl], -r0, lsl #18
    6258:	andshi	pc, ip, sp, asr #17
    625c:	strls	r9, [fp], #-1288	; 0xfffffaf8
    6260:			; <UNDEFINED> instruction: 0xf7fa9010
    6264:			; <UNDEFINED> instruction: 0xf7feef96
    6268:	strtmi	fp, [r2], -r7, lsr #26
    626c:	ldrtmi	r4, [r8], -r9, asr #12
    6270:	ldc2l	7, cr15, [r4, #-1012]	; 0xfffffc0c
    6274:	stclt	7, cr15, [r0, #-1016]!	; 0xfffffc08
    6278:	svcmi	0x0028f5b2
    627c:	ldrhi	pc, [lr], #-0
    6280:	svcmi	0x0030f5b2
    6284:	ldrhi	pc, [r2], #-64	; 0xffffffc0
    6288:	ldrbtmi	r4, [r8], #-2152	; 0xfffff798
    628c:	stmda	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6290:	ldclt	7, cr15, [r2, #-1016]	; 0xfffffc08
    6294:	svcmi	0x0000f416
    6298:			; <UNDEFINED> instruction: 0xf04f4965
    629c:	ldrbtmi	r0, [r9], #-1
    62a0:	eorcs	fp, sp, #12, 30	; 0x30
    62a4:			; <UNDEFINED> instruction: 0xf7fa222b
    62a8:			; <UNDEFINED> instruction: 0xf7ffef74
    62ac:			; <UNDEFINED> instruction: 0xf109bba1
    62b0:	ldrtmi	r0, [r8], -ip, lsl #2
    62b4:	ldc2	7, cr15, [sl, #1004]	; 0x3ec
    62b8:	streq	pc, [pc], -r0
    62bc:	andne	pc, r5, #192, 6
    62c0:	andsls	r1, r3, #1840	; 0x730
    62c4:	orrcs	pc, r1, r0, asr #7
    62c8:	strmi	r0, [r5], -r2, lsl #28
    62cc:	vqdmulh.s<illegal width 8>	d2, d0, d4
    62d0:	ldm	pc, {r3, r4, r6, r7, sl, pc}^	; <UNPREDICTABLE>
    62d4:	cmpeq	sl, r3, lsl r0	; <UNPREDICTABLE>
    62d8:	smultbeq	r2, pc, r0	; <UNPREDICTABLE>
    62dc:	cmneq	r6, lr, asr r1
    62e0:			; <UNDEFINED> instruction: 0x000063b2
    62e4:	andeq	r6, r0, r2, asr #7
    62e8:	andeq	r6, r0, r8, lsl #7
    62ec:	muleq	r0, r4, r3
    62f0:	andeq	r6, r0, r2, ror r3
    62f4:	andeq	r6, r0, sl, asr r3
    62f8:	andeq	r6, r0, r4, asr #6
    62fc:	andeq	r6, r0, r8, ror #30
    6300:	andeq	r6, r0, sl, lsl r3
    6304:	andeq	r6, r0, lr, asr #5
    6308:	andeq	r6, r0, r2, asr #5
    630c:	andeq	r6, r0, r0, asr #4
    6310:	andeq	r6, r0, sl, asr #5
    6314:	muleq	r0, ip, r2
    6318:	andeq	r6, r0, r8, lsr #32
    631c:	andeq	r6, r0, r8, asr r0
    6320:	andeq	r5, r0, r6, lsr #31
    6324:	andeq	r6, r0, r0
    6328:	andeq	r5, r0, r8, lsr #30
    632c:	strdeq	r5, [r0], -r2
    6330:	andeq	r5, r0, lr, asr #29
    6334:	andeq	r5, r0, r0, lsr #29
    6338:	andeq	r5, r0, ip, ror lr
    633c:	andeq	r5, r0, lr, lsl pc
    6340:	andeq	r5, r0, r2, asr #30
    6344:	andeq	r5, r0, r6, lsr #30
    6348:			; <UNDEFINED> instruction: 0x00005cbe
    634c:	andeq	r4, r0, r0, lsr #22
    6350:	andeq	r6, r0, lr, ror #7
    6354:	andeq	r5, r0, r6, lsr r5
    6358:	andeq	r6, r0, sl, ror #18
    635c:	andeq	r6, r0, r8, asr #7
    6360:	ldrdeq	r5, [r0], -ip
    6364:	andeq	r6, r0, r4, lsr #7
    6368:	andeq	r6, r0, lr, asr #7
    636c:	andeq	r6, r0, r8, asr #7
    6370:	andeq	r6, r0, r6, lsr #17
    6374:	andeq	r6, r0, sl, lsr #7
    6378:	andeq	r4, r0, lr, lsl #19
    637c:	andeq	r5, r0, r6, ror r5
    6380:	andeq	r6, r0, r2, asr #6
    6384:	andeq	r6, r0, r8, ror #6
    6388:	andeq	r6, r0, ip, asr #6
    638c:	andeq	r6, r0, lr, asr #6
    6390:	andeq	r6, r0, lr, lsr r3
    6394:	andeq	r5, r0, r2, lsl r3
    6398:	andeq	r5, r0, r6, lsr r3
    639c:	andeq	r5, r0, r2, lsr #6
    63a0:	andeq	r5, r0, lr, lsl #6
    63a4:	strdeq	r5, [r0], -sl
    63a8:	andeq	r5, r0, r2, lsr #6
    63ac:	andeq	r5, r0, lr, lsr r4
    63b0:	andeq	r5, r0, sl, lsr #8
    63b4:	andeq	r5, r0, r2, lsl r4
    63b8:	strdeq	r5, [r0], -sl
    63bc:	andeq	r5, r0, r2, ror #7
    63c0:	andeq	r5, r0, lr, asr #7
    63c4:			; <UNDEFINED> instruction: 0x000053b6
    63c8:	andeq	r5, r0, r2, lsl r4
    63cc:	muleq	r0, r2, r2
    63d0:	ldrdeq	r5, [r0], -lr
    63d4:	andeq	r5, r0, r6, lsl #8
    63d8:	andeq	r5, r0, sl, lsr r2
    63dc:	andeq	r6, r0, lr, asr r2
    63e0:	andeq	r5, r0, r0, lsl #8
    63e4:	andeq	r5, r0, r8, asr #7
    63e8:	andeq	r6, r0, r6, asr r2
    63ec:	andeq	r5, r0, r6, lsr #7
    63f0:	andeq	r6, r0, r0, ror #4
    63f4:	andeq	r5, r0, r0, ror #2
    63f8:	andeq	r5, r0, sl, ror #2
    63fc:	andeq	r5, r0, ip, asr r1
    6400:	andeq	r5, r0, r6, ror #2
    6404:	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    6408:	muleq	r0, r0, r7
    640c:			; <UNDEFINED> instruction: 0x000058b0
    6410:	andeq	r5, r0, ip, lsl #11
    6414:	andeq	r0, r0, r4, lsl r1
    6418:	andeq	r6, r0, r0, lsl #14
    641c:	andeq	r5, r0, r2, lsr r5
    6420:	andeq	r4, r0, r6, ror #31
    6424:	andeq	r6, r0, r6, ror r6
    6428:			; <UNDEFINED> instruction: 0x000054b4
    642c:	strdeq	r5, [r0], -lr
    6430:	andeq	r5, r0, lr, lsl sl
    6434:	stmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6438:	stmdbcs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    643c:	rscshi	pc, r0, #0
    6440:			; <UNDEFINED> instruction: 0xf0002903
    6444:	stmdbcs	r1, {r0, r1, r2, r7, r9, pc}
    6448:	adchi	pc, pc, #0
    644c:	andcs	r9, r1, r3, lsl r9
    6450:	stmdagt	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6454:	ldrbtmi	r9, [ip], #256	; 0x100
    6458:	stmdane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    645c:	andgt	pc, r4, sp, asr #17
    6460:			; <UNDEFINED> instruction: 0xf7fa4479
    6464:	mulcs	sl, r6, lr
    6468:	mcr	7, 5, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    646c:	svccs	0x0080f415
    6470:	eorcs	fp, fp, #20, 30	; 0x50
    6474:			; <UNDEFINED> instruction: 0xf415222d
    6478:	svclt	0x00142f00
    647c:			; <UNDEFINED> instruction: 0x232d232b
    6480:	svcne	0x0080f415
    6484:			; <UNDEFINED> instruction: 0x212bbf14
    6488:			; <UNDEFINED> instruction: 0xf415212d
    648c:	svclt	0x00141f00
    6490:	eorcs	r2, sp, fp, lsr #32
    6494:	svceq	0x0080f415
    6498:	svclt	0x00149100
    649c:			; <UNDEFINED> instruction: 0x212d212b
    64a0:			; <UNDEFINED> instruction: 0xf8df9102
    64a4:	andls	r1, r1, r4, lsl #16
    64a8:	ldrbtmi	r2, [r9], #-1
    64ac:	mrc	7, 3, APSR_nzcv, cr0, cr10, {7}
    64b0:	tsteq	r0, r9, lsl #2	; <UNPREDICTABLE>
    64b4:			; <UNDEFINED> instruction: 0xf7fb4638
    64b8:			; <UNDEFINED> instruction: 0xf8dffc8b
    64bc:			; <UNDEFINED> instruction: 0xf8df37f0
    64c0:	ldrbtmi	r1, [fp], #-2032	; 0xfffff810
    64c4:			; <UNDEFINED> instruction: 0xf0004479
    64c8:	strmi	r0, [r5], -r3, lsl #4
    64cc:	bl	ce4d8 <fputs@plt+0xcd0d8>
    64d0:			; <UNDEFINED> instruction: 0xf8d30382
    64d4:			; <UNDEFINED> instruction: 0xf7fa20c0
    64d8:	blls	601e50 <fputs@plt+0x600a50>
    64dc:	tstmi	r3, #20, 20	; 0x14000
    64e0:	blls	47a8f8 <fputs@plt+0x4794f8>
    64e4:	svclt	0x00182b01
    64e8:	tstle	fp, r7, lsl #22
    64ec:	svceq	0x0008f015
    64f0:			; <UNDEFINED> instruction: 0x17c0f8df
    64f4:	andeq	pc, r1, pc, asr #32
    64f8:	svclt	0x00144479
    64fc:	subcs	r2, r0, #128, 4
    6500:	mcr	7, 2, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    6504:	svceq	0x0010f015
    6508:	sbfxne	pc, pc, #17, #13
    650c:	eorcs	fp, fp, #20, 30	; 0x50
    6510:			; <UNDEFINED> instruction: 0xf015222d
    6514:	ldrbtmi	r0, [r9], #-3904	; 0xfffff0c0
    6518:			; <UNDEFINED> instruction: 0x232bbf14
    651c:			; <UNDEFINED> instruction: 0xf015232d
    6520:	svclt	0x00140f80
    6524:	eorcs	r2, sp, fp, lsr #32
    6528:	svcvc	0x0080f415
    652c:	svclt	0x00149000
    6530:	stceq	0, cr15, [fp], #-316	; 0xfffffec4
    6534:	stceq	0, cr15, [sp], #-316	; 0xfffffec4
    6538:	svcvc	0x0000f415
    653c:	eorcs	fp, fp, r4, lsl pc
    6540:			; <UNDEFINED> instruction: 0xf415202d
    6544:	stmib	sp, {r7, r8, r9, sl, fp, sp, lr}^
    6548:	svclt	0x0014c001
    654c:	eorcs	r2, sp, fp, lsr #32
    6550:	svcvs	0x0000f415
    6554:	svclt	0x00149003
    6558:	eorcs	r2, sp, fp, lsr #32
    655c:	andcs	r9, r1, r4
    6560:	mrc	7, 0, APSR_nzcv, cr6, cr10, {7}
    6564:	tsteq	r2, r9, lsl #2	; <UNPREDICTABLE>
    6568:			; <UNDEFINED> instruction: 0xf7fb4638
    656c:			; <UNDEFINED> instruction: 0xf000fc31
    6570:	vsubw.u8	q8, q0, d15
    6574:	rdfnee	f1, f2, f5
    6578:	bcs	117d94 <fputs@plt+0x116994>
    657c:	cmnhi	r8, #0, 4	; <UNPREDICTABLE>
    6580:			; <UNDEFINED> instruction: 0xf002e8df
    6584:	ldrbvs	r1, [sp, #-857]	; 0xfffffca7
    6588:			; <UNDEFINED> instruction: 0xf8df0061
    658c:	ldrbtmi	r3, [fp], #-1840	; 0xfffff8d0
    6590:			; <UNDEFINED> instruction: 0xf8dfe753
    6594:	ldrbtmi	r3, [fp], #-1836	; 0xfffff8d4
    6598:			; <UNDEFINED> instruction: 0xf8dfe74f
    659c:	ldrbtmi	r3, [fp], #-1832	; 0xfffff8d8
    65a0:			; <UNDEFINED> instruction: 0xf8dfe74b
    65a4:	ldrbtmi	r3, [fp], #-1828	; 0xfffff8dc
    65a8:			; <UNDEFINED> instruction: 0xf8dfe747
    65ac:	ldrbtmi	r2, [sl], #-1824	; 0xfffff8e0
    65b0:	vqsub.u8	d4, d16, d14
    65b4:	vmvn.i32	d24, #512	; 0x00000200
    65b8:			; <UNDEFINED> instruction: 0xf8df82a6
    65bc:	ldrbtmi	r3, [fp], #-1812	; 0xfffff8ec
    65c0:	addmi	r9, r1, #1245184	; 0x130000
    65c4:	eorhi	pc, r6, #192, 4
    65c8:	addshi	pc, sl, #0, 6
    65cc:			; <UNDEFINED> instruction: 0x0704f8df
    65d0:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    65d4:	andcs	r1, r1, r0
    65d8:	usatne	pc, #28, pc, asr #17	; <UNPREDICTABLE>
    65dc:			; <UNDEFINED> instruction: 0xf7fa4479
    65e0:			; <UNDEFINED> instruction: 0xf415edd8
    65e4:	svclt	0x00146f80
    65e8:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    65ec:	svcvs	0x0000f415
    65f0:			; <UNDEFINED> instruction: 0x232bbf14
    65f4:			; <UNDEFINED> instruction: 0xf415232d
    65f8:	svclt	0x00145f80
    65fc:			; <UNDEFINED> instruction: 0x212d212b
    6600:	svcpl	0x0000f415
    6604:	eorcs	fp, fp, r4, lsl pc
    6608:			; <UNDEFINED> instruction: 0xf415202d
    660c:	svclt	0x00144f80
    6610:	strtcs	r2, [sp], -fp, lsr #12
    6614:	svcmi	0x0000f415
    6618:	svclt	0x00149100
    661c:			; <UNDEFINED> instruction: 0x212d212b
    6620:	smlabtvs	r2, sp, r9, lr
    6624:	ssatne	pc, #21, pc, asr #17	; <UNPREDICTABLE>
    6628:	andcs	r9, r1, r1
    662c:			; <UNDEFINED> instruction: 0xf7fa4479
    6630:			; <UNDEFINED> instruction: 0xf7ffedb0
    6634:			; <UNDEFINED> instruction: 0xf8dfba1d
    6638:	ldrbtmi	r2, [sl], #-1704	; 0xfffff958
    663c:			; <UNDEFINED> instruction: 0xf8dfe7b8
    6640:	ldrbtmi	r2, [sl], #-1700	; 0xfffff95c
    6644:			; <UNDEFINED> instruction: 0xf8dfe7b4
    6648:	ldrbtmi	r2, [sl], #-1696	; 0xfffff960
    664c:			; <UNDEFINED> instruction: 0xf8dfe7b0
    6650:	ldrbtmi	r2, [sl], #-1692	; 0xfffff964
    6654:	strmi	lr, [sl], -ip, lsr #15
    6658:			; <UNDEFINED> instruction: 0x1694f8df
    665c:	tstne	r3, #192, 6	; <UNPREDICTABLE>
    6660:	ldrbtmi	r2, [r9], #-1
    6664:	ldc	7, cr15, [r4, #1000]	; 0x3e8
    6668:	bllt	9c4668 <fputs@plt+0x9c3268>
    666c:	tsteq	lr, r9, lsl #2	; <UNPREDICTABLE>
    6670:			; <UNDEFINED> instruction: 0xf7fb4638
    6674:			; <UNDEFINED> instruction: 0xf8dffbad
    6678:	ldrbtmi	r1, [r9], #-1660	; 0xfffff984
    667c:	svceq	0x0001f010
    6680:	andeq	pc, r1, pc, asr #32
    6684:	eorcs	fp, fp, #20, 30	; 0x50
    6688:			; <UNDEFINED> instruction: 0xf7fa222d
    668c:			; <UNDEFINED> instruction: 0xf109ed82
    6690:			; <UNDEFINED> instruction: 0x4638011c
    6694:	blx	fe74468a <fputs@plt+0xfe74328a>
    6698:	svceq	0x0001f010
    669c:	eorcs	fp, fp, #20, 30	; 0x50
    66a0:			; <UNDEFINED> instruction: 0xf010222d
    66a4:	svclt	0x00140f02
    66a8:			; <UNDEFINED> instruction: 0x232d232b
    66ac:	svceq	0x0004f010
    66b0:			; <UNDEFINED> instruction: 0x212bbf14
    66b4:			; <UNDEFINED> instruction: 0xf010212d
    66b8:	tstls	r0, r8, lsl #30
    66bc:	strcs	fp, [fp, #-3860]!	; 0xfffff0ec
    66c0:			; <UNDEFINED> instruction: 0xf010252d
    66c4:	strls	r0, [r1, #-3856]	; 0xfffff0f0
    66c8:	andeq	pc, r1, pc, asr #32
    66cc:			; <UNDEFINED> instruction: 0x212bbf14
    66d0:	tstls	r2, sp, lsr #2
    66d4:			; <UNDEFINED> instruction: 0x1620f8df
    66d8:			; <UNDEFINED> instruction: 0xf7fa4479
    66dc:			; <UNDEFINED> instruction: 0xf109ed5a
    66e0:	ldrtmi	r0, [r8], -r0, lsr #2
    66e4:	blx	fe0c46da <fputs@plt+0xfe0c32da>
    66e8:	svccc	0x0080f410
    66ec:	svclt	0x0014b282
    66f0:			; <UNDEFINED> instruction: 0x232d232b
    66f4:	svccc	0x0000f410
    66f8:	andeq	pc, r1, pc, asr #32
    66fc:			; <UNDEFINED> instruction: 0x212bbf14
    6700:	tstls	r0, sp, lsr #2
    6704:	ldrbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    6708:			; <UNDEFINED> instruction: 0xf7fa4479
    670c:			; <UNDEFINED> instruction: 0xf7ffed42
    6710:			; <UNDEFINED> instruction: 0xf109b9b7
    6714:			; <UNDEFINED> instruction: 0x46380114
    6718:	blx	1a4470e <fputs@plt+0x1a4330e>
    671c:	svceq	0x0001f010
    6720:	svclt	0x00144605
    6724:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    6728:	svceq	0x0002f010
    672c:			; <UNDEFINED> instruction: 0x232bbf14
    6730:			; <UNDEFINED> instruction: 0xf010232d
    6734:	svclt	0x00140f04
    6738:	eorcs	r2, sp, fp, lsr #32
    673c:	svceq	0x0008f015
    6740:	svclt	0x00149000
    6744:	strtcs	r2, [sp], -fp, lsr #12
    6748:	svceq	0x0010f015
    674c:			; <UNDEFINED> instruction: 0x212bbf14
    6750:			; <UNDEFINED> instruction: 0xf015212d
    6754:	stmib	sp, {r6, r8, r9, sl, fp}^
    6758:	svclt	0x00146101
    675c:	eorcs	r2, sp, fp, lsr #32
    6760:	svceq	0x0020f015
    6764:			; <UNDEFINED> instruction: 0xf04f9003
    6768:	svclt	0x00140001
    676c:			; <UNDEFINED> instruction: 0x212d212b
    6770:			; <UNDEFINED> instruction: 0xf8df9104
    6774:	ldrbtmi	r1, [r9], #-1420	; 0xfffffa74
    6778:	stc	7, cr15, [sl, #-1000]	; 0xfffffc18
    677c:	bicne	pc, r7, #335544323	; 0x14000003
    6780:	sbccc	pc, r1, #335544323	; 0x14000003
    6784:	svccc	0x0000f415
    6788:	bcc	441fac <fputs@plt+0x440bac>
    678c:	ldrbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    6790:	ldrbne	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    6794:	andeq	pc, r1, pc, asr #32
    6798:	bvc	ff202280 <fputs@plt+0xff200e80>
    679c:	bl	d7990 <fputs@plt+0xd6590>
    67a0:	svclt	0x00140382
    67a4:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    67a8:	svccs	0x0080f415
    67ac:	bvc	2c1f00 <fputs@plt+0x2c0b00>
    67b0:	svclt	0x00144479
    67b4:			; <UNDEFINED> instruction: 0x232d232b
    67b8:	sfmeq	f1, 3, [sl], #8
    67bc:	cdp	3, 2, cr9, cr7, cr3, {0}
    67c0:			; <UNDEFINED> instruction: 0xeeb77a27
    67c4:	vstr	s14, [sp, #796]	; 0x31c
    67c8:			; <UNDEFINED> instruction: 0xf7fa7b00
    67cc:			; <UNDEFINED> instruction: 0xf109ece2
    67d0:			; <UNDEFINED> instruction: 0x46380118
    67d4:	blx	fff447c8 <fputs@plt+0xfff433c8>
    67d8:	svceq	0x0001f010
    67dc:	svclt	0x00144605
    67e0:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    67e4:	svceq	0x0002f010
    67e8:			; <UNDEFINED> instruction: 0x232bbf14
    67ec:			; <UNDEFINED> instruction: 0xf010232d
    67f0:	svclt	0x00140f04
    67f4:	eorcs	r2, sp, fp, lsr #32
    67f8:	svceq	0x0008f015
    67fc:	svclt	0x00149000
    6800:	strtcs	r2, [sp], -fp, lsr #12
    6804:	svceq	0x0010f015
    6808:			; <UNDEFINED> instruction: 0x212bbf14
    680c:			; <UNDEFINED> instruction: 0xf015212d
    6810:	stmib	sp, {r5, r8, r9, sl, fp}^
    6814:	svclt	0x00146101
    6818:	eorcs	r2, sp, fp, lsr #32
    681c:	svcpl	0x0080f415
    6820:			; <UNDEFINED> instruction: 0xf04f9003
    6824:	svclt	0x00140001
    6828:			; <UNDEFINED> instruction: 0x212d212b
    682c:			; <UNDEFINED> instruction: 0xf8df9104
    6830:	ldrbtmi	r1, [r9], #-1244	; 0xfffffb24
    6834:	stc	7, cr15, [ip], #1000	; 0x3e8
    6838:	ldrbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    683c:	andcs	pc, r1, r5, asr #7
    6840:	svcvs	0x0080f415
    6844:	addne	pc, r1, #335544323	; 0x14000003
    6848:			; <UNDEFINED> instruction: 0xf8df447b
    684c:	bl	cbb74 <fputs@plt+0xca774>
    6850:	bl	c7260 <fputs@plt+0xc5e60>
    6854:	svclt	0x00140380
    6858:	eorcs	r2, sp, fp, lsr #32
    685c:	svcvs	0x0000f415
    6860:	ldrsbcs	pc, [r0], #130	; 0x82	; <UNPREDICTABLE>
    6864:	ldrsbcc	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
    6868:	svclt	0x00144479
    686c:	strcs	r2, [sp, #-1323]!	; 0xfffffad5
    6870:	andcs	r9, r1, r0
    6874:			; <UNDEFINED> instruction: 0xf7fa9501
    6878:			; <UNDEFINED> instruction: 0xf109ec8c
    687c:			; <UNDEFINED> instruction: 0x4638011a
    6880:	blx	fe9c4874 <fputs@plt+0xfe9c3474>
    6884:	svceq	0x0001f010
    6888:	svclt	0x00144605
    688c:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    6890:	svceq	0x0002f010
    6894:			; <UNDEFINED> instruction: 0x232bbf14
    6898:			; <UNDEFINED> instruction: 0xf010232d
    689c:	svclt	0x00140f20
    68a0:			; <UNDEFINED> instruction: 0x212d212b
    68a4:	svceq	0x0010f010
    68a8:	svclt	0x00149100
    68ac:	eorcs	r2, sp, fp, lsr #32
    68b0:	svceq	0x0040f015
    68b4:			; <UNDEFINED> instruction: 0xf04f9001
    68b8:	svclt	0x00140001
    68bc:	strtcs	r2, [sp], -fp, lsr #12
    68c0:	svceq	0x0080f015
    68c4:			; <UNDEFINED> instruction: 0x212bbf14
    68c8:	stmib	sp, {r0, r2, r3, r5, r8, sp}^
    68cc:			; <UNDEFINED> instruction: 0xf8df6102
    68d0:	ldrbtmi	r1, [r9], #-1096	; 0xfffffbb8
    68d4:	mrrc	7, 15, pc, ip, cr10	; <UNPREDICTABLE>
    68d8:	svceq	0x0004f015
    68dc:	andeq	pc, r1, pc, asr #32
    68e0:	eorcs	fp, fp, #20, 30	; 0x50
    68e4:			; <UNDEFINED> instruction: 0xf015222d
    68e8:	svclt	0x00140f08
    68ec:			; <UNDEFINED> instruction: 0x232d232b
    68f0:	svcvc	0x0080f415
    68f4:			; <UNDEFINED> instruction: 0x212bbf14
    68f8:	tstls	r0, sp, lsr #2
    68fc:	ldrne	pc, [ip], #-2271	; 0xfffff721
    6900:			; <UNDEFINED> instruction: 0xf7fa4479
    6904:			; <UNDEFINED> instruction: 0xf7ffec46
    6908:	tstls	r4, #11993088	; 0xb70000
    690c:	tstls	r0, #67108864	; 0x4000000
    6910:	stmdblt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6914:	strcc	pc, [r8], #-2271	; 0xfffff721
    6918:	smlalbtcs	pc, r2, r5, r3	; <UNPREDICTABLE>
    691c:	addne	pc, r2, #335544323	; 0x14000003
    6920:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
    6924:	streq	lr, [r1], r3, lsl #22
    6928:	addeq	lr, r2, #3072	; 0xc00
    692c:			; <UNDEFINED> instruction: 0xf8d649fd
    6930:			; <UNDEFINED> instruction: 0xf8d23080
    6934:	ldrbtmi	r2, [r9], #-160	; 0xffffff60
    6938:	stc	7, cr15, [sl], #-1000	; 0xfffffc18
    693c:	svclt	0x007bf7fe
    6940:	ldrbtmi	r4, [r8], #-2297	; 0xfffff707
    6944:	stc	7, cr15, [ip, #-1000]	; 0xfffffc18
    6948:	ldmiblt	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    694c:	bicshi	pc, ip, #14614528	; 0xdf0000
    6950:	strb	r4, [pc], #-1272	; 6958 <fputs@plt+0x5558>
    6954:	ldrbtmi	r4, [r9], #-2550	; 0xfffff60a
    6958:	andcs	r9, r1, r1, lsl #2
    695c:	tstls	r0, r3, lsl r9
    6960:	ldrbtmi	r4, [r9], #-2548	; 0xfffff60c
    6964:	ldc	7, cr15, [r4], {250}	; 0xfa
    6968:	beq	fead913c <fputs@plt+0xfead7d3c>
    696c:	ldrbtmi	r2, [r9], #-1
    6970:	andeq	pc, r2, #3
    6974:			; <UNDEFINED> instruction: 0xf7fa9216
    6978:	beq	feb019b0 <fputs@plt+0xfeb005b0>
    697c:			; <UNDEFINED> instruction: 0xf10007db
    6980:	blls	5a6e18 <fputs@plt+0x5a5a18>
    6984:			; <UNDEFINED> instruction: 0xf43f2b00
    6988:	bmi	ffb31f48 <fputs@plt+0xffb30b48>
    698c:	blmi	ffb17b7c <fputs@plt+0xffb1677c>
    6990:	sbccc	pc, r2, r5, asr #7
    6994:	ldrbtmi	r4, [fp], #-2539	; 0xfffff615
    6998:	orreq	lr, r0, #3072	; 0xc00
    699c:	andcs	r4, r1, r9, ror r4
    69a0:	ldrdcc	pc, [r0], r3
    69a4:	bl	ffd44994 <fputs@plt+0xffd43594>
    69a8:	stmibmi	r7!, {r0, r2, r3, r4, r6, r8, sl, sp, lr, pc}^
    69ac:			; <UNDEFINED> instruction: 0xe7d34479
    69b0:	orrcc	pc, r1, #196, 6	; 0x10000003
    69b4:			; <UNDEFINED> instruction: 0xf0002b02
    69b8:	blcs	e6e4c <fputs@plt+0xe5a4c>
    69bc:	mrshi	pc, (UNDEF: 2)	; <UNPREDICTABLE>
    69c0:			; <UNDEFINED> instruction: 0xf0002b01
    69c4:	bmi	ff866dbc <fputs@plt+0xff8659bc>
    69c8:	stmibmi	r1!, {r1, r3, r4, r5, r6, sl, lr}^
    69cc:	ldrbtmi	r2, [r9], #-1
    69d0:	bl	ff7c49c0 <fputs@plt+0xff7c35c0>
    69d4:	movwcc	pc, #5060	; 0x13c4	; <UNPREDICTABLE>
    69d8:			; <UNDEFINED> instruction: 0xf0002b02
    69dc:	blcs	e6d98 <fputs@plt+0xe5998>
    69e0:	rschi	pc, r7, r0
    69e4:			; <UNDEFINED> instruction: 0xf0002b01
    69e8:	bmi	ff6a6d74 <fputs@plt+0xff6a5974>
    69ec:	ldmibmi	sl, {r1, r3, r4, r5, r6, sl, lr}^
    69f0:	andls	r2, lr, r1
    69f4:			; <UNDEFINED> instruction: 0xf7fa4479
    69f8:			; <UNDEFINED> instruction: 0xf7ffebcc
    69fc:	stmib	sp, {r0, r3, r6, r7, r8, fp, ip, sp, pc}^
    6a00:	eorcs	r1, sp, r0
    6a04:	ldrdls	r4, [r2], -r5
    6a08:	ldrbtmi	r2, [r9], #-1
    6a0c:	bl	ff0449fc <fputs@plt+0xff0435fc>
    6a10:	stmiblt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    6a14:	ldrbtmi	r4, [r8], #-2258	; 0xfffff72e
    6a18:	blmi	ff4c018c <fputs@plt+0xff4bed8c>
    6a1c:	strb	r4, [pc, #1147]	; 6e9f <fputs@plt+0x5a9f>
    6a20:	ldrbtmi	r4, [r9], #-2513	; 0xfffff62f
    6a24:	ldmibmi	r1, {r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    6a28:			; <UNDEFINED> instruction: 0xf7ff4479
    6a2c:	ldmibmi	r0, {r0, r2, r4, r9, fp, ip, sp, pc}^
    6a30:			; <UNDEFINED> instruction: 0xf7ff4479
    6a34:	stmibmi	pc, {r0, r4, r9, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    6a38:	ldrbtmi	r2, [r9], #-1
    6a3c:	bl	fea44a2c <fputs@plt+0xfea4362c>
    6a40:	svceq	0x0040f014
    6a44:			; <UNDEFINED> instruction: 0xf04f49cc
    6a48:	svclt	0x00140001
    6a4c:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    6a50:			; <UNDEFINED> instruction: 0xf7fa4479
    6a54:	blls	5418d4 <fputs@plt+0x5404d4>
    6a58:			; <UNDEFINED> instruction: 0xf43f4333
    6a5c:			; <UNDEFINED> instruction: 0xf7ffa9cb
    6a60:	bmi	ff1b5134 <fputs@plt+0xff1b3d34>
    6a64:			; <UNDEFINED> instruction: 0xf7ff447a
    6a68:	bmi	ff175038 <fputs@plt+0xff173c38>
    6a6c:			; <UNDEFINED> instruction: 0xf7ff447a
    6a70:	stmibmi	r4, {r1, r2, r3, r5, r6, r8, fp, ip, sp, pc}^
    6a74:	tsteq	pc, #4	; <UNPREDICTABLE>
    6a78:	subne	pc, r2, #196, 6	; 0x10000003
    6a7c:	ldrbtmi	r2, [r9], #-1
    6a80:	bl	fe1c4a70 <fputs@plt+0xfe1c3670>
    6a84:	ldmdblt	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a88:	ldrbtmi	r4, [r8], #-2239	; 0xfffff741
    6a8c:	stcl	7, cr15, [r8], #-1000	; 0xfffffc18
    6a90:	ldmdblt	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a94:	ldrbtmi	r4, [r8], #-2237	; 0xfffff743
    6a98:	stcl	7, cr15, [r2], #-1000	; 0xfffffc18
    6a9c:	stmdblt	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6aa0:	ldrbtmi	r4, [r8], #-2235	; 0xfffff745
    6aa4:	mrrc	7, 15, pc, ip, cr10	; <UNPREDICTABLE>
    6aa8:	stmdblt	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6aac:	beq	ff499198 <fputs@plt+0xff497d98>
    6ab0:	ldrbtmi	r2, [r9], #-1
    6ab4:	bl	1b44aa4 <fputs@plt+0x1b436a4>
    6ab8:	ldmlt	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6abc:	svceq	0x0001f014
    6ac0:	eorcs	fp, fp, #20, 30	; 0x50
    6ac4:	streq	r2, [r1, sp, lsr #4]!
    6ac8:	ldmibmi	r3!, {r0, r2, r6, r8, sl, ip, lr, pc}
    6acc:	andcs	r2, r1, fp, lsr #6
    6ad0:			; <UNDEFINED> instruction: 0xf7fa4479
    6ad4:			; <UNDEFINED> instruction: 0xf7feeb5e
    6ad8:	ldmmi	r0!, {r0, r1, r2, r3, r5, r6, r7, fp, ip, sp, pc}
    6adc:			; <UNDEFINED> instruction: 0xf7fa4478
    6ae0:			; <UNDEFINED> instruction: 0xf7feec40
    6ae4:	andcs	fp, sl, r9, ror #17
    6ae8:	bl	1844ad8 <fputs@plt+0x18436d8>
    6aec:	stmdblt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6af0:	ldrbtmi	r4, [r9], #-2475	; 0xfffff655
    6af4:	ldmlt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6af8:	ldrbtmi	r4, [r9], #-2474	; 0xfffff656
    6afc:	ldmlt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b00:	ldrbtmi	r4, [r8], #-2217	; 0xfffff757
    6b04:	blmi	fea800a0 <fputs@plt+0xfea7eca0>
    6b08:	ldrb	r4, [r9, #-1147]	; 0xfffffb85
    6b0c:	andcs	r4, r1, r8, lsr #19
    6b10:			; <UNDEFINED> instruction: 0xf7fa4479
    6b14:	blls	3c1814 <fputs@plt+0x3c0414>
    6b18:			; <UNDEFINED> instruction: 0xf47f2b00
    6b1c:	blls	57123c <fputs@plt+0x56fe3c>
    6b20:	bcs	6d36c <fputs@plt+0x6bf6c>
    6b24:			; <UNDEFINED> instruction: 0xf043bf08
    6b28:	blcs	7734 <fputs@plt+0x6334>
    6b2c:	stmibge	r9, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    6b30:	ldmiblt	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b34:			; <UNDEFINED> instruction: 0xf7fa200a
    6b38:			; <UNDEFINED> instruction: 0xf7ffeb3a
    6b3c:	bmi	fe7751d8 <fputs@plt+0xfe773dd8>
    6b40:			; <UNDEFINED> instruction: 0xf7ff447a
    6b44:	ldmibmi	ip, {r2, r8, fp, ip, sp, pc}
    6b48:			; <UNDEFINED> instruction: 0xf7ff4479
    6b4c:	ldmibmi	fp, {r0, r2, r7, r8, fp, ip, sp, pc}
    6b50:			; <UNDEFINED> instruction: 0xf7ff4479
    6b54:	ldmibmi	sl, {r0, r1, r2, r3, r6, r7, fp, ip, sp, pc}
    6b58:	andcs	r2, r1, sp, lsr #6
    6b5c:			; <UNDEFINED> instruction: 0xf7fa4479
    6b60:	blmi	fe6417c8 <fputs@plt+0xfe6403c8>
    6b64:	ldmpl	r3, {r0, r2, r3, r9, fp, ip, pc}^
    6b68:	blcs	60bdc <fputs@plt+0x5f7dc>
    6b6c:	stmiage	r4!, {r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}
    6b70:	tsteq	r4, r9, lsl #2	; <UNPREDICTABLE>
    6b74:	ldrtmi	r2, [r8], -r8, lsl #4
    6b78:			; <UNDEFINED> instruction: 0xf7fb910e
    6b7c:	stmdbls	lr, {r0, r2, r6, fp, ip, sp, lr, pc}
    6b80:			; <UNDEFINED> instruction: 0xf43e2800
    6b84:			; <UNDEFINED> instruction: 0x4638a899
    6b88:			; <UNDEFINED> instruction: 0xf930f7fb
    6b8c:	tsteq	r8, r9, lsl #2	; <UNPREDICTABLE>
    6b90:	ldrtmi	r4, [r8], -r4, lsl #12
    6b94:			; <UNDEFINED> instruction: 0xf92af7fb
    6b98:	stmibmi	fp, {r1, r5, r8, sl, fp}
    6b9c:	ldrbtmi	r0, [r9], #-1298	; 0xfffffaee
    6ba0:	andcs	r4, r1, r3, lsl #12
    6ba4:	b	ffd44b94 <fputs@plt+0xffd43794>
    6ba8:	stmlt	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6bac:	ldrbtmi	r4, [sl], #-2695	; 0xfffff579
    6bb0:	bmi	fe20082c <fputs@plt+0xfe1ff42c>
    6bb4:			; <UNDEFINED> instruction: 0xe71a447a
    6bb8:	ldrbtmi	r4, [sl], #-2694	; 0xfffff57a
    6bbc:	bmi	fe1c0820 <fputs@plt+0xfe1bf420>
    6bc0:	smlsdx	r2, sl, r4, r4
    6bc4:	ldrbtmi	r4, [sl], #-2693	; 0xfffff57b
    6bc8:	blmi	fe1807cc <fputs@plt+0xfe17f3cc>
    6bcc:	andcc	pc, r2, #335544323	; 0x14000003
    6bd0:	andcs	r4, r1, r4, lsl #19
    6bd4:	bl	d7dc8 <fputs@plt+0xd69c8>
    6bd8:	ldrbtmi	r0, [r9], #-898	; 0xfffffc7e
    6bdc:	ldrdcs	pc, [r0], r3	; <UNPREDICTABLE>
    6be0:	b	ff5c4bd0 <fputs@plt+0xff5c37d0>
    6be4:	blcs	2d844 <fputs@plt+0x2c444>
    6be8:	cfldrsge	mvf15, [sp], #-252	; 0xffffff04
    6bec:	ldrbtmi	r4, [sl], #-2686	; 0xfffff582
    6bf0:	blcc	c072c <fputs@plt+0xbf32c>
    6bf4:	stmdale	r2!, {r0, r1, r8, r9, fp, sp}
    6bf8:	ldrbtmi	r4, [sl], #-2684	; 0xfffff584
    6bfc:	ldmiblt	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6c00:	ldrbtmi	r4, [sl], #-2683	; 0xfffff585
    6c04:	bmi	1f00790 <fputs@plt+0x1eff390>
    6c08:			; <UNDEFINED> instruction: 0xf7ff447a
    6c0c:	ldmdbmi	sl!, {r0, r1, r3, r4, r9, fp, ip, sp, pc}^
    6c10:			; <UNDEFINED> instruction: 0xf7ff4479
    6c14:	stmib	sp, {r1, r2, r9, fp, ip, sp, pc}^
    6c18:			; <UNDEFINED> instruction: 0x2601891a
    6c1c:	bmi	fe442480 <fputs@plt+0xfe441080>
    6c20:	ldrmi	r4, [r1], r0, ror #13
    6c24:	svclt	0x005ff7fe
    6c28:	ldrle	r0, [sl], #-1633	; 0xfffff99f
    6c2c:	ldrbtmi	r4, [sl], #-2675	; 0xfffff58d
    6c30:	andcs	r4, r1, r3, ror r9
    6c34:			; <UNDEFINED> instruction: 0xf7fa4479
    6c38:			; <UNDEFINED> instruction: 0xf7ffeaac
    6c3c:	bmi	1c7537c <fputs@plt+0x1c73f7c>
    6c40:			; <UNDEFINED> instruction: 0xf7ff447a
    6c44:	bmi	1c353b4 <fputs@plt+0x1c33fb4>
    6c48:			; <UNDEFINED> instruction: 0xf7ff447a
    6c4c:	stmdbmi	pc!, {r1, r2, r4, r6, r7, r8, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    6c50:			; <UNDEFINED> instruction: 0xf7ff4479
    6c54:	bmi	1bb53f4 <fputs@plt+0x1bb3ff4>
    6c58:			; <UNDEFINED> instruction: 0xf7ff447a
    6c5c:			; <UNDEFINED> instruction: 0xf7fab9ce
    6c60:	bmi	1b41990 <fputs@plt+0x1b40590>
    6c64:			; <UNDEFINED> instruction: 0xe7e3447a
    6c68:	ldrbtmi	r4, [sl], #-2667	; 0xfffff595
    6c6c:	stmiblt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6c70:	ldrbtmi	r4, [sl], #-2666	; 0xfffff596
    6c74:	ldmdbls	r5, {r2, r3, r4, r7, sl, sp, lr, pc}
    6c78:			; <UNDEFINED> instruction: 0xf7fa2001
    6c7c:			; <UNDEFINED> instruction: 0xf7feea8a
    6c80:	blmi	19f5b40 <fputs@plt+0x19f4740>
    6c84:			; <UNDEFINED> instruction: 0xf7ff447b
    6c88:	stmdbmi	r6!, {r3, r4, r6, r7, r8, r9, fp, ip, sp, pc}^
    6c8c:	strtmi	r4, [sl], -r3, lsr #12
    6c90:	ldrbtmi	r2, [r9], #-1
    6c94:	b	1f44c84 <fputs@plt+0x1f43884>
    6c98:	stmdalt	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6c9c:	ldrdeq	r4, [r0], -r0
    6ca0:	andeq	r6, r0, r2, lsr #5
    6ca4:	andeq	r6, r0, r4, ror #4
    6ca8:			; <UNDEFINED> instruction: 0x000058b2
    6cac:	strdeq	r8, [r1], -r2
    6cb0:	ldrdeq	r5, [r0], -r4
    6cb4:			; <UNDEFINED> instruction: 0x000058b4
    6cb8:	andeq	r5, r0, r6, lsr #17
    6cbc:	andeq	r4, r0, sl, asr ip
    6cc0:	andeq	r4, r0, r2, ror #24
    6cc4:	andeq	r4, r0, r2, asr ip
    6cc8:	andeq	r4, r0, sl, asr ip
    6ccc:	andeq	r4, r0, sl, asr ip
    6cd0:	andeq	r4, r0, lr, asr ip
    6cd4:	andeq	r4, r0, ip, asr #24
    6cd8:	andeq	r5, r0, r0, lsr r8
    6cdc:	andeq	r5, r0, ip, lsl #16
    6ce0:	andeq	r4, r0, lr, lsr #23
    6ce4:	andeq	r4, r0, lr, lsr #23
    6ce8:			; <UNDEFINED> instruction: 0x00004bb6
    6cec:	andeq	r4, r0, r6, lsr #23
    6cf0:	muleq	r0, sl, sp
    6cf4:	andeq	r5, r0, sl, lsl #19
    6cf8:	andeq	r5, r0, r8, asr #18
    6cfc:	andeq	r5, r0, r8, ror #18
    6d00:	strdeq	r5, [r0], -lr
    6d04:	ldrdeq	r6, [r0], -ip
    6d08:	andeq	r5, r0, r4, lsl r7
    6d0c:	andeq	r5, r0, sl, asr #13
    6d10:	andeq	r8, r1, ip, ror #8
    6d14:	andeq	r5, r0, r8, ror #13
    6d18:			; <UNDEFINED> instruction: 0x000056b6
    6d1c:	ldrdeq	r5, [r0], -r8
    6d20:	muleq	r1, r2, r3
    6d24:	andeq	r5, r0, r2, lsr #5
    6d28:	andeq	r5, r0, lr, asr #21
    6d2c:	andeq	r3, r0, r0, asr #18
    6d30:	andeq	r4, r0, r6, lsl fp
    6d34:	andeq	r5, r0, r2, ror #26
    6d38:	muleq	r0, sl, sp
    6d3c:	andeq	r6, r0, r8, ror #10
    6d40:	andeq	r8, r1, lr, lsl r3
    6d44:			; <UNDEFINED> instruction: 0x000053b8
    6d48:	andeq	r4, r0, r8, asr #21
    6d4c:	andeq	r4, r0, r0, ror #16
    6d50:	andeq	r5, r0, r2, lsl #15
    6d54:	andeq	r4, r0, r8, lsl #18
    6d58:	andeq	r5, r0, r0, ror r7
    6d5c:	andeq	r5, r0, r2, ror ip
    6d60:	strdeq	r4, [r0], -sl
    6d64:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    6d68:	andeq	r4, r0, lr, asr #20
    6d6c:			; <UNDEFINED> instruction: 0x000049b0
    6d70:	andeq	r4, r0, r8, ror #16
    6d74:	andeq	r5, r0, lr, lsr #24
    6d78:	andeq	r5, r0, r8, lsr #14
    6d7c:	andeq	r4, r0, r8, asr r8
    6d80:	muleq	r0, ip, ip
    6d84:	andeq	r4, r0, sl, asr #28
    6d88:	andeq	r4, r0, lr, ror #27
    6d8c:	andeq	r4, r0, sl, asr lr
    6d90:	andeq	r4, r0, sl, lsl pc
    6d94:	andeq	r4, r0, r6, asr #30
    6d98:	andeq	r5, r0, r8, ror #22
    6d9c:	andeq	r4, r0, r8, asr #29
    6da0:			; <UNDEFINED> instruction: 0x000047b2
    6da4:	andeq	r4, r0, sl, lsl #15
    6da8:	andeq	r4, r0, lr, lsl r7
    6dac:	andeq	r4, r0, r8, lsl r7
    6db0:	andeq	r5, r0, r0, ror #13
    6db4:	andeq	r4, r0, r0, ror r7
    6db8:	andeq	r4, r0, r4, ror r8
    6dbc:	andeq	r4, r0, r8, asr #14
    6dc0:	ldrdeq	r5, [r0], -ip
    6dc4:	andeq	r0, r0, r4, lsl r1
    6dc8:	andeq	r4, r0, r6, asr #27
    6dcc:	andeq	r4, r0, r6, ror r7
    6dd0:	andeq	r4, r0, r8, asr r7
    6dd4:	andeq	r6, r0, sl, lsr r3
    6dd8:	andeq	r4, r0, r0, lsr #14
    6ddc:	andeq	r3, r0, r2, asr #22
    6de0:	andeq	r8, r1, r0, ror #1
    6de4:	andeq	r5, r0, r2, ror r1
    6de8:	andeq	r3, r0, lr, lsl #11
    6dec:	andeq	r4, r0, r6, lsl r8
    6df0:	andeq	r4, r0, sl, asr #13
    6df4:	andeq	r4, r0, r8, ror #15
    6df8:	andeq	r3, r0, r4, lsr #23
    6dfc:	andeq	r4, r0, r2, asr #15
    6e00:	andeq	r5, r0, ip, lsr #12
    6e04:	andeq	r3, r0, r4, ror fp
    6e08:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    6e0c:	andeq	r4, r0, r0, lsr #15
    6e10:	andeq	r3, r0, ip, asr fp
    6e14:	andeq	r4, r0, r4, lsl #15
    6e18:	andeq	r3, r0, sl, asr #22
    6e1c:	andeq	r4, r0, lr, ror #10
    6e20:	andeq	r4, r0, ip, asr r5
    6e24:	andeq	r5, r0, sl, lsr r9
    6e28:	mvnsmi	lr, sp, lsr #18
    6e2c:	stmdbmi	r6, {r3, r7, r9, sl, lr}^
    6e30:	strmi	fp, [r4], -r4, lsl #1
    6e34:	ldrbtmi	r2, [r9], #-1
    6e38:			; <UNDEFINED> instruction: 0xf7fa4615
    6e3c:	strtmi	lr, [r0], -sl, lsr #19
    6e40:	dvfmis	f2, f2, f0
    6e44:			; <UNDEFINED> instruction: 0xffc4f7fa
    6e48:	mvnscs	pc, #68157440	; 0x4100000
    6e4c:	rsclt	r4, pc, #2113929216	; 0x7e000000
    6e50:	mulle	r8, r8, r2
    6e54:			; <UNDEFINED> instruction: 0x463a493e
    6e58:	ldrbtmi	r2, [r9], #-1
    6e5c:	pop	{r2, ip, sp, pc}
    6e60:			; <UNDEFINED> instruction: 0xf7fa41f0
    6e64:			; <UNDEFINED> instruction: 0x2102b993
    6e68:			; <UNDEFINED> instruction: 0xf7fa4620
    6e6c:			; <UNDEFINED> instruction: 0xf5b0ffb1
    6e70:	mvnle	r5, #128, 30	; 0x200
    6e74:	strtmi	r2, [r0], -r2, lsl #2
    6e78:			; <UNDEFINED> instruction: 0xffaaf7fa
    6e7c:	svcpl	0x0084f5b0
    6e80:			; <UNDEFINED> instruction: 0xf015d2e8
    6e84:	strdle	r0, [r5], #240	; 0xf0	; <UNPREDICTABLE>
    6e88:			; <UNDEFINED> instruction: 0x4641463a
    6e8c:			; <UNDEFINED> instruction: 0xf7fa4620
    6e90:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    6e94:	vshr.u64	<illegal reg q14.5>, q7, #59
    6e98:	cdpne	5, 6, cr2, cr11, cr7, {0}
    6e9c:	ldmdale	r0, {r0, r1, r8, r9, fp, sp}^
    6ea0:			; <UNDEFINED> instruction: 0xf003e8df
    6ea4:	bcc	f47788 <fputs@plt+0xf46388>
    6ea8:	ldrbtmi	r4, [sl], #-2602	; 0xfffff5d6
    6eac:	andcs	r4, r1, sl, lsr #18
    6eb0:			; <UNDEFINED> instruction: 0xf7fa4479
    6eb4:	blmi	a81474 <fputs@plt+0xa80074>
    6eb8:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    6ebc:	fldmdbxle	r1!, {d2-d1}	;@ Deprecated
    6ec0:	tsteq	r4, r8, lsl #2	; <UNPREDICTABLE>
    6ec4:			; <UNDEFINED> instruction: 0xf7fa4620
    6ec8:			; <UNDEFINED> instruction: 0xf108ff79
    6ecc:			; <UNDEFINED> instruction: 0xf1a50108
    6ed0:	blx	fed482e0 <fputs@plt+0xfed46ee0>
    6ed4:	stmdbeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
    6ed8:	strtmi	r4, [r0], -r2, lsl #12
    6edc:			; <UNDEFINED> instruction: 0xf7fa9203
    6ee0:			; <UNDEFINED> instruction: 0xf108ff85
    6ee4:	andls	r0, r2, ip, lsl #2
    6ee8:			; <UNDEFINED> instruction: 0xf7fa4620
    6eec:	ldmdbmi	ip, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    6ef0:	andcc	lr, r2, #3620864	; 0x374000
    6ef4:	andls	r4, r0, r9, ror r4
    6ef8:			; <UNDEFINED> instruction: 0xf7fa2001
    6efc:	svccs	0x0013e94a
    6f00:	strcs	fp, [r0, #-4056]	; 0xfffff028
    6f04:	andcs	fp, sl, sp, lsl #19
    6f08:	pop	{r2, ip, sp, pc}
    6f0c:			; <UNDEFINED> instruction: 0xf7fa41f0
    6f10:	bmi	535444 <fputs@plt+0x534044>
    6f14:			; <UNDEFINED> instruction: 0xe7c9447a
    6f18:	ldrbtmi	r4, [sl], #-2579	; 0xfffff5ed
    6f1c:	bmi	500e3c <fputs@plt+0x4ffa3c>
    6f20:			; <UNDEFINED> instruction: 0xe7c3447a
    6f24:	pop	{r2, ip, sp, pc}
    6f28:			; <UNDEFINED> instruction: 0xf10881f0
    6f2c:			; <UNDEFINED> instruction: 0x46200110
    6f30:			; <UNDEFINED> instruction: 0xff5cf7fa
    6f34:	ldrbtmi	r4, [r9], #-2318	; 0xfffff6f2
    6f38:	andcs	r4, r1, r2, lsl #12
    6f3c:	stmdb	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6f40:	bmi	340ecc <fputs@plt+0x33facc>
    6f44:			; <UNDEFINED> instruction: 0xe7b1447a
    6f48:	andeq	r5, r0, sl, lsr #21
    6f4c:	andeq	r8, r1, r8, asr r0
    6f50:	andeq	r5, r0, r6, ror #21
    6f54:	andeq	r5, r0, lr, lsr #20
    6f58:	andeq	r5, r0, r0, asr sl
    6f5c:	andeq	r0, r0, r4, lsl r1
    6f60:	andeq	r5, r0, r8, lsl sl
    6f64:	andeq	r5, r0, r8, lsr #19
    6f68:			; <UNDEFINED> instruction: 0x000059b2
    6f6c:	andeq	r5, r0, r8, lsr #19
    6f70:	strdeq	r5, [r0], -r6
    6f74:	andeq	r5, r0, ip, ror #18
    6f78:	svcmi	0x00f0e92d
    6f7c:	addpl	pc, r0, #1325400064	; 0x4f000000
    6f80:	blhi	14243c <fputs@plt+0x14103c>
    6f84:			; <UNDEFINED> instruction: 0xf8df4683
    6f88:			; <UNDEFINED> instruction: 0xf44f5c8c
    6f8c:			; <UNDEFINED> instruction: 0xf8df7880
    6f90:	ldrbtmi	r4, [sp], #-3208	; 0xfffff378
    6f94:	stcls	8, cr15, [r4], {223}	; 0xdf
    6f98:	cfstr32pl	mvfx15, [r3, #692]	; 0x2b4
    6f9c:	ldrbtmi	fp, [r9], #129	; 0x81
    6fa0:	beq	17433dc <fputs@plt+0x1741fdc>
    6fa4:	movwls	sl, #51992	; 0xcb18
    6fa8:	movwls	r4, #46603	; 0xb60b
    6fac:	orrpl	pc, r2, #54525952	; 0x3400000
    6fb0:	ldrbmi	r5, [r0], -ip, lsr #18
    6fb4:	tstcc	ip, #0, 2
    6fb8:	andsvs	r6, ip, r4, lsr #16
    6fbc:	streq	pc, [r0], #-79	; 0xffffffb1
    6fc0:	stmdb	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6fc4:	mrrccs	8, 13, pc, r8, cr15	; <UNPREDICTABLE>
    6fc8:	mrrccc	8, 13, pc, r8, cr15	; <UNPREDICTABLE>
    6fcc:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    6fd0:	cdp	3, 0, cr3, cr8, cr0, {2}
    6fd4:	movwls	r2, #43536	; 0xaa10
    6fd8:			; <UNDEFINED> instruction: 0x46ca4653
    6fdc:	andcs	r4, r4, #160432128	; 0x9900000
    6fe0:	ldrbmi	r4, [r8], -r1, asr #12
    6fe4:	mrc2	7, 0, pc, cr0, cr10, {7}
    6fe8:	subsle	r2, sp, r0, lsl #16
    6fec:	ldrbmi	r4, [r8], -r1, asr #12
    6ff0:	mrc2	7, 7, pc, cr12, cr10, {7}
    6ff4:	stmdacs	r0, {r2, r9, sl, lr}
    6ff8:			; <UNDEFINED> instruction: 0xf8dfd056
    6ffc:	strbmi	r1, [r2], -ip, lsr #24
    7000:	adclt	r2, r5, #1
    7004:			; <UNDEFINED> instruction: 0xf7fa4479
    7008:			; <UNDEFINED> instruction: 0xf8dfe8c4
    700c:			; <UNDEFINED> instruction: 0xf85a3c20
    7010:	ldmdavs	r3!, {r0, r1, sp, lr}
    7014:	vstrle	d2, [r7, #-4]
    7018:	ldcne	8, cr15, [r4], {223}	; 0xdf
    701c:	andmi	pc, r3, #196, 6	; 0x10000003
    7020:	ldrbtmi	r2, [r9], #-1
    7024:	ldm	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7028:	stcne	8, cr15, [r8], {223}	; 0xdf
    702c:	ldrbtmi	r2, [r9], #-1
    7030:	stmia	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7034:	andcc	pc, r8, r9, lsl r8	; <UNPREDICTABLE>
    7038:			; <UNDEFINED> instruction: 0xf8091c5a
    703c:	bllt	1ccf064 <fputs@plt+0x1ccdc64>
    7040:	vadd.f32	d2, d1, d25
    7044:	ldm	pc, {r1, r2, r5, r8, r9, pc}^	; <UNPREDICTABLE>
    7048:	bleq	7830a4 <fputs@plt+0x781ca4>
    704c:	ldmdaeq	r8, {r3, r4, r6, r7, fp}^
    7050:	stmdaeq	r3!, {r1, r3, r5, fp}
    7054:	ldrbeq	r0, [fp, -r2, ror #14]
    7058:	smlsldeq	r0, sp, r4, r7
    705c:	smlsldeq	r0, r6, r8, r8
    7060:	bleq	908cfc <fputs@plt+0x9078fc>
    7064:	streq	r0, [r2, #1705]!	; 0x6a9
    7068:	strbteq	r0, [pc], #-1393	; 7070 <fputs@plt+0x5c70>
    706c:	orrseq	r0, r5, #104, 8	; 0x68000000
    7070:	bleq	907d58 <fputs@plt+0x906958>
    7074:			; <UNDEFINED> instruction: 0x032c0332
    7078:	adcseq	r0, sl, #248, 4	; 0x8000000f
    707c:	rsbeq	r0, r5, #-1342177274	; 0xb0000006
    7080:	andseq	r0, r7, #-805306367	; 0xd0000001
    7084:	rscseq	r0, pc, ip, ror r1	; <UNPREDICTABLE>
    7088:	rsbseq	r0, pc, r5, lsl #1
    708c:	rsbseq	r0, r3, r9, ror r0
    7090:	rsbeq	r0, r7, sp, rrx
    7094:	subseq	r0, fp, r1, rrx
    7098:	subeq	r0, pc, r5, asr r0	; <UNPREDICTABLE>
    709c:			; <UNDEFINED> instruction: 0xf8df0044
    70a0:	ldrbtmi	r0, [r8], #-2968	; 0xfffff468
    70a4:	ldmdb	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    70a8:	blne	fe44542c <fputs@plt+0xfe44402c>
    70ac:	orrpl	pc, r2, #54525952	; 0x3400000
    70b0:	blcs	1945434 <fputs@plt+0x1944034>
    70b4:	ldrbtmi	r3, [r9], #-796	; 0xfffffce4
    70b8:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    70bc:	subsmi	r6, r1, sl, lsl r8
    70c0:	ldrhi	pc, [r0, #65]!	; 0x41
    70c4:	cfstr32pl	mvfx15, [r3, #52]	; 0x34
    70c8:	ldc	0, cr11, [sp], #4
    70cc:	pop	{r2, r8, r9, fp, pc}
    70d0:			; <UNDEFINED> instruction: 0xf8df8ff0
    70d4:	ldrbtmi	r0, [r8], #-2924	; 0xfffff494
    70d8:	stmdb	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    70dc:			; <UNDEFINED> instruction: 0xf0340d24
    70e0:			; <UNDEFINED> instruction: 0xf47f0803
    70e4:			; <UNDEFINED> instruction: 0xe7dfaf7c
    70e8:	bleq	164546c <fputs@plt+0x164406c>
    70ec:			; <UNDEFINED> instruction: 0xf7fa4478
    70f0:			; <UNDEFINED> instruction: 0xe7f3e938
    70f4:	bleq	1445478 <fputs@plt+0x1444078>
    70f8:			; <UNDEFINED> instruction: 0xf7fa4478
    70fc:			; <UNDEFINED> instruction: 0xe7ede932
    7100:	bleq	1245484 <fputs@plt+0x1244084>
    7104:			; <UNDEFINED> instruction: 0xf7fa4478
    7108:	strb	lr, [r7, ip, lsr #18]!
    710c:	bleq	1045490 <fputs@plt+0x1044090>
    7110:			; <UNDEFINED> instruction: 0xf7fa4478
    7114:	strb	lr, [r1, r6, lsr #18]!
    7118:	bleq	e4549c <fputs@plt+0xe4409c>
    711c:			; <UNDEFINED> instruction: 0xf7fa4478
    7120:	ldrb	lr, [fp, r0, lsr #18]
    7124:	bleq	c454a8 <fputs@plt+0xc440a8>
    7128:			; <UNDEFINED> instruction: 0xf7fa4478
    712c:	bfi	lr, sl, #18, #4
    7130:	bleq	a454b4 <fputs@plt+0xa440b4>
    7134:			; <UNDEFINED> instruction: 0xf7fa4478
    7138:	bfi	lr, r4, (invalid: 18:15)
    713c:	bleq	8454c0 <fputs@plt+0x8440c0>
    7140:			; <UNDEFINED> instruction: 0xf7fa4478
    7144:	strb	lr, [r9, lr, lsl #18]
    7148:	bleq	6454cc <fputs@plt+0x6440cc>
    714c:			; <UNDEFINED> instruction: 0xf7fa4478
    7150:	strb	lr, [r3, r8, lsl #18]
    7154:	bleq	4454d8 <fputs@plt+0x4440d8>
    7158:			; <UNDEFINED> instruction: 0xf7fa4478
    715c:	ldmdavs	r3!, {r1, r8, fp, sp, lr, pc}
    7160:			; <UNDEFINED> instruction: 0xddbb2b01
    7164:	tsteq	r4, r8, lsl #2	; <UNPREDICTABLE>
    7168:	ldrbmi	r2, [r8], -r8, lsl #4
    716c:			; <UNDEFINED> instruction: 0xf7fa910d
    7170:	stmdacs	r0, {r0, r1, r3, r6, r8, sl, fp, ip, sp, lr, pc}
    7174:	addshi	pc, sp, #1
    7178:	ldrbmi	r9, [r8], -sp, lsl #18
    717c:	mrc2	7, 1, pc, cr6, cr10, {7}
    7180:	bne	ffa45504 <fputs@plt+0xffa44104>
    7184:			; <UNDEFINED> instruction: 0x46054479
    7188:			; <UNDEFINED> instruction: 0xf7fa2001
    718c:			; <UNDEFINED> instruction: 0xf015e802
    7190:			; <UNDEFINED> instruction: 0xf04f0f01
    7194:	vaddl.u8	q8, d5, d1
    7198:	svclt	0x00142607
    719c:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    71a0:	svceq	0x0002f015
    71a4:			; <UNDEFINED> instruction: 0x232bbf14
    71a8:			; <UNDEFINED> instruction: 0xf015232d
    71ac:	svclt	0x00140f04
    71b0:			; <UNDEFINED> instruction: 0x212d212b
    71b4:			; <UNDEFINED> instruction: 0xf8df9100
    71b8:	ldrbtmi	r1, [r9], #-2744	; 0xfffff548
    71bc:	svc	0x00e8f7f9
    71c0:	bne	fec45544 <fputs@plt+0xfec44144>
    71c4:	ldrbtmi	r2, [r9], #-1
    71c8:	svc	0x00e2f7f9
    71cc:			; <UNDEFINED> instruction: 0xf0012e00
    71d0:	mrccs	4, 7, r8, cr15, cr1, {0}
    71d4:	addhi	pc, ip, #65	; 0x41
    71d8:	beq	fe74555c <fputs@plt+0xfe74415c>
    71dc:			; <UNDEFINED> instruction: 0xf7fa4478
    71e0:			; <UNDEFINED> instruction: 0xf108e8c0
    71e4:	ldrbmi	r0, [r8], -r8, lsl #2
    71e8:	mcr2	7, 0, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    71ec:	bne	fe345570 <fputs@plt+0xfe344170>
    71f0:			; <UNDEFINED> instruction: 0x46054479
    71f4:			; <UNDEFINED> instruction: 0xf7f92001
    71f8:			; <UNDEFINED> instruction: 0xf015efcc
    71fc:			; <UNDEFINED> instruction: 0xf8df0f01
    7200:			; <UNDEFINED> instruction: 0xf04f1a80
    7204:	svclt	0x00140001
    7208:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    720c:	svceq	0x0002f015
    7210:	vmvn.i32	q10, #14221312	; 0x00d90000
    7214:	svclt	0x00142607
    7218:			; <UNDEFINED> instruction: 0x232d232b
    721c:	svc	0x00b8f7f9
    7220:	bne	18455a4 <fputs@plt+0x18441a4>
    7224:	ldrbtmi	r2, [r9], #-1
    7228:	svc	0x00b2f7f9
    722c:			; <UNDEFINED> instruction: 0xf0012e00
    7230:	cdpcs	4, 15, cr8, cr15, cr7, {4}
    7234:	mvnhi	pc, #1
    7238:	bne	13455bc <fputs@plt+0x13441bc>
    723c:	andcs	r4, r1, r2, lsr r6
    7240:			; <UNDEFINED> instruction: 0xf7f94479
    7244:	strb	lr, [r9, -r6, lsr #31]
    7248:	beq	10455cc <fputs@plt+0x10441cc>
    724c:			; <UNDEFINED> instruction: 0xf7fa4478
    7250:	ldmdavs	r3!, {r3, r7, fp, sp, lr, pc}
    7254:			; <UNDEFINED> instruction: 0xf77f2b01
    7258:			; <UNDEFINED> instruction: 0xf108af41
    725c:	andcs	r0, ip, #4, 2
    7260:	tstls	sp, r8, asr r6
    7264:	ldc2l	7, cr15, [r0], {250}	; 0xfa
    7268:	stmdacs	r0, {r0, r2, r3, r8, fp, ip, pc}
    726c:	eorhi	pc, r1, #1
    7270:			; <UNDEFINED> instruction: 0xf7fa4658
    7274:			; <UNDEFINED> instruction: 0xf8dffdbb
    7278:	ldrbtmi	r1, [r9], #-2584	; 0xfffff5e8
    727c:	andcs	r4, r1, r5, lsl #12
    7280:	svc	0x0086f7f9
    7284:	svceq	0x0001f015
    7288:	bne	24560c <fputs@plt+0x24420c>
    728c:	eorcs	fp, fp, #20, 30	; 0x50
    7290:			; <UNDEFINED> instruction: 0xf015222d
    7294:	ldrbtmi	r0, [r9], #-3842	; 0xfffff0fe
    7298:			; <UNDEFINED> instruction: 0x232bbf14
    729c:			; <UNDEFINED> instruction: 0xf015232d
    72a0:	svclt	0x00140704
    72a4:	strtcs	r2, [sp], -fp, lsr #12
    72a8:	svceq	0x0008f015
    72ac:	svclt	0x00149600
    72b0:	eorcs	r2, sp, fp, lsr #32
    72b4:	svceq	0x0016f015
    72b8:	qadd16cs	fp, fp, r4
    72bc:	strls	r2, [r2], -sp, lsr #12
    72c0:	andcs	r9, r1, r1
    72c4:	svc	0x0064f7f9
    72c8:			; <UNDEFINED> instruction: 0x0605f015
    72cc:	cmnhi	r7, #65	; 0x41	; <UNPREDICTABLE>
    72d0:	tsteq	r8, r8, lsl #2	; <UNPREDICTABLE>
    72d4:			; <UNDEFINED> instruction: 0xf7fa4658
    72d8:			; <UNDEFINED> instruction: 0xf108fd89
    72dc:			; <UNDEFINED> instruction: 0xf010080c
    72e0:	strmi	r0, [r5], -r1, lsl #30
    72e4:	eorcs	fp, fp, #20, 30	; 0x50
    72e8:			; <UNDEFINED> instruction: 0xf010222d
    72ec:	svclt	0x00140f02
    72f0:			; <UNDEFINED> instruction: 0x232d232b
    72f4:	svceq	0x0004f010
    72f8:			; <UNDEFINED> instruction: 0x212bbf14
    72fc:			; <UNDEFINED> instruction: 0xf010212d
    7300:	tstls	r0, r8, lsl #30
    7304:	ldmibne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7308:	andeq	pc, r1, pc, asr #32
    730c:			; <UNDEFINED> instruction: 0xf04fbf14
    7310:			; <UNDEFINED> instruction: 0xf04f0c2b
    7314:	ldrbtmi	r0, [r9], #-3117	; 0xfffff3d3
    7318:	andgt	pc, r4, sp, asr #17
    731c:	svc	0x0038f7f9
    7320:			; <UNDEFINED> instruction: 0xf0412e00
    7324:			; <UNDEFINED> instruction: 0x46418413
    7328:			; <UNDEFINED> instruction: 0xf7fa4658
    732c:			; <UNDEFINED> instruction: 0xf8dffd5f
    7330:	andcs	r1, r1, ip, ror #18
    7334:			; <UNDEFINED> instruction: 0xf7f94479
    7338:	andcs	lr, sl, ip, lsr #30
    733c:	svc	0x0036f7f9
    7340:			; <UNDEFINED> instruction: 0xf8dfe6cc
    7344:	ldrbtmi	r0, [r8], #-2396	; 0xfffff6a4
    7348:	stmda	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    734c:	blcs	61420 <fputs@plt+0x60020>
    7350:	mcrge	7, 6, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
    7354:	tsteq	r4, r8, lsl #2	; <UNPREDICTABLE>
    7358:	ldrbmi	r2, [r8], -r8, lsl #4
    735c:			; <UNDEFINED> instruction: 0xf7fa910d
    7360:	stmdacs	r0, {r0, r1, r4, r6, sl, fp, ip, sp, lr, pc}
    7364:	mrcge	4, 5, APSR_nzcv, cr10, cr15, {1}
    7368:	ldrbmi	r9, [r8], -sp, lsl #18
    736c:	ldc2	7, cr15, [r0, #-1000]!	; 0xfffffc18
    7370:	svceq	0x0020f010
    7374:			; <UNDEFINED> instruction: 0x232bbf14
    7378:			; <UNDEFINED> instruction: 0xf010232d
    737c:	svclt	0x00140f40
    7380:			; <UNDEFINED> instruction: 0x212d212b
    7384:	svceq	0x0080f010
    7388:	eorcs	fp, fp, #20, 30	; 0x50
    738c:			; <UNDEFINED> instruction: 0xf410222d
    7390:	stmib	sp, {r7, r8, r9, sl, fp, ip, lr}^
    7394:	vsubl.u8	<illegal reg q8.5>, d0, d0
    7398:	svclt	0x00142203
    739c:			; <UNDEFINED> instruction: 0x212d212b
    73a0:	smlabtcs	r2, sp, r9, lr
    73a4:	andseq	pc, pc, #0
    73a8:	ldmne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    73ac:	ldrbtmi	r2, [r9], #-1
    73b0:	mcr	7, 7, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
    73b4:	tsteq	r6, r8, lsl #2	; <UNPREDICTABLE>
    73b8:			; <UNDEFINED> instruction: 0xf7fa4658
    73bc:			; <UNDEFINED> instruction: 0xf010fd09
    73c0:	svclt	0x00140f04
    73c4:			; <UNDEFINED> instruction: 0x232d232b
    73c8:	svceq	0x0008f010
    73cc:	strcs	fp, [fp, #-3860]!	; 0xfffff0ec
    73d0:			; <UNDEFINED> instruction: 0xf010252d
    73d4:	strls	r0, [r0, #-3856]	; 0xfffff0f0
    73d8:	eorcs	fp, fp, #20, 30	; 0x50
    73dc:			; <UNDEFINED> instruction: 0xf010222d
    73e0:	andls	r0, r1, #32, 30	; 0x80
    73e4:	andeq	pc, r3, #0
    73e8:			; <UNDEFINED> instruction: 0x212bbf14
    73ec:			; <UNDEFINED> instruction: 0xf010212d
    73f0:	tstls	r2, r0, asr #30
    73f4:	strcs	fp, [fp, #-3860]!	; 0xfffff0ec
    73f8:			; <UNDEFINED> instruction: 0xf010252d
    73fc:	strls	r0, [r3, #-3968]	; 0xfffff080
    7400:	andeq	pc, r1, pc, asr #32
    7404:			; <UNDEFINED> instruction: 0x212bbf14
    7408:	tstls	r4, sp, lsr #2
    740c:	ldmne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7410:			; <UNDEFINED> instruction: 0xf7f94479
    7414:			; <UNDEFINED> instruction: 0xf108eebe
    7418:	ldrbmi	r0, [r8], -r8, lsl #2
    741c:	ldc2l	7, cr15, [r8], {250}	; 0xfa
    7420:	svceq	0x0001f010
    7424:	eorcs	fp, fp, #20, 30	; 0x50
    7428:			; <UNDEFINED> instruction: 0xf010222d
    742c:	svclt	0x00140f08
    7430:			; <UNDEFINED> instruction: 0x232d232b
    7434:	svceq	0x0010f010
    7438:	vsubw.u8	<illegal reg q12.5>, q0, d0
    743c:	movwls	r2, #13060	; 0x3304
    7440:			; <UNDEFINED> instruction: 0x212bbf14
    7444:	tstls	r1, sp, lsr #2
    7448:	smlalbtne	pc, r1, r0, r3	; <UNPREDICTABLE>
    744c:	vaddw.u8	<illegal reg q12.5>, q0, d2
    7450:			; <UNDEFINED> instruction: 0xf8df0341
    7454:	andcs	r1, r1, r8, asr r8
    7458:			; <UNDEFINED> instruction: 0xf7f94479
    745c:			; <UNDEFINED> instruction: 0xf108ee9a
    7460:	ldrbmi	r0, [r8], -sl, lsl #2
    7464:	ldc2	7, cr15, [r4], #1000	; 0x3e8
    7468:	stmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    746c:			; <UNDEFINED> instruction: 0x46024479
    7470:			; <UNDEFINED> instruction: 0xf7f92001
    7474:	ldrt	lr, [r1], -lr, lsl #29
    7478:	ldmdaeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    747c:			; <UNDEFINED> instruction: 0xf7f94478
    7480:	qsub16	lr, fp, r0
    7484:	ldmdaeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7488:			; <UNDEFINED> instruction: 0xf7f94478
    748c:	ldmdavs	r3!, {r1, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    7490:			; <UNDEFINED> instruction: 0xf77f2b01
    7494:			; <UNDEFINED> instruction: 0xf108ae23
    7498:	andcs	r0, r4, #4, 2
    749c:	tstls	sp, r8, asr r6
    74a0:	blx	fecc5492 <fputs@plt+0xfecc4092>
    74a4:			; <UNDEFINED> instruction: 0xf43f2800
    74a8:	stmdbls	sp, {r0, r3, r4, r9, sl, fp, sp, pc}
    74ac:			; <UNDEFINED> instruction: 0xf7fa4658
    74b0:			; <UNDEFINED> instruction: 0xf8dffc8f
    74b4:	ldrbtmi	r1, [r9], #-2056	; 0xfffff7f8
    74b8:	svceq	0x0002f010
    74bc:	eorcs	fp, fp, #20, 30	; 0x50
    74c0:			; <UNDEFINED> instruction: 0xf010222d
    74c4:			; <UNDEFINED> instruction: 0xf3c00f04
    74c8:	andls	r2, r0, r4
    74cc:	andeq	pc, r1, pc, asr #32
    74d0:			; <UNDEFINED> instruction: 0x232bbf14
    74d4:			; <UNDEFINED> instruction: 0xf7f9232d
    74d8:			; <UNDEFINED> instruction: 0xf108ee5c
    74dc:	ldrbmi	r0, [r8], -r6, lsl #2
    74e0:	ldc2l	7, cr15, [r6], #-1000	; 0xfffffc18
    74e4:	svceq	0x0001f010
    74e8:	eorcs	fp, fp, #20, 30	; 0x50
    74ec:			; <UNDEFINED> instruction: 0xf010222d
    74f0:	svclt	0x00140f02
    74f4:			; <UNDEFINED> instruction: 0x232d232b
    74f8:	svceq	0x0004f010
    74fc:	andeq	pc, r1, pc, asr #32
    7500:			; <UNDEFINED> instruction: 0x212bbf14
    7504:	tstls	r0, sp, lsr #2
    7508:	sbfxne	pc, pc, #17, #21
    750c:			; <UNDEFINED> instruction: 0xf7f94479
    7510:	strb	lr, [r3, #3648]!	; 0xe40
    7514:	sbfxeq	pc, pc, #17, #13
    7518:			; <UNDEFINED> instruction: 0xf7f94478
    751c:	ldrb	lr, [sp, #3874]	; 0xf22
    7520:	sbfxeq	pc, pc, #17, #5
    7524:			; <UNDEFINED> instruction: 0xf7f94478
    7528:	ldmdavs	r3!, {r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}
    752c:			; <UNDEFINED> instruction: 0xf77f2b01
    7530:			; <UNDEFINED> instruction: 0xf108add5
    7534:	andcs	r0, ip, #4, 2
    7538:	tstls	sp, r8, asr r6
    753c:	blx	194552e <fputs@plt+0x194412e>
    7540:			; <UNDEFINED> instruction: 0xf43f2800
    7544:	stmdbls	sp, {r0, r1, r3, r6, r7, r8, sl, fp, sp, pc}
    7548:			; <UNDEFINED> instruction: 0xf7fa4658
    754c:			; <UNDEFINED> instruction: 0xf8dffc41
    7550:	ldrbtmi	r1, [r9], #-1916	; 0xfffff884
    7554:	svceq	0x0002f010
    7558:	eorcs	fp, fp, #20, 30	; 0x50
    755c:			; <UNDEFINED> instruction: 0xf010222d
    7560:			; <UNDEFINED> instruction: 0xf04f0f01
    7564:	svclt	0x00140001
    7568:			; <UNDEFINED> instruction: 0x232d232b
    756c:	mrc	7, 0, APSR_nzcv, cr0, cr9, {7}
    7570:	tsteq	r8, r8, lsl #2	; <UNPREDICTABLE>
    7574:			; <UNDEFINED> instruction: 0xf7fa4658
    7578:			; <UNDEFINED> instruction: 0xf8dffc2b
    757c:	ldrbtmi	r1, [r9], #-1876	; 0xfffff8ac
    7580:	andcs	r4, r1, r5, lsl #12
    7584:	mcr	7, 0, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    7588:			; <UNDEFINED> instruction: 0xf0012d00
    758c:			; <UNDEFINED> instruction: 0xf8df80b9
    7590:	andcs	r1, r1, r4, asr #14
    7594:			; <UNDEFINED> instruction: 0x7740f8df
    7598:	ldrbtmi	r2, [r9], #-1536	; 0xfffffa00
    759c:	ldcl	7, cr15, [r8, #996]!	; 0x3e4
    75a0:	and	r4, r4, pc, ror r4
    75a4:			; <UNDEFINED> instruction: 0xf106086d
    75a8:			; <UNDEFINED> instruction: 0xf43f0601
    75ac:	strbeq	sl, [fp, r6, asr #29]!
    75b0:	rscslt	sp, r2, #248, 10	; 0x3e000000
    75b4:	andcs	r4, r1, r9, lsr r6
    75b8:	stcl	7, cr15, [sl, #996]!	; 0x3e4
    75bc:			; <UNDEFINED> instruction: 0xf8dfe7f2
    75c0:	ldrbtmi	r0, [r8], #-1820	; 0xfffff8e4
    75c4:	mcr	7, 6, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
    75c8:	blcs	6169c <fputs@plt+0x6029c>
    75cc:	stcge	7, cr15, [r6, #508]	; 0x1fc
    75d0:	tsteq	r4, r8, lsl #2	; <UNPREDICTABLE>
    75d4:	ldrbmi	r2, [r8], -r4, lsl #4
    75d8:			; <UNDEFINED> instruction: 0xf7fa910d
    75dc:	stmdacs	r0, {r0, r2, r4, r8, r9, fp, ip, sp, lr, pc}
    75e0:	cfldrdge	mvd15, [ip, #-252]!	; 0xffffff04
    75e4:	ldrbmi	r9, [r8], -sp, lsl #18
    75e8:	blx	ffcc55da <fputs@plt+0xffcc41da>
    75ec:			; <UNDEFINED> instruction: 0xf8df2501
    75f0:	ldrbtmi	r1, [r9], #-1776	; 0xfffff910
    75f4:	addcs	pc, r2, #192, 6
    75f8:	movweq	pc, #37824	; 0x93c0	; <UNPREDICTABLE>
    75fc:	bl	98ea4 <fputs@plt+0x97aa4>
    7600:	blx	148010 <fputs@plt+0x146c10>
    7604:	blx	fe8c3e16 <fputs@plt+0xfe8c2a16>
    7608:			; <UNDEFINED> instruction: 0xf7f92303
    760c:			; <UNDEFINED> instruction: 0xf108edc2
    7610:	ldrbmi	r0, [r8], -r6, lsl #2
    7614:	blx	ff745606 <fputs@plt+0xff744206>
    7618:			; <UNDEFINED> instruction: 0x16c8f8df
    761c:	vmvn.i32	q10, #8978432	; 0x00890000
    7620:	vsubl.u8	q9, d16, d2
    7624:	strtmi	r0, [r8], -r9, lsl #6
    7628:	addeq	lr, r2, #2048	; 0x800
    762c:	vpmax.s8	d15, d2, d5
    7630:	movwcs	pc, #15266	; 0x3ba2	; <UNPREDICTABLE>
    7634:	stc	7, cr15, [ip, #996]!	; 0x3e4
    7638:			; <UNDEFINED> instruction: 0xf8dfe550
    763c:	ldrbtmi	r0, [r8], #-1708	; 0xfffff954
    7640:	mcr	7, 4, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
    7644:	blcs	61718 <fputs@plt+0x60318>
    7648:	stclge	7, cr15, [r8, #-508]	; 0xfffffe04
    764c:	tsteq	r4, r8, lsl #2	; <UNPREDICTABLE>
    7650:	ldrbmi	r2, [r8], -r4, lsl #4
    7654:			; <UNDEFINED> instruction: 0xf7fa910d
    7658:	stmdacs	r0, {r0, r1, r2, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    765c:	cfldrsge	mvf15, [lr, #-252]!	; 0xffffff04
    7660:	ldrbmi	r9, [r8], -sp, lsl #18
    7664:	blx	ff0c5656 <fputs@plt+0xff0c4256>
    7668:	streq	r4, [r8, r5, lsl #12]!
    766c:	rsbshi	pc, r0, r1, lsl #2
    7670:			; <UNDEFINED> instruction: 0xf1010769
    7674:	strbeq	r8, [sl, #92]!	; 0x5c
    7678:	subshi	pc, r3, r1, lsl #2
    767c:	strbvs	pc, [r0, #1029]	; 0x405	; <UNPREDICTABLE>
    7680:	svcvc	0x0000f5b5
    7684:	addhi	pc, r4, r1
    7688:	svcvs	0x0080f5b5
    768c:	eorshi	pc, sp, r1
    7690:			; <UNDEFINED> instruction: 0xf0012d00
    7694:			; <UNDEFINED> instruction: 0xf8df8040
    7698:	ldrbtmi	r0, [r8], #-1620	; 0xfffff9ac
    769c:	mcr	7, 3, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
    76a0:			; <UNDEFINED> instruction: 0xf8dfe51c
    76a4:	ldrbtmi	r0, [r8], #-1612	; 0xfffff9b4
    76a8:	mrc	7, 2, APSR_nzcv, cr10, cr9, {7}
    76ac:			; <UNDEFINED> instruction: 0xf8dfe516
    76b0:	ldrbtmi	r0, [r8], #-1604	; 0xfffff9bc
    76b4:	mrc	7, 2, APSR_nzcv, cr4, cr9, {7}
    76b8:			; <UNDEFINED> instruction: 0xf8dfe510
    76bc:	ldrbtmi	r0, [r8], #-1596	; 0xfffff9c4
    76c0:	mcr	7, 2, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
    76c4:	blcs	61798 <fputs@plt+0x60398>
    76c8:	stcge	7, cr15, [r8, #-508]	; 0xfffffe04
    76cc:	tsteq	r4, r8, lsl #2	; <UNPREDICTABLE>
    76d0:	ldrbmi	r2, [r8], -ip, lsl #4
    76d4:			; <UNDEFINED> instruction: 0xf7fa910d
    76d8:	stmdacs	r0, {r0, r1, r2, r4, r7, r9, fp, ip, sp, lr, pc}
    76dc:	cfldrdge	mvd15, [lr], #252	; 0xfc
    76e0:	ldrbmi	r9, [r8], -sp, lsl #18
    76e4:	blx	1d456d6 <fputs@plt+0x1d442d6>
    76e8:			; <UNDEFINED> instruction: 0x1610f8df
    76ec:			; <UNDEFINED> instruction: 0xf0104479
    76f0:	svclt	0x00140f01
    76f4:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    76f8:	svceq	0x0002f010
    76fc:	andeq	pc, r1, pc, asr #32
    7700:			; <UNDEFINED> instruction: 0x232bbf14
    7704:			; <UNDEFINED> instruction: 0xf7f9232d
    7708:			; <UNDEFINED> instruction: 0xf108ed44
    770c:	ldrbmi	r0, [r8], -r6, lsl #2
    7710:	blx	17c5702 <fputs@plt+0x17c4302>
    7714:	svceq	0x0001f010
    7718:	eorcs	fp, fp, #20, 30	; 0x50
    771c:			; <UNDEFINED> instruction: 0xf010222d
    7720:	svclt	0x00140f02
    7724:			; <UNDEFINED> instruction: 0x232d232b
    7728:	svcvc	0x0080f410
    772c:	andeq	pc, r1, pc, asr #32
    7730:			; <UNDEFINED> instruction: 0x212bbf14
    7734:	tstls	r0, sp, lsr #2
    7738:	strbne	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    773c:			; <UNDEFINED> instruction: 0xf7f94479
    7740:			; <UNDEFINED> instruction: 0xf108ed28
    7744:	ldrbmi	r0, [r8], -r8, lsl #2
    7748:	blx	144573a <fputs@plt+0x144433a>
    774c:	ldrne	pc, [r4, #2271]!	; 0x8df
    7750:			; <UNDEFINED> instruction: 0x46024479
    7754:			; <UNDEFINED> instruction: 0xf7f92001
    7758:			; <UNDEFINED> instruction: 0xf108ed1c
    775c:	ldrbmi	r0, [r8], -ip, lsl #2
    7760:	blx	1145752 <fputs@plt+0x1144352>
    7764:	strne	pc, [r0, #2271]!	; 0x8df
    7768:			; <UNDEFINED> instruction: 0x46024479
    776c:			; <UNDEFINED> instruction: 0xf7f92001
    7770:	ldrt	lr, [r3], #3344	; 0xd10
    7774:	ldreq	pc, [r4, #2271]	; 0x8df
    7778:			; <UNDEFINED> instruction: 0xf7f94478
    777c:	ldmdavs	r3!, {r1, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    7780:			; <UNDEFINED> instruction: 0xf77f2b01
    7784:			; <UNDEFINED> instruction: 0xf108acab
    7788:	eorscs	r0, r0, #4, 2
    778c:	tstls	sp, r8, asr r6
    7790:	blx	ec5780 <fputs@plt+0xec4380>
    7794:			; <UNDEFINED> instruction: 0xf43f2800
    7798:	stmdbls	sp, {r0, r5, r7, sl, fp, sp, pc}
    779c:			; <UNDEFINED> instruction: 0xf7fa4658
    77a0:			; <UNDEFINED> instruction: 0xf8dffb17
    77a4:	ldrbtmi	r1, [r9], #-1388	; 0xfffffa94
    77a8:	eorseq	pc, pc, #0
    77ac:	andcc	r4, r1, #6291456	; 0x600000
    77b0:			; <UNDEFINED> instruction: 0xf7f92001
    77b4:	blls	302b74 <fputs@plt+0x301774>
    77b8:	streq	pc, [r9, #-419]	; 0xfffffe5d
    77bc:			; <UNDEFINED> instruction: 0xf585fab5
    77c0:	stmdbeq	sp!, {r1, r3, r4, r9, sl, lr}^
    77c4:	svclt	0x00082b00
    77c8:	cfstr32cs	mvfx2, [r0, #-4]
    77cc:	ldrhi	pc, [r5, r0, asr #32]!
    77d0:	blcc	12e404 <fputs@plt+0x12d004>
    77d4:	stmdale	fp, {r1, r8, r9, fp, sp}
    77d8:	svcmi	0x0000f416
    77dc:	ldrne	pc, [r4, #-2271]!	; 0xfffff721
    77e0:	andeq	pc, r1, pc, asr #32
    77e4:	svclt	0x00144479
    77e8:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    77ec:	ldcl	7, cr15, [r0], {249}	; 0xf9
    77f0:	tsteq	r6, r8, lsl #2	; <UNPREDICTABLE>
    77f4:			; <UNDEFINED> instruction: 0xf7fa4658
    77f8:			; <UNDEFINED> instruction: 0xf8dffaeb
    77fc:			; <UNDEFINED> instruction: 0x2600151c
    7800:			; <UNDEFINED> instruction: 0xf4104479
    7804:			; <UNDEFINED> instruction: 0xf0004f00
    7808:			; <UNDEFINED> instruction: 0xf102023f
    780c:			; <UNDEFINED> instruction: 0xf04f0201
    7810:	svclt	0x00140001
    7814:			; <UNDEFINED> instruction: 0x232d232b
    7818:	ldc	7, cr15, [sl], #996	; 0x3e4
    781c:	tsteq	r8, r8, lsl #2	; <UNPREDICTABLE>
    7820:			; <UNDEFINED> instruction: 0xf7fa4658
    7824:			; <UNDEFINED> instruction: 0xf108fae3
    7828:	strmi	r0, [r7], -ip, lsl #2
    782c:			; <UNDEFINED> instruction: 0xf7fa4658
    7830:			; <UNDEFINED> instruction: 0xf8dffadd
    7834:	vld3.<illegal width 64>	{d1-d3}, [r7 :128], r8
    7838:			; <UNDEFINED> instruction: 0xf007637f
    783c:			; <UNDEFINED> instruction: 0xf023023f
    7840:	ldrbtmi	r0, [r9], #-783	; 0xfffffcf1
    7844:	strcc	lr, [r0], -sp, asr #19
    7848:			; <UNDEFINED> instruction: 0xf7f92001
    784c:			; <UNDEFINED> instruction: 0xf108eca2
    7850:			; <UNDEFINED> instruction: 0x46580110
    7854:	blx	ff2c5844 <fputs@plt+0xff2c4444>
    7858:	tsteq	r4, r8, lsl #2	; <UNPREDICTABLE>
    785c:	ldrbmi	r9, [r8], -sp
    7860:	blx	ff145850 <fputs@plt+0xff144450>
    7864:	ldrtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    7868:	ldrbtmi	r9, [r9], #-2573	; 0xfffff5f3
    786c:	andcs	r4, r1, r3, lsl #12
    7870:	stc	7, cr15, [lr], {249}	; 0xf9
    7874:	tsteq	r8, r8, lsl #2	; <UNPREDICTABLE>
    7878:			; <UNDEFINED> instruction: 0xf7fa4658
    787c:			; <UNDEFINED> instruction: 0xf108fab7
    7880:	andls	r0, sp, ip, lsl r1
    7884:			; <UNDEFINED> instruction: 0xf7fa4658
    7888:			; <UNDEFINED> instruction: 0xf8dffab1
    788c:	bls	34caf4 <fputs@plt+0x34b6f4>
    7890:			; <UNDEFINED> instruction: 0x46034479
    7894:			; <UNDEFINED> instruction: 0xf7f92001
    7898:			; <UNDEFINED> instruction: 0xf108ec7c
    789c:	ldrbmi	r0, [r8], -r0, lsr #2
    78a0:	blx	fe945890 <fputs@plt+0xfe944490>
    78a4:	msreq	CPSR_s, r8, lsl #2
    78a8:	ldrbmi	r9, [r8], -sp
    78ac:	blx	fe7c589c <fputs@plt+0xfe7c449c>
    78b0:	ldrbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    78b4:	ldrbtmi	r9, [r9], #-2573	; 0xfffff5f3
    78b8:	andcs	r4, r1, r3, lsl #12
    78bc:	stcl	7, cr15, [r8], #-996	; 0xfffffc1c
    78c0:			; <UNDEFINED> instruction: 0xf47f2d00
    78c4:			; <UNDEFINED> instruction: 0xf108ac0b
    78c8:	ldrbmi	r0, [r8], -r8, lsr #2
    78cc:	blx	fe3c58bc <fputs@plt+0xfe3c44bc>
    78d0:	msreq	CPSR_fs, r8, lsl #2
    78d4:	ldrteq	pc, [pc], -r0	; <UNPREDICTABLE>
    78d8:	ldrbmi	r4, [r8], -r5, lsl #12
    78dc:	blx	fe1c58cc <fputs@plt+0xfe1c44cc>
    78e0:	strbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    78e4:	andcs	r4, r1, r2, lsr r6
    78e8:			; <UNDEFINED> instruction: 0xf7f94479
    78ec:	mcrcs	12, 0, lr, cr5, cr2, {2}
    78f0:	cmnhi	r8, r1, asr #4	; <UNPREDICTABLE>
    78f4:	ldrtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    78f8:	blx	f904 <fputs@plt+0xe504>
    78fc:	ldrbtmi	pc, [r9], #-518	; 0xfffffdfa	; <UNPREDICTABLE>
    7900:	mcrr	7, 15, pc, r6, cr9	; <UNPREDICTABLE>
    7904:	strtne	pc, [ip], #-2271	; 0xfffff721
    7908:	eorseq	pc, pc, #37	; 0x25
    790c:	andcs	r2, r1, r0, lsl #6
    7910:			; <UNDEFINED> instruction: 0xf7f94479
    7914:			; <UNDEFINED> instruction: 0xf7ffec3e
    7918:			; <UNDEFINED> instruction: 0xf8dfbbe1
    791c:	ldrbtmi	r0, [r8], #-1052	; 0xfffffbe4
    7920:	ldc	7, cr15, [lr, #-996]	; 0xfffffc1c
    7924:	bllt	ff6c5928 <fputs@plt+0xff6c4528>
    7928:	ldreq	pc, [r0], #-2271	; 0xfffff721
    792c:			; <UNDEFINED> instruction: 0xf7f94478
    7930:	ldmdavs	r3!, {r3, r4, r8, sl, fp, sp, lr, pc}
    7934:			; <UNDEFINED> instruction: 0xf77f2b01
    7938:			; <UNDEFINED> instruction: 0xf108abd1
    793c:	eorscs	r0, ip, #4, 2
    7940:	tstls	sp, r8, asr r6
    7944:			; <UNDEFINED> instruction: 0xf960f7fa
    7948:			; <UNDEFINED> instruction: 0xf43f2800
    794c:	stmdbls	sp, {r0, r1, r2, r6, r7, r8, r9, fp, sp, pc}
    7950:			; <UNDEFINED> instruction: 0xf7fa4658
    7954:	ldmibmi	sl!, {r0, r1, r3, r6, r9, fp, ip, sp, lr, pc}^
    7958:			; <UNDEFINED> instruction: 0xf1084efa
    795c:	ldrbtmi	r0, [r9], #-1828	; 0xfffff8dc
    7960:			; <UNDEFINED> instruction: 0xf010447e
    7964:	b	13cb570 <fputs@plt+0x13ca170>
    7968:			; <UNDEFINED> instruction: 0xf04f5350
    796c:	svclt	0x00140001
    7970:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    7974:	stc	7, cr15, [ip], {249}	; 0xf9
    7978:			; <UNDEFINED> instruction: 0xf1084bf3
    797c:	ldrbmi	r0, [r8], -r8, lsl #2
    7980:	mcr	4, 0, r4, cr8, cr11, {3}
    7984:			; <UNDEFINED> instruction: 0xf7fa3a90
    7988:			; <UNDEFINED> instruction: 0xf010fa23
    798c:	svclt	0x00140f01
    7990:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    7994:	svceq	0x0002f010
    7998:			; <UNDEFINED> instruction: 0x232bbf14
    799c:			; <UNDEFINED> instruction: 0xf010232d
    79a0:	svclt	0x00140f04
    79a4:			; <UNDEFINED> instruction: 0x212d212b
    79a8:	svceq	0x0008f010
    79ac:	svclt	0x00149100
    79b0:	strcs	r2, [sp, #-1323]!	; 0xfffffad5
    79b4:	svceq	0x0010f010
    79b8:			; <UNDEFINED> instruction: 0xf04f9501
    79bc:			; <UNDEFINED> instruction: 0xf04f0001
    79c0:	svclt	0x00140500
    79c4:			; <UNDEFINED> instruction: 0x212d212b
    79c8:	stmibmi	r0!, {r1, r8, ip, pc}^
    79cc:			; <UNDEFINED> instruction: 0xf7f94479
    79d0:			; <UNDEFINED> instruction: 0xf108ebe0
    79d4:	ldrbmi	r0, [r8], -sl, lsl #2
    79d8:			; <UNDEFINED> instruction: 0xf9faf7fa
    79dc:	ldrbtmi	r4, [r9], #-2524	; 0xfffff624
    79e0:	svceq	0x0001f010
    79e4:	andeq	pc, r1, pc, asr #32
    79e8:	eorcs	fp, fp, #20, 30	; 0x50
    79ec:			; <UNDEFINED> instruction: 0xf7f9222d
    79f0:			; <UNDEFINED> instruction: 0xf108ebd0
    79f4:	ldrbmi	r0, [r8], -ip, lsl #2
    79f8:			; <UNDEFINED> instruction: 0xf9eaf7fa
    79fc:	ldrbtmi	r4, [r9], #-2517	; 0xfffff62b
    7a00:	andcs	r4, r1, r2, lsl #12
    7a04:	bl	ff1459f0 <fputs@plt+0xff1445f0>
    7a08:	tsteq	lr, r8, lsl #2	; <UNPREDICTABLE>
    7a0c:			; <UNDEFINED> instruction: 0xf7fa4658
    7a10:	ldmibmi	r1, {r0, r1, r2, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
    7a14:			; <UNDEFINED> instruction: 0x46024479
    7a18:			; <UNDEFINED> instruction: 0xf7f92001
    7a1c:			; <UNDEFINED> instruction: 0xf108ebba
    7a20:			; <UNDEFINED> instruction: 0x46580110
    7a24:			; <UNDEFINED> instruction: 0xf9d4f7fa
    7a28:	ldrbtmi	r4, [r9], #-2508	; 0xfffff634
    7a2c:	andcs	r4, r1, r2, lsl #12
    7a30:	bl	febc5a1c <fputs@plt+0xfebc461c>
    7a34:	tsteq	r2, r8, lsl #2	; <UNPREDICTABLE>
    7a38:			; <UNDEFINED> instruction: 0xf7fa4658
    7a3c:	stmibmi	r8, {r0, r1, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
    7a40:			; <UNDEFINED> instruction: 0x46024479
    7a44:			; <UNDEFINED> instruction: 0xf7f92001
    7a48:			; <UNDEFINED> instruction: 0xf108eba4
    7a4c:			; <UNDEFINED> instruction: 0x46580114
    7a50:			; <UNDEFINED> instruction: 0xf9bef7fa
    7a54:	ldrbtmi	r4, [r9], #-2499	; 0xfffff63d
    7a58:	andcs	r4, r1, r2, lsl #12
    7a5c:	bl	fe645a48 <fputs@plt+0xfe644648>
    7a60:	tsteq	r6, r8, lsl #2	; <UNPREDICTABLE>
    7a64:			; <UNDEFINED> instruction: 0xf7fa4658
    7a68:	ldmibmi	pc!, {r0, r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    7a6c:			; <UNDEFINED> instruction: 0x46024479
    7a70:			; <UNDEFINED> instruction: 0xf7f92001
    7a74:			; <UNDEFINED> instruction: 0xf108eb8e
    7a78:			; <UNDEFINED> instruction: 0x4658011a
    7a7c:			; <UNDEFINED> instruction: 0xf9a8f7fa
    7a80:	ldrbtmi	r4, [r9], #-2490	; 0xfffff646
    7a84:	andcs	r4, r1, r2, lsl #12
    7a88:	bl	fe0c5a74 <fputs@plt+0xfe0c4674>
    7a8c:	tsteq	ip, r8, lsl #2	; <UNPREDICTABLE>
    7a90:			; <UNDEFINED> instruction: 0xf7fa4658
    7a94:	ldmibmi	r6!, {r0, r1, r3, r5, r7, r8, fp, ip, sp, lr, pc}
    7a98:			; <UNDEFINED> instruction: 0x46024479
    7a9c:			; <UNDEFINED> instruction: 0xf7f92001
    7aa0:			; <UNDEFINED> instruction: 0xf108eb78
    7aa4:	ldrbmi	r0, [r8], -r0, lsr #2
    7aa8:			; <UNDEFINED> instruction: 0xf9a0f7fa
    7aac:	ldrbtmi	r4, [r9], #-2481	; 0xfffff64f
    7ab0:	andcs	r4, r1, r2, lsl #12
    7ab4:	bl	1b45aa0 <fputs@plt+0x1b446a0>
    7ab8:	stmib	sp, {r0, r1, r2, r3, r5, r7, r8, r9, fp, lr}^
    7abc:	ssatmi	sl, #19, r0, lsl #18
    7ac0:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    7ac4:	movwls	r8, #54286	; 0xd40e
    7ac8:	stccs	0, cr14, [r5], {2}
    7acc:	ldrbhi	pc, [r8, #768]!	; 0x300	; <UNPREDICTABLE>
    7ad0:	ldrbmi	r0, [r8], -lr, lsr #1
    7ad4:			; <UNDEFINED> instruction: 0x1c6c19f1
    7ad8:			; <UNDEFINED> instruction: 0xf988f7fa
    7adc:	strmi	r1, [r1], r2, asr #28
    7ae0:	svclt	0x00883203
    7ae4:	ldmle	r0!, {r0, r2, r5, r9, sl, lr}^
    7ae8:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx10
    7aec:	mulcs	r1, r0, sl
    7af0:	stmdaeq	pc, {r0, r3, r5, ip, sp, lr, pc}	; <UNPREDICTABLE>
    7af4:	bl	1345ae0 <fputs@plt+0x13446e0>
    7af8:	andeq	pc, r6, #9
    7afc:			; <UNDEFINED> instruction: 0xf0002a04
    7b00:	bcs	29800 <fputs@plt+0x28400>
    7b04:	ldrbhi	pc, [r0, #64]!	; 0x40	; <UNPREDICTABLE>
    7b08:	ldrbtmi	r4, [sl], #-2716	; 0xfffff564
    7b0c:	svceq	0x0008f019
    7b10:	blls	377778 <fputs@plt+0x376378>
    7b14:	blmi	fe6bbf20 <fputs@plt+0xfe6bab20>
    7b18:	movwls	r4, #1147	; 0x47b
    7b1c:			; <UNDEFINED> instruction: 0x46134651
    7b20:	strbmi	r2, [r2], -r1
    7b24:			; <UNDEFINED> instruction: 0xf7f94625
    7b28:			; <UNDEFINED> instruction: 0xe7ceeb34
    7b2c:	ldrbtmi	r4, [r8], #-2197	; 0xfffff76b
    7b30:	ldc	7, cr15, [r6], {249}	; 0xf9
    7b34:	blcs	61c08 <fputs@plt+0x60808>
    7b38:	bge	ff44593c <fputs@plt+0xff44453c>
    7b3c:	tsteq	r4, r8, lsl #2	; <UNPREDICTABLE>
    7b40:	ldrbmi	r2, [r8], -r4, lsl #4
    7b44:			; <UNDEFINED> instruction: 0xf7fa910d
    7b48:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, fp, ip, sp, lr, pc}
    7b4c:	bge	ff1c4c50 <fputs@plt+0xff1c3850>
    7b50:	ldrbmi	r9, [r8], -sp, lsl #18
    7b54:			; <UNDEFINED> instruction: 0xf93cf7fa
    7b58:	ldrbtmi	r4, [r9], #-2443	; 0xfffff675
    7b5c:	andseq	pc, pc, #0
    7b60:			; <UNDEFINED> instruction: 0xf7f92001
    7b64:			; <UNDEFINED> instruction: 0xf108eb16
    7b68:	ldrbmi	r0, [r8], -r6, lsl #2
    7b6c:			; <UNDEFINED> instruction: 0xf930f7fa
    7b70:	ldrbtmi	r4, [r9], #-2438	; 0xfffff67a
    7b74:	svcmi	0x0000f410
    7b78:	tsteq	pc, #0	; <UNPREDICTABLE>
    7b7c:	andeq	pc, r1, pc, asr #32
    7b80:	eorcs	fp, fp, #20, 30	; 0x50
    7b84:			; <UNDEFINED> instruction: 0xf7f9222d
    7b88:			; <UNDEFINED> instruction: 0xf7ffeb04
    7b8c:	stmmi	r0, {r0, r1, r2, r5, r7, r9, fp, ip, sp, pc}
    7b90:			; <UNDEFINED> instruction: 0xf7f94478
    7b94:	ldmdavs	r3!, {r1, r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    7b98:			; <UNDEFINED> instruction: 0xf77f2b01
    7b9c:			; <UNDEFINED> instruction: 0xf108aa9f
    7ba0:	andcs	r0, r4, #4, 2
    7ba4:	tstls	sp, r8, asr r6
    7ba8:			; <UNDEFINED> instruction: 0xf82ef7fa
    7bac:			; <UNDEFINED> instruction: 0xf43f2800
    7bb0:	stmdbls	sp, {r0, r2, r4, r7, r9, fp, sp, pc}
    7bb4:			; <UNDEFINED> instruction: 0xf7fa4658
    7bb8:	ldmdbmi	r6!, {r0, r1, r3, r8, fp, ip, sp, lr, pc}^
    7bbc:			; <UNDEFINED> instruction: 0xf0104479
    7bc0:	svclt	0x00140f01
    7bc4:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    7bc8:	svceq	0x0002f010
    7bcc:	andcs	pc, pc, r0, asr #7
    7bd0:			; <UNDEFINED> instruction: 0xf04f9000
    7bd4:	svclt	0x00140001
    7bd8:			; <UNDEFINED> instruction: 0x232d232b
    7bdc:	b	ff645bc8 <fputs@plt+0xff6447c8>
    7be0:	tsteq	r6, r8, lsl #2	; <UNPREDICTABLE>
    7be4:			; <UNDEFINED> instruction: 0xf7fa4658
    7be8:	stmdbmi	fp!, {r0, r1, r4, r5, r6, r7, fp, ip, sp, lr, pc}^
    7bec:			; <UNDEFINED> instruction: 0xf0104479
    7bf0:	svclt	0x00140f01
    7bf4:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    7bf8:	svceq	0x0002f010
    7bfc:	andne	pc, r2, r0, asr #7
    7c00:			; <UNDEFINED> instruction: 0xf04f9000
    7c04:	svclt	0x00140001
    7c08:			; <UNDEFINED> instruction: 0x232d232b
    7c0c:	b	ff045bf8 <fputs@plt+0xff0447f8>
    7c10:	blt	1945c14 <fputs@plt+0x1944814>
    7c14:	andeq	r7, r1, r2, lsl pc
    7c18:	andeq	r0, r0, r4, lsr r1
    7c1c:	andeq	r7, r1, r6, lsl #30
    7c20:	andeq	r5, r0, r4, asr #29
    7c24:	andeq	r6, r0, sl, asr lr
    7c28:	andeq	r5, r0, r4, asr r9
    7c2c:	andeq	r0, r0, r4, lsl r1
    7c30:	andeq	r5, r0, lr, asr #18
    7c34:	andeq	r5, r0, sl, asr #18
    7c38:	strdeq	r4, [r0], -lr
    7c3c:	andeq	r7, r1, lr, ror #27
    7c40:	andeq	r6, r0, r6, lsr #25
    7c44:	andeq	r6, r0, ip, ror ip
    7c48:	andeq	r6, r0, ip, asr #24
    7c4c:	andeq	r6, r0, r0, lsr #24
    7c50:	strdeq	r6, [r0], -ip
    7c54:	ldrdeq	r6, [r0], -r8
    7c58:	andeq	r6, r0, ip, lsr #23
    7c5c:	andeq	r6, r0, r0, lsl #23
    7c60:	andeq	r6, r0, r0, ror #22
    7c64:	andeq	r6, r0, r8, lsr fp
    7c68:	andeq	r6, r0, r4, asr sl
    7c6c:	andeq	r6, r0, r4, asr #20
    7c70:	andeq	r6, r0, sl, lsl sl
    7c74:	andeq	r6, r0, r2, lsr sl
    7c78:	andeq	r6, r0, r4, asr #20
    7c7c:	andeq	r6, r0, ip, asr #20
    7c80:	andeq	r6, r0, ip, lsr sl
    7c84:	andeq	r6, r0, r2, asr #20
    7c88:	strdeq	r6, [r0], -r4
    7c8c:	andeq	r6, r0, r4, asr #15
    7c90:			; <UNDEFINED> instruction: 0x000067b6
    7c94:	andeq	r6, r0, sl, lsr #15
    7c98:	andeq	r6, r0, lr, asr #15
    7c9c:	andeq	r6, r0, r4, asr #16
    7ca0:	andeq	r5, r0, lr, asr #19
    7ca4:	andeq	r5, r0, r2, lsl #19
    7ca8:	andeq	r5, r0, r8, ror r9
    7cac:	andeq	r5, r0, r8, lsl #19
    7cb0:	andeq	r5, r0, r8, asr #19
    7cb4:	andeq	r6, r0, r0, lsl #11
    7cb8:	strdeq	r6, [r0], -r8
    7cbc:	andeq	r6, r0, lr, ror #9
    7cc0:	andeq	r6, r0, ip, asr #9
    7cc4:	andeq	r6, r0, ip, asr #8
    7cc8:	ldrdeq	r6, [r0], -r0
    7ccc:			; <UNDEFINED> instruction: 0x000063ba
    7cd0:			; <UNDEFINED> instruction: 0x000063be
    7cd4:			; <UNDEFINED> instruction: 0x000063b2
    7cd8:	andeq	r6, r0, r0, asr #7
    7cdc:	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    7ce0:	andeq	r6, r0, r2, asr #5
    7ce4:			; <UNDEFINED> instruction: 0x000062b8
    7ce8:	andeq	r6, r0, lr, lsr r1
    7cec:	ldrdeq	r6, [r0], -sl
    7cf0:	strheq	r6, [r0], -r6	; <UNPREDICTABLE>
    7cf4:	muleq	r0, r6, r0
    7cf8:	andeq	r5, r0, sl, ror #31
    7cfc:	ldrdeq	r5, [r0], -ip
    7d00:	andeq	r5, r0, r8, lsr #31
    7d04:			; <UNDEFINED> instruction: 0x00005fb8
    7d08:	andeq	r5, r0, r0, asr #31
    7d0c:	ldrdeq	r5, [r0], -r0
    7d10:	andeq	r5, r0, lr, lsr #27
    7d14:	andeq	r5, r0, r8, lsr #27
    7d18:	muleq	r0, ip, sp
    7d1c:	andeq	r5, r0, lr, ror sp
    7d20:	andeq	r5, r0, r2, lsl #27
    7d24:	andeq	r5, r0, r0, lsl #27
    7d28:	andeq	r5, r0, lr, ror sp
    7d2c:	andeq	r5, r0, r0, ror sp
    7d30:	andeq	r5, r0, lr, ror sp
    7d34:	andeq	r5, r0, r4, lsl #27
    7d38:	andeq	r5, r0, r6, lsl #24
    7d3c:	andeq	r5, r0, r4, lsl sl
    7d40:	andeq	r5, r0, sl, lsl #20
    7d44:	andeq	r5, r0, ip, ror fp
    7d48:	andeq	r5, r0, r4, asr #22
    7d4c:	ldrdeq	r5, [r0], -r4
    7d50:	andeq	r5, r0, r6, lsl #20
    7d54:	strdeq	r5, [r0], -lr
    7d58:	strdeq	r5, [r0], -ip
    7d5c:	strdeq	r5, [r0], -r6
    7d60:	strdeq	r5, [r0], -r4
    7d64:	strdeq	r5, [r0], -lr
    7d68:	strdeq	r5, [r0], -ip
    7d6c:	strdeq	r5, [r0], -r6
    7d70:	strdeq	r5, [r0], -r4
    7d74:	strdeq	r5, [r0], -lr
    7d78:	andeq	r5, r0, r4, lsr r4
    7d7c:	andeq	r4, r0, sl, asr #28
    7d80:	andeq	r2, r0, ip, asr #4
    7d84:	andeq	r5, r0, lr, lsl #15
    7d88:	andeq	r5, r0, r6, lsl #15
    7d8c:	muleq	r0, r6, r7
    7d90:	andeq	r5, r0, r8, lsr #13
    7d94:	andeq	r5, r0, r8, lsr #13
    7d98:	andeq	r5, r0, r4, lsr #13
    7d9c:	stcleq	8, cr15, [ip], #-892	; 0xfffffc84
    7da0:			; <UNDEFINED> instruction: 0xf7f94478
    7da4:	ldmdavs	r3!, {r1, r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    7da8:			; <UNDEFINED> instruction: 0xf77f2b01
    7dac:			; <UNDEFINED> instruction: 0xf108a997
    7db0:	andcs	r0, r4, #4, 2
    7db4:	tstls	sp, r8, asr r6
    7db8:			; <UNDEFINED> instruction: 0xff26f7f9
    7dbc:			; <UNDEFINED> instruction: 0xf43f2800
    7dc0:	stmdbls	sp, {r0, r2, r3, r7, r8, fp, sp, pc}
    7dc4:			; <UNDEFINED> instruction: 0xf7fa4658
    7dc8:			; <UNDEFINED> instruction: 0xf010f803
    7dcc:	svclt	0x00140f01
    7dd0:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    7dd4:	svceq	0x0002f010
    7dd8:			; <UNDEFINED> instruction: 0x232bbf14
    7ddc:			; <UNDEFINED> instruction: 0xf010232d
    7de0:	svclt	0x00140f04
    7de4:			; <UNDEFINED> instruction: 0x212d212b
    7de8:	svceq	0x0008f010
    7dec:	svclt	0x00149100
    7df0:	strcs	r2, [sp, #-1323]!	; 0xfffffad5
    7df4:	svceq	0x0010f010
    7df8:	svclt	0x00149501
    7dfc:			; <UNDEFINED> instruction: 0x212d212b
    7e00:	svceq	0x0020f010
    7e04:	svclt	0x00149102
    7e08:	strcs	r2, [sp, #-1323]!	; 0xfffffad5
    7e0c:	svceq	0x0040f010
    7e10:			; <UNDEFINED> instruction: 0xf04f9503
    7e14:	svclt	0x00140001
    7e18:			; <UNDEFINED> instruction: 0x212d212b
    7e1c:			; <UNDEFINED> instruction: 0xf8df9104
    7e20:	ldrbtmi	r1, [r9], #-3056	; 0xfffff410
    7e24:	ldmib	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7e28:	tsteq	r6, r8, lsl #2	; <UNPREDICTABLE>
    7e2c:			; <UNDEFINED> instruction: 0xf7f94658
    7e30:			; <UNDEFINED> instruction: 0xf010ffcf
    7e34:	svclt	0x00140f01
    7e38:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    7e3c:	svceq	0x0002f010
    7e40:			; <UNDEFINED> instruction: 0x232bbf14
    7e44:			; <UNDEFINED> instruction: 0xf010232d
    7e48:	svclt	0x00140f04
    7e4c:	strcs	r2, [sp, #-1323]!	; 0xfffffad5
    7e50:	svceq	0x0008f010
    7e54:	svclt	0x00149500
    7e58:	strtcs	r2, [sp], -fp, lsr #12
    7e5c:	svceq	0x0010f010
    7e60:			; <UNDEFINED> instruction: 0x212bbf14
    7e64:			; <UNDEFINED> instruction: 0xf010212d
    7e68:	stmib	sp, {r5, r8, r9, sl, fp}^
    7e6c:	svclt	0x00146101
    7e70:	strcs	r2, [sp, #-1323]!	; 0xfffffad5
    7e74:	svceq	0x0040f010
    7e78:			; <UNDEFINED> instruction: 0xf04f9503
    7e7c:	svclt	0x00140001
    7e80:			; <UNDEFINED> instruction: 0x212d212b
    7e84:			; <UNDEFINED> instruction: 0xf8df9104
    7e88:	ldrbtmi	r1, [r9], #-2956	; 0xfffff474
    7e8c:	stmib	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7e90:	stmdblt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7e94:	blne	fe046218 <fputs@plt+0xfe044e18>
    7e98:	stmdaeq	r4, {r3, r8, ip, sp, lr, pc}
    7e9c:	ldrbtmi	r2, [r9], #-1
    7ea0:	ldmdb	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7ea4:	andcs	r4, r4, #68157440	; 0x4100000
    7ea8:			; <UNDEFINED> instruction: 0xf7f94658
    7eac:	stmdacs	r0, {r0, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    7eb0:	mvnshi	pc, #0
    7eb4:	ldrbmi	r4, [r8], -r1, asr #12
    7eb8:			; <UNDEFINED> instruction: 0xff98f7f9
    7ebc:	blne	1746240 <fputs@plt+0x1744e40>
    7ec0:	cfstrseq	mvf4, [r2, #-484]	; 0xfffffe1c
    7ec4:	movwmi	pc, #13248	; 0x33c0	; <UNPREDICTABLE>
    7ec8:	addlt	r9, r2, #0, 4
    7ecc:			; <UNDEFINED> instruction: 0xf7f92001
    7ed0:			; <UNDEFINED> instruction: 0xf7ffe960
    7ed4:			; <UNDEFINED> instruction: 0xf8dfb903
    7ed8:	ldrbtmi	r0, [r8], #-2888	; 0xfffff4b8
    7edc:	b	1045ec8 <fputs@plt+0x1044ac8>
    7ee0:	ldmlt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7ee4:	bleq	f46268 <fputs@plt+0xf44e68>
    7ee8:			; <UNDEFINED> instruction: 0xf7f94478
    7eec:			; <UNDEFINED> instruction: 0xf7ffea3a
    7ef0:			; <UNDEFINED> instruction: 0xf8dfb8f5
    7ef4:	ldrbtmi	r0, [r8], #-2868	; 0xfffff4cc
    7ef8:	b	cc5ee4 <fputs@plt+0xcc4ae4>
    7efc:	stmialt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7f00:	bleq	a46284 <fputs@plt+0xa44e84>
    7f04:			; <UNDEFINED> instruction: 0xf7f94478
    7f08:			; <UNDEFINED> instruction: 0xf7ffea2c
    7f0c:			; <UNDEFINED> instruction: 0xf8dfb8e7
    7f10:	ldrbtmi	r0, [r8], #-2848	; 0xfffff4e0
    7f14:	b	945f00 <fputs@plt+0x944b00>
    7f18:	blcs	61fec <fputs@plt+0x60bec>
    7f1c:	ldmge	lr, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}^
    7f20:	tsteq	r4, r8, lsl #2	; <UNPREDICTABLE>
    7f24:	ldrbmi	r2, [r8], -ip, lsl #4
    7f28:			; <UNDEFINED> instruction: 0xf7f9910d
    7f2c:	stmdacs	r0, {r0, r2, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    7f30:	ldmge	r4, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    7f34:	ldrbmi	r9, [r8], -sp, lsl #18
    7f38:			; <UNDEFINED> instruction: 0xff58f7f9
    7f3c:	movwcs	pc, #29632	; 0x73c0	; <UNPREDICTABLE>
    7f40:	sbclt	r9, r3, #872415232	; 0x34000000
    7f44:	blcs	8b768 <fputs@plt+0x8a368>
    7f48:	strmi	pc, [r7, #-960]	; 0xfffffc40
    7f4c:	strhi	pc, [r6], #-512	; 0xfffffe00
    7f50:	bvs	ff8462d4 <fputs@plt+0xff844ed4>
    7f54:	biceq	lr, r3, #3072	; 0xc00
    7f58:	sxtab16cc	r4, r0, lr, ror #8
    7f5c:			; <UNDEFINED> instruction: 0xf8df441e
    7f60:			; <UNDEFINED> instruction: 0x462b1ad8
    7f64:	andcs	r4, r1, sl, lsr r6
    7f68:			; <UNDEFINED> instruction: 0x96004479
    7f6c:	ldmdb	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7f70:	blcs	2ebac <fputs@plt+0x2d7ac>
    7f74:	ldmge	r2!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    7f78:	bcs	ff0462fc <fputs@plt+0xff044efc>
    7f7c:	ldmdaeq	r0, {r3, r8, ip, sp, lr, pc}
    7f80:	bvc	fef46304 <fputs@plt+0xfef44f04>
    7f84:	ldrbtmi	r2, [sl], #-1536	; 0xfffffa00
    7f88:	eorsge	pc, ip, sp, asr #17
    7f8c:			; <UNDEFINED> instruction: 0x469a447f
    7f90:	bcs	fe4437b8 <fputs@plt+0xfe4423b8>
    7f94:	bcs	feb46318 <fputs@plt+0xfeb44f18>
    7f98:	subls	pc, r0, sp, asr #17
    7f9c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    7fa0:	eor	r2, pc, sp, lsl #8
    7fa4:			; <UNDEFINED> instruction: 0xf0002900
    7fa8:			; <UNDEFINED> instruction: 0xf8df8406
    7fac:			; <UNDEFINED> instruction: 0x46631a9c
    7fb0:	eorcs	r9, fp, r0
    7fb4:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    7fb8:			; <UNDEFINED> instruction: 0xf8df1001
    7fbc:	mulcs	r1, r0, sl
    7fc0:			; <UNDEFINED> instruction: 0xf7f94479
    7fc4:			; <UNDEFINED> instruction: 0xf014e8e6
    7fc8:	vsubw.u8	q8, q2, d7
    7fcc:	tstls	r0, r2, lsl #2
    7fd0:	andeq	pc, r1, pc, asr #32
    7fd4:	andcs	fp, r1, #24, 30	; 0x60
    7fd8:	bne	1d4635c <fputs@plt+0x1d44f5c>
    7fdc:	addsmi	fp, sl, r6, lsl pc
    7fe0:			; <UNDEFINED> instruction: 0xf10222ff
    7fe4:	vrshr.u64	<illegal reg q9.5>, <illegal reg q15.5>, #60
    7fe8:	b	94f00 <fputs@plt+0x93b00>
    7fec:	ldrbtmi	r5, [r9], #-532	; 0xfffffdec
    7ff0:	strls	r9, [r1, #-1026]	; 0xfffffbfe
    7ff4:	stmia	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7ff8:			; <UNDEFINED> instruction: 0xf1083601
    7ffc:	ldrmi	r0, [r2, #2064]!	; 0x810
    8000:	ldrbhi	pc, [r7], #0	; <UNPREDICTABLE>
    8004:			; <UNDEFINED> instruction: 0x46394632
    8008:			; <UNDEFINED> instruction: 0xf7f92001
    800c:	andscs	lr, r0, #12713984	; 0xc20000
    8010:	ldrbmi	r4, [r8], -r1, asr #12
    8014:	ldc2l	7, cr15, [r8, #996]!	; 0x3e4
    8018:			; <UNDEFINED> instruction: 0xf0002800
    801c:	strbmi	r8, [r1], -r0, asr #9
    8020:			; <UNDEFINED> instruction: 0xf7f94658
    8024:			; <UNDEFINED> instruction: 0xf108fee3
    8028:	strmi	r0, [r1], r8, lsl #2
    802c:			; <UNDEFINED> instruction: 0xf7f94658
    8030:			; <UNDEFINED> instruction: 0xf108fedd
    8034:	strmi	r0, [r4], -ip, lsl #2
    8038:			; <UNDEFINED> instruction: 0xf7f94658
    803c:			; <UNDEFINED> instruction: 0xf019fed7
    8040:	b	13cbc58 <fputs@plt+0x13ca858>
    8044:	vrshr.u8	d22, d9, #7
    8048:			; <UNDEFINED> instruction: 0xf0094c07
    804c:	strmi	r0, [r5], -r1, lsl #2
    8050:	eorcs	fp, fp, r4, lsl pc
    8054:			; <UNDEFINED> instruction: 0xf019202d
    8058:			; <UNDEFINED> instruction: 0xd1a30f02
    805c:			; <UNDEFINED> instruction: 0xf0402900
    8060:			; <UNDEFINED> instruction: 0xf8df839d
    8064:			; <UNDEFINED> instruction: 0x466319f0
    8068:	eorcs	r9, sp, r0
    806c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    8070:			; <UNDEFINED> instruction: 0xf8df1001
    8074:	andcs	r1, r1, r4, ror #19
    8078:			; <UNDEFINED> instruction: 0xf7f94479
    807c:			; <UNDEFINED> instruction: 0xf8dfe88a
    8080:			; <UNDEFINED> instruction: 0x462319dc
    8084:	andcs	r4, r1, sl, lsr #12
    8088:			; <UNDEFINED> instruction: 0xf7f94479
    808c:	ldr	lr, [r3, r2, lsl #17]!
    8090:	stmibeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8094:			; <UNDEFINED> instruction: 0xf7f94478
    8098:			; <UNDEFINED> instruction: 0xf7ffe964
    809c:			; <UNDEFINED> instruction: 0xf108b81f
    80a0:	andcs	r0, r8, #4, 2
    80a4:	tstls	sp, r8, asr r6
    80a8:	stc2	7, cr15, [lr, #996]!	; 0x3e4
    80ac:			; <UNDEFINED> instruction: 0xf43f2800
    80b0:	stmdbls	sp, {r0, r2, r4, fp, sp, pc}
    80b4:			; <UNDEFINED> instruction: 0xf7f94658
    80b8:			; <UNDEFINED> instruction: 0xf108fe99
    80bc:	strmi	r0, [r5], -r8, lsl #2
    80c0:			; <UNDEFINED> instruction: 0xf7f94658
    80c4:			; <UNDEFINED> instruction: 0xf8dffe93
    80c8:	rsclt	r1, fp, #156, 18	; 0x270000
    80cc:	andcs	pc, r7, #335544323	; 0x14000003
    80d0:	ldrbtmi	r9, [r9], #-773	; 0xfffffcfb
    80d4:	movwmi	pc, #29637	; 0x73c5	; <UNPREDICTABLE>
    80d8:	cdpeq	2, 2, cr9, cr13, cr4, {0}
    80dc:	strls	r9, [r2, #-771]	; 0xfffffcfd
    80e0:	vmlal.u<illegal width 8>	<illegal reg q13.5>, d16, d3[0]
    80e4:	movwls	r2, #4615	; 0x1207
    80e8:	movwmi	pc, #29632	; 0x73c0	; <UNPREDICTABLE>
    80ec:	cdpeq	2, 0, cr9, cr2, cr0, {0}
    80f0:			; <UNDEFINED> instruction: 0xf7f92001
    80f4:			; <UNDEFINED> instruction: 0xf7fee84e
    80f8:			; <UNDEFINED> instruction: 0xf8dfbff1
    80fc:	ldrbtmi	r0, [r8], #-2412	; 0xfffff694
    8100:	stmdb	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8104:	blcs	621d8 <fputs@plt+0x60dd8>
    8108:	svcge	0x00e8f77e
    810c:	tsteq	r4, r8, lsl #2	; <UNPREDICTABLE>
    8110:			; <UNDEFINED> instruction: 0x46582218
    8114:			; <UNDEFINED> instruction: 0xf7f9910d
    8118:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    811c:	svcge	0x00def43e
    8120:	ldrbmi	r9, [r8], -sp, lsl #18
    8124:	mcr2	7, 3, pc, cr2, cr9, {7}	; <UNPREDICTABLE>
    8128:	tsteq	r8, r8, lsl #2	; <UNPREDICTABLE>
    812c:	ldrbmi	r4, [r8], -r5, lsl #12
    8130:	mrc2	7, 2, pc, cr12, cr9, {7}
    8134:	tsteq	ip, r8, lsl #2	; <UNPREDICTABLE>
    8138:	strne	pc, [r2, -r5, asr #7]
    813c:	ldrbmi	r4, [r8], -r3, lsl #12
    8140:			; <UNDEFINED> instruction: 0xf7f9930d
    8144:			; <UNDEFINED> instruction: 0xf108fe45
    8148:	strmi	r0, [r3], -lr, lsl #2
    814c:	movwls	r4, #58968	; 0xe658
    8150:	mrc2	7, 1, pc, cr14, cr9, {7}
    8154:	svcvc	0x0040f415
    8158:	movweq	pc, #28677	; 0x7005	; <UNPREDICTABLE>
    815c:	movweq	lr, #63949	; 0xf9cd
    8160:	movwcs	pc, #5061	; 0x13c5	; <UNPREDICTABLE>
    8164:	movwhi	pc, #28736	; 0x7040	; <UNPREDICTABLE>
    8168:	stmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    816c:	vmvn.i32	q10, #14352384	; 0x00db0000
    8170:	strcs	r2, [r1, #-385]	; 0xfffffe7f
    8174:			; <UNDEFINED> instruction: 0xf101fa05
    8178:			; <UNDEFINED> instruction: 0xf8df9100
    817c:			; <UNDEFINED> instruction: 0x463a18f4
    8180:			; <UNDEFINED> instruction: 0xf8df4628
    8184:	ldrbtmi	r7, [r9], #-2288	; 0xfffff710
    8188:	blt	fe4439b0 <fputs@plt+0xfe4425b0>
    818c:	stmda	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8190:			; <UNDEFINED> instruction: 0xf8df4628
    8194:	ldrbtmi	r5, [pc], #-2276	; 819c <fputs@plt+0x6d9c>
    8198:	stmiane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    819c:	ldrbtmi	r3, [sp], #-1800	; 0xfffff8f8
    81a0:	ldrbtmi	r2, [r9], #-1536	; 0xfffffa00
    81a4:	svc	0x00f4f7f8
    81a8:	movtcs	r4, #26283	; 0x66ab
    81ac:	strtmi	r4, [r1], sp, asr #12
    81b0:	ands	r9, r3, sp, lsl #24
    81b4:	svclt	0x00142e00
    81b8:	andcs	r2, r9, #32, 4
    81bc:	svclt	0x00144204
    81c0:			; <UNDEFINED> instruction: 0x232d232b
    81c4:	ldrbmi	r9, [r9], -r0, lsl #6
    81c8:	andcs	r4, r1, fp, lsr r6
    81cc:	svc	0x00e0f7f8
    81d0:	cfmadd32cs	mvax0, mvfx3, mvfx8, mvfx1
    81d4:	rscshi	pc, ip, #0
    81d8:	svccc	0x0007f817
    81dc:			; <UNDEFINED> instruction: 0xf04f2b3f
    81e0:	blx	889ec <fputs@plt+0x875ec>
    81e4:	mvnle	pc, r6
    81e8:	rscsle	r4, r1, r4, lsl #4
    81ec:			; <UNDEFINED> instruction: 0xf04f2e00
    81f0:	svclt	0x000c032b
    81f4:	eorcs	r2, r0, #-1879048192	; 0x90000000
    81f8:			; <UNDEFINED> instruction: 0xf8dfe7e4
    81fc:	ldrbtmi	r0, [r8], #-2180	; 0xfffff77c
    8200:	stmia	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8204:	blcs	622d8 <fputs@plt+0x60ed8>
    8208:	svcge	0x0068f77e
    820c:	tsteq	r4, r8, lsl #2	; <UNPREDICTABLE>
    8210:	ldrbmi	r2, [r8], -r8, lsr #4
    8214:			; <UNDEFINED> instruction: 0xf7f9910d
    8218:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    821c:	svcge	0x005ef43e
    8220:	ldrbmi	r9, [r8], -sp, lsl #18
    8224:	stc2l	7, cr15, [r2, #996]!	; 0x3e4
    8228:	svceq	0x0010f010
    822c:	eorcs	fp, fp, #20, 30	; 0x50
    8230:			; <UNDEFINED> instruction: 0xf010222d
    8234:	svclt	0x00140f20
    8238:			; <UNDEFINED> instruction: 0x232d232b
    823c:	svcpl	0x0080f410
    8240:	strcs	fp, [fp, #-3860]!	; 0xfffff0ec
    8244:			; <UNDEFINED> instruction: 0xf410252d
    8248:	strls	r5, [r0, #-3840]	; 0xfffff100
    824c:			; <UNDEFINED> instruction: 0xf04fbf14
    8250:			; <UNDEFINED> instruction: 0xf04f0c2b
    8254:			; <UNDEFINED> instruction: 0xf4100c2d
    8258:	svclt	0x00144f80
    825c:			; <UNDEFINED> instruction: 0x212d212b
    8260:	svcmi	0x0000f410
    8264:	smlabtgt	r1, sp, r9, lr
    8268:			; <UNDEFINED> instruction: 0x272bbf14
    826c:			; <UNDEFINED> instruction: 0xf410272d
    8270:	svclt	0x00143f80
    8274:	strtcs	r2, [sp], -fp, lsr #12
    8278:	svccc	0x0000f410
    827c:	strvc	lr, [r3], -sp, asr #19
    8280:	strcs	fp, [fp, #-3860]!	; 0xfffff0ec
    8284:			; <UNDEFINED> instruction: 0xf410252d
    8288:	strls	r2, [r5, #-3968]	; 0xfffff080
    828c:			; <UNDEFINED> instruction: 0x212bbf14
    8290:			; <UNDEFINED> instruction: 0xf410212d
    8294:	tstls	r6, r0, lsl #30
    8298:	qadd16cs	fp, fp, r4
    829c:			; <UNDEFINED> instruction: 0xf410262d
    82a0:	strls	r1, [r7], -r0, lsl #31
    82a4:	strcs	fp, [fp, #-3860]!	; 0xfffff0ec
    82a8:			; <UNDEFINED> instruction: 0xf410252d
    82ac:			; <UNDEFINED> instruction: 0xf04f1f00
    82b0:	svclt	0x00140001
    82b4:			; <UNDEFINED> instruction: 0x212d212b
    82b8:	smlabtpl	r8, sp, r9, lr
    82bc:			; <UNDEFINED> instruction: 0x17c4f8df
    82c0:			; <UNDEFINED> instruction: 0xf7f84479
    82c4:			; <UNDEFINED> instruction: 0xf108ef66
    82c8:	ldrbmi	r0, [r8], -r8, lsl #2
    82cc:	stc2	7, cr15, [lr, #996]	; 0x3e4
    82d0:	svceq	0x0010f010
    82d4:	eorcs	fp, fp, #20, 30	; 0x50
    82d8:			; <UNDEFINED> instruction: 0xf010222d
    82dc:	svclt	0x00140f20
    82e0:			; <UNDEFINED> instruction: 0x232d232b
    82e4:	svcpl	0x0080f410
    82e8:	strcs	fp, [fp, #-3860]!	; 0xfffff0ec
    82ec:			; <UNDEFINED> instruction: 0xf410252d
    82f0:	strls	r5, [r0, #-3840]	; 0xfffff100
    82f4:			; <UNDEFINED> instruction: 0xf04fbf14
    82f8:			; <UNDEFINED> instruction: 0xf04f0c2b
    82fc:			; <UNDEFINED> instruction: 0xf4100c2d
    8300:	svclt	0x00144f80
    8304:			; <UNDEFINED> instruction: 0x212d212b
    8308:	svcmi	0x0000f410
    830c:	smlabtgt	r1, sp, r9, lr
    8310:			; <UNDEFINED> instruction: 0x272bbf14
    8314:			; <UNDEFINED> instruction: 0xf410272d
    8318:	svclt	0x00143f80
    831c:	strtcs	r2, [sp], -fp, lsr #12
    8320:	svccc	0x0000f410
    8324:	strvc	lr, [r3], -sp, asr #19
    8328:	strcs	fp, [fp, #-3860]!	; 0xfffff0ec
    832c:			; <UNDEFINED> instruction: 0xf410252d
    8330:	strls	r2, [r5, #-3968]	; 0xfffff080
    8334:			; <UNDEFINED> instruction: 0x212bbf14
    8338:			; <UNDEFINED> instruction: 0xf410212d
    833c:	tstls	r6, r0, lsl #30
    8340:	qadd16cs	fp, fp, r4
    8344:			; <UNDEFINED> instruction: 0xf410262d
    8348:	strls	r1, [r7], -r0, lsl #31
    834c:	strcs	fp, [fp, #-3860]!	; 0xfffff0ec
    8350:			; <UNDEFINED> instruction: 0xf410252d
    8354:			; <UNDEFINED> instruction: 0xf04f1f00
    8358:	svclt	0x00140001
    835c:			; <UNDEFINED> instruction: 0x212d212b
    8360:	smlabtpl	r8, sp, r9, lr
    8364:			; <UNDEFINED> instruction: 0x1720f8df
    8368:			; <UNDEFINED> instruction: 0xf7f84479
    836c:			; <UNDEFINED> instruction: 0xf108ef12
    8370:	ldrbmi	r0, [r8], -ip, lsl #2
    8374:	ldc2	7, cr15, [sl, #-996]!	; 0xfffffc1c
    8378:	svceq	0x0010f010
    837c:	eorcs	fp, fp, #20, 30	; 0x50
    8380:			; <UNDEFINED> instruction: 0xf010222d
    8384:	svclt	0x00140f20
    8388:			; <UNDEFINED> instruction: 0x232d232b
    838c:	svcpl	0x0080f410
    8390:	strcs	fp, [fp, #-3860]!	; 0xfffff0ec
    8394:			; <UNDEFINED> instruction: 0xf410252d
    8398:	strls	r5, [r0, #-3840]	; 0xfffff100
    839c:			; <UNDEFINED> instruction: 0xf04fbf14
    83a0:			; <UNDEFINED> instruction: 0xf04f0c2b
    83a4:			; <UNDEFINED> instruction: 0xf4100c2d
    83a8:	svclt	0x00144f80
    83ac:			; <UNDEFINED> instruction: 0x212d212b
    83b0:	svcmi	0x0000f410
    83b4:	smlabtgt	r1, sp, r9, lr
    83b8:			; <UNDEFINED> instruction: 0x272bbf14
    83bc:			; <UNDEFINED> instruction: 0xf410272d
    83c0:	svclt	0x00143f80
    83c4:	strtcs	r2, [sp], -fp, lsr #12
    83c8:	svccc	0x0000f410
    83cc:	strvc	lr, [r3], -sp, asr #19
    83d0:	strcs	fp, [fp, #-3860]!	; 0xfffff0ec
    83d4:			; <UNDEFINED> instruction: 0xf410252d
    83d8:	strls	r2, [r5, #-3968]	; 0xfffff080
    83dc:			; <UNDEFINED> instruction: 0x212bbf14
    83e0:			; <UNDEFINED> instruction: 0xf410212d
    83e4:	tstls	r6, r0, lsl #30
    83e8:	qadd16cs	fp, fp, r4
    83ec:			; <UNDEFINED> instruction: 0xf410262d
    83f0:	strls	r1, [r7], -r0, lsl #31
    83f4:	strcs	fp, [fp, #-3860]!	; 0xfffff0ec
    83f8:			; <UNDEFINED> instruction: 0xf410252d
    83fc:			; <UNDEFINED> instruction: 0xf04f1f00
    8400:	svclt	0x00140001
    8404:			; <UNDEFINED> instruction: 0x212d212b
    8408:	smlabtpl	r8, sp, r9, lr
    840c:			; <UNDEFINED> instruction: 0x167cf8df
    8410:			; <UNDEFINED> instruction: 0xf7f84479
    8414:			; <UNDEFINED> instruction: 0xf108eebe
    8418:			; <UNDEFINED> instruction: 0x46580110
    841c:	stc2l	7, cr15, [r6], #996	; 0x3e4
    8420:	svceq	0x0001f010
    8424:	eorcs	fp, fp, #20, 30	; 0x50
    8428:			; <UNDEFINED> instruction: 0xf010222d
    842c:	svclt	0x00140f40
    8430:			; <UNDEFINED> instruction: 0x232d232b
    8434:	svceq	0x0080f010
    8438:			; <UNDEFINED> instruction: 0x212bbf14
    843c:			; <UNDEFINED> instruction: 0xf410212d
    8440:	smlabbls	r0, r0, pc, r7	; <UNPREDICTABLE>
    8444:	qadd16cs	fp, fp, r4
    8448:			; <UNDEFINED> instruction: 0xf410262d
    844c:	strls	r5, [r1], -r0, lsl #31
    8450:	strcs	fp, [fp, #-3860]!	; 0xfffff0ec
    8454:			; <UNDEFINED> instruction: 0xf410252d
    8458:			; <UNDEFINED> instruction: 0xf04f5f00
    845c:	svclt	0x00140001
    8460:			; <UNDEFINED> instruction: 0x212d212b
    8464:	smlabtpl	r2, sp, r9, lr
    8468:			; <UNDEFINED> instruction: 0x1624f8df
    846c:			; <UNDEFINED> instruction: 0xf7f84479
    8470:			; <UNDEFINED> instruction: 0xf108ee90
    8474:			; <UNDEFINED> instruction: 0x46580114
    8478:	ldc2	7, cr15, [r8], #996	; 0x3e4
    847c:	svceq	0x0001f010
    8480:	eorcs	fp, fp, #20, 30	; 0x50
    8484:			; <UNDEFINED> instruction: 0xf010222d
    8488:	svclt	0x00140f40
    848c:			; <UNDEFINED> instruction: 0x232d232b
    8490:	svceq	0x0080f010
    8494:			; <UNDEFINED> instruction: 0x212bbf14
    8498:			; <UNDEFINED> instruction: 0xf410212d
    849c:	smlabbls	r0, r0, pc, r7	; <UNPREDICTABLE>
    84a0:	qadd16cs	fp, fp, r4
    84a4:			; <UNDEFINED> instruction: 0xf410262d
    84a8:	strls	r5, [r1], -r0, lsl #31
    84ac:	strcs	fp, [fp, #-3860]!	; 0xfffff0ec
    84b0:			; <UNDEFINED> instruction: 0xf410252d
    84b4:			; <UNDEFINED> instruction: 0xf04f5f00
    84b8:	svclt	0x00140001
    84bc:			; <UNDEFINED> instruction: 0x212d212b
    84c0:	smlabtpl	r2, sp, r9, lr
    84c4:	strbne	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    84c8:			; <UNDEFINED> instruction: 0xf7f84479
    84cc:			; <UNDEFINED> instruction: 0xf108ee62
    84d0:			; <UNDEFINED> instruction: 0x46580118
    84d4:	stc2	7, cr15, [sl], {249}	; 0xf9
    84d8:	svceq	0x0020f010
    84dc:			; <UNDEFINED> instruction: 0x232bbf14
    84e0:			; <UNDEFINED> instruction: 0xf010232d
    84e4:	svclt	0x00140f40
    84e8:			; <UNDEFINED> instruction: 0x212d212b
    84ec:	svceq	0x0080f010
    84f0:	svclt	0x00149100
    84f4:	strcs	r2, [sp, #-1323]!	; 0xfffffad5
    84f8:	svcvc	0x0080f410
    84fc:	svclt	0x00149501
    8500:	strtcs	r2, [sp], -fp, lsr #12
    8504:	svcvc	0x0000f410
    8508:	eorcs	fp, fp, #20, 30	; 0x50
    850c:			; <UNDEFINED> instruction: 0xf410222d
    8510:	stmib	sp, {r7, r8, r9, sl, fp, sp, lr}^
    8514:			; <UNDEFINED> instruction: 0xf0006202
    8518:	svclt	0x0014021f
    851c:			; <UNDEFINED> instruction: 0x212d212b
    8520:	svcvs	0x0000f410
    8524:	svclt	0x00149104
    8528:	strcs	r2, [sp, #-1323]!	; 0xfffffad5
    852c:	svcpl	0x0080f410
    8530:			; <UNDEFINED> instruction: 0xf04f9505
    8534:	svclt	0x00140001
    8538:			; <UNDEFINED> instruction: 0x212d212b
    853c:			; <UNDEFINED> instruction: 0xf8df9106
    8540:	ldrbtmi	r1, [r9], #-1368	; 0xfffffaa8
    8544:	mcr	7, 1, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
    8548:	tsteq	ip, r8, lsl #2	; <UNPREDICTABLE>
    854c:			; <UNDEFINED> instruction: 0xf7f94658
    8550:			; <UNDEFINED> instruction: 0xf108fc4d
    8554:	strmi	r0, [r2], -r0, lsr #2
    8558:	andls	r4, lr, #88, 12	; 0x5800000
    855c:	mcrr2	7, 15, pc, r6, cr9	; <UNPREDICTABLE>
    8560:	msreq	CPSR_s, r8, lsl #2
    8564:	ldrbmi	r4, [r8], -r3, lsl #12
    8568:			; <UNDEFINED> instruction: 0xf7f9930d
    856c:			; <UNDEFINED> instruction: 0xf108fc3f
    8570:	strmi	r0, [r5], -r8, lsr #2
    8574:			; <UNDEFINED> instruction: 0xf7f94658
    8578:			; <UNDEFINED> instruction: 0xf8dffc39
    857c:	ldmib	sp, {r5, r8, sl, ip}^
    8580:	ldrbtmi	r3, [r9], #-525	; 0xfffffdf3
    8584:	andls	r9, r1, r0, lsl #10
    8588:			; <UNDEFINED> instruction: 0xf7f82001
    858c:	blls	303d9c <fputs@plt+0x30299c>
    8590:	svclt	0x00182b0a
    8594:			; <UNDEFINED> instruction: 0xf47e2b04
    8598:			; <UNDEFINED> instruction: 0xf108ada1
    859c:	andcs	r0, ip, #44, 2
    85a0:	tstls	sp, r8, asr r6
    85a4:	blx	c46592 <fputs@plt+0xc45192>
    85a8:			; <UNDEFINED> instruction: 0xf43e2800
    85ac:	stmdbls	sp, {r0, r1, r2, r4, r7, r8, sl, fp, sp, pc}
    85b0:			; <UNDEFINED> instruction: 0xf7f94658
    85b4:			; <UNDEFINED> instruction: 0xf010fc1b
    85b8:	svclt	0x00140f01
    85bc:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    85c0:	svceq	0x0002f010
    85c4:			; <UNDEFINED> instruction: 0x232bbf14
    85c8:			; <UNDEFINED> instruction: 0xf010232d
    85cc:			; <UNDEFINED> instruction: 0xf04f0f04
    85d0:	svclt	0x00140001
    85d4:			; <UNDEFINED> instruction: 0x212d212b
    85d8:			; <UNDEFINED> instruction: 0xf8df9100
    85dc:	ldrbtmi	r1, [r9], #-1220	; 0xfffffb3c
    85e0:	ldcl	7, cr15, [r6, #992]	; 0x3e0
    85e4:	teqeq	r0, r8, lsl #2	; <UNPREDICTABLE>
    85e8:			; <UNDEFINED> instruction: 0xf7f94658
    85ec:			; <UNDEFINED> instruction: 0xf010fbff
    85f0:	svclt	0x00140f01
    85f4:	eorcs	r2, sp, #-1342177278	; 0xb0000002
    85f8:	svceq	0x0002f010
    85fc:			; <UNDEFINED> instruction: 0x232bbf14
    8600:			; <UNDEFINED> instruction: 0xf010232d
    8604:	svclt	0x00140f04
    8608:	strcs	r2, [sp, #-1323]!	; 0xfffffad5
    860c:	svceq	0x0008f010
    8610:	svclt	0x00149500
    8614:			; <UNDEFINED> instruction: 0x212d212b
    8618:	svceq	0x0010f010
    861c:	svclt	0x00149101
    8620:	strcs	r2, [sp, #-1323]!	; 0xfffffad5
    8624:	svceq	0x0020f010
    8628:	svclt	0x00149502
    862c:			; <UNDEFINED> instruction: 0x212d212b
    8630:	svceq	0x0040f010
    8634:	b	13eca48 <fputs@plt+0x13eb648>
    8638:	ldrdls	r6, [r5], -r0
    863c:			; <UNDEFINED> instruction: 0x212bbf14
    8640:	tstls	r4, sp, lsr #2
    8644:			; <UNDEFINED> instruction: 0xf8df2001
    8648:	ldrbtmi	r1, [r9], #-1116	; 0xfffffba4
    864c:	stc	7, cr15, [r0, #992]!	; 0x3e0
    8650:	teqeq	r4, r8, lsl #2	; <UNPREDICTABLE>
    8654:			; <UNDEFINED> instruction: 0xf7f94658
    8658:			; <UNDEFINED> instruction: 0xf8dffbbb
    865c:	ldrbtmi	r1, [r9], #-1100	; 0xfffffbb4
    8660:	andcs	r4, r1, r2, lsl #12
    8664:	ldc	7, cr15, [r4, #992]	; 0x3e0
    8668:	teqeq	r6, r8, lsl #2	; <UNPREDICTABLE>
    866c:			; <UNDEFINED> instruction: 0xf7f94658
    8670:			; <UNDEFINED> instruction: 0xf8dffbaf
    8674:	ldrbtmi	r1, [r9], #-1080	; 0xfffffbc8
    8678:	andcs	r4, r1, r2, lsl #12
    867c:	stc	7, cr15, [r8, #992]	; 0x3e0
    8680:	stclt	7, cr15, [ip, #-1016]!	; 0xfffffc08
    8684:	strteq	pc, [r8], #-2271	; 0xfffff721
    8688:			; <UNDEFINED> instruction: 0xf7f84478
    868c:			; <UNDEFINED> instruction: 0xf7feee6a
    8690:			; <UNDEFINED> instruction: 0xf8dfbd25
    8694:	strtmi	r1, [sl], -r0, lsr #8
    8698:	ldrbtmi	r2, [r9], #-1
    869c:	ldcl	7, cr15, [r8, #-992]!	; 0xfffffc20
    86a0:	ldclt	7, cr15, [ip, #-1016]	; 0xfffffc08
    86a4:	ldreq	pc, [r0], #-2271	; 0xfffff721
    86a8:			; <UNDEFINED> instruction: 0xf7f84478
    86ac:			; <UNDEFINED> instruction: 0xf7feee5a
    86b0:			; <UNDEFINED> instruction: 0xf8dfbd15
    86b4:	ldrbtmi	r0, [r8], #-1032	; 0xfffffbf8
    86b8:	mrc	7, 2, APSR_nzcv, cr2, cr8, {7}
    86bc:	stclt	7, cr15, [lr, #-1016]	; 0xfffffc08
    86c0:	strhi	lr, [lr], #-2525	; 0xfffff623
    86c4:	ldmib	sp, {r3, r4, r6, r9, sl, lr}^
    86c8:			; <UNDEFINED> instruction: 0xf108a910
    86cc:			; <UNDEFINED> instruction: 0xf7f9013c
    86d0:	ldmibmi	fp!, {r0, r2, r3, r7, r8, r9, fp, ip, sp, lr, pc}^
    86d4:			; <UNDEFINED> instruction: 0xf0004479
    86d8:			; <UNDEFINED> instruction: 0xf0200307
    86dc:	andcs	r0, r1, r7, lsl #4
    86e0:	ldcl	7, cr15, [r6, #-992]	; 0xfffffc20
    86e4:	ldcllt	7, cr15, [sl], #1016	; 0x3f8
    86e8:	ldrbtmi	r4, [sl], #-2806	; 0xfffff50a
    86ec:	blt	3c66f0 <fputs@plt+0x3c52f0>
    86f0:			; <UNDEFINED> instruction: 0x463249f5
    86f4:	ldrbtmi	r2, [r9], #-1
    86f8:	stcl	7, cr15, [sl, #-992]	; 0xfffffc20
    86fc:	ldcllt	7, cr15, [r1, #-1016]!	; 0xfffffc08
    8700:			; <UNDEFINED> instruction: 0xf7f82030
    8704:			; <UNDEFINED> instruction: 0xf7feed54
    8708:	ldmmi	r0!, {r3, r4, r9, sl, fp, ip, sp, pc}^
    870c:			; <UNDEFINED> instruction: 0xf7f84478
    8710:			; <UNDEFINED> instruction: 0xf7feee28
    8714:	stmiami	lr!, {r0, r1, r5, r6, r7, sl, fp, ip, sp, pc}^
    8718:			; <UNDEFINED> instruction: 0xf7f84478
    871c:			; <UNDEFINED> instruction: 0xf7feee22
    8720:	stmiami	ip!, {r0, r2, r3, r4, r6, r7, sl, fp, ip, sp, pc}^
    8724:			; <UNDEFINED> instruction: 0xf7f84478
    8728:			; <UNDEFINED> instruction: 0xf7feee1c
    872c:	stmiami	sl!, {r0, r1, r2, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
    8730:			; <UNDEFINED> instruction: 0xf7f84478
    8734:			; <UNDEFINED> instruction: 0xf7feee16
    8738:	stmibmi	r8!, {r1, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, pc}^
    873c:	andcs	pc, r5, #402653187	; 0x18000003
    8740:	blx	1074c <fputs@plt+0xf34c>
    8744:	ldrbtmi	pc, [r9], #-770	; 0xfffffcfe	; <UNPREDICTABLE>
    8748:	stc	7, cr15, [r2, #-992]!	; 0xfffffc20
    874c:	stmdalt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8750:	ldrbtmi	r4, [r8], #-2275	; 0xfffff71d
    8754:	mcr	7, 0, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
    8758:	svclt	0x008af7fe
    875c:	tstcs	r1, ip, lsl #20
    8760:			; <UNDEFINED> instruction: 0xf1a29300
    8764:	blmi	ff7c9f9c <fputs@plt+0xff7c8b9c>
    8768:	ldrbtmi	r2, [fp], #-520	; 0xfffffdf8
    876c:			; <UNDEFINED> instruction: 0xf7f84630
    8770:			; <UNDEFINED> instruction: 0xf7ffee12
    8774:	bls	33774c <fputs@plt+0x33634c>
    8778:	movwls	r2, #257	; 0x101
    877c:	streq	pc, [ip], -r2, lsr #3
    8780:	andcs	r4, r8, #222208	; 0x36400
    8784:			; <UNDEFINED> instruction: 0x4630447b
    8788:	mcr	7, 0, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
    878c:	strbt	r4, [lr], #1587	; 0x633
    8790:	ldrbtmi	r4, [r8], #-2262	; 0xfffff72a
    8794:	stcl	7, cr15, [r4, #992]!	; 0x3e0
    8798:	stclt	7, cr15, [r0], #1016	; 0x3f8
    879c:			; <UNDEFINED> instruction: 0x466349d4
    87a0:	eorcs	r9, fp, r0
    87a4:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    87a8:	ldmibmi	r2, {r0, ip}^
    87ac:	ldrbtmi	r2, [r9], #-1
    87b0:	stcl	7, cr15, [lr], #992	; 0x3e0
    87b4:	blls	381948 <fputs@plt+0x380548>
    87b8:	eorcs	r9, sp, r0
    87bc:	bne	fe444024 <fputs@plt+0xfe442c24>
    87c0:	strbtmi	r9, [r3], -r1, lsl #6
    87c4:	andcs	r9, r1, r2
    87c8:	stcl	7, cr15, [r2], #992	; 0x3e0
    87cc:	bllt	fff067d0 <fputs@plt+0xfff053d0>
    87d0:	strbmi	r9, [ip], -lr, lsl #22
    87d4:	strtmi	r9, [r9], sp, lsl #16
    87d8:	subeq	pc, r2, #201326595	; 0xc000003
    87dc:	stmibmi	r7, {r1, r2, r6, r7, r8, r9, fp, lr}^
    87e0:	bl	ff0999d4 <fputs@plt+0xff0985d4>
    87e4:	movwcc	r0, #33474	; 0x82c2
    87e8:	ldrmi	r4, [sl], #-1145	; 0xfffffb87
    87ec:	andcs	r0, r1, r5, lsl #28
    87f0:	blt	fe444058 <fputs@plt+0xfe442c58>
    87f4:	stcl	7, cr15, [ip], {248}	; 0xf8
    87f8:	stmibmi	r1, {r0, r1, r2, r3, r8, r9, fp, ip, pc}^
    87fc:			; <UNDEFINED> instruction: 0xf0132001
    8800:	ldrbtmi	r0, [r9], #-3841	; 0xfffff0ff
    8804:	eorcs	fp, fp, #20, 30	; 0x50
    8808:			; <UNDEFINED> instruction: 0xf7f8222d
    880c:	stccs	12, cr14, [r0, #-776]	; 0xfffffcf8
    8810:	mvnhi	pc, r0, asr #32
    8814:			; <UNDEFINED> instruction: 0xf1084bbb
    8818:	stmib	sp, {r4, r8, r9, sl}^
    881c:			; <UNDEFINED> instruction: 0x26004a11
    8820:	mrc	4, 0, r4, cr8, cr11, {3}
    8824:			; <UNDEFINED> instruction: 0xf8cdaa10
    8828:	cdp	0, 0, cr9, cr8, cr12, {2}
    882c:	blmi	fed97274 <fputs@plt+0xfed95e74>
    8830:	mcr	4, 0, r4, cr9, cr11, {3}
    8834:	blls	41707c <fputs@plt+0x415c7c>
    8838:	movwls	r3, #54017	; 0xd301
    883c:	ldmmi	r3!, {r0, r3, sp, lr, pc}
    8840:			; <UNDEFINED> instruction: 0xf7f84478
    8844:	blls	383e84 <fputs@plt+0x382a84>
    8848:	strcc	r3, [ip, -r1, lsl #12]
    884c:			; <UNDEFINED> instruction: 0xf000429e
    8850:	mrc	0, 0, r8, cr8, cr0, {4}
    8854:			; <UNDEFINED> instruction: 0x46321a90
    8858:			; <UNDEFINED> instruction: 0xf7f82001
    885c:	andcs	lr, ip, #39424	; 0x9a00
    8860:			; <UNDEFINED> instruction: 0x46584639
    8864:			; <UNDEFINED> instruction: 0xf9d0f7f9
    8868:	rscle	r2, r8, r0, lsl #16
    886c:			; <UNDEFINED> instruction: 0x46584639
    8870:	blx	fef4685c <fputs@plt+0xfef4545c>
    8874:			; <UNDEFINED> instruction: 0xf04f1d39
    8878:	strmi	r0, [r5], -r1, lsl #16
    887c:	mcreq	6, 1, r4, cr11, cr8, {2}
    8880:			; <UNDEFINED> instruction: 0xf7f99310
    8884:			; <UNDEFINED> instruction: 0xf107fab3
    8888:	strmi	r0, [r1], sl, lsl #2
    888c:			; <UNDEFINED> instruction: 0xf8cd4658
    8890:			; <UNDEFINED> instruction: 0xf7f99038
    8894:	pldw	[r5], #-2717	; 0xfffff563
    8898:			; <UNDEFINED> instruction: 0xf3c54f00
    889c:	b	13d94b8 <fputs@plt+0x13d80b8>
    88a0:			; <UNDEFINED> instruction: 0xf1036215
    88a4:	svclt	0x00140301
    88a8:			; <UNDEFINED> instruction: 0x212d212b
    88ac:	tstls	r0, r4, lsl #12
    88b0:	cdp	0, 1, cr2, cr9, cr1, {0}
    88b4:	strls	r1, [pc], #-2576	; 88bc <fputs@plt+0x74bc>
    88b8:	stcl	7, cr15, [sl], #-992	; 0xfffffc20
    88bc:	mulcs	r1, r4, r9
    88c0:	ldrbtmi	r2, [r9], #-1024	; 0xfffffc00
    88c4:	stcl	7, cr15, [r4], #-992	; 0xfffffc20
    88c8:	subcs	r4, r6, #149504	; 0x24800
    88cc:			; <UNDEFINED> instruction: 0xf103447b
    88d0:	ands	r0, r2, r0, asr #18
    88d4:	svclt	0x00142c00
    88d8:	andcs	r2, r9, #32, 4
    88dc:	svclt	0x0014421d
    88e0:			; <UNDEFINED> instruction: 0x232d232b
    88e4:	ldrbmi	r9, [r1], -r0, lsl #6
    88e8:	andcs	r4, r1, fp, asr #12
    88ec:	mrrc	7, 15, pc, r0, cr8	; <UNPREDICTABLE>
    88f0:	cfstrscs	mvf3, [r8], {1}
    88f4:			; <UNDEFINED> instruction: 0xf819d00e
    88f8:	bcs	fd4520 <fputs@plt+0xfd3120>
    88fc:	vpmax.u8	d15, d4, d8
    8900:	andsmi	sp, sp, #232, 2	; 0x3a
    8904:	stccs	0, cr13, [r0], {244}	; 0xf4
    8908:	msreq	CPSR_fxc, #79	; 0x4f
    890c:	andcs	fp, r9, #12, 30	; 0x30
    8910:	strb	r2, [r7, r0, lsr #4]!
    8914:	stmdals	sl, {r1, r2, r3, sl, fp, ip, pc}
    8918:	movtmi	pc, #9156	; 0x23c4	; <UNPREDICTABLE>
    891c:	rsclt	r2, r1, #0, 24
    8920:	bl	1a1b0 <fputs@plt+0x18db0>
    8924:	stmib	sp, {r0, r1, r6, r7, r8, r9}^
    8928:	ldmdbmi	fp!, {r8, ip, sp}^
    892c:	eorcs	fp, fp, #180, 30	; 0x2d0
    8930:	vsubl.u8	q9, d4, d29
    8934:	ldrbtmi	r6, [r9], #-770	; 0xfffffcfe
    8938:			; <UNDEFINED> instruction: 0xf7f82001
    893c:	blls	4039ec <fputs@plt+0x4025ec>
    8940:	andcs	r4, r1, r6, ror r9
    8944:	svceq	0x0002f013
    8948:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
    894c:	eorcs	fp, fp, #20, 30	; 0x50
    8950:			; <UNDEFINED> instruction: 0xf013222d
    8954:	svclt	0x00140f01
    8958:			; <UNDEFINED> instruction: 0x232d232b
    895c:	ldc	7, cr15, [r8], {248}	; 0xf8
    8960:	blcs	2f5a8 <fputs@plt+0x2e1a8>
    8964:	svcge	0x006ff43f
    8968:	ldrbtmi	r4, [r8], #-2157	; 0xfffff793
    896c:	ldcl	7, cr15, [r8], #992	; 0x3e0
    8970:	ldmib	sp, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
    8974:			; <UNDEFINED> instruction: 0xf8dd4a11
    8978:			; <UNDEFINED> instruction: 0xf7fe904c
    897c:	fldmdbxne	r1!, {d11-d97}	;@ Deprecated
    8980:	ldrtmi	r4, [r9], #-1624	; 0xfffff9a8
    8984:			; <UNDEFINED> instruction: 0xf7f91cac
    8988:	stmdbmi	r6!, {r0, r4, r5, r9, fp, ip, sp, lr, pc}^
    898c:			; <UNDEFINED> instruction: 0x46024479
    8990:			; <UNDEFINED> instruction: 0xf7f82001
    8994:	bmi	1943994 <fputs@plt+0x1942594>
    8998:			; <UNDEFINED> instruction: 0xf7ff447a
    899c:	stmdami	r3!, {r0, r1, r2, r4, r5, r7, fp, ip, sp, pc}^
    89a0:	bmi	3c311c <fputs@plt+0x3c1d1c>
    89a4:			; <UNDEFINED> instruction: 0xf8dd4478
    89a8:			; <UNDEFINED> instruction: 0xf7f89040
    89ac:			; <UNDEFINED> instruction: 0xf7feecda
    89b0:	ldmib	sp, {r0, r2, r4, r7, r8, r9, fp, ip, sp, pc}^
    89b4:			; <UNDEFINED> instruction: 0xf8dd4a0e
    89b8:			; <UNDEFINED> instruction: 0xf7fe9040
    89bc:	ldmdbmi	ip, {r0, r1, r2, r3, r7, r8, r9, fp, ip, sp, pc}^
    89c0:	andcs	pc, r7, #335544323	; 0x14000003
    89c4:	ldrbtmi	r2, [r9], #-1
    89c8:	bl	ff8c69b0 <fputs@plt+0xff8c55b0>
    89cc:	movwmi	pc, #5061	; 0x13c5	; <UNPREDICTABLE>
    89d0:			; <UNDEFINED> instruction: 0xf3c52b01
    89d4:			; <UNDEFINED> instruction: 0xf00042c4
    89d8:	blcs	a8e64 <fputs@plt+0xa7a64>
    89dc:	rscshi	pc, r0, r0
    89e0:	blcs	8b30 <fputs@plt+0x7730>
    89e4:	rschi	pc, pc, r0
    89e8:	ldrbtmi	r4, [r8], #-2130	; 0xfffff7ae
    89ec:	ldc	7, cr15, [r8], #992	; 0x3e0
    89f0:	stcllt	7, cr15, [lr], #-1016	; 0xfffffc08
    89f4:	ldrbtmi	r4, [r8], #-2128	; 0xfffff7b0
    89f8:	ldc	7, cr15, [r2], #992	; 0x3e0
    89fc:	bllt	ffc869fc <fputs@plt+0xffc855fc>
    8a00:	ldrbtmi	r4, [r8], #-2126	; 0xfffff7b2
    8a04:	stc	7, cr15, [ip], #992	; 0x3e0
    8a08:	bllt	1a46a08 <fputs@plt+0x1a45608>
    8a0c:			; <UNDEFINED> instruction: 0x000053b8
    8a10:	andeq	r5, r0, lr, asr #6
    8a14:	andeq	r5, r0, sl, asr #6
    8a18:	andeq	r4, r0, r2, asr #20
    8a1c:	andeq	r5, r0, r8, ror r2
    8a20:	andeq	r5, r0, lr, lsr r2
    8a24:	andeq	r5, r0, ip, lsl #4
    8a28:	ldrdeq	r5, [r0], -sl
    8a2c:	andeq	r5, r0, ip, lsr #3
    8a30:	andeq	r5, r0, r6, lsl #2
    8a34:	ldrdeq	r5, [r0], -r0
    8a38:	andeq	r5, r0, r4, asr #1
    8a3c:	andeq	r5, r0, lr, lsr lr
    8a40:	ldrdeq	r5, [r0], -r8
    8a44:	andeq	r5, r0, r4, lsl #29
    8a48:	andeq	r5, r0, ip, ror #28
    8a4c:	andeq	r5, r0, r4, lsl #28
    8a50:	andeq	r5, r0, r2, lsl #1
    8a54:	andeq	r5, r0, r8, lsr #27
    8a58:	andeq	r5, r0, ip, asr #26
    8a5c:	andeq	r5, r0, r4, lsl r0
    8a60:	andeq	r4, r0, r0, ror pc
    8a64:	strdeq	r4, [r0], -r2
    8a68:	andeq	r4, r0, r6, asr #26
    8a6c:			; <UNDEFINED> instruction: 0x00005cbc
    8a70:	ldrdeq	r4, [r0], -r6
    8a74:	muleq	r0, r2, ip
    8a78:	strdeq	r4, [r0], -r2
    8a7c:	andeq	r4, r0, r6, ror #25
    8a80:	andeq	r4, r0, lr, ror r7
    8a84:	ldrdeq	r4, [r0], -r8
    8a88:	andeq	r4, r0, r4, lsr #13
    8a8c:	andeq	r4, r0, r0, ror r6
    8a90:	andeq	r4, r0, r8, lsl #13
    8a94:	andeq	r4, r0, r8, ror r6
    8a98:	andeq	r4, r0, sl, asr #12
    8a9c:	muleq	r0, lr, r6
    8aa0:	andeq	r4, r0, r6, ror #12
    8aa4:	andeq	r4, r0, r6, lsr #12
    8aa8:	andeq	r4, r0, lr, ror r6
    8aac:	andeq	r4, r0, r2, lsl #13
    8ab0:	andeq	r2, r0, r8, lsr lr
    8ab4:	andeq	r5, r0, sl, lsl #14
    8ab8:	andeq	r4, r0, r0, asr r8
    8abc:	andeq	r5, r0, sl, ror #6
    8ac0:	andeq	r4, r0, r8, lsr #28
    8ac4:	andeq	r4, r0, r6, ror #4
    8ac8:	andeq	r5, r0, lr, lsr r5
    8acc:	andeq	r5, r0, r8, asr #2
    8ad0:	andeq	r5, r0, ip, ror #1
    8ad4:	andeq	r5, r0, r0, asr #1
    8ad8:	muleq	r0, r0, r0
    8adc:	andeq	r4, r0, sl, lsr #28
    8ae0:	andeq	r5, r0, sl, asr #32
    8ae4:	andeq	r4, r0, sl, ror #13
    8ae8:	ldrdeq	r4, [r0], -r0
    8aec:	muleq	r0, r2, r0
    8af0:	andeq	r5, r0, r0, ror r6
    8af4:	andeq	r5, r0, r6, lsl r6
    8af8:	andeq	r5, r0, r8, asr #12
    8afc:			; <UNDEFINED> instruction: 0x000046b0
    8b00:	andeq	r4, r0, lr, lsr #13
    8b04:	andeq	r4, r0, ip, asr #13
    8b08:	ldrdeq	r4, [r0], -r8
    8b0c:			; <UNDEFINED> instruction: 0x000046b8
    8b10:	andeq	r4, r0, lr, ror r6
    8b14:	andeq	r5, r0, ip, asr r5
    8b18:	andeq	r4, r0, r2, lsl r6
    8b1c:	andeq	r4, r0, r2, lsr r6
    8b20:	andeq	r4, r0, sl, lsr r6
    8b24:	andeq	r3, r0, ip, lsr #31
    8b28:			; <UNDEFINED> instruction: 0x00003fb8
    8b2c:	andeq	r4, r0, r4, asr r5
    8b30:	andeq	r5, r0, r2, asr #1
    8b34:	ldrdeq	r5, [r0], -lr
    8b38:	andeq	r5, r0, sl, lsl r2
    8b3c:	andeq	r5, r0, lr, lsl r2
    8b40:	ldrbtmi	r4, [r8], #-2105	; 0xfffff7c7
    8b44:	stc	7, cr15, [ip], {248}	; 0xf8
    8b48:	blt	ff246b48 <fputs@plt+0xff245748>
    8b4c:	vbic.i16	d20, #215	; 0x00d7
    8b50:	andcs	r2, r1, r7, lsl #4
    8b54:			; <UNDEFINED> instruction: 0xf7f84479
    8b58:	cmplt	pc, ip, lsl fp	; <UNPREDICTABLE>
    8b5c:	svcmi	0x0040f1b5
    8b60:	subsvc	lr, r5, #323584	; 0x4f000
    8b64:	ldmdbmi	r2!, {r0, r3, r6, r8, r9, ip, lr, pc}
    8b68:	ldrbtmi	r2, [r9], #-1
    8b6c:	bl	446b54 <fputs@plt+0x445754>
    8b70:			; <UNDEFINED> instruction: 0xf7f8200a
    8b74:			; <UNDEFINED> instruction: 0x4641eb1c
    8b78:			; <UNDEFINED> instruction: 0xf7f94658
    8b7c:	pushmi	{r0, r1, r2, r4, r5, r8, fp, ip, sp, lr, pc}
    8b80:			; <UNDEFINED> instruction: 0x46054479
    8b84:			; <UNDEFINED> instruction: 0xf7f82001
    8b88:			; <UNDEFINED> instruction: 0xf005eb04
    8b8c:	blcs	497a0 <fputs@plt+0x483a0>
    8b90:	sbceq	pc, r4, #335544323	; 0x14000003
    8b94:	blcs	bcc50 <fputs@plt+0xbb850>
    8b98:	subseq	sp, r2, r8
    8b9c:	stmdbmi	r6!, {r0, r1, r3, r6, r8, ip, sp, pc}
    8ba0:	ldrbtmi	r2, [r9], #-1
    8ba4:	b	ffd46b8c <fputs@plt+0xffd4578c>
    8ba8:	bllt	ff206ba8 <fputs@plt+0xff2057a8>
    8bac:	blx	d1946 <fputs@plt+0xd0546>
    8bb0:	stmdbmi	r2!, {r1, r9, ip, sp, lr, pc}
    8bb4:	ldrbtmi	r2, [r9], #-1
    8bb8:	b	ffac6ba0 <fputs@plt+0xffac57a0>
    8bbc:	bllt	fef86bbc <fputs@plt+0xfef857bc>
    8bc0:	blx	d195a <fputs@plt+0xd055a>
    8bc4:	ldmdbmi	lr, {r1, r9, ip, sp, lr, pc}
    8bc8:	ldrbtmi	r2, [r9], #-1
    8bcc:	b	ff846bb4 <fputs@plt+0xff8457b4>
    8bd0:	bllt	1fc6bd0 <fputs@plt+0x1fc57d0>
    8bd4:	bl	21b048 <fputs@plt+0x219c48>
    8bd8:	andcs	r1, r1, r5, lsl #4
    8bdc:			; <UNDEFINED> instruction: 0xf7f84479
    8be0:			; <UNDEFINED> instruction: 0xe617ead8
    8be4:	andcs	r4, r1, r8, lsl r9
    8be8:			; <UNDEFINED> instruction: 0xf7f84479
    8bec:			; <UNDEFINED> instruction: 0xf7feead2
    8bf0:	movwcs	fp, #44681	; 0xae89
    8bf4:	vqdmulh.s<illegal width 8>	d15, d2, d3
    8bf8:	bl	c2b6c <fputs@plt+0xc176c>
    8bfc:	andcs	r0, r1, r2, lsl #5
    8c00:	strmi	pc, [r9, #-965]	; 0xfffffc3b
    8c04:	vpmax.s8	d15, d2, d0
    8c08:	bfine	r4, r0, #18, #6
    8c0c:	movwcs	pc, #11173	; 0x2ba5	; <UNPREDICTABLE>
    8c10:	blx	159dfe <fputs@plt+0x1589fe>
    8c14:			; <UNDEFINED> instruction: 0xf7f83307
    8c18:			; <UNDEFINED> instruction: 0xe7a9eabc
    8c1c:	blx	d184e <fputs@plt+0xd044e>
    8c20:	ldrb	pc, [r0, r2, lsl #4]	; <UNPREDICTABLE>
    8c24:	bl	19c6c0c <fputs@plt+0x19c580c>
    8c28:	andeq	r1, r0, r2, ror ip
    8c2c:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    8c30:	ldrdeq	r4, [r0], -r6
    8c34:	strdeq	r4, [r0], -r8
    8c38:	strdeq	r4, [r0], -r6
    8c3c:	ldrdeq	r4, [r0], -r2
    8c40:	andeq	r4, r0, r6, ror #29
    8c44:	andeq	r4, r0, ip, ror #5
    8c48:	andeq	r4, r0, r0, lsr #21
    8c4c:	andeq	r4, r0, ip, asr #30
    8c50:			; <UNDEFINED> instruction: 0x4604b5f0
    8c54:	ldrdeq	pc, [r4], #128	; 0x80	; <UNPREDICTABLE>
    8c58:	sfmmi	f7, 1, [r4, #-692]!	; 0xfffffd4c
    8c5c:	blmi	b5b514 <fputs@plt+0xb5a114>
    8c60:	stmdavs	r5, {r1, r3, r4, r5, r6, sl, lr}
    8c64:	stccs	8, cr5, [r1, #-844]	; 0xfffffcb4
    8c68:			; <UNDEFINED> instruction: 0xf8cd681b
    8c6c:			; <UNDEFINED> instruction: 0xf04f341c
    8c70:	teqle	r5, r0, lsl #6
    8c74:	stmdbmi	r8!, {r1, r2, r3, r9, sl, lr}
    8c78:			; <UNDEFINED> instruction: 0xf7f84479
    8c7c:	cmnlt	r8, #48, 22	; 0xc000
    8c80:	cmnlt	fp, #196608	; 0x30000
    8c84:	ldrdcc	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
    8c88:	stmibvc	r1!, {r1, r3, r5, r9, sl, lr}^
    8c8c:			; <UNDEFINED> instruction: 0xf894af07
    8c90:	stmibvc	r5!, {r3, sp, lr, pc}
    8c94:	stmib	sp, {r0, r5, sl, fp, lr}^
    8c98:	vst2.8	{d16-d19}, [pc], r1
    8c9c:	stmib	sp, {r7, r8, r9, sp, lr}^
    8ca0:	ldrbtmi	r5, [ip], #-259	; 0xfffffefd
    8ca4:			; <UNDEFINED> instruction: 0x46194638
    8ca8:	ands	pc, r4, sp, asr #17
    8cac:			; <UNDEFINED> instruction: 0xf7f89400
    8cb0:			; <UNDEFINED> instruction: 0xf5b0eb04
    8cb4:	eorle	r6, r7, #128, 30	; 0x200
    8cb8:	vst1.8	{d20-d22}, [pc :256], r8
    8cbc:	ldrtmi	r6, [r1], -r0, lsl #5
    8cc0:	bl	1546ca8 <fputs@plt+0x15458a8>
    8cc4:	blle	2d2ccc <fputs@plt+0x2d18cc>
    8cc8:	svcvs	0x0080f5b0
    8ccc:	movwcs	sp, #2583	; 0xa17
    8cd0:	ldrtpl	r2, [r3], #-303	; 0xfffffed1
    8cd4:			; <UNDEFINED> instruction: 0xf7f84630
    8cd8:	cmnlt	r0, r2, lsl #21
    8cdc:	and	r3, r0, r1
    8ce0:	bmi	3d0ce8 <fputs@plt+0x3cf8e8>
    8ce4:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    8ce8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8cec:	ldrcc	pc, [ip], #-2269	; 0xfffff723
    8cf0:	qaddle	r4, sl, r7
    8cf4:	sfmmi	f7, 1, [r4, #-52]!	; 0xffffffcc
    8cf8:			; <UNDEFINED> instruction: 0x4630bdf0
    8cfc:	stmdami	r9, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    8d00:			; <UNDEFINED> instruction: 0xe7ee4478
    8d04:	b	ffdc6cec <fputs@plt+0xffdc58ec>
    8d08:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    8d0c:	cdp2	0, 6, cr15, cr12, cr0, {0}
    8d10:	andeq	r6, r1, r4, asr #4
    8d14:	andeq	r0, r0, r4, lsr r1
    8d18:	andeq	r5, r0, ip, asr r2
    8d1c:	andeq	r5, r0, lr, lsr r2
    8d20:			; <UNDEFINED> instruction: 0x000161be
    8d24:	andeq	r5, r0, r4, asr #3
    8d28:	strdeq	r5, [r0], -sl
    8d2c:	ldrlt	r2, [r0, #-256]	; 0xffffff00
    8d30:			; <UNDEFINED> instruction: 0xf7f84608
    8d34:	bmi	543644 <fputs@plt+0x542244>
    8d38:	ldrbtmi	r4, [sl], #-3092	; 0xfffff3ec
    8d3c:	andsvs	r4, r0, ip, ror r4
    8d40:			; <UNDEFINED> instruction: 0xf7f8b148
    8d44:	vmlsne.f64	d14, d3, d12
    8d48:	blmi	47f9a0 <fputs@plt+0x47e5a0>
    8d4c:	ldrmi	r2, [r0], -r1, lsl #4
    8d50:	andsvs	r4, sl, fp, ror r4
    8d54:	blmi	3f819c <fputs@plt+0x3f6d9c>
    8d58:	stmdami	pc, {r2, r3, r5, r9, sp}	; <UNPREDICTABLE>
    8d5c:	stmiapl	r3!, {r0, r8, sp}^
    8d60:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    8d64:	b	fed46d4c <fputs@plt+0xfed4594c>
    8d68:	andcs	r4, r0, #12, 22	; 0x3000
    8d6c:	ldrbtmi	r4, [fp], #-1552	; 0xfffff9f0
    8d70:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
    8d74:	tstcs	r1, r7, lsl #16
    8d78:	stmdapl	r0!, {r0, r3, r9, fp, lr}
    8d7c:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    8d80:	b	fefc6d68 <fputs@plt+0xfefc5968>
    8d84:	svclt	0x0000e7f0
    8d88:	andeq	r6, r1, sl, ror #18
    8d8c:	andeq	r6, r1, r8, ror #2
    8d90:	strdeq	r6, [r1], -r8
    8d94:	andeq	r0, r0, ip, lsr r1
    8d98:	ldrdeq	r5, [r0], -r4
    8d9c:	ldrdeq	r6, [r1], -sl
    8da0:	andeq	r5, r0, r8, ror #3
    8da4:	svcmi	0x00f0e92d
    8da8:	cdpmi	0, 3, cr11, cr8, cr3, {4}
    8dac:	svcmi	0x00384680
    8db0:	beq	44ef4 <fputs@plt+0x43af4>
    8db4:	blmi	dd9fb4 <fputs@plt+0xdd8bb4>
    8db8:			; <UNDEFINED> instruction: 0xf506447f
    8dbc:	ldrbtmi	r7, [fp], #-2948	; 0xfffff47c
    8dc0:	stmdbeq	r4, {r0, r1, r2, r8, ip, sp, lr, pc}
    8dc4:	movwls	r4, #5684	; 0x1634
    8dc8:			; <UNDEFINED> instruction: 0xf8d4e014
    8dcc:			; <UNDEFINED> instruction: 0xf7f8110c
    8dd0:			; <UNDEFINED> instruction: 0x4605e9d2
    8dd4:	smlabteq	ip, r4, r8, pc	; <UNPREDICTABLE>
    8dd8:	cmnlt	r5, #40, 12	; 0x2800000
    8ddc:	b	ff546dc4 <fputs@plt+0xff5459c4>
    8de0:	smlabteq	r4, r7, r8, pc	; <UNPREDICTABLE>
    8de4:	b	346dcc <fputs@plt+0x3459cc>
    8de8:	strmi	r4, [r5], -r9, asr #12
    8dec:			; <UNDEFINED> instruction: 0xf7f8b368
    8df0:	bllt	fe6439a0 <fputs@plt+0xfe6425a0>
    8df4:	ldrdeq	pc, [r4, -r6]
    8df8:			; <UNDEFINED> instruction: 0xf7f8b118
    8dfc:			; <UNDEFINED> instruction: 0xf8c6ea0e
    8e00:			; <UNDEFINED> instruction: 0xf8d4a104
    8e04:	stmdacs	r0, {r3, r8}
    8e08:	vst4.<illegal width 64>	{d29,d31,d33,d35}, [pc :64]
    8e0c:			; <UNDEFINED> instruction: 0xf8d87100
    8e10:			; <UNDEFINED> instruction: 0xf7f80004
    8e14:			; <UNDEFINED> instruction: 0xf8d8ea82
    8e18:	ldrbmi	r3, [sl], -r4
    8e1c:			; <UNDEFINED> instruction: 0x1098f8d3
    8e20:	stmdavs	r0!, {r0, r3, r4, r7, r8, ip, sp, pc}
    8e24:	b	946e0c <fputs@plt+0x945a0c>
    8e28:	blle	91063c <fputs@plt+0x90f23c>
    8e2c:	ldrdpl	pc, [r8, -r4]
    8e30:			; <UNDEFINED> instruction: 0xf8c44628
    8e34:	stfcss	f5, [r0, #-48]	; 0xffffffd0
    8e38:	ldfmid	f5, [r7], {208}	; 0xd0
    8e3c:			; <UNDEFINED> instruction: 0xf8d4447c
    8e40:			; <UNDEFINED> instruction: 0xf7f80108
    8e44:			; <UNDEFINED> instruction: 0xf8c4ea34
    8e48:	blmi	51d270 <fputs@plt+0x51be70>
    8e4c:	ldrmi	r2, [r5], -r0, lsl #4
    8e50:			; <UNDEFINED> instruction: 0x4628447b
    8e54:	andlt	r7, r3, sl, lsl r1
    8e58:	svchi	0x00f0e8bd
    8e5c:	vst1.16	{d20-d22}, [pc], r8
    8e60:	strtmi	r7, [r9], -r0, lsl #5
    8e64:	stmib	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8e68:	strtmi	r2, [r8], -r0, lsl #6
    8e6c:	smlabbcc	r3, r7, r8, pc	; <UNPREDICTABLE>
    8e70:	pop	{r0, r1, ip, sp, pc}
    8e74:	stcls	15, cr8, [r1], {240}	; 0xf0
    8e78:	stmdami	r9, {r0, r8, sp}
    8e7c:	stmdapl	r0!, {r0, r3, r9, fp, lr}
    8e80:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    8e84:	b	f46e6c <fputs@plt+0xf45a6c>
    8e88:	svclt	0x0000e7df
    8e8c:	strdeq	r6, [r1], -r0
    8e90:	andeq	r6, r1, ip, ror #17
    8e94:	andeq	r6, r1, r6, ror #1
    8e98:	andeq	r6, r1, r8, ror #16
    8e9c:	andeq	r6, r1, r4, asr r8
    8ea0:	andeq	r0, r0, ip, lsr r1
    8ea4:	andeq	r5, r0, r8, lsl r1
    8ea8:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    8eac:	tstlt	r8, r8, lsl r8
    8eb0:	stmiblt	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8eb4:	svclt	0x00004770
    8eb8:	strdeq	r6, [r1], -sl
    8ebc:	blmi	adb76c <fputs@plt+0xada36c>
    8ec0:	push	{r1, r3, r4, r5, r6, sl, lr}
    8ec4:	vrsra.s64	q2, q8, #19
    8ec8:	ldmpl	r3, {r2, r3, r8, sl, fp, lr}^
    8ecc:	strmi	sl, [r5], -r1, lsl #18
    8ed0:	ldmdavs	fp, {r6, fp, sp, lr}
    8ed4:	strcc	pc, [r4], #-2253	; 0xfffff733
    8ed8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8edc:	mrc2	7, 5, pc, cr8, cr15, {7}
    8ee0:	ldrdls	pc, [ip], pc	; <UNPREDICTABLE>
    8ee4:	strdlt	r4, [r8, -r9]!
    8ee8:	strmi	r4, [r2], -r2, lsr #18
    8eec:	ldrbtmi	r2, [r9], #-1
    8ef0:	stmdb	lr, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8ef4:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
    8ef8:	stmdacs	r0, {r3, r4, fp, sp, lr}
    8efc:	biclt	sp, r8, r7, lsr #22
    8f00:	ldrsbthi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    8f04:	svcmi	0x001e2400
    8f08:	ldrbtmi	r4, [r8], #3614	; 0xe1e
    8f0c:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
    8f10:	stccs	0, cr14, [r0], {9}
    8f14:	andeq	pc, r1, pc, asr #32
    8f18:	strmi	r4, [r4], #-1585	; 0xfffff9cf
    8f1c:	strbmi	fp, [r2], -ip, lsl #30
    8f20:			; <UNDEFINED> instruction: 0xf7f8463a
    8f24:			; <UNDEFINED> instruction: 0x4628e936
    8f28:			; <UNDEFINED> instruction: 0xff3cf7ff
    8f2c:	stmdacs	r0, {r0, r1, r9, sl, lr}
    8f30:	ldmdblt	ip!, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    8f34:	blmi	35b78c <fputs@plt+0x35a38c>
    8f38:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8f3c:			; <UNDEFINED> instruction: 0xf8dd681a
    8f40:	subsmi	r3, sl, r4, lsl #8
    8f44:	vrhadd.s8	d13, d13, d14
    8f48:	pop	{r2, r3, r8, sl, fp, lr}
    8f4c:			; <UNDEFINED> instruction: 0xf7ff83f0
    8f50:	ldrb	pc, [r4, sp, ror #29]	; <UNPREDICTABLE>
    8f54:	andcs	r4, sl, sp, lsl #22
    8f58:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    8f5c:			; <UNDEFINED> instruction: 0xf7f86819
    8f60:	strb	lr, [r7, lr, lsl #20]!
    8f64:	stmib	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8f68:	andeq	r5, r1, r4, ror #31
    8f6c:	andeq	r0, r0, r4, lsr r1
    8f70:	andeq	r5, r1, r0, asr #31
    8f74:	andeq	r5, r0, sl, ror #1
    8f78:	andeq	r6, r1, r2, asr r7
    8f7c:	strheq	r5, [r0], -r6
    8f80:	andeq	r5, r0, r8, asr #1
    8f84:	andeq	r5, r0, r6, ror #1
    8f88:	andeq	r5, r1, ip, ror #30
    8f8c:	andeq	r0, r0, r8, lsr r1
    8f90:	blmi	79b80c <fputs@plt+0x79a40c>
    8f94:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    8f98:	sfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
    8f9c:			; <UNDEFINED> instruction: 0x460458d3
    8fa0:	stmdavs	r0, {r0, r8, fp, sp, pc}^
    8fa4:			; <UNDEFINED> instruction: 0xf8cd681b
    8fa8:			; <UNDEFINED> instruction: 0xf04f3404
    8fac:			; <UNDEFINED> instruction: 0xf7ff0300
    8fb0:	msrlt	R8_fiq, pc
    8fb4:			; <UNDEFINED> instruction: 0x46024916
    8fb8:	ldrbtmi	r2, [r9], #-1
    8fbc:	stmia	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8fc0:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
    8fc4:	stmdacs	r0, {r3, r4, fp, sp, lr}
    8fc8:	cmnlt	r0, r9, lsl fp
    8fcc:	ldrbtmi	r4, [sp], #-3346	; 0xfffff2ee
    8fd0:	strtmi	lr, [r9], -r3
    8fd4:			; <UNDEFINED> instruction: 0xf7f82001
    8fd8:			; <UNDEFINED> instruction: 0x4620e8dc
    8fdc:	mcr2	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    8fe0:	stmdacs	r0, {r1, r9, sl, lr}
    8fe4:	bmi	37d7c0 <fputs@plt+0x37c3c0>
    8fe8:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    8fec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8ff0:	strcc	pc, [r4], #-2269	; 0xfffff723
    8ff4:	qaddle	r4, sl, r5
    8ff8:	sfmmi	f7, 1, [ip, #-52]	; 0xffffffcc
    8ffc:			; <UNDEFINED> instruction: 0xf7ffbd30
    9000:			; <UNDEFINED> instruction: 0xe7e2fe95
    9004:	ldmdb	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9008:	andeq	r5, r1, r0, lsl pc
    900c:	andeq	r0, r0, r4, lsr r1
    9010:	andeq	r5, r0, r2, asr #32
    9014:	andeq	r6, r1, r6, lsl #13
    9018:	andeq	r5, r0, sl, lsr r0
    901c:			; <UNDEFINED> instruction: 0x00015eba
    9020:	bmi	39bc5c <fputs@plt+0x39a85c>
    9024:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    9028:	andvc	r2, ip, sl, lsl #8
    902c:	subvc	r2, ip, r0, lsl #8
    9030:	ldmpl	sl, {r2, r9, sl, lr}
    9034:			; <UNDEFINED> instruction: 0xf7f86811
    9038:	stmdavc	r3!, {r2, r5, r6, r7, r8, fp, sp, lr, pc}
    903c:	blcs	1f35590 <fputs@plt+0x1f34190>
    9040:	blcs	af8ca8 <fputs@plt+0xaf78a8>
    9044:	cmncs	ip, #12, 30	; 0x30
    9048:	eorvc	r2, r3, r0, lsr #6
    904c:	svccc	0x0001f814
    9050:	mvnsle	r2, r0, lsl #22
    9054:	svclt	0x0000bd10
    9058:	andeq	r5, r1, r0, lsl #29
    905c:	andeq	r0, r0, r8, lsr r1
    9060:	vshl.s8	d11, d12, d0
    9064:	bmi	655464 <fputs@plt+0x654064>
    9068:	blmi	659a90 <fputs@plt+0x658690>
    906c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    9070:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    9074:	ldmdavs	fp, {r2, r3, r9, sl, lr}
    9078:			; <UNDEFINED> instruction: 0xf04f9303
    907c:	blls	209c84 <fputs@plt+0x208884>
    9080:	bmi	53f0bc <fputs@plt+0x53dcbc>
    9084:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    9088:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    908c:	subsmi	r9, sl, r3, lsl #22
    9090:			; <UNDEFINED> instruction: 0x4620d119
    9094:	pop	{r0, r2, ip, sp, pc}
    9098:	andlt	r4, r2, r0, lsr r0
    909c:	bne	105ae64 <fputs@plt+0x1059a64>
    90a0:	strtmi	sl, [r0], -r9, lsl #26
    90a4:	andcs	r9, r1, #0, 6
    90a8:	mvnscc	pc, #79	; 0x4f
    90ac:	strls	r9, [r2, #-1281]	; 0xfffffaff
    90b0:	ldm	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    90b4:	svclt	0x00a82800
    90b8:	ble	ff88f150 <fputs@plt+0xff88dd50>
    90bc:			; <UNDEFINED> instruction: 0xf7f84620
    90c0:	strmi	lr, [r4], #-2226	; 0xfffff74e
    90c4:			; <UNDEFINED> instruction: 0xf7f8e7dd
    90c8:	svclt	0x0000e916
    90cc:	andeq	r5, r1, r8, lsr lr
    90d0:	andeq	r0, r0, r4, lsr r1
    90d4:	andeq	r5, r1, lr, lsl lr
    90d8:			; <UNDEFINED> instruction: 0x460db5f8
    90dc:	ldrmi	r6, [r6], -r4, lsl #16
    90e0:	stmiavs	r3!, {r2, r3, r5, r6, r7, r8, ip, sp, pc}
    90e4:	svcmi	0x0017b303
    90e8:			; <UNDEFINED> instruction: 0x463a447f
    90ec:			; <UNDEFINED> instruction: 0x46284631
    90f0:			; <UNDEFINED> instruction: 0xffb6f7ff
    90f4:	strmi	r4, [r2], -r9, lsr #12
    90f8:			; <UNDEFINED> instruction: 0xf0004620
    90fc:	stmiavs	r4!, {r0, r1, r2, r4, r5, r6, fp, ip, sp, lr, pc}
    9100:	blcs	23394 <fputs@plt+0x21f94>
    9104:	bmi	43d8d0 <fputs@plt+0x43c4d0>
    9108:			; <UNDEFINED> instruction: 0x46284631
    910c:			; <UNDEFINED> instruction: 0xf7ff447a
    9110:	strtmi	pc, [r9], -r7, lsr #31
    9114:	strtmi	r4, [r0], -r2, lsl #12
    9118:	ldrhtmi	lr, [r8], #141	; 0x8d
    911c:	strtmi	lr, [r8], -r6, rrx
    9120:	pop	{r0, r4, r9, sl, lr}
    9124:			; <UNDEFINED> instruction: 0xe77b40f8
    9128:	bmi	21a974 <fputs@plt+0x219574>
    912c:	strtmi	r4, [r8], -r7, lsl #12
    9130:			; <UNDEFINED> instruction: 0xf7ff447a
    9134:	qadd8mi	pc, r9, r5	; <UNPREDICTABLE>
    9138:	ldmdavs	r8!, {r1, r9, sl, lr}
    913c:	ldrhtmi	lr, [r8], #141	; 0x8d
    9140:	svclt	0x0000e054
    9144:	andeq	r4, r0, r0, lsr pc
    9148:	andeq	r4, r0, r0, lsl pc
    914c:	andeq	r4, r0, r4, ror #29
    9150:	mvnsmi	lr, sp, lsr #18
    9154:			; <UNDEFINED> instruction: 0x232d4616
    9158:	blcc	87178 <fputs@plt+0x85d78>
    915c:	addlt	r6, r2, r4, asr #17
    9160:	stmiavs	r3!, {r0, r2, r3, r9, sl, lr}
    9164:			; <UNDEFINED> instruction: 0xf8dfb32b
    9168:	ldrbtmi	r8, [r8], #116	; 0x74
    916c:	strbmi	r6, [r2], -r7, ror #16
    9170:	ldrtmi	r6, [r1], -r3, lsr #16
    9174:	strls	r4, [r0, -r8, lsr #12]
    9178:			; <UNDEFINED> instruction: 0xff72f7ff
    917c:	strmi	r4, [r2], -r9, lsr #12
    9180:	andseq	pc, r0, r4, lsl #2
    9184:			; <UNDEFINED> instruction: 0xffa8f7ff
    9188:	stmiavs	r3!, {r2, r5, r7, fp, sp, lr}
    918c:	mvnle	r2, r0, lsl #22
    9190:	stmdavs	r6!, {r0, r4, r5, r9, sl, lr}^
    9194:			; <UNDEFINED> instruction: 0x46284a12
    9198:	ldrbtmi	r6, [sl], #-2083	; 0xfffff7dd
    919c:			; <UNDEFINED> instruction: 0xf7ff9600
    91a0:			; <UNDEFINED> instruction: 0x4602ff5f
    91a4:	andseq	pc, r0, r4, lsl #2
    91a8:	andlt	r4, r2, r9, lsr #12
    91ac:	ldrhmi	lr, [r0, #141]!	; 0x8d
    91b0:	blmi	343000 <fputs@plt+0x341c00>
    91b4:	ldrbtmi	r4, [fp], #-1543	; 0xfffff9f9
    91b8:	mulle	r1, r8, r2
    91bc:			; <UNDEFINED> instruction: 0xe7f14632
    91c0:	ldrtmi	r6, [r1], -r4, ror #16
    91c4:	stmdbvs	r3, {r3, r9, fp, lr}
    91c8:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    91cc:			; <UNDEFINED> instruction: 0xf7ff9400
    91d0:	ldmvs	ip!, {r0, r1, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    91d4:	ldrtmi	r4, [r2], -r6, lsl #12
    91d8:	svclt	0x0000e7e4
    91dc:	andeq	r4, r0, r6, asr #29
    91e0:	andeq	r4, r0, r6, lsr #29
    91e4:	muleq	r1, r6, r4
    91e8:	andeq	r4, r0, r6, asr lr
    91ec:	mvnsmi	lr, sp, lsr #18
    91f0:			; <UNDEFINED> instruction: 0xf8d0460e
    91f4:	ldrmi	r8, [r1], -r4
    91f8:	sbclt	r4, r4, r2, lsr sl
    91fc:			; <UNDEFINED> instruction: 0x46054b32
    9200:			; <UNDEFINED> instruction: 0xf898447a
    9204:	ldrtmi	r7, [r0], -r8
    9208:	ldmpl	r3, {r4, r5, sl, fp, lr}^
    920c:	ldrbtmi	r4, [ip], #-2608	; 0xfffff5d0
    9210:	movtls	r6, #14363	; 0x381b
    9214:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9218:	mulcc	r7, r8, r8
    921c:	smlsdxls	r0, sl, r4, r4
    9220:			; <UNDEFINED> instruction: 0xff1ef7ff
    9224:	ldrbtmi	r4, [r9], #-2347	; 0xfffff6d5
    9228:	bvs	8daa4c <fputs@plt+0x8d964c>
    922c:	andsle	r4, r5, fp, lsr #5
    9230:	stccs	8, cr6, [r0], {36}	; 0x24
    9234:	blmi	a3da20 <fputs@plt+0xa3c620>
    9238:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    923c:			; <UNDEFINED> instruction: 0x4639b9fb
    9240:			; <UNDEFINED> instruction: 0xf7ff4630
    9244:	bmi	988e00 <fputs@plt+0x987a00>
    9248:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
    924c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9250:	subsmi	r9, sl, r3, asr #22
    9254:	sublt	sp, r4, r3, lsr r1
    9258:	ldrhhi	lr, [r0, #141]!	; 0x8d
    925c:	andcc	lr, r6, #212, 18	; 0x350000
    9260:	mlale	r4, r3, r2, r4
    9264:	ldrtmi	r9, [r9], -r0, lsl #4
    9268:			; <UNDEFINED> instruction: 0x46304a1d
    926c:			; <UNDEFINED> instruction: 0xf7ff447a
    9270:			; <UNDEFINED> instruction: 0x4602fef7
    9274:			; <UNDEFINED> instruction: 0x46204631
    9278:			; <UNDEFINED> instruction: 0xff6af7ff
    927c:			; <UNDEFINED> instruction: 0xf8b8e7e3
    9280:	movwcs	r4, #12306	; 0x3012
    9284:	vst2.8	{d20-d21}, [pc :64], r7
    9288:	stmdapl	r8, {r7, r9, ip, sp, lr}
    928c:	strls	sl, [r1], #-2307	; 0xfffff6fd
    9290:			; <UNDEFINED> instruction: 0x4010f8b8
    9294:	strls	r6, [r0], #-2048	; 0xfffff800
    9298:	stmda	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    929c:			; <UNDEFINED> instruction: 0x46394a12
    92a0:			; <UNDEFINED> instruction: 0x4603447a
    92a4:			; <UNDEFINED> instruction: 0xf7ff4630
    92a8:			; <UNDEFINED> instruction: 0x4607fedb
    92ac:	bmi	4031d0 <fputs@plt+0x401dd0>
    92b0:			; <UNDEFINED> instruction: 0x46304639
    92b4:			; <UNDEFINED> instruction: 0xf7ff447a
    92b8:			; <UNDEFINED> instruction: 0x4602fed3
    92bc:			; <UNDEFINED> instruction: 0xf7f8e7da
    92c0:	svclt	0x0000e81a
    92c4:	andeq	r5, r1, r4, lsr #25
    92c8:	andeq	r0, r0, r4, lsr r1
    92cc:	andeq	r6, r1, lr, lsr r4
    92d0:	andeq	r4, r0, r4, lsr lr
    92d4:	andeq	r5, r1, lr, ror ip
    92d8:	andeq	r0, r0, r4, lsl r1
    92dc:	andeq	r5, r1, sl, asr ip
    92e0:	strdeq	r4, [r0], -r8
    92e4:	andeq	r0, r0, r8, lsl r1
    92e8:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    92ec:	andeq	r4, r0, r4, lsr #27
    92f0:	svcmi	0x00f0e92d
    92f4:			; <UNDEFINED> instruction: 0xf8dfb085
    92f8:	blmi	1fedaf0 <fputs@plt+0x1fec6f0>
    92fc:			; <UNDEFINED> instruction: 0xf85944f9
    9300:			; <UNDEFINED> instruction: 0xf8daa003
    9304:	stccs	0, cr4, [r0], {-0}
    9308:	rscshi	pc, r0, r0
    930c:	ldrdhi	pc, [ip, #143]!	; 0x8f
    9310:	ldrdlt	pc, [ip, #143]!	; 0x8f
    9314:	ldrbtmi	r4, [fp], #1272	; 0x4f8
    9318:	stmdavs	r4!, {r1, sp, lr, pc}
    931c:	suble	r2, r4, r0, lsl #24
    9320:	tstcs	lr, r5, ror #16
    9324:	bhi	feb9abac <fputs@plt+0xfeb997ac>
    9328:	stc2l	7, cr15, [r8, #-992]	; 0xfffffc20
    932c:			; <UNDEFINED> instruction: 0x2e060a36
    9330:			; <UNDEFINED> instruction: 0xf000d1f3
    9334:	stmdacc	r1, {r0, r1, r2, r3, r4, r5, r6}
    9338:	stmiale	lr!, {r0, fp, sp}^
    933c:	svcmi	0x00712024
    9340:	blx	fe1c534a <fputs@plt+0xfe1c3f4a>
    9344:	ldrdcc	pc, [r0], #133	; 0x85	; <UNPREDICTABLE>
    9348:			; <UNDEFINED> instruction: 0x46062118
    934c:	teqvs	r3, r0, lsr #12
    9350:	ldc2	7, cr15, [r4, #-992]!	; 0xfffffc20
    9354:	cmnvs	r0, r9, lsl r1
    9358:			; <UNDEFINED> instruction: 0xf7f84620
    935c:	tstcs	sl, pc, lsr #26	; <UNPREDICTABLE>
    9360:			; <UNDEFINED> instruction: 0x462061b0
    9364:	stc2	7, cr15, [sl, #-992]!	; 0xfffffc20
    9368:	ldrdne	pc, [r0], #133	; 0x85	; <UNPREDICTABLE>
    936c:	mvnsvs	r2, r0, lsl #6
    9370:			; <UNDEFINED> instruction: 0xf8c84684
    9374:	ldrtmi	r6, [r0], r0
    9378:			; <UNDEFINED> instruction: 0x46586234
    937c:	movwcc	lr, #6598	; 0x19c6
    9380:	strdvs	r6, [r6, -r3]!
    9384:	andvc	pc, r7, r9, asr r8	; <UNPREDICTABLE>
    9388:	stmibvc	sl!, {r0, r1, r3, r5, r6, r7, r8, fp, ip, sp, lr}
    938c:	andgt	pc, ip, sp, asr #17
    9390:	ldmdavs	pc!, {r1, r2, r4, r5, r7, r8, fp, sp, lr}	; <UNPREDICTABLE>
    9394:			; <UNDEFINED> instruction: 0xf8d89602
    9398:			; <UNDEFINED> instruction: 0x96016014
    939c:	strls	r7, [r0, #-2605]	; 0xfffff5d3
    93a0:			; <UNDEFINED> instruction: 0x47a86abd
    93a4:	stccs	8, cr6, [r0], {36}	; 0x24
    93a8:	mrcmi	1, 2, sp, cr7, cr10, {5}
    93ac:	ldclmi	3, cr2, [r7, #-0]
    93b0:			; <UNDEFINED> instruction: 0xf8c8447e
    93b4:	ldrbtmi	r3, [sp], #-0
    93b8:	strcs	r4, [r0], #-2901	; 0xfffff4ab
    93bc:	and	r4, r5, fp, ror r4
    93c0:	ldmdbvs	r9, {r4, r5, r8, fp, sp, lr}
    93c4:	andle	r4, r5, r8, lsl #5
    93c8:			; <UNDEFINED> instruction: 0xb1bb681b
    93cc:	smlalsle	r4, fp, lr, r2
    93d0:	mvnsle	r4, fp, lsr #5
    93d4:	ldmibvs	r8, {r0, r4, r5, r6, r8, fp, sp, lr}
    93d8:	mvnsle	r4, #268435464	; 0x10000008
    93dc:	adcsmi	r6, r9, #3653632	; 0x37c000
    93e0:	stccs	8, cr13, [r0], {242}	; 0xf2
    93e4:	stmibvs	r1!, {r0, r1, r2, r3, r5, r6, ip, lr, pc}^
    93e8:	ldmdbvs	r8, {r1, r5, r6, r8, fp, sp, lr}^
    93ec:	bne	e0fe18 <fputs@plt+0xe0ea18>
    93f0:	svclt	0x00884281
    93f4:	ldmdavs	fp, {r2, r3, r4, r9, sl, lr}
    93f8:	mvnle	r2, r0, lsl #22
    93fc:	stmiavs	r3!, {r2, r4, r8, ip, sp, pc}
    9400:	adcvs	r6, r6, r3, ror r0
    9404:	mcrcs	8, 0, r6, cr0, cr6, {1}
    9408:	svcmi	0x0042d1d6
    940c:	ldmib	r7, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    9410:	ldmibvs	sp!, {r0, r1, sl, ip, sp}
    9414:	subs	fp, r8, fp, lsl r9
    9418:	blcs	2368c <fputs@plt+0x2228c>
    941c:	ldmdavs	sl, {r0, r2, r4, r6, ip, lr, pc}
    9420:			; <UNDEFINED> instruction: 0xd1f94294
    9424:	addsmi	r6, r5, #5898240	; 0x5a0000
    9428:	ldmdavs	pc!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
    942c:	mvnle	r2, r0, lsl #30
    9430:	ldrdhi	pc, [r0], -sl
    9434:	svceq	0x0000f1b8
    9438:	cdpmi	0, 3, cr13, cr7, cr0, {1}
    943c:			; <UNDEFINED> instruction: 0xf8d8447e
    9440:	ldrtmi	r3, [r1], r4
    9444:	ldrdmi	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
    9448:			; <UNDEFINED> instruction: 0xf8d9799d
    944c:	ldmdblt	r0, {r2, r3}
    9450:	stmvs	r0, {r0, r1, r2, r4, sp, lr, pc}
    9454:	stmdavs	r3, {r3, r5, r7, r8, ip, sp, pc}
    9458:			; <UNDEFINED> instruction: 0xd1fa429c
    945c:	addsmi	r6, sp, #4390912	; 0x430000
    9460:	stmdbvs	r3, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    9464:	andhi	pc, r0, r3, asr #17
    9468:	movweq	pc, #33032	; 0x8108	; <UNPREDICTABLE>
    946c:	stmib	r8, {r0, r1, r6, r8, sp, lr}^
    9470:			; <UNDEFINED> instruction: 0xf8d87002
    9474:			; <UNDEFINED> instruction: 0xf1b88000
    9478:	mvnle	r0, r0, lsl #30
    947c:	pop	{r0, r2, ip, sp, pc}
    9480:			; <UNDEFINED> instruction: 0xf8d98ff0
    9484:	ldmdblt	r3, {r3, ip, sp}
    9488:	ldmdavs	fp, {r2, r3, sp, lr, pc}^
    948c:	ldmdbvs	sl, {r0, r1, r4, r6, r8, ip, sp, pc}
    9490:			; <UNDEFINED> instruction: 0xd1fa4294
    9494:	addsmi	r6, r5, #2523136	; 0x268000
    9498:	ldmibvs	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, ip, lr, pc}^
    949c:	ldmle	r4!, {r0, r2, r4, r7, r9, lr}^
    94a0:	bfi	r4, r9, #13, #6
    94a4:			; <UNDEFINED> instruction: 0xf0002018
    94a8:			; <UNDEFINED> instruction: 0xf8d9fad3
    94ac:	strmi	r2, [r3], -ip
    94b0:	strmi	lr, [r0, #-2496]	; 0xfffff640
    94b4:			; <UNDEFINED> instruction: 0xf8436082
    94b8:			; <UNDEFINED> instruction: 0xf8c07f10
    94bc:	cmpvs	r3, ip
    94c0:	andeq	pc, ip, r9, asr #17
    94c4:	ldrmi	lr, [ip], -lr, asr #15
    94c8:	andscs	lr, r8, lr, ror r7
    94cc:	blx	ff0454d4 <fputs@plt+0xff0440d4>
    94d0:			; <UNDEFINED> instruction: 0x460368fa
    94d4:	strmi	lr, [r0, #-2496]	; 0xfffff640
    94d8:			; <UNDEFINED> instruction: 0xf8436082
    94dc:	sbcvs	r6, r7, r0, lsl pc
    94e0:	rscsvs	r6, r8, r3, asr #2
    94e4:	svccs	0x0000683f
    94e8:			; <UNDEFINED> instruction: 0xe7a1d191
    94ec:	ldrdhi	pc, [ip], -pc	; <UNPREDICTABLE>
    94f0:	smmlsr	sl, r8, r4, r4
    94f4:	andeq	r5, r1, r8, lsr #23
    94f8:	andeq	r0, r0, ip, asr #2
    94fc:	andeq	r6, r1, r8, lsr r3
    9500:	andeq	r4, r0, r6, ror #26
    9504:	andeq	r0, r0, r8, lsl r1
    9508:	muleq	r1, ip, r2
    950c:	muleq	r1, r6, r2
    9510:	muleq	r1, r0, r2
    9514:	andeq	r6, r1, r0, asr #4
    9518:	andeq	r6, r1, r0, lsl r2
    951c:	andeq	r6, r1, ip, asr r1
    9520:	blmi	95bdb8 <fputs@plt+0x95a9b8>
    9524:	push	{r1, r3, r4, r5, r6, sl, lr}
    9528:			; <UNDEFINED> instruction: 0xf5ad41f0
    952c:	ldmpl	r3, {r1, r7, r8, sl, fp, sp, lr}^
    9530:			; <UNDEFINED> instruction: 0xf8cd681b
    9534:			; <UNDEFINED> instruction: 0xf04f340c
    9538:	stmdacs	r0, {r8, r9}
    953c:	ldcmi	0, cr13, [pc], {49}	; 0x31
    9540:			; <UNDEFINED> instruction: 0xf8dfae03
    9544:			; <UNDEFINED> instruction: 0x4605807c
    9548:	ldrbtmi	r4, [r8], #1148	; 0x47c
    954c:	stmdavs	r4!, {r0, sp, lr, pc}
    9550:	bvs	8f5ca8 <fputs@plt+0x8f48a8>
    9554:	rscsle	r2, sl, r0, lsl #22
    9558:			; <UNDEFINED> instruction: 0x46286859
    955c:	svc	0x004af7f7
    9560:	rscsle	r2, r4, r0, lsl #16
    9564:	strbmi	r6, [r2], -r3, lsr #20
    9568:			; <UNDEFINED> instruction: 0x46304631
    956c:	ldmhi	fp!, {r0, r1, r2, r3, r4, r6, fp, sp, lr}
    9570:			; <UNDEFINED> instruction: 0x970079bf
    9574:	ldc2l	7, cr15, [r4, #-1020]!	; 0xfffffc04
    9578:			; <UNDEFINED> instruction: 0x46024631
    957c:			; <UNDEFINED> instruction: 0xf7ff6a20
    9580:	stmdavs	r4!, {r0, r2, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    9584:	mvnle	r2, r0, lsl #24
    9588:	blmi	2dbdc8 <fputs@plt+0x2da9c8>
    958c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9590:			; <UNDEFINED> instruction: 0xf8dd681a
    9594:	subsmi	r3, sl, ip, lsl #8
    9598:			; <UNDEFINED> instruction: 0xf50dd10a
    959c:	pop	{r1, r7, r8, sl, fp, sp, lr}
    95a0:	bge	e9d68 <fputs@plt+0xe8968>
    95a4:	ldrmi	r4, [r1], -r8, lsl #16
    95a8:			; <UNDEFINED> instruction: 0xf7ff4478
    95ac:	ubfx	pc, r1, #27, #12
    95b0:	mcr	7, 5, pc, cr0, cr7, {7}	; <UNPREDICTABLE>
    95b4:	andeq	r5, r1, r0, lsl #19
    95b8:	andeq	r0, r0, r4, lsr r1
    95bc:	andeq	r6, r1, r4, lsl #2
    95c0:	andeq	r4, r0, r6, ror #22
    95c4:	andeq	r5, r1, r8, lsl r9
    95c8:	andeq	r6, r1, r4, lsr #1
    95cc:	mvnsmi	lr, #737280	; 0xb4000
    95d0:	blmi	4d2608 <fputs@plt+0x4d1208>
    95d4:	ldrbtmi	r2, [fp], #-1537	; 0xfffff9ff
    95d8:	blx	123656 <fputs@plt+0x122256>
    95dc:	stmdavs	r4, {ip, lr}^
    95e0:	cmnlt	r4, r6, asr #32
    95e4:	ldrmi	r4, [r0], pc, lsl #12
    95e8:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    95ec:	bl	67d78 <fputs@plt+0x66978>
    95f0:	bl	14a2fc <fputs@plt+0x148efc>
    95f4:	ldmdavc	sl, {r0, r1, r7, r8, r9}^
    95f8:	rsbvc	fp, r6, #-2147483638	; 0x8000000a
    95fc:	stccs	8, cr6, [r0], {36}	; 0x24
    9600:	pop	{r2, r4, r5, r6, r7, r8, ip, lr, pc}
    9604:	adcsmi	r8, r9, #248, 6	; 0xe0000003
    9608:	bvc	8c0218 <fputs@plt+0x8bee18>
    960c:	cfstr32le	mvfx4, [r2, #-264]	; 0xfffffef8
    9610:	andls	pc, r9, r4, lsl #17
    9614:			; <UNDEFINED> instruction: 0x4608e7f2
    9618:			; <UNDEFINED> instruction: 0xf7ff609c
    961c:	ubfx	pc, r7, #31, #14
    9620:	ldrdeq	r6, [r1], -lr
    9624:			; <UNDEFINED> instruction: 0x4607b5f0
    9628:	andcs	fp, ip, r5, lsl #1
    962c:			; <UNDEFINED> instruction: 0xf000460e
    9630:	ldmdavs	fp!, {r0, r1, r2, r3, r9, fp, ip, sp, lr, pc}
    9634:	ldmdavs	r5!, {r3, r4, r8, sp}^
    9638:	ldrtmi	r4, [r0], -r4, lsl #12
    963c:	eorsvs	r6, ip, r3, lsr #32
    9640:	blx	fef4762a <fputs@plt+0xfef4622a>
    9644:			; <UNDEFINED> instruction: 0x71202119
    9648:	stmibvc	fp!, {r4, r5, r9, sl, lr}^
    964c:	bvc	ae5be0 <fputs@plt+0xae47e0>
    9650:			; <UNDEFINED> instruction: 0xf7f871a3
    9654:			; <UNDEFINED> instruction: 0x211afbb3
    9658:	ldrtmi	r7, [r0], -r0, ror #3
    965c:	blx	febc7646 <fputs@plt+0xfebc6246>
    9660:	strmi	r7, [r1], -r0, lsr #4
    9664:	andcs	r7, r1, fp, ror #19
    9668:	smlatbls	r3, sl, r9, r7
    966c:	stmdbmi	pc, {r1, r2, r5, r6, r7, r8, fp, ip, sp, lr}	; <UNPREDICTABLE>
    9670:	ldrbtmi	r9, [r9], #-1538	; 0xfffff9fe
    9674:	strls	r7, [r1], -r6, lsr #18
    9678:	strls	r7, [r0], -lr, lsr #20
    967c:	stc	7, cr15, [r8, #988]	; 0x3dc
    9680:	stmdbvc	r2!, {r0, r1, r3, r5, r7, r8, fp, ip, sp, lr}
    9684:	mulle	r3, sl, r2
    9688:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    968c:	mcr	7, 3, pc, cr8, cr7, {7}	; <UNPREDICTABLE>
    9690:	bvc	8e7e20 <fputs@plt+0x8e6a20>
    9694:	stmdale	r1, {r1, r3, r4, r7, r9, lr}
    9698:	ldcllt	0, cr11, [r0, #20]!
    969c:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    96a0:	mrc	7, 2, APSR_nzcv, cr14, cr7, {7}
    96a4:	eorvc	r7, r3, #3719168	; 0x38c000
    96a8:	ldcllt	0, cr11, [r0, #20]!
    96ac:	andeq	r4, r0, sl, asr #20
    96b0:	andeq	r4, r0, r6, ror #20
    96b4:	andeq	r4, r0, lr, ror sl
    96b8:	svcmi	0x00f0e92d
    96bc:	bleq	345800 <fputs@plt+0x344400>
    96c0:	blhi	c4b7c <fputs@plt+0xc377c>
    96c4:	mcrrmi	6, 8, r4, lr, cr1
    96c8:	bmi	13dc408 <fputs@plt+0x13db008>
    96cc:	ldrbtmi	r4, [fp], #-1148	; 0xfffffb84
    96d0:			; <UNDEFINED> instruction: 0xf854b085
    96d4:	ldmdavs	sl, {r1, sp, pc}
    96d8:	ldrdcc	pc, [r0], -sl
    96dc:	andcs	pc, r0, #11264	; 0x2c00
    96e0:	movwls	r6, #14811	; 0x39db
    96e4:	blcs	2def4 <fputs@plt+0x2caf4>
    96e8:	addhi	pc, r3, r0, asr #32
    96ec:	strcs	r4, [r0], -r7, asr #20
    96f0:	ldrbtmi	r4, [sl], #-2887	; 0xfffff4b9
    96f4:	bcs	444f1c <fputs@plt+0x443b1c>
    96f8:	stmiapl	r7!, {r1, r2, r6, r9, fp, lr}^
    96fc:	mcr	4, 0, r4, cr8, cr10, {3}
    9700:	mul	r2, r0, sl
    9704:	cfmadda32cs	mvax0, mvax3, mvfx0, mvfx1
    9708:	ldmvs	fp!, {r1, r2, r3, r5, r6, ip, lr, pc}
    970c:	blx	fec9057c <fputs@plt+0xfec8f17c>
    9710:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    9714:	bicsvc	lr, r3, #335872	; 0x52000
    9718:			; <UNDEFINED> instruction: 0xf04fd0f4
    971c:	strcs	r0, [r0], #-2049	; 0xfffff7ff
    9720:	blls	1017b8 <fputs@plt+0x1003b8>
    9724:	cmple	r9, r0, lsl #22
    9728:	movwcs	r9, #6658	; 0x1a02
    972c:	andsvc	r4, r3, r8, lsr #12
    9730:	blx	ff1c7718 <fputs@plt+0xff1c6318>
    9734:	orrslt	r4, r8, r3, lsl #13
    9738:			; <UNDEFINED> instruction: 0xf7f94658
    973c:	tstcs	lr, r1, lsr #18	; <UNPREDICTABLE>
    9740:			; <UNDEFINED> instruction: 0xf7f84658
    9744:			; <UNDEFINED> instruction: 0xf000fb3b
    9748:	stmdacc	r1, {r0, r1, r2, r3, r4, r5, r6}
    974c:	stmdale	r4, {r0, fp, sp}
    9750:	ldrbmi	r9, [r9], -r2, lsl #22
    9754:			; <UNDEFINED> instruction: 0xf7ff1d18
    9758:	ldrbmi	pc, [r8], -r5, ror #30	; <UNPREDICTABLE>
    975c:	ldcl	7, cr15, [r6, #-988]	; 0xfffffc24
    9760:			; <UNDEFINED> instruction: 0xf7f74628
    9764:	strcc	lr, [r1], #-3288	; 0xfffff328
    9768:	cfstr64le	mvdx4, [fp, #640]	; 0x280
    976c:	blne	6a3b60 <fputs@plt+0x6a2760>
    9770:			; <UNDEFINED> instruction: 0xf282fab2
    9774:	b	148bcc4 <fputs@plt+0x148a8c4>
    9778:	ldrsbtle	r7, [r4], #51	; 0x33
    977c:			; <UNDEFINED> instruction: 0xf8da4633
    9780:	strbmi	r0, [sl], -r0
    9784:	strls	r2, [r0], #-256	; 0xffffff00
    9788:	ldcl	7, cr15, [r0], {247}	; 0xf7
    978c:	strmi	r2, [r5], -r0, lsl #2
    9790:	ldcl	7, cr15, [sl, #988]	; 0x3dc
    9794:	mvnsvc	pc, #82837504	; 0x4f00000
    9798:	addlt	r3, r0, #65536	; 0x10000
    979c:	ldmle	pc, {r3, r4, r7, r9, lr}^	; <UNPREDICTABLE>
    97a0:			; <UNDEFINED> instruction: 0xd1be2c00
    97a4:	strtmi	r2, [r8], -lr, lsl #2
    97a8:	ldcl	7, cr15, [r4, #988]	; 0x3dc
    97ac:			; <UNDEFINED> instruction: 0xf0109b03
    97b0:	svclt	0x00180f80
    97b4:	stmdaeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    97b8:	adcsle	r2, r5, r0, lsl #22
    97bc:	bne	445024 <fputs@plt+0x443c24>
    97c0:			; <UNDEFINED> instruction: 0x464a4633
    97c4:	strls	r2, [r0], #-1
    97c8:	stcl	7, cr15, [r2], #988	; 0x3dc
    97cc:	movwcs	r9, #6658	; 0x1a02
    97d0:	andsvc	r4, r3, r8, lsr #12
    97d4:	blx	1d477bc <fputs@plt+0x1d463bc>
    97d8:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    97dc:	mnf<illegal precision>p	f5, #4.0
    97e0:			; <UNDEFINED> instruction: 0xf7f70a90
    97e4:			; <UNDEFINED> instruction: 0xe7bbedbe
    97e8:	ldc	0, cr11, [sp], #20
    97ec:	pop	{r1, r8, r9, fp, pc}
    97f0:	stmdbmi	r9, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    97f4:	andcs	r4, r1, r2, lsl #12
    97f8:			; <UNDEFINED> instruction: 0xf7f74479
    97fc:	ldrb	lr, [r5, -sl, asr #25]!
    9800:	ldrdeq	r5, [r1], -r8
    9804:	andeq	r6, r1, r6, ror #1
    9808:	andeq	r0, r0, r8, lsl r1
    980c:	andeq	r4, r0, r6, ror #20
    9810:	andeq	r0, r0, ip, lsl r1
    9814:	andeq	r4, r0, ip, ror sl
    9818:	andeq	r4, r0, ip, asr #18
    981c:	svcmi	0x00f0e92d
    9820:	ldrdhi	pc, [r4, pc]
    9824:	blhi	c4ce0 <fputs@plt+0xc38e0>
    9828:	ldrbtmi	r4, [r8], #2912	; 0xb60
    982c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9830:	ldmdavs	fp, {r0, r2, r7, ip, sp, pc}
    9834:	mrcne	8, 2, r6, cr10, cr11, {0}
    9838:	svclt	0x00182b09
    983c:	vpmax.s8	d18, d0, d1
    9840:	vst4.32	{d24-d27}, [pc :128], lr
    9844:			; <UNDEFINED> instruction: 0xf0006040
    9848:	blmi	1687c5c <fputs@plt+0x168685c>
    984c:	subvs	pc, r0, #1325400064	; 0x4f000000
    9850:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    9854:			; <UNDEFINED> instruction: 0xf7f76018
    9858:	blmi	15c4b50 <fputs@plt+0x15c3750>
    985c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9860:	stmdacs	r0, {r3, r4, r6, fp, sp, lr}
    9864:	strcs	fp, [r0], #-4024	; 0xfffff048
    9868:	addshi	pc, r6, r0, lsl #5
    986c:	strcc	r4, [r1], #-1568	; 0xfffff9e0
    9870:			; <UNDEFINED> instruction: 0xff22f7ff
    9874:	svcvc	0x0080f5b4
    9878:	stmdami	pc, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^	; <UNPREDICTABLE>
    987c:	ldrbtmi	r2, [r8], #-1536	; 0xfffffa00
    9880:	stcl	7, cr15, [lr, #-988]!	; 0xfffffc24
    9884:	ldrbtmi	r4, [fp], #-2893	; 0xfffff4b3
    9888:			; <UNDEFINED> instruction: 0x4625681c
    988c:	strcc	lr, [r1], -r4
    9890:			; <UNDEFINED> instruction: 0xf5b6350c
    9894:	andle	r7, pc, r0, lsl #31
    9898:	blcs	2794c <fputs@plt+0x2654c>
    989c:	stmdavc	r9!, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}^
    98a0:	mvnsle	r2, r0, lsl #18
    98a4:	rscscs	r4, pc, #48, 12	; 0x3000000
    98a8:			; <UNDEFINED> instruction: 0xf7ff3601
    98ac:			; <UNDEFINED> instruction: 0xf5b6fe8f
    98b0:			; <UNDEFINED> instruction: 0xf1057f80
    98b4:	mvnle	r0, ip, lsl #10
    98b8:	strcs	r4, [r0, #-2881]	; 0xfffff4bf
    98bc:	ldrdlt	pc, [r4, -pc]
    98c0:	ldrbtmi	r4, [fp], #-1578	; 0xfffff9d6
    98c4:	ldrdge	pc, [r0, -pc]
    98c8:	ldrdls	pc, [r0, -pc]
    98cc:	mcr	4, 0, r4, cr8, cr11, {7}
    98d0:	vstmdbpl	r3!, {s7-s22}
    98d4:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    98d8:	cfldrdne	mvd4, [r6], {44}	; 0x2c
    98dc:	teqle	r5, r0, lsl #22
    98e0:	teqlt	r4, #100, 16	; 0x640000
    98e4:			; <UNDEFINED> instruction: 0xf8584b3a
    98e8:	and	r7, ip, r3
    98ec:	strbmi	r2, [r9], -r2, lsl #22
    98f0:	andeq	pc, r1, pc, asr #32
    98f4:			; <UNDEFINED> instruction: 0xf7f7d101
    98f8:	ldmdavs	r9!, {r2, r3, r6, sl, fp, sp, lr, pc}
    98fc:			; <UNDEFINED> instruction: 0xf7f7200a
    9900:	stmdavs	r4!, {r1, r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    9904:			; <UNDEFINED> instruction: 0xf894b1ac
    9908:	ldrbmi	ip, [r9], -r8
    990c:	andcs	r7, r1, r3, lsr #19
    9910:			; <UNDEFINED> instruction: 0xf8cd7962
    9914:			; <UNDEFINED> instruction: 0xf894c004
    9918:			; <UNDEFINED> instruction: 0xf8cdc007
    991c:			; <UNDEFINED> instruction: 0xf7f7c000
    9920:	bvc	1904a08 <fputs@plt+0x1903608>
    9924:	mvnle	r2, r1, lsl #22
    9928:			; <UNDEFINED> instruction: 0x46514618
    992c:	ldc	7, cr15, [r0], #-988	; 0xfffffc24
    9930:			; <UNDEFINED> instruction: 0xf5b6e7e3
    9934:	eorle	r7, sl, r0, lsl #31
    9938:	strcc	r4, [ip, #-2854]	; 0xfffff4da
    993c:	mrrcne	6, 3, r4, r6, cr2
    9940:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    9944:	strtmi	r5, [ip], #-3427	; 0xfffff29d
    9948:	sbcle	r2, r9, r0, lsl #22
    994c:	andcs	r6, r1, r7, lsr #17
    9950:	bne	4451b8 <fputs@plt+0x443db8>
    9954:			; <UNDEFINED> instruction: 0xf7f79203
    9958:	bls	1049d0 <fputs@plt+0x1035d0>
    995c:	ldmdbvc	fp!, {r0, r1, r2, r3, r6, r8, ip, sp, pc}^
    9960:	ldmdbvc	sl!, {r0, sp}
    9964:	ldmdbmi	ip, {r0, r1, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr}
    9968:	ldrbtmi	r9, [r9], #-1792	; 0xfffff900
    996c:	ldc	7, cr15, [r0], {247}	; 0xf7
    9970:			; <UNDEFINED> instruction: 0xb122e7b6
    9974:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    9978:	ldcl	7, cr15, [r2], #988	; 0x3dc
    997c:	ldmdami	r8, {r4, r5, r7, r8, r9, sl, sp, lr, pc}
    9980:			; <UNDEFINED> instruction: 0xf7f74478
    9984:	stmdavs	r4!, {r1, r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}^
    9988:			; <UNDEFINED> instruction: 0xd1ab2c00
    998c:	ldrdlt	lr, [r5], -r4
    9990:	blhi	c4c8c <fputs@plt+0xc388c>
    9994:	svchi	0x00f0e8bd
    9998:	mcr2	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    999c:	ldmdami	r1, {r0, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    99a0:			; <UNDEFINED> instruction: 0xf7f74478
    99a4:			; <UNDEFINED> instruction: 0xe74cecde
    99a8:	andeq	r5, r1, sl, ror r6
    99ac:	andeq	r0, r0, r8, lsl r1
    99b0:	andeq	r5, r1, r2, ror #30
    99b4:	andeq	r0, r0, ip, lsl r1
    99b8:	andeq	r4, r0, r6, ror #18
    99bc:	andeq	r5, r1, lr, lsr #30
    99c0:	andeq	r4, r0, r6, lsr r9
    99c4:	andeq	r4, r0, ip, ror r9
    99c8:	muleq	r0, r4, r9
    99cc:	andeq	r4, r0, r2, lsr #19
    99d0:	andeq	r0, r0, r8, lsr r1
    99d4:	andeq	r5, r1, r4, ror lr
    99d8:	muleq	r0, r6, r8
    99dc:			; <UNDEFINED> instruction: 0x000048ba
    99e0:	muleq	r0, ip, r8
    99e4:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    99e8:	ldmdbmi	r3, {r0, r1, r2, r3, sl, ip, sp, pc}
    99ec:	strlt	r4, [r0, #-2835]	; 0xfffff4ed
    99f0:	addlt	r4, r3, r9, ror r4
    99f4:			; <UNDEFINED> instruction: 0xac044a12
    99f8:	ldmdami	r2, {r0, r1, r3, r6, r7, fp, ip, lr}
    99fc:			; <UNDEFINED> instruction: 0xf854447a
    9a00:	ldmdavs	fp, {r2, r8, r9, fp, ip, lr}
    9a04:			; <UNDEFINED> instruction: 0xf04f9301
    9a08:	blmi	3ca610 <fputs@plt+0x3c9210>
    9a0c:	strls	r2, [r0], #-257	; 0xfffffeff
    9a10:	ldmpl	r3, {r2, r4, fp, ip, lr}^
    9a14:	stmdavs	r0!, {r0, r2, r3, r9, fp, lr}
    9a18:			; <UNDEFINED> instruction: 0xf7f7447a
    9a1c:	blls	44bec <fputs@plt+0x437ec>
    9a20:	tstcs	r1, sl, lsr #12
    9a24:			; <UNDEFINED> instruction: 0xf7f76820
    9a28:	stmdavs	r1!, {r2, r3, r4, r5, sl, fp, sp, lr, pc}
    9a2c:			; <UNDEFINED> instruction: 0xf7f7200a
    9a30:	andcs	lr, r1, lr, ror #24
    9a34:	stcl	7, cr15, [ip], {247}	; 0xf7
    9a38:			; <UNDEFINED> instruction: 0x000154b4
    9a3c:	andeq	r0, r0, r4, lsr r1
    9a40:	andeq	r5, r1, r8, lsr #9
    9a44:	andeq	r0, r0, ip, lsr r1
    9a48:	andeq	r0, r0, r8, asr #2
    9a4c:	andeq	r4, r0, r0, ror r8
    9a50:			; <UNDEFINED> instruction: 0x4604b510
    9a54:	mcrr	7, 15, pc, r8, cr7	; <UNPREDICTABLE>
    9a58:	ldfltd	f3, [r0, #-0]
    9a5c:	strtmi	r4, [r1], -r2, lsl #16
    9a60:			; <UNDEFINED> instruction: 0xf7ff4478
    9a64:	svclt	0x0000ffc1
    9a68:	andeq	r4, r0, r0, lsr r8
    9a6c:			; <UNDEFINED> instruction: 0x460cb510
    9a70:	ldc	7, cr15, [ip], {247}	; 0xf7
    9a74:	ldfltd	f3, [r0, #-0]
    9a78:	strtmi	r4, [r1], -r2, lsl #16
    9a7c:			; <UNDEFINED> instruction: 0xf7ff4478
    9a80:	svclt	0x0000ffb3
    9a84:	andeq	r4, r0, r4, lsl r8
    9a88:	addlt	fp, r2, r0, lsl r5
    9a8c:			; <UNDEFINED> instruction: 0xf7f79001
    9a90:	mcrrne	11, 12, lr, r2, cr10
    9a94:	ldrmi	r9, [r0], -r0, lsl #4
    9a98:			; <UNDEFINED> instruction: 0xffdaf7ff
    9a9c:	ldrdcs	lr, [r0, -sp]
    9aa0:			; <UNDEFINED> instruction: 0xf7f74604
    9aa4:	strtmi	lr, [r0], -r0, ror #23
    9aa8:	ldclt	0, cr11, [r0, #-8]
    9aac:	ldrblt	r3, [r0, #2113]!	; 0x841
    9ab0:	addlt	r4, r3, sp, lsl #12
    9ab4:	stmdacs	lr, {r1, r2, r4, r9, sl, lr}
    9ab8:	ldm	pc, {r0, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    9abc:	ldmdaeq	fp!, {ip, sp, lr, pc}
    9ac0:	andcc	r0, r8, r8, lsl #16
    9ac4:	stmdaeq	r8, {r1, r3, r5, fp}
    9ac8:	stmdaeq	r8, {r3, fp}
    9acc:	andcs	r0, r0, fp
    9ad0:	ldcllt	0, cr11, [r0, #12]!
    9ad4:			; <UNDEFINED> instruction: 0x46304939
    9ad8:			; <UNDEFINED> instruction: 0xf7f74479
    9adc:			; <UNDEFINED> instruction: 0x4604ec74
    9ae0:	suble	r2, ip, r0, lsl #16
    9ae4:			; <UNDEFINED> instruction: 0x4630213d
    9ae8:	bl	1647acc <fputs@plt+0x16466cc>
    9aec:	subsle	r2, pc, r0, lsl #16
    9af0:	movwcs	r4, #1538	; 0x602
    9af4:	ldrtmi	r4, [r1], -r8, lsr #12
    9af8:	blcc	87b08 <fputs@plt+0x86708>
    9afc:	bl	747ae0 <fputs@plt+0x7466e0>
    9b00:	svclt	0x00a82800
    9b04:	ble	ff8d1b10 <fputs@plt+0xff8d0710>
    9b08:	ldrtmi	r4, [r1], -sp, lsr #16
    9b0c:			; <UNDEFINED> instruction: 0xf7ff4478
    9b10:	stmibvs	fp, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    9b14:	strmi	r2, [r3], #-1
    9b18:	andlt	r6, r3, fp, asr #3
    9b1c:	stmdbmi	r9!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    9b20:			; <UNDEFINED> instruction: 0x46284632
    9b24:			; <UNDEFINED> instruction: 0xf7f74479
    9b28:	movwcs	lr, #39688	; 0x9b08
    9b2c:	eorvs	r2, fp, r1
    9b30:	ldcllt	0, cr11, [r0, #12]!
    9b34:	ldrtmi	r4, [r0], -r4, lsr #18
    9b38:			; <UNDEFINED> instruction: 0xf7f74479
    9b3c:	strmi	lr, [r4], -r4, asr #24
    9b40:	stmdami	r2!, {r7, r8, fp, ip, sp, pc}
    9b44:			; <UNDEFINED> instruction: 0xf7f74478
    9b48:	and	lr, r0, ip, lsl #24
    9b4c:	strtmi	r3, [r0], -r1, lsl #8
    9b50:	bl	fe6c7b34 <fputs@plt+0xfe6c6734>
    9b54:	movtlt	r4, #1539	; 0x603
    9b58:	blcs	27bcc <fputs@plt+0x267cc>
    9b5c:			; <UNDEFINED> instruction: 0xf7f7d0f6
    9b60:	ldrb	lr, [r3, r0, lsl #24]!
    9b64:			; <UNDEFINED> instruction: 0xf7f74630
    9b68:	stmdacs	r0, {r1, r2, r6, r8, r9, fp, sp, lr, pc}
    9b6c:	eorvs	fp, r8, r4, lsr #31
    9b70:	ble	feb51b7c <fputs@plt+0xfeb5077c>
    9b74:			; <UNDEFINED> instruction: 0x46314816
    9b78:			; <UNDEFINED> instruction: 0xf7ff4478
    9b7c:	ldmdami	r5, {r0, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    9b80:	ldrbtmi	r4, [r8], #-3861	; 0xfffff0eb
    9b84:	bl	ffb47b68 <fputs@plt+0xffb46768>
    9b88:	and	r4, r7, pc, ror r4
    9b8c:	ldrtmi	r6, [r9], -r6, lsr #17
    9b90:	andcs	r6, r1, r3, lsr #18
    9b94:	strls	r6, [r0], -r2, ror #16
    9b98:	b	ffec7b7c <fputs@plt+0xffec677c>
    9b9c:	strtmi	r4, [r8], -r1, lsr #12
    9ba0:	b	ff447b84 <fputs@plt+0xff446784>
    9ba4:	stmdacs	r0, {r2, r9, sl, lr}
    9ba8:	strdcs	sp, [r0], -r0
    9bac:	ldc	7, cr15, [r0], {247}	; 0xf7
    9bb0:	ldrtmi	r4, [r1], -sl, lsl #16
    9bb4:			; <UNDEFINED> instruction: 0xf7ff4478
    9bb8:	svclt	0x0000ff17
    9bbc:	andeq	r4, r0, ip, ror #15
    9bc0:	andeq	r4, r0, r0, ror r8
    9bc4:	muleq	r0, r4, r7
    9bc8:	andeq	r4, r0, ip, lsl #15
    9bcc:	andeq	r4, r0, r8, lsl #15
    9bd0:	andeq	r4, r0, r0, ror r7
    9bd4:	andeq	r4, r0, r2, lsr #15
    9bd8:			; <UNDEFINED> instruction: 0x000047bc
    9bdc:	andeq	r4, r0, r0, lsr #15
    9be0:	mvnsmi	lr, #737280	; 0xb4000
    9be4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    9be8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    9bec:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    9bf0:	b	1d47bd4 <fputs@plt+0x1d467d4>
    9bf4:	blne	1d9adf0 <fputs@plt+0x1d999f0>
    9bf8:	strhle	r1, [sl], -r6
    9bfc:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    9c00:	svccc	0x0004f855
    9c04:	strbmi	r3, [sl], -r1, lsl #8
    9c08:	ldrtmi	r4, [r8], -r1, asr #12
    9c0c:	adcmi	r4, r6, #152, 14	; 0x2600000
    9c10:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    9c14:	svclt	0x000083f8
    9c18:	andeq	r5, r1, sl, lsr r0
    9c1c:	andeq	r5, r1, r0, lsr r0
    9c20:	svclt	0x00004770

Disassembly of section .fini:

00009c24 <.fini>:
    9c24:	push	{r3, lr}
    9c28:	pop	{r3, pc}
