OUTPUT IDEHRENn 	 location (25, 9, 0) 	 88 	 
OUTPUT IDELENn 	 location (25, 8, 1) 	 87 	 
OUTPUT TCIn 	 location (0, 1, 1) 	 33 	 
OUTPUT TBIn 	 location (0, 1, 0) 	 34 	 
INPUT  SIZ[1] 	 location (0, 12, 0) 	 18 	 
OUTPUT CS1_PRIn 	 location (25, 12, 1) 	 95 	 
INPUT  PCS1 	 location (0, 7, 0) 	 24 	 
INPUT  SCS0 	 location (0, 7, 1) 	 23 	 
INPUT  PCS0 	 location (0, 6, 1) 	 25 	 
OUTPUT INT2n 	 location (18, 21, 0) 	 121 	 
OUTPUT TEAn 	 location (0, 17, 0) 	 10 	 
INPUT  SCS1 	 location (0, 10, 0) 	 22 	 
OUTPUT IDEDIR 	 location (25, 6, 0) 	 83 	 
OUTPUT CS1_SECn 	 location (25, 16, 1) 	 101 	 
INPUT  CLK40 	 location (13, 0, 0) 	 52 	 
INPUT  TSn 	 location (11, 0, 1) 	 47 	 
INPUT  RnW 	 location (25, 4, 0) 	 79 	 
OUTPUT DIOR_SECn 	 location (25, 15, 1) 	 99 	 
OUTPUT ATA_LATCH 	 location (25, 7, 1) 	 85 	 
OUTPUT DIOW_SECn 	 location (25, 14, 1) 	 98 	 
OUTPUT BUSDIR 	 location (17, 0, 1) 	 55 	 
INPUT  ATA_ENn 	 location (0, 15, 0) 	 12 	 
INPUT  RESETn 	 location (12, 0, 1) 	 49 	 
OUTPUT CS0_PRIn 	 location (25, 10, 0) 	 91 	 
OUTPUT BURSTn 	 location (25, 4, 1) 	 80 	 
OUTPUT TACKn 	 location (25, 2, 0) 	 75 	 
INPUT  SIZ[0] 	 location (0, 12, 1) 	 17 	 
OUTPUT IDEHWENn 	 location (25, 14, 0) 	 97 	 
OUTPUT DIOR_PRIn 	 location (25, 13, 1) 	 96 	 
OUTPUT BGn 	 location (25, 2, 1) 	 76 	 
OUTPUT DIOW_PRIn 	 location (25, 11, 0) 	 94 	 
OUTPUT CS0_SECn 	 location (25, 6, 1) 	 84 	 
