{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 11 17:35:04 2021 " "Info: Processing started: Tue May 11 17:35:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CRC -c CRC --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CRC -c CRC --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { 128 120 288 144 "CLK" "" } { -80 856 928 -64 "CLK" "" } { 120 288 464 136 "CLK" "" } } } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register USBcon:inst\|usbconnection:inst\|fstate.latch_data_from_host USBcon:inst\|inst3\[2\] 340.02 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 340.02 MHz between source register \"USBcon:inst\|usbconnection:inst\|fstate.latch_data_from_host\" and destination register \"USBcon:inst\|inst3\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.621 ns + Longest register register " "Info: + Longest register to register delay is 2.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns USBcon:inst\|usbconnection:inst\|fstate.latch_data_from_host 1 REG LCFF_X20_Y4_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y4_N17; Fanout = 3; REG Node = 'USBcon:inst\|usbconnection:inst\|fstate.latch_data_from_host'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBcon:inst|usbconnection:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/CRC/usbconnection.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.651 ns) 1.137 ns USBcon:inst\|usbconnection:inst\|nrd~0 2 COMB LCCOMB_X20_Y4_N2 9 " "Info: 2: + IC(0.486 ns) + CELL(0.651 ns) = 1.137 ns; Loc. = LCCOMB_X20_Y4_N2; Fanout = 9; COMB Node = 'USBcon:inst\|usbconnection:inst\|nrd~0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { USBcon:inst|usbconnection:inst|fstate.latch_data_from_host USBcon:inst|usbconnection:inst|nrd~0 } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/CRC/usbconnection.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.629 ns) + CELL(0.855 ns) 2.621 ns USBcon:inst\|inst3\[2\] 3 REG LCFF_X21_Y4_N25 1 " "Info: 3: + IC(0.629 ns) + CELL(0.855 ns) = 2.621 ns; Loc. = LCFF_X21_Y4_N25; Fanout = 1; REG Node = 'USBcon:inst\|inst3\[2\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { USBcon:inst|usbconnection:inst|nrd~0 USBcon:inst|inst3[2] } "NODE_NAME" } } { "usbcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/usbcon.bdf" { { -136 536 600 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.506 ns ( 57.46 % ) " "Info: Total cell delay = 1.506 ns ( 57.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.115 ns ( 42.54 % ) " "Info: Total interconnect delay = 1.115 ns ( 42.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { USBcon:inst|usbconnection:inst|fstate.latch_data_from_host USBcon:inst|usbconnection:inst|nrd~0 USBcon:inst|inst3[2] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { USBcon:inst|usbconnection:inst|fstate.latch_data_from_host {} USBcon:inst|usbconnection:inst|nrd~0 {} USBcon:inst|inst3[2] {} } { 0.000ns 0.486ns 0.629ns } { 0.000ns 0.651ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.748 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { 128 120 288 144 "CLK" "" } { -80 856 928 -64 "CLK" "" } { 120 288 464 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'CLK~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { 128 120 288 144 "CLK" "" } { -80 856 928 -64 "CLK" "" } { 120 288 464 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.748 ns USBcon:inst\|inst3\[2\] 3 REG LCFF_X21_Y4_N25 1 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X21_Y4_N25; Fanout = 1; REG Node = 'USBcon:inst\|inst3\[2\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { CLK~clkctrl USBcon:inst|inst3[2] } "NODE_NAME" } } { "usbcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/usbcon.bdf" { { -136 536 600 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.26 % ) " "Info: Total cell delay = 1.766 ns ( 64.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.74 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLK CLK~clkctrl USBcon:inst|inst3[2] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { CLK {} CLK~combout {} CLK~clkctrl {} USBcon:inst|inst3[2] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.747 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { 128 120 288 144 "CLK" "" } { -80 856 928 -64 "CLK" "" } { 120 288 464 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'CLK~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { 128 120 288 144 "CLK" "" } { -80 856 928 -64 "CLK" "" } { 120 288 464 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 2.747 ns USBcon:inst\|usbconnection:inst\|fstate.latch_data_from_host 3 REG LCFF_X20_Y4_N17 3 " "Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 2.747 ns; Loc. = LCFF_X20_Y4_N17; Fanout = 3; REG Node = 'USBcon:inst\|usbconnection:inst\|fstate.latch_data_from_host'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { CLK~clkctrl USBcon:inst|usbconnection:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/CRC/usbconnection.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.29 % ) " "Info: Total cell delay = 1.766 ns ( 64.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.981 ns ( 35.71 % ) " "Info: Total interconnect delay = 0.981 ns ( 35.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { CLK CLK~clkctrl USBcon:inst|usbconnection:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { CLK {} CLK~combout {} CLK~clkctrl {} USBcon:inst|usbconnection:inst|fstate.latch_data_from_host {} } { 0.000ns 0.000ns 0.143ns 0.838ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLK CLK~clkctrl USBcon:inst|inst3[2] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { CLK {} CLK~combout {} CLK~clkctrl {} USBcon:inst|inst3[2] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { CLK CLK~clkctrl USBcon:inst|usbconnection:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { CLK {} CLK~combout {} CLK~clkctrl {} USBcon:inst|usbconnection:inst|fstate.latch_data_from_host {} } { 0.000ns 0.000ns 0.143ns 0.838ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "usbconnection.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/CRC/usbconnection.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "usbcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/usbcon.bdf" { { -136 536 600 -56 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { USBcon:inst|usbconnection:inst|fstate.latch_data_from_host USBcon:inst|usbconnection:inst|nrd~0 USBcon:inst|inst3[2] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { USBcon:inst|usbconnection:inst|fstate.latch_data_from_host {} USBcon:inst|usbconnection:inst|nrd~0 {} USBcon:inst|inst3[2] {} } { 0.000ns 0.486ns 0.629ns } { 0.000ns 0.651ns 0.855ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLK CLK~clkctrl USBcon:inst|inst3[2] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { CLK {} CLK~combout {} CLK~clkctrl {} USBcon:inst|inst3[2] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { CLK CLK~clkctrl USBcon:inst|usbconnection:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { CLK {} CLK~combout {} CLK~clkctrl {} USBcon:inst|usbconnection:inst|fstate.latch_data_from_host {} } { 0.000ns 0.000ns 0.143ns 0.838ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBcon:inst|inst3[2] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { USBcon:inst|inst3[2] {} } {  } {  } "" } } { "usbcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/usbcon.bdf" { { -136 536 600 -56 "inst3" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "USBcon:inst\|inst3\[6\] Din\[6\] CLK 5.320 ns register " "Info: tsu for register \"USBcon:inst\|inst3\[6\]\" (data pin = \"Din\[6\]\", clock pin = \"CLK\") is 5.320 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.108 ns + Longest pin register " "Info: + Longest pin to register delay is 8.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Din\[6\] 1 PIN PIN_59 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_59; Fanout = 1; PIN Node = 'Din\[6\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Din[6] } "NODE_NAME" } } { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { -24 104 280 -8 "Din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns Din~1 2 COMB IOC_X14_Y0_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = IOC_X14_Y0_N1; Fanout = 1; COMB Node = 'Din~1'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { Din[6] Din~1 } "NODE_NAME" } } { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { -24 104 280 -8 "Din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.432 ns) + CELL(0.624 ns) 8.000 ns inst1\[6\]~4 3 COMB LCCOMB_X21_Y4_N12 1 " "Info: 3: + IC(6.432 ns) + CELL(0.624 ns) = 8.000 ns; Loc. = LCCOMB_X21_Y4_N12; Fanout = 1; COMB Node = 'inst1\[6\]~4'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.056 ns" { Din~1 inst1[6]~4 } "NODE_NAME" } } { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { -88 448 496 -56 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.108 ns USBcon:inst\|inst3\[6\] 4 REG LCFF_X21_Y4_N13 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.108 ns; Loc. = LCFF_X21_Y4_N13; Fanout = 1; REG Node = 'USBcon:inst\|inst3\[6\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst1[6]~4 USBcon:inst|inst3[6] } "NODE_NAME" } } { "usbcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/usbcon.bdf" { { -136 536 600 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.676 ns ( 20.67 % ) " "Info: Total cell delay = 1.676 ns ( 20.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.432 ns ( 79.33 % ) " "Info: Total interconnect delay = 6.432 ns ( 79.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.108 ns" { Din[6] Din~1 inst1[6]~4 USBcon:inst|inst3[6] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "8.108 ns" { Din[6] {} Din~1 {} inst1[6]~4 {} USBcon:inst|inst3[6] {} } { 0.000ns 0.000ns 6.432ns 0.000ns } { 0.000ns 0.944ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "usbcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/usbcon.bdf" { { -136 536 600 -56 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.748 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { 128 120 288 144 "CLK" "" } { -80 856 928 -64 "CLK" "" } { 120 288 464 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'CLK~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { 128 120 288 144 "CLK" "" } { -80 856 928 -64 "CLK" "" } { 120 288 464 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.748 ns USBcon:inst\|inst3\[6\] 3 REG LCFF_X21_Y4_N13 1 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X21_Y4_N13; Fanout = 1; REG Node = 'USBcon:inst\|inst3\[6\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { CLK~clkctrl USBcon:inst|inst3[6] } "NODE_NAME" } } { "usbcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/usbcon.bdf" { { -136 536 600 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.26 % ) " "Info: Total cell delay = 1.766 ns ( 64.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.74 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLK CLK~clkctrl USBcon:inst|inst3[6] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { CLK {} CLK~combout {} CLK~clkctrl {} USBcon:inst|inst3[6] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.108 ns" { Din[6] Din~1 inst1[6]~4 USBcon:inst|inst3[6] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "8.108 ns" { Din[6] {} Din~1 {} inst1[6]~4 {} USBcon:inst|inst3[6] {} } { 0.000ns 0.000ns 6.432ns 0.000ns } { 0.000ns 0.944ns 0.624ns 0.108ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLK CLK~clkctrl USBcon:inst|inst3[6] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { CLK {} CLK~combout {} CLK~clkctrl {} USBcon:inst|inst3[6] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK qc USBcon:inst\|inst4\[1\] 15.162 ns register " "Info: tco from clock \"CLK\" to destination pin \"qc\" through register \"USBcon:inst\|inst4\[1\]\" is 15.162 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.748 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { 128 120 288 144 "CLK" "" } { -80 856 928 -64 "CLK" "" } { 120 288 464 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'CLK~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { 128 120 288 144 "CLK" "" } { -80 856 928 -64 "CLK" "" } { 120 288 464 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.748 ns USBcon:inst\|inst4\[1\] 3 REG LCFF_X21_Y4_N29 3 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X21_Y4_N29; Fanout = 3; REG Node = 'USBcon:inst\|inst4\[1\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { CLK~clkctrl USBcon:inst|inst4[1] } "NODE_NAME" } } { "usbcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/usbcon.bdf" { { -136 680 744 -56 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.26 % ) " "Info: Total cell delay = 1.766 ns ( 64.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.74 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLK CLK~clkctrl USBcon:inst|inst4[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { CLK {} CLK~combout {} CLK~clkctrl {} USBcon:inst|inst4[1] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "usbcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/usbcon.bdf" { { -136 680 744 -56 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.110 ns + Longest register pin " "Info: + Longest register to pin delay is 12.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns USBcon:inst\|inst4\[1\] 1 REG LCFF_X21_Y4_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y4_N29; Fanout = 3; REG Node = 'USBcon:inst\|inst4\[1\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBcon:inst|inst4[1] } "NODE_NAME" } } { "usbcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/usbcon.bdf" { { -136 680 744 -56 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.647 ns) 1.415 ns road_sel:inst8\|o\[1\]~1 2 COMB LCCOMB_X21_Y4_N30 1 " "Info: 2: + IC(0.768 ns) + CELL(0.647 ns) = 1.415 ns; Loc. = LCCOMB_X21_Y4_N30; Fanout = 1; COMB Node = 'road_sel:inst8\|o\[1\]~1'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.415 ns" { USBcon:inst|inst4[1] road_sel:inst8|o[1]~1 } "NODE_NAME" } } { "road_sel.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/CRC/road_sel.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.206 ns) 2.638 ns road_sel:inst8\|o\[4\]~2 3 COMB LCCOMB_X21_Y4_N0 2 " "Info: 3: + IC(1.017 ns) + CELL(0.206 ns) = 2.638 ns; Loc. = LCCOMB_X21_Y4_N0; Fanout = 2; COMB Node = 'road_sel:inst8\|o\[4\]~2'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { road_sel:inst8|o[1]~1 road_sel:inst8|o[4]~2 } "NODE_NAME" } } { "road_sel.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/CRC/road_sel.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.624 ns) 3.943 ns scan_led3:inst6\|mux4_3_1:inst\|dout\[0\]~13 4 COMB LCCOMB_X20_Y4_N24 7 " "Info: 4: + IC(0.681 ns) + CELL(0.624 ns) = 3.943 ns; Loc. = LCCOMB_X20_Y4_N24; Fanout = 7; COMB Node = 'scan_led3:inst6\|mux4_3_1:inst\|dout\[0\]~13'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { road_sel:inst8|o[4]~2 scan_led3:inst6|mux4_3_1:inst|dout[0]~13 } "NODE_NAME" } } { "mux4_3_1.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/CRC/mux4_3_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.370 ns) 5.821 ns scan_led3:inst6\|7449:inst3\|31 5 COMB LCCOMB_X24_Y7_N4 1 " "Info: 5: + IC(1.508 ns) + CELL(0.370 ns) = 5.821 ns; Loc. = LCCOMB_X24_Y7_N4; Fanout = 1; COMB Node = 'scan_led3:inst6\|7449:inst3\|31'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.878 ns" { scan_led3:inst6|mux4_3_1:inst|dout[0]~13 scan_led3:inst6|7449:inst3|31 } "NODE_NAME" } } { "7449.bdf" "" { Schematic "e:/quartus/quartus/libraries/others/maxplus2/7449.bdf" { { 352 640 704 392 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.233 ns) + CELL(3.056 ns) 12.110 ns qc 6 PIN PIN_24 0 " "Info: 6: + IC(3.233 ns) + CELL(3.056 ns) = 12.110 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'qc'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.289 ns" { scan_led3:inst6|7449:inst3|31 qc } "NODE_NAME" } } { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { -24 1160 1336 -8 "qc" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.903 ns ( 40.49 % ) " "Info: Total cell delay = 4.903 ns ( 40.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.207 ns ( 59.51 % ) " "Info: Total interconnect delay = 7.207 ns ( 59.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.110 ns" { USBcon:inst|inst4[1] road_sel:inst8|o[1]~1 road_sel:inst8|o[4]~2 scan_led3:inst6|mux4_3_1:inst|dout[0]~13 scan_led3:inst6|7449:inst3|31 qc } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "12.110 ns" { USBcon:inst|inst4[1] {} road_sel:inst8|o[1]~1 {} road_sel:inst8|o[4]~2 {} scan_led3:inst6|mux4_3_1:inst|dout[0]~13 {} scan_led3:inst6|7449:inst3|31 {} qc {} } { 0.000ns 0.768ns 1.017ns 0.681ns 1.508ns 3.233ns } { 0.000ns 0.647ns 0.206ns 0.624ns 0.370ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLK CLK~clkctrl USBcon:inst|inst4[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { CLK {} CLK~combout {} CLK~clkctrl {} USBcon:inst|inst4[1] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.110 ns" { USBcon:inst|inst4[1] road_sel:inst8|o[1]~1 road_sel:inst8|o[4]~2 scan_led3:inst6|mux4_3_1:inst|dout[0]~13 scan_led3:inst6|7449:inst3|31 qc } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "12.110 ns" { USBcon:inst|inst4[1] {} road_sel:inst8|o[1]~1 {} road_sel:inst8|o[4]~2 {} scan_led3:inst6|mux4_3_1:inst|dout[0]~13 {} scan_led3:inst6|7449:inst3|31 {} qc {} } { 0.000ns 0.768ns 1.017ns 0.681ns 1.508ns 3.233ns } { 0.000ns 0.647ns 0.206ns 0.624ns 0.370ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "USBcon:inst\|usbconnection:inst\|fstate.wait_ntxe_low nTEX CLK -0.104 ns register " "Info: th for register \"USBcon:inst\|usbconnection:inst\|fstate.wait_ntxe_low\" (data pin = \"nTEX\", clock pin = \"CLK\") is -0.104 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.735 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.735 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { 128 120 288 144 "CLK" "" } { -80 856 928 -64 "CLK" "" } { 120 288 464 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'CLK~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { 128 120 288 144 "CLK" "" } { -80 856 928 -64 "CLK" "" } { 120 288 464 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.666 ns) 2.735 ns USBcon:inst\|usbconnection:inst\|fstate.wait_ntxe_low 3 REG LCFF_X2_Y4_N1 2 " "Info: 3: + IC(0.826 ns) + CELL(0.666 ns) = 2.735 ns; Loc. = LCFF_X2_Y4_N1; Fanout = 2; REG Node = 'USBcon:inst\|usbconnection:inst\|fstate.wait_ntxe_low'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { CLK~clkctrl USBcon:inst|usbconnection:inst|fstate.wait_ntxe_low } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/CRC/usbconnection.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.57 % ) " "Info: Total cell delay = 1.766 ns ( 64.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.969 ns ( 35.43 % ) " "Info: Total interconnect delay = 0.969 ns ( 35.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.735 ns" { CLK CLK~clkctrl USBcon:inst|usbconnection:inst|fstate.wait_ntxe_low } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.735 ns" { CLK {} CLK~combout {} CLK~clkctrl {} USBcon:inst|usbconnection:inst|fstate.wait_ntxe_low {} } { 0.000ns 0.000ns 0.143ns 0.826ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "usbconnection.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/CRC/usbconnection.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.145 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.145 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns nTEX 1 PIN PIN_21 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 2; PIN Node = 'nTEX'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { nTEX } "NODE_NAME" } } { "CRC.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/CRC/CRC.bdf" { { 160 120 288 176 "nTEX" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.313 ns) + CELL(0.624 ns) 3.037 ns USBcon:inst\|usbconnection:inst\|Selector1~1 2 COMB LCCOMB_X2_Y4_N0 1 " "Info: 2: + IC(1.313 ns) + CELL(0.624 ns) = 3.037 ns; Loc. = LCCOMB_X2_Y4_N0; Fanout = 1; COMB Node = 'USBcon:inst\|usbconnection:inst\|Selector1~1'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { nTEX USBcon:inst|usbconnection:inst|Selector1~1 } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/CRC/usbconnection.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.145 ns USBcon:inst\|usbconnection:inst\|fstate.wait_ntxe_low 3 REG LCFF_X2_Y4_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.145 ns; Loc. = LCFF_X2_Y4_N1; Fanout = 2; REG Node = 'USBcon:inst\|usbconnection:inst\|fstate.wait_ntxe_low'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { USBcon:inst|usbconnection:inst|Selector1~1 USBcon:inst|usbconnection:inst|fstate.wait_ntxe_low } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/CRC/usbconnection.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.832 ns ( 58.25 % ) " "Info: Total cell delay = 1.832 ns ( 58.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.313 ns ( 41.75 % ) " "Info: Total interconnect delay = 1.313 ns ( 41.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.145 ns" { nTEX USBcon:inst|usbconnection:inst|Selector1~1 USBcon:inst|usbconnection:inst|fstate.wait_ntxe_low } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "3.145 ns" { nTEX {} nTEX~combout {} USBcon:inst|usbconnection:inst|Selector1~1 {} USBcon:inst|usbconnection:inst|fstate.wait_ntxe_low {} } { 0.000ns 0.000ns 1.313ns 0.000ns } { 0.000ns 1.100ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.735 ns" { CLK CLK~clkctrl USBcon:inst|usbconnection:inst|fstate.wait_ntxe_low } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.735 ns" { CLK {} CLK~combout {} CLK~clkctrl {} USBcon:inst|usbconnection:inst|fstate.wait_ntxe_low {} } { 0.000ns 0.000ns 0.143ns 0.826ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.145 ns" { nTEX USBcon:inst|usbconnection:inst|Selector1~1 USBcon:inst|usbconnection:inst|fstate.wait_ntxe_low } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "3.145 ns" { nTEX {} nTEX~combout {} USBcon:inst|usbconnection:inst|Selector1~1 {} USBcon:inst|usbconnection:inst|fstate.wait_ntxe_low {} } { 0.000ns 0.000ns 1.313ns 0.000ns } { 0.000ns 1.100ns 0.624ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 11 17:35:05 2021 " "Info: Processing ended: Tue May 11 17:35:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
