0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.gen/sources_1/ip/mem_result_image/sim/mem_result_image.v,1638291858,verilog,,C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.gen/sources_1/ip/mem_source_image/sim/mem_source_image.v,,mem_result_image,,,../../../../hw.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.gen/sources_1/ip/mem_source_image/sim/mem_source_image.v,1638291529,verilog,,C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v,,mem_source_image,,,../../../../hw.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sim_1/new/tb.v,1639482571,verilog,,,C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/fsm_header.vh,testbench,,uvm,../../../../hw.gen/sources_1/ip/clk_wiz_0;../../../../hw.srcs/sources_1/new,,,,,
C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/breathing_led.v,1638289493,verilog,,C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/top.v,,breathing_led,,,../../../../hw.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/fsm.sv,1639481447,systemVerilog,C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/fsm_tb.sv,C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/fsm_tb.sv,C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/fsm_header.vh,$unit_fsm_sv;fsm,,uvm,../../../../hw.gen/sources_1/ip/clk_wiz_0;../../../../hw.srcs/sources_1/new,,,,,
C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/fsm_header.vh,1639481474,verilog,,,,,,,,,,,,
C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/fsm_tb.sv,1639482560,systemVerilog,,,C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/fsm_header.vh,fsm_tb,,uvm,../../../../hw.gen/sources_1/ip/clk_wiz_0;../../../../hw.srcs/sources_1/new,,,,,
C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/uart_rx.v,1638286280,verilog,,C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/uart_tx.v,,uart_rx,,,../../../../hw.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/uart_tx.v,1638286239,verilog,,C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sim_1/new/tb.v,,uart_tx,,,../../../../hw.gen/sources_1/ip/clk_wiz_0,,,,,
