Analysis & Synthesis report for Lab3_140L
Sun May 19 01:47:09 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Lab3_140L|dictrl:dc|cS
  9. State Machine - |Lab3_140L|dictrl:dc|cState
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: didp:dp|countrce:ct0
 14. Parameter Settings for User Entity Instance: didp:dp|countrce:ct1
 15. Parameter Settings for User Entity Instance: didp:dp|countrce:ct2
 16. Parameter Settings for User Entity Instance: didp:dp|countrce:ct3
 17. Parameter Settings for User Entity Instance: didp:dp|regrce:rg0
 18. Parameter Settings for User Entity Instance: didp:dp|regrce:rg1
 19. Parameter Settings for User Entity Instance: didp:dp|regrce:rg2
 20. Parameter Settings for User Entity Instance: didp:dp|regrce:rg3
 21. Port Connectivity Checks: "bcd2segment:seg4"
 22. Port Connectivity Checks: "bcd2segment:seg3"
 23. Port Connectivity Checks: "bcd2segment:seg2"
 24. Port Connectivity Checks: "bcd2segment:seg1"
 25. Port Connectivity Checks: "dispString:dS"
 26. Port Connectivity Checks: "dictrl:dc|decodeKeys:dk"
 27. Port Connectivity Checks: "didp:dp|countrce:ct3"
 28. Port Connectivity Checks: "didp:dp|countrce:ct2"
 29. Port Connectivity Checks: "didp:dp|countrce:ct1"
 30. Port Connectivity Checks: "didp:dp|countrce:ct0"
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sun May 19 01:47:09 2019       ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; Lab3_140L                                   ;
; Top-level Entity Name       ; Lab3_140L                                   ;
; Family                      ; MAX V                                       ;
; Total logic elements        ; 150                                         ;
; Total pins                  ; 86                                          ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 5M2210ZF324I5      ;                    ;
; Top-level entity name                                            ; Lab3_140L          ; Lab3_140L          ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                      ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                        ; Library ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------+---------+
; regrce.v                         ; yes             ; User Verilog HDL File  ; D:/PhotonUser/Lab/junkai/cse140l/Lab3/regrce.v      ;         ;
; Lab3_140L.v                      ; yes             ; User Verilog HDL File  ; D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v   ;         ;
; dispString.v                     ; yes             ; User Verilog HDL File  ; D:/PhotonUser/Lab/junkai/cse140l/Lab3/dispString.v  ;         ;
; decodeKeys.v                     ; yes             ; User Verilog HDL File  ; D:/PhotonUser/Lab/junkai/cse140l/Lab3/decodeKeys.v  ;         ;
; countrce.v                       ; yes             ; User Verilog HDL File  ; D:/PhotonUser/Lab/junkai/cse140l/Lab3/countrce.v    ;         ;
; bcd2segment.v                    ; yes             ; User Verilog HDL File  ; D:/PhotonUser/Lab/junkai/cse140l/Lab3/bcd2segment.v ;         ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 150   ;
;     -- Combinational with no register       ; 96    ;
;     -- Register only                        ; 17    ;
;     -- Combinational with a register        ; 37    ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 93    ;
;     -- 3 input functions                    ; 18    ;
;     -- 2 input functions                    ; 22    ;
;     -- 1 input functions                    ; 0     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 150   ;
;     -- arithmetic mode                      ; 0     ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 13    ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 54    ;
; I/O pins                                    ; 86    ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 54    ;
; Total fan-out                               ; 637   ;
; Average fan-out                             ; 2.70  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                               ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------+-------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                ; Entity Name ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------+-------------+--------------+
; |Lab3_140L                 ; 150 (0)     ; 54           ; 0          ; 86   ; 0            ; 96 (0)       ; 17 (0)            ; 37 (0)           ; 0 (0)           ; 0 (0)      ; |Lab3_140L                         ; Lab3_140L   ; work         ;
;    |bcd2segment:seg1|      ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Lab3_140L|bcd2segment:seg1        ; bcd2segment ; work         ;
;    |bcd2segment:seg2|      ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Lab3_140L|bcd2segment:seg2        ; bcd2segment ; work         ;
;    |bcd2segment:seg3|      ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Lab3_140L|bcd2segment:seg3        ; bcd2segment ; work         ;
;    |bcd2segment:seg4|      ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Lab3_140L|bcd2segment:seg4        ; bcd2segment ; work         ;
;    |dictrl:dc|             ; 28 (18)     ; 11           ; 0          ; 0    ; 0            ; 17 (7)       ; 0 (0)             ; 11 (11)          ; 0 (0)           ; 0 (0)      ; |Lab3_140L|dictrl:dc               ; dictrl      ; work         ;
;       |decodeKeys:dk|      ; 10 (10)     ; 0            ; 0          ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Lab3_140L|dictrl:dc|decodeKeys:dk ; decodeKeys  ; work         ;
;    |didp:dp|               ; 72 (6)      ; 32           ; 0          ; 0    ; 0            ; 40 (6)       ; 16 (0)            ; 16 (0)           ; 0 (0)           ; 0 (0)      ; |Lab3_140L|didp:dp                 ; didp        ; work         ;
;       |countrce:ct0|       ; 8 (8)       ; 4            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |Lab3_140L|didp:dp|countrce:ct0    ; countrce    ; work         ;
;       |countrce:ct1|       ; 11 (11)     ; 4            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |Lab3_140L|didp:dp|countrce:ct1    ; countrce    ; work         ;
;       |countrce:ct2|       ; 12 (12)     ; 4            ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |Lab3_140L|didp:dp|countrce:ct2    ; countrce    ; work         ;
;       |countrce:ct3|       ; 11 (11)     ; 4            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |Lab3_140L|didp:dp|countrce:ct3    ; countrce    ; work         ;
;       |regrce:rg0|         ; 5 (5)       ; 4            ; 0          ; 0    ; 0            ; 1 (1)        ; 4 (4)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Lab3_140L|didp:dp|regrce:rg0      ; regrce      ; work         ;
;       |regrce:rg1|         ; 5 (5)       ; 4            ; 0          ; 0    ; 0            ; 1 (1)        ; 4 (4)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Lab3_140L|didp:dp|regrce:rg1      ; regrce      ; work         ;
;       |regrce:rg2|         ; 5 (5)       ; 4            ; 0          ; 0    ; 0            ; 1 (1)        ; 4 (4)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Lab3_140L|didp:dp|regrce:rg2      ; regrce      ; work         ;
;       |regrce:rg3|         ; 9 (9)       ; 4            ; 0          ; 0    ; 0            ; 5 (5)        ; 4 (4)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Lab3_140L|didp:dp|regrce:rg3      ; regrce      ; work         ;
;    |dispString:dS|         ; 22 (22)     ; 11           ; 0          ; 0    ; 0            ; 11 (11)      ; 1 (1)             ; 10 (10)          ; 0 (0)           ; 0 (0)      ; |Lab3_140L|dispString:dS           ; dispString  ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------+
; State Machine - |Lab3_140L|dictrl:dc|cS ;
+--------+--------+--------+--------------+
; Name   ; cS.OFF ; cS.TRI ; cS.ARM       ;
+--------+--------+--------+--------------+
; cS.OFF ; 0      ; 0      ; 0            ;
; cS.ARM ; 1      ; 0      ; 1            ;
; cS.TRI ; 1      ; 1      ; 0            ;
+--------+--------+--------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab3_140L|dictrl:dc|cState                                                                                                                   ;
+--------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+--------------+
; Name         ; cState.CSO ; cState.CST ; cState.CMO ; cState.CMT ; cState.LDT ; cState.ASO ; cState.AST ; cState.AMO ; cState.AMT ; cState.LDA ; cState.START ;
+--------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+--------------+
; cState.START ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ;
; cState.LDA   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1            ;
; cState.AMT   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1            ;
; cState.AMO   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1            ;
; cState.AST   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1            ;
; cState.ASO   ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1            ;
; cState.LDT   ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1            ;
; cState.CMT   ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1            ;
; cState.CMO   ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1            ;
; cState.CST   ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1            ;
; cState.CSO   ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1            ;
+--------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+--------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; dispString:dS|dOut[6,7]               ; Stuck at GND due to stuck port data_in ;
; dictrl:dc|cState~2                    ; Lost fanout                            ;
; dictrl:dc|cState~3                    ; Lost fanout                            ;
; dictrl:dc|cState~4                    ; Lost fanout                            ;
; dictrl:dc|cState~5                    ; Lost fanout                            ;
; dictrl:dc|cS.ARM                      ; Lost fanout                            ;
; dictrl:dc|cS.TRI                      ; Lost fanout                            ;
; dictrl:dc|cS.OFF                      ; Lost fanout                            ;
; Total Number of Removed Registers = 9 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 54    ;
; Number of registers using Synchronous Clear  ; 13    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 16    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab3_140L|didp:dp|countrce:ct0|q[1] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab3_140L|didp:dp|regrce:rg3|q[3]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab3_140L|didp:dp|regrce:rg2|q[3]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab3_140L|didp:dp|regrce:rg1|q[3]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab3_140L|didp:dp|regrce:rg0|q[3]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab3_140L|didp:dp|countrce:ct1|q[0] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab3_140L|didp:dp|countrce:ct2|q[0] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab3_140L|didp:dp|countrce:ct3|q[0] ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |Lab3_140L|dispString:dS|dOut[3]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Lab3_140L|dictrl:dc|nState          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: didp:dp|countrce:ct0 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: didp:dp|countrce:ct1 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: didp:dp|countrce:ct2 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: didp:dp|countrce:ct3 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: didp:dp|regrce:rg0 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; WIDTH          ; 4     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: didp:dp|regrce:rg1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; WIDTH          ; 4     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: didp:dp|regrce:rg2 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; WIDTH          ; 4     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: didp:dp|regrce:rg3 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; WIDTH          ; 4     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd2segment:seg4"                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd2segment:seg3"                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd2segment:seg2"                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd2segment:seg1"                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dispString:dS"                                                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b0[7..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b0[5]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b0[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b1[7..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b1[5]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b1[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b2[5..3] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b2[7..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b2[2]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b2[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b2[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b3[7..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b3[5]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b3[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b4[7..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b4[5]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b4[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b5[7..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b5[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b5[5]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b6       ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "b6[7..1]" will be connected to GND.                                         ;
; b7[3..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; b7[7..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b7[1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b7[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; go       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; go[-1]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dictrl:dc|decodeKeys:dk"                                                                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; de_esc     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; de_littleN ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "didp:dp|countrce:ct3"                                                                                                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ce   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "didp:dp|countrce:ct2"                                                                                                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ce   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "didp:dp|countrce:ct1"                                                                                                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ce   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "didp:dp|countrce:ct0"                                                                                                                                                               ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ce     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ce[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun May 19 01:46:48 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_140L -c Lab3_140L
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Warning (10335): Unrecognized synthesis attribute "syn_force_pads" at vbuf.v(70) File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/vbuf.v Line: 70
Info (12021): Found 2 design units, including 2 entities, in source file vbuf.v
    Info (12023): Found entity 1: vbuf File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/vbuf.v Line: 66
    Info (12023): Found entity 2: latticeDulPortRam512x8 File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/vbuf.v Line: 634
Info (12021): Found 1 design units, including 1 entities, in source file top_sft.v
    Info (12023): Found entity 1: top_sft File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/top_sft.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_sft.v
    Info (12023): Found entity 1: tb_sft File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/tb_sft.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file regrce.v
    Info (12023): Found entity 1: regrce File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/regrce.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file nbitcounter.v
    Info (12023): Found entity 1: N_bit_counter File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/NBitCounter.v Line: 31
Info (12021): Found 2 design units, including 2 entities, in source file latticehx1k.v
    Info (12023): Found entity 1: resetGen File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/latticehx1k.v Line: 64
    Info (12023): Found entity 2: latticehx1k File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/latticehx1k.v Line: 95
Info (12021): Found 3 design units, including 3 entities, in source file lab3_140l.v
    Info (12023): Found entity 1: Lab3_140L File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v Line: 26
    Info (12023): Found entity 2: didp File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v Line: 196
    Info (12023): Found entity 3: dictrl File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v Line: 304
Info (12021): Found 1 design units, including 1 entities, in source file half_sec_pulse_every_sec.v
    Info (12023): Found entity 1: Half_Sec_Pulse_Per_Sec File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/Half_Sec_Pulse_Every_Sec.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file fake_pll.v
    Info (12023): Found entity 1: fake_pll File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/fake_pll.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file fake_buart.v
    Info (12023): Found entity 1: fake_buart File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/fake_buart.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file dispstring.v
    Info (12023): Found entity 1: dispString File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/dispString.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file decodekeys.v
    Info (12023): Found entity 1: decodeKeys File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/decodeKeys.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file countrce.v
    Info (12023): Found entity 1: countrce File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/countrce.v Line: 33
Info (12021): Found 5 design units, including 5 entities, in source file buart.v
    Info (12023): Found entity 1: baudgen File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/buart.v Line: 42
    Info (12023): Found entity 2: baudgen2 File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/buart.v Line: 62
    Info (12023): Found entity 3: uart File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/buart.v Line: 91
    Info (12023): Found entity 4: rxuart File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/buart.v Line: 132
    Info (12023): Found entity 5: buart File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/buart.v Line: 199
Info (12021): Found 1 design units, including 1 entities, in source file bcd2segment.v
    Info (12023): Found entity 1: bcd2segment File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/bcd2segment.v Line: 49
Warning (10236): Verilog HDL Implicit Net warning at Lab3_140L.v(137): created implicit net for "b6" File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v Line: 137
Info (12127): Elaborating entity "Lab3_140L" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Lab3_140L.v(131): truncated value with size 8 to match size of target (1) File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v Line: 131
Warning (10230): Verilog HDL assignment warning at Lab3_140L.v(133): truncated value with size 8 to match size of target (1) File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v Line: 133
Warning (10230): Verilog HDL assignment warning at Lab3_140L.v(135): truncated value with size 8 to match size of target (1) File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v Line: 135
Warning (10240): Verilog HDL Always Construct warning at Lab3_140L.v(130): inferring latch(es) for variable "STAT", which holds its previous value in one or more paths through the always construct File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v Line: 130
Info (10041): Inferred latch for "STAT" at Lab3_140L.v(132) File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v Line: 132
Info (12128): Elaborating entity "didp" for hierarchy "didp:dp" File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v Line: 99
Warning (10230): Verilog HDL assignment warning at Lab3_140L.v(289): truncated value with size 32 to match size of target (1) File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v Line: 289
Warning (10034): Output port "L3_led" at Lab3_140L.v(209) has no driver File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v Line: 209
Info (12128): Elaborating entity "countrce" for hierarchy "didp:dp|countrce:ct0" File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v Line: 233
Info (12128): Elaborating entity "regrce" for hierarchy "didp:dp|regrce:rg0" File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v Line: 266
Info (12128): Elaborating entity "dictrl" for hierarchy "dictrl:dc" File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v Line: 124
Info (12128): Elaborating entity "decodeKeys" for hierarchy "dictrl:dc|decodeKeys:dk" File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v Line: 349
Warning (10036): Verilog HDL or VHDL warning at decodeKeys.v(66): object "is_b7_1" assigned a value but never read File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/decodeKeys.v Line: 66
Info (12128): Elaborating entity "dispString" for hierarchy "dispString:dS" File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v Line: 152
Warning (10230): Verilog HDL assignment warning at dispString.v(61): truncated value with size 32 to match size of target (4) File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/dispString.v Line: 61
Info (12128): Elaborating entity "bcd2segment" for hierarchy "bcd2segment:seg1" File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v Line: 163
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "L3_tx_data[6]" is stuck at GND File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v Line: 33
    Warning (13410): Pin "L3_tx_data[7]" is stuck at GND File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v Line: 33
    Warning (13410): Pin "L3_led[0]" is stuck at GND File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v Line: 34
    Warning (13410): Pin "L3_led[1]" is stuck at GND File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v Line: 34
    Warning (13410): Pin "L3_led[2]" is stuck at GND File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v Line: 34
    Warning (13410): Pin "L3_led[3]" is stuck at GND File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v Line: 34
    Warning (13410): Pin "L3_led[4]" is stuck at GND File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v Line: 34
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "oneSecStrb" File: D:/PhotonUser/Lab/junkai/cse140l/Lab3/Lab3_140L.v Line: 29
Info (21057): Implemented 236 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 74 output pins
    Info (21061): Implemented 150 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 557 megabytes
    Info: Processing ended: Sun May 19 01:47:09 2019
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:34


