Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon May  8 16:21:28 2023
| Host         : Olivers-Matebook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PWF_timing_summary_routed.rpt -pb PWF_timing_summary_routed.pb -rpx PWF_timing_summary_routed.rpx -warn_on_violation
| Design       : PWF
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: DisplayClock/Clk1_D_reg/Q (HIGH)

 There are 239 register/latch pins with no clock driven by root clock pin: SCLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 641 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     42.225        0.000                      0                   61        0.264        0.000                      0                   61       24.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                42.225        0.000                      0                   61        0.264        0.000                      0                   61       24.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack       42.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.225ns  (required time - arrival time)
  Source:                 MPC/InstReg/IR_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 1.368ns (17.764%)  route 6.333ns (82.236%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 54.930 - 50.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.704     5.307    MPC/InstReg/CLK
    SLICE_X6Y74          FDCE                                         r  MPC/InstReg/IR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDCE (Prop_fdce_C_Q)         0.518     5.825 f  MPC/InstReg/IR_reg[14]/Q
                         net (fo=7, routed)           1.348     7.173    MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_0[12]
    SLICE_X6Y77          LUT6 (Prop_lut6_I2_O)        0.124     7.297 f  MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_i_24/O
                         net (fo=6, routed)           0.679     7.976    MPC/InstReg/FSM_onehot_state_reg[5]
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.152     8.128 r  MPC/InstReg/FSM_onehot_state[5]_i_1/O
                         net (fo=10, routed)          1.059     9.187    MPC/InstDecCont/D[2]
    SLICE_X8Y78          LUT4 (Prop_lut4_I2_O)        0.326     9.513 f  MPC/InstDecCont/ramb_bl.ramb18_sin_bl.ram18_bl_i_10/O
                         net (fo=8, routed)           1.365    10.879    MPC/InstDecCont/ramb_bl.ramb18_sin_bl.ram18_bl_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I4_O)        0.124    11.003 f  MPC/InstDecCont/MR0[7]_i_2/O
                         net (fo=28, routed)          1.881    12.883    MPC/InstDecCont/IR_reg[7]
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    13.007 r  MPC/InstDecCont/IR[11]_i_1/O
                         net (fo=1, routed)           0.000    13.007    MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_3[11]
    SLICE_X8Y75          FDCE                                         r  MPC/InstReg/IR_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.507    54.930    MPC/InstReg/CLK
    SLICE_X8Y75          FDCE                                         r  MPC/InstReg/IR_reg[11]/C
                         clock pessimism              0.259    55.189    
                         clock uncertainty           -0.035    55.153    
    SLICE_X8Y75          FDCE (Setup_fdce_C_D)        0.079    55.232    MPC/InstReg/IR_reg[11]
  -------------------------------------------------------------------
                         required time                         55.232    
                         arrival time                         -13.007    
  -------------------------------------------------------------------
                         slack                                 42.225    

Slack (MET) :             42.235ns  (required time - arrival time)
  Source:                 MPC/InstReg/IR_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.730ns  (logic 1.397ns (18.073%)  route 6.333ns (81.927%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 54.930 - 50.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.704     5.307    MPC/InstReg/CLK
    SLICE_X6Y74          FDCE                                         r  MPC/InstReg/IR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDCE (Prop_fdce_C_Q)         0.518     5.825 f  MPC/InstReg/IR_reg[14]/Q
                         net (fo=7, routed)           1.348     7.173    MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_0[12]
    SLICE_X6Y77          LUT6 (Prop_lut6_I2_O)        0.124     7.297 f  MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_i_24/O
                         net (fo=6, routed)           0.679     7.976    MPC/InstReg/FSM_onehot_state_reg[5]
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.152     8.128 r  MPC/InstReg/FSM_onehot_state[5]_i_1/O
                         net (fo=10, routed)          1.059     9.187    MPC/InstDecCont/D[2]
    SLICE_X8Y78          LUT4 (Prop_lut4_I2_O)        0.326     9.513 r  MPC/InstDecCont/ramb_bl.ramb18_sin_bl.ram18_bl_i_10/O
                         net (fo=8, routed)           1.365    10.879    MPC/InstDecCont/ramb_bl.ramb18_sin_bl.ram18_bl_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I4_O)        0.124    11.003 r  MPC/InstDecCont/MR0[7]_i_2/O
                         net (fo=28, routed)          1.881    12.883    MPC/InstDecCont/IR_reg[7]
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.153    13.036 r  MPC/InstDecCont/IR[3]_i_1/O
                         net (fo=1, routed)           0.000    13.036    MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_3[3]
    SLICE_X8Y75          FDCE                                         r  MPC/InstReg/IR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.507    54.930    MPC/InstReg/CLK
    SLICE_X8Y75          FDCE                                         r  MPC/InstReg/IR_reg[3]/C
                         clock pessimism              0.259    55.189    
                         clock uncertainty           -0.035    55.153    
    SLICE_X8Y75          FDCE (Setup_fdce_C_D)        0.118    55.271    MPC/InstReg/IR_reg[3]
  -------------------------------------------------------------------
                         required time                         55.271    
                         arrival time                         -13.036    
  -------------------------------------------------------------------
                         slack                                 42.235    

Slack (MET) :             42.405ns  (required time - arrival time)
  Source:                 MPC/InstReg/IR_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.923ns  (logic 1.244ns (17.968%)  route 5.679ns (82.032%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 54.977 - 50.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.704     5.307    MPC/InstReg/CLK
    SLICE_X6Y74          FDCE                                         r  MPC/InstReg/IR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDCE (Prop_fdce_C_Q)         0.518     5.825 f  MPC/InstReg/IR_reg[14]/Q
                         net (fo=7, routed)           1.348     7.173    MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_0[12]
    SLICE_X6Y77          LUT6 (Prop_lut6_I2_O)        0.124     7.297 f  MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_i_24/O
                         net (fo=6, routed)           0.679     7.976    MPC/InstReg/FSM_onehot_state_reg[5]
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.152     8.128 r  MPC/InstReg/FSM_onehot_state[5]_i_1/O
                         net (fo=10, routed)          1.059     9.187    MPC/InstDecCont/D[2]
    SLICE_X8Y78          LUT4 (Prop_lut4_I2_O)        0.326     9.513 r  MPC/InstDecCont/ramb_bl.ramb18_sin_bl.ram18_bl_i_10/O
                         net (fo=8, routed)           1.768    11.282    MPC/InstDecCont/ramb_bl.ramb18_sin_bl.ram18_bl_0
    SLICE_X5Y76          LUT3 (Prop_lut3_I2_O)        0.124    11.406 r  MPC/InstDecCont/ramb_bl.ramb18_sin_bl.ram18_bl_i_2/O
                         net (fo=1, routed)           0.825    12.230    RAM/BRAM_SINGLE_MACRO_inst/ADDRARDADDR[7]
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.555    54.977    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                         clock pessimism              0.259    55.236    
                         clock uncertainty           -0.035    55.201    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    54.635    RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         54.635    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                 42.405    

Slack (MET) :             42.618ns  (required time - arrival time)
  Source:                 MPC/InstReg/IR_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.306ns  (logic 1.368ns (18.725%)  route 5.938ns (81.275%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 54.930 - 50.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.704     5.307    MPC/InstReg/CLK
    SLICE_X6Y74          FDCE                                         r  MPC/InstReg/IR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDCE (Prop_fdce_C_Q)         0.518     5.825 f  MPC/InstReg/IR_reg[14]/Q
                         net (fo=7, routed)           1.348     7.173    MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_0[12]
    SLICE_X6Y77          LUT6 (Prop_lut6_I2_O)        0.124     7.297 f  MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_i_24/O
                         net (fo=6, routed)           0.679     7.976    MPC/InstReg/FSM_onehot_state_reg[5]
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.152     8.128 r  MPC/InstReg/FSM_onehot_state[5]_i_1/O
                         net (fo=10, routed)          1.059     9.187    MPC/InstDecCont/D[2]
    SLICE_X8Y78          LUT4 (Prop_lut4_I2_O)        0.326     9.513 r  MPC/InstDecCont/ramb_bl.ramb18_sin_bl.ram18_bl_i_10/O
                         net (fo=8, routed)           1.365    10.879    MPC/InstDecCont/ramb_bl.ramb18_sin_bl.ram18_bl_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I4_O)        0.124    11.003 r  MPC/InstDecCont/MR0[7]_i_2/O
                         net (fo=28, routed)          1.486    12.488    MPC/InstDecCont/IR_reg[7]
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.124    12.612 r  MPC/InstDecCont/IR[0]_i_1/O
                         net (fo=1, routed)           0.000    12.612    MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_3[0]
    SLICE_X8Y75          FDCE                                         r  MPC/InstReg/IR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.507    54.930    MPC/InstReg/CLK
    SLICE_X8Y75          FDCE                                         r  MPC/InstReg/IR_reg[0]/C
                         clock pessimism              0.259    55.189    
                         clock uncertainty           -0.035    55.153    
    SLICE_X8Y75          FDCE (Setup_fdce_C_D)        0.077    55.230    MPC/InstReg/IR_reg[0]
  -------------------------------------------------------------------
                         required time                         55.230    
                         arrival time                         -12.612    
  -------------------------------------------------------------------
                         slack                                 42.618    

Slack (MET) :             42.633ns  (required time - arrival time)
  Source:                 MPC/InstReg/IR_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.243ns  (logic 1.368ns (18.888%)  route 5.875ns (81.112%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 54.930 - 50.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.704     5.307    MPC/InstReg/CLK
    SLICE_X6Y74          FDCE                                         r  MPC/InstReg/IR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDCE (Prop_fdce_C_Q)         0.518     5.825 f  MPC/InstReg/IR_reg[14]/Q
                         net (fo=7, routed)           1.348     7.173    MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_0[12]
    SLICE_X6Y77          LUT6 (Prop_lut6_I2_O)        0.124     7.297 f  MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_i_24/O
                         net (fo=6, routed)           0.679     7.976    MPC/InstReg/FSM_onehot_state_reg[5]
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.152     8.128 r  MPC/InstReg/FSM_onehot_state[5]_i_1/O
                         net (fo=10, routed)          1.059     9.187    MPC/InstDecCont/D[2]
    SLICE_X8Y78          LUT4 (Prop_lut4_I2_O)        0.326     9.513 f  MPC/InstDecCont/ramb_bl.ramb18_sin_bl.ram18_bl_i_10/O
                         net (fo=8, routed)           1.365    10.879    MPC/InstDecCont/ramb_bl.ramb18_sin_bl.ram18_bl_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I4_O)        0.124    11.003 f  MPC/InstDecCont/MR0[7]_i_2/O
                         net (fo=28, routed)          1.423    12.425    MPC/InstDecCont/IR_reg[7]
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    12.549 r  MPC/InstDecCont/IR[13]_i_1/O
                         net (fo=1, routed)           0.000    12.549    MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_3[13]
    SLICE_X9Y75          FDCE                                         r  MPC/InstReg/IR_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.507    54.930    MPC/InstReg/CLK
    SLICE_X9Y75          FDCE                                         r  MPC/InstReg/IR_reg[13]/C
                         clock pessimism              0.259    55.189    
                         clock uncertainty           -0.035    55.153    
    SLICE_X9Y75          FDCE (Setup_fdce_C_D)        0.029    55.182    MPC/InstReg/IR_reg[13]
  -------------------------------------------------------------------
                         required time                         55.182    
                         arrival time                         -12.549    
  -------------------------------------------------------------------
                         slack                                 42.633    

Slack (MET) :             42.653ns  (required time - arrival time)
  Source:                 MPC/InstReg/IR_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 1.394ns (19.178%)  route 5.875ns (80.822%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 54.930 - 50.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.704     5.307    MPC/InstReg/CLK
    SLICE_X6Y74          FDCE                                         r  MPC/InstReg/IR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDCE (Prop_fdce_C_Q)         0.518     5.825 f  MPC/InstReg/IR_reg[14]/Q
                         net (fo=7, routed)           1.348     7.173    MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_0[12]
    SLICE_X6Y77          LUT6 (Prop_lut6_I2_O)        0.124     7.297 f  MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_i_24/O
                         net (fo=6, routed)           0.679     7.976    MPC/InstReg/FSM_onehot_state_reg[5]
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.152     8.128 r  MPC/InstReg/FSM_onehot_state[5]_i_1/O
                         net (fo=10, routed)          1.059     9.187    MPC/InstDecCont/D[2]
    SLICE_X8Y78          LUT4 (Prop_lut4_I2_O)        0.326     9.513 r  MPC/InstDecCont/ramb_bl.ramb18_sin_bl.ram18_bl_i_10/O
                         net (fo=8, routed)           1.365    10.879    MPC/InstDecCont/ramb_bl.ramb18_sin_bl.ram18_bl_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I4_O)        0.124    11.003 r  MPC/InstDecCont/MR0[7]_i_2/O
                         net (fo=28, routed)          1.423    12.425    MPC/InstDecCont/IR_reg[7]
    SLICE_X9Y75          LUT4 (Prop_lut4_I0_O)        0.150    12.575 r  MPC/InstDecCont/IR[5]_i_1/O
                         net (fo=1, routed)           0.000    12.575    MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_3[5]
    SLICE_X9Y75          FDCE                                         r  MPC/InstReg/IR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.507    54.930    MPC/InstReg/CLK
    SLICE_X9Y75          FDCE                                         r  MPC/InstReg/IR_reg[5]/C
                         clock pessimism              0.259    55.189    
                         clock uncertainty           -0.035    55.153    
    SLICE_X9Y75          FDCE (Setup_fdce_C_D)        0.075    55.228    MPC/InstReg/IR_reg[5]
  -------------------------------------------------------------------
                         required time                         55.228    
                         arrival time                         -12.575    
  -------------------------------------------------------------------
                         slack                                 42.653    

Slack (MET) :             42.667ns  (required time - arrival time)
  Source:                 MPC/InstReg/IR_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.298ns  (logic 1.360ns (18.636%)  route 5.938ns (81.364%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 54.930 - 50.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.704     5.307    MPC/InstReg/CLK
    SLICE_X6Y74          FDCE                                         r  MPC/InstReg/IR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDCE (Prop_fdce_C_Q)         0.518     5.825 f  MPC/InstReg/IR_reg[14]/Q
                         net (fo=7, routed)           1.348     7.173    MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_0[12]
    SLICE_X6Y77          LUT6 (Prop_lut6_I2_O)        0.124     7.297 f  MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_i_24/O
                         net (fo=6, routed)           0.679     7.976    MPC/InstReg/FSM_onehot_state_reg[5]
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.152     8.128 r  MPC/InstReg/FSM_onehot_state[5]_i_1/O
                         net (fo=10, routed)          1.059     9.187    MPC/InstDecCont/D[2]
    SLICE_X8Y78          LUT4 (Prop_lut4_I2_O)        0.326     9.513 f  MPC/InstDecCont/ramb_bl.ramb18_sin_bl.ram18_bl_i_10/O
                         net (fo=8, routed)           1.365    10.879    MPC/InstDecCont/ramb_bl.ramb18_sin_bl.ram18_bl_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I4_O)        0.124    11.003 f  MPC/InstDecCont/MR0[7]_i_2/O
                         net (fo=28, routed)          1.486    12.488    MPC/InstDecCont/IR_reg[7]
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.116    12.604 r  MPC/InstDecCont/IR[8]_i_1/O
                         net (fo=1, routed)           0.000    12.604    MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_3[8]
    SLICE_X8Y75          FDCE                                         r  MPC/InstReg/IR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.507    54.930    MPC/InstReg/CLK
    SLICE_X8Y75          FDCE                                         r  MPC/InstReg/IR_reg[8]/C
                         clock pessimism              0.259    55.189    
                         clock uncertainty           -0.035    55.153    
    SLICE_X8Y75          FDCE (Setup_fdce_C_D)        0.118    55.271    MPC/InstReg/IR_reg[8]
  -------------------------------------------------------------------
                         required time                         55.271    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                 42.667    

Slack (MET) :             42.669ns  (required time - arrival time)
  Source:                 MPC/InstReg/IR_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.259ns  (logic 1.368ns (18.847%)  route 5.891ns (81.153%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 54.930 - 50.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.704     5.307    MPC/InstReg/CLK
    SLICE_X6Y74          FDCE                                         r  MPC/InstReg/IR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDCE (Prop_fdce_C_Q)         0.518     5.825 f  MPC/InstReg/IR_reg[14]/Q
                         net (fo=7, routed)           1.348     7.173    MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_0[12]
    SLICE_X6Y77          LUT6 (Prop_lut6_I2_O)        0.124     7.297 f  MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_i_24/O
                         net (fo=6, routed)           0.679     7.976    MPC/InstReg/FSM_onehot_state_reg[5]
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.152     8.128 r  MPC/InstReg/FSM_onehot_state[5]_i_1/O
                         net (fo=10, routed)          1.059     9.187    MPC/InstDecCont/D[2]
    SLICE_X8Y78          LUT4 (Prop_lut4_I2_O)        0.326     9.513 f  MPC/InstDecCont/ramb_bl.ramb18_sin_bl.ram18_bl_i_10/O
                         net (fo=8, routed)           1.365    10.879    MPC/InstDecCont/ramb_bl.ramb18_sin_bl.ram18_bl_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I4_O)        0.124    11.003 f  MPC/InstDecCont/MR0[7]_i_2/O
                         net (fo=28, routed)          1.439    12.441    MPC/InstDecCont/IR_reg[7]
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    12.565 r  MPC/InstDecCont/IR[10]_i_1/O
                         net (fo=1, routed)           0.000    12.565    MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_3[10]
    SLICE_X8Y75          FDCE                                         r  MPC/InstReg/IR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.507    54.930    MPC/InstReg/CLK
    SLICE_X8Y75          FDCE                                         r  MPC/InstReg/IR_reg[10]/C
                         clock pessimism              0.259    55.189    
                         clock uncertainty           -0.035    55.153    
    SLICE_X8Y75          FDCE (Setup_fdce_C_D)        0.081    55.234    MPC/InstReg/IR_reg[10]
  -------------------------------------------------------------------
                         required time                         55.234    
                         arrival time                         -12.565    
  -------------------------------------------------------------------
                         slack                                 42.669    

Slack (MET) :             42.680ns  (required time - arrival time)
  Source:                 MPC/InstReg/IR_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 1.394ns (19.136%)  route 5.891ns (80.864%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 54.930 - 50.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.704     5.307    MPC/InstReg/CLK
    SLICE_X6Y74          FDCE                                         r  MPC/InstReg/IR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDCE (Prop_fdce_C_Q)         0.518     5.825 f  MPC/InstReg/IR_reg[14]/Q
                         net (fo=7, routed)           1.348     7.173    MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_0[12]
    SLICE_X6Y77          LUT6 (Prop_lut6_I2_O)        0.124     7.297 f  MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_i_24/O
                         net (fo=6, routed)           0.679     7.976    MPC/InstReg/FSM_onehot_state_reg[5]
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.152     8.128 r  MPC/InstReg/FSM_onehot_state[5]_i_1/O
                         net (fo=10, routed)          1.059     9.187    MPC/InstDecCont/D[2]
    SLICE_X8Y78          LUT4 (Prop_lut4_I2_O)        0.326     9.513 r  MPC/InstDecCont/ramb_bl.ramb18_sin_bl.ram18_bl_i_10/O
                         net (fo=8, routed)           1.365    10.879    MPC/InstDecCont/ramb_bl.ramb18_sin_bl.ram18_bl_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I4_O)        0.124    11.003 r  MPC/InstDecCont/MR0[7]_i_2/O
                         net (fo=28, routed)          1.439    12.441    MPC/InstDecCont/IR_reg[7]
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.150    12.591 r  MPC/InstDecCont/IR[2]_i_1/O
                         net (fo=1, routed)           0.000    12.591    MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_3[2]
    SLICE_X8Y75          FDCE                                         r  MPC/InstReg/IR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.507    54.930    MPC/InstReg/CLK
    SLICE_X8Y75          FDCE                                         r  MPC/InstReg/IR_reg[2]/C
                         clock pessimism              0.259    55.189    
                         clock uncertainty           -0.035    55.153    
    SLICE_X8Y75          FDCE (Setup_fdce_C_D)        0.118    55.271    MPC/InstReg/IR_reg[2]
  -------------------------------------------------------------------
                         required time                         55.271    
                         arrival time                         -12.591    
  -------------------------------------------------------------------
                         slack                                 42.680    

Slack (MET) :             42.833ns  (required time - arrival time)
  Source:                 MPC/InstReg/IR_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.495ns  (logic 1.244ns (19.152%)  route 5.251ns (80.848%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 54.977 - 50.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.704     5.307    MPC/InstReg/CLK
    SLICE_X6Y74          FDCE                                         r  MPC/InstReg/IR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDCE (Prop_fdce_C_Q)         0.518     5.825 f  MPC/InstReg/IR_reg[14]/Q
                         net (fo=7, routed)           1.348     7.173    MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_0[12]
    SLICE_X6Y77          LUT6 (Prop_lut6_I2_O)        0.124     7.297 f  MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_i_24/O
                         net (fo=6, routed)           0.679     7.976    MPC/InstReg/FSM_onehot_state_reg[5]
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.152     8.128 r  MPC/InstReg/FSM_onehot_state[5]_i_1/O
                         net (fo=10, routed)          1.060     9.188    DataPathComp/RegFile/U2/R9_gen[0].UR9_gen/FSM_onehot_state_reg[4]
    SLICE_X10Y75         LUT6 (Prop_lut6_I2_O)        0.326     9.514 r  DataPathComp/RegFile/U2/R9_gen[0].UR9_gen/Q_i_6/O
                         net (fo=2, routed)           0.691    10.205    MPC/ProgCount/Q_reg_5
    SLICE_X9Y74          LUT3 (Prop_lut3_I0_O)        0.124    10.329 r  MPC/ProgCount/ramb_bl.ramb18_sin_bl.ram18_bl_i_21/O
                         net (fo=20, routed)          1.473    11.802    RAM/BRAM_SINGLE_MACRO_inst/ADDRARDADDR[0]
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.555    54.977    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                         clock pessimism              0.259    55.236    
                         clock uncertainty           -0.035    55.201    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    54.635    RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         54.635    
                         arrival time                         -11.802    
  -------------------------------------------------------------------
                         slack                                 42.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DisplayClock/Clk1_D_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Clk1_D_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.596     1.515    DisplayClock/CLK_0
    SLICE_X2Y80          FDCE                                         r  DisplayClock/Clk1_D_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.164     1.679 r  DisplayClock/Clk1_D_reg/Q
                         net (fo=3, routed)           0.175     1.855    DisplayClock/CLK
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.045     1.900 r  DisplayClock/Clk1_D_i_1/O
                         net (fo=1, routed)           0.000     1.900    DisplayClock/Clk1_D_i_1_n_0
    SLICE_X2Y80          FDCE                                         r  DisplayClock/Clk1_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.867     2.032    DisplayClock/CLK_0
    SLICE_X2Y80          FDCE                                         r  DisplayClock/Clk1_D_reg/C
                         clock pessimism             -0.516     1.515    
    SLICE_X2Y80          FDCE (Hold_fdce_C_D)         0.120     1.635    DisplayClock/Clk1_D_reg
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 DisplayClock/Cnt1_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.209%)  route 0.255ns (57.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.594     1.513    DisplayClock/CLK_0
    SLICE_X0Y77          FDPE                                         r  DisplayClock/Cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDPE (Prop_fdpe_C_Q)         0.141     1.654 f  DisplayClock/Cnt1_reg[0]/Q
                         net (fo=3, routed)           0.255     1.909    DisplayClock/Cnt1[0]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.045     1.954 r  DisplayClock/Cnt1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.954    DisplayClock/Cnt1[0]_i_1_n_0
    SLICE_X0Y77          FDPE                                         r  DisplayClock/Cnt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.864     2.029    DisplayClock/CLK_0
    SLICE_X0Y77          FDPE                                         r  DisplayClock/Cnt1_reg[0]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDPE (Hold_fdpe_C_D)         0.092     1.605    DisplayClock/Cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.226ns (44.434%)  route 0.283ns (55.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.564     1.483    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.128     1.611 f  counter_reg[0]/Q
                         net (fo=2, routed)           0.283     1.894    counter
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.098     1.992 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.992    counter[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.834     1.999    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.107     1.590    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.227ns (44.543%)  route 0.283ns (55.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.564     1.483    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.128     1.611 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.283     1.894    counter
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.099     1.993 r  SCLK_i_1/O
                         net (fo=1, routed)           0.000     1.993    SCLK_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.834     1.999    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  SCLK_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     1.574    SCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 MPC/InstReg/IR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.209ns (23.459%)  route 0.682ns (76.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.562     1.481    MPC/InstReg/CLK
    SLICE_X8Y75          FDCE                                         r  MPC/InstReg/IR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.164     1.645 r  MPC/InstReg/IR_reg[0]/Q
                         net (fo=12, routed)          0.470     2.115    MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_0[0]
    SLICE_X10Y75         LUT5 (Prop_lut5_I1_O)        0.045     2.160 r  MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_i_17/O
                         net (fo=5, routed)           0.212     2.372    RAM/BRAM_SINGLE_MACRO_inst/D[0]
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.876     2.041    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.500     1.541    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.837    RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 DisplayClock/Cnt1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.381ns (56.601%)  route 0.292ns (43.399%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.596     1.515    DisplayClock/CLK_0
    SLICE_X2Y80          FDCE                                         r  DisplayClock/Cnt1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.164     1.679 r  DisplayClock/Cnt1_reg[14]/Q
                         net (fo=2, routed)           0.104     1.784    DisplayClock/Cnt1[14]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.894 r  DisplayClock/Cnt1_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.188     2.081    DisplayClock/Cnt10[14]
    SLICE_X2Y80          LUT2 (Prop_lut2_I0_O)        0.107     2.188 r  DisplayClock/Cnt1[14]_i_1/O
                         net (fo=1, routed)           0.000     2.188    DisplayClock/Cnt1[14]_i_1_n_0
    SLICE_X2Y80          FDCE                                         r  DisplayClock/Cnt1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.867     2.032    DisplayClock/CLK_0
    SLICE_X2Y80          FDCE                                         r  DisplayClock/Cnt1_reg[14]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X2Y80          FDCE (Hold_fdce_C_D)         0.121     1.636    DisplayClock/Cnt1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 DisplayClock/Cnt1_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.381ns (56.336%)  route 0.295ns (43.664%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.597     1.516    DisplayClock/CLK_0
    SLICE_X2Y81          FDCE                                         r  DisplayClock/Cnt1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.164     1.680 r  DisplayClock/Cnt1_reg[18]/Q
                         net (fo=2, routed)           0.107     1.788    DisplayClock/Cnt1[18]
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.898 r  DisplayClock/Cnt1_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.188     2.086    DisplayClock/Cnt10[18]
    SLICE_X2Y81          LUT2 (Prop_lut2_I0_O)        0.107     2.193 r  DisplayClock/Cnt1[18]_i_1/O
                         net (fo=1, routed)           0.000     2.193    DisplayClock/Cnt1[18]_i_1_n_0
    SLICE_X2Y81          FDCE                                         r  DisplayClock/Cnt1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.868     2.033    DisplayClock/CLK_0
    SLICE_X2Y81          FDCE                                         r  DisplayClock/Cnt1_reg[18]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X2Y81          FDCE (Hold_fdce_C_D)         0.121     1.637    DisplayClock/Cnt1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 MPC/InstReg/IR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.247ns (26.828%)  route 0.674ns (73.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.562     1.481    MPC/InstReg/CLK
    SLICE_X8Y75          FDCE                                         r  MPC/InstReg/IR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.148     1.629 r  MPC/InstReg/IR_reg[2]/Q
                         net (fo=2, routed)           0.218     1.847    MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_0[2]
    SLICE_X8Y77          LUT4 (Prop_lut4_I0_O)        0.099     1.946 r  MPC/InstReg/ramb_bl.ramb18_sin_bl.ram18_bl_i_15/O
                         net (fo=5, routed)           0.456     2.402    RAM/BRAM_SINGLE_MACRO_inst/D[2]
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.876     2.041    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.500     1.541    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.837    RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 DisplayClock/Cnt1_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.386ns (55.917%)  route 0.304ns (44.083%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.596     1.515    DisplayClock/CLK_0
    SLICE_X2Y80          FDCE                                         r  DisplayClock/Cnt1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.164     1.679 r  DisplayClock/Cnt1_reg[13]/Q
                         net (fo=2, routed)           0.166     1.845    DisplayClock/Cnt1[13]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.960 r  DisplayClock/Cnt1_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.139     2.099    DisplayClock/Cnt10[13]
    SLICE_X2Y80          LUT2 (Prop_lut2_I0_O)        0.107     2.206 r  DisplayClock/Cnt1[13]_i_1/O
                         net (fo=1, routed)           0.000     2.206    DisplayClock/Cnt1[13]_i_1_n_0
    SLICE_X2Y80          FDCE                                         r  DisplayClock/Cnt1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.867     2.032    DisplayClock/CLK_0
    SLICE_X2Y80          FDCE                                         r  DisplayClock/Cnt1_reg[13]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X2Y80          FDCE (Hold_fdce_C_D)         0.121     1.636    DisplayClock/Cnt1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 DisplayClock/Cnt1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DisplayClock/Cnt1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.421ns (58.781%)  route 0.295ns (41.219%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.596     1.515    DisplayClock/CLK_0
    SLICE_X2Y80          FDCE                                         r  DisplayClock/Cnt1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.148     1.663 r  DisplayClock/Cnt1_reg[15]/Q
                         net (fo=2, routed)           0.106     1.769    DisplayClock/Cnt1[15]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.164     1.933 r  DisplayClock/Cnt1_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.190     2.123    DisplayClock/Cnt10[15]
    SLICE_X2Y80          LUT2 (Prop_lut2_I0_O)        0.109     2.232 r  DisplayClock/Cnt1[15]_i_1/O
                         net (fo=1, routed)           0.000     2.232    DisplayClock/Cnt1[15]_i_1_n_0
    SLICE_X2Y80          FDCE                                         r  DisplayClock/Cnt1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.867     2.032    DisplayClock/CLK_0
    SLICE_X2Y80          FDCE                                         r  DisplayClock/Cnt1_reg[15]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X2Y80          FDCE (Hold_fdce_C_D)         0.131     1.646    DisplayClock/Cnt1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.585    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y30    RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y80     DisplayClock/Clk1_D_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y82     DisplayClock/Cnt1_reg[21]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y82     DisplayClock/Cnt1_reg[22]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y82     DisplayClock/Cnt1_reg[23]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y82     DisplayClock/Cnt1_reg[24]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y77     DisplayClock/Cnt1_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y77     DisplayClock/Cnt1_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y77     DisplayClock/Cnt1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y80     DisplayClock/Clk1_D_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y79     DisplayClock/Cnt1_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y79     DisplayClock/Cnt1_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y79     DisplayClock/Cnt1_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y79     DisplayClock/Cnt1_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y79     DisplayClock/Cnt1_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y79     DisplayClock/Cnt1_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y79     DisplayClock/Cnt1_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y80     DisplayClock/Cnt1_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y80     DisplayClock/Cnt1_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y82     DisplayClock/Cnt1_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y82     DisplayClock/Cnt1_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y82     DisplayClock/Cnt1_reg[23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y82     DisplayClock/Cnt1_reg[24]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y77     DisplayClock/Cnt1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y77     DisplayClock/Cnt1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y77     DisplayClock/Cnt1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y79     DisplayClock/Cnt1_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y79     DisplayClock/Cnt1_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y79     DisplayClock/Cnt1_reg[7]/C



