$comment
	File created using the following command:
		vcd file HDL_TP1_Add1b.msim.vcd -direction
$end
$date
	Thu Sep 11 11:34:05 2025
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Add1b_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var wire 1 # Co $end
$var wire 1 $ S $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + S~output_o $end
$var wire 1 , Co~output_o $end
$var wire 1 - A~input_o $end
$var wire 1 . B~input_o $end
$var wire 1 / S~0_combout $end
$var wire 1 0 Co~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
1&
x'
1(
1)
1*
0+
0,
0-
0.
0/
00
$end
#25000
1!
1-
1/
1+
1$
#50000
1"
0!
1.
0-
#75000
1!
1-
10
0/
0+
1,
1#
0$
#100000
0"
0!
0.
0-
00
0,
0#
#125000
1!
1-
1/
1+
1$
#150000
1"
0!
1.
0-
#175000
1!
1-
10
0/
0+
1,
1#
0$
#200000
0"
0!
0.
0-
00
0,
0#
#225000
1!
1-
1/
1+
1$
#250000
1"
0!
1.
0-
#275000
1!
1-
10
0/
0+
1,
1#
0$
#300000
0"
0!
0.
0-
00
0,
0#
#325000
1!
1-
1/
1+
1$
#350000
1"
0!
1.
0-
#375000
1!
1-
10
0/
0+
1,
1#
0$
#400000
0"
0!
0.
0-
00
0,
0#
#425000
1!
1-
1/
1+
1$
#450000
1"
0!
1.
0-
#475000
1!
1-
10
0/
0+
1,
1#
0$
#500000
0"
0!
0.
0-
00
0,
0#
#525000
1!
1-
1/
1+
1$
#550000
1"
0!
1.
0-
#575000
1!
1-
10
0/
0+
1,
1#
0$
#600000
0"
0!
0.
0-
00
0,
0#
#625000
1!
1-
1/
1+
1$
#650000
1"
0!
1.
0-
#675000
1!
1-
10
0/
0+
1,
1#
0$
#700000
0"
0!
0.
0-
00
0,
0#
#725000
1!
1-
1/
1+
1$
#750000
1"
0!
1.
0-
#775000
1!
1-
10
0/
0+
1,
1#
0$
#800000
0"
0!
0.
0-
00
0,
0#
#825000
1!
1-
1/
1+
1$
#850000
1"
0!
1.
0-
#875000
1!
1-
10
0/
0+
1,
1#
0$
#900000
0"
0!
0.
0-
00
0,
0#
#925000
1!
1-
1/
1+
1$
#950000
1"
0!
1.
0-
#975000
1!
1-
10
0/
0+
1,
1#
0$
#1000000
