#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Sun Oct  5 08:02:23 2025
# Process ID: 3778
# Log file: /home/ise/Xilinx_project/computer_8bit/planAhead_run_2/planAhead.log
# Journal file: /home/ise/Xilinx_project/computer_8bit/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source /home/ise/Xilinx_project/computer_8bit/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin P4 [get_ports {led[0]}]
endgroup
set_property package_pin "" [get_ports [list  {led[2]}]]
startgroup
set_property package_pin N5 [get_ports {led[1]}]
endgroup
startgroup
set_property package_pin P5 [get_ports {led[2]}]
endgroup
startgroup
set_property package_pin M6 [get_ports {led[3]}]
endgroup
set_property iostandard LVCMOS25 [get_ports [list clk_50mhz]]
save_constraints
