/*******************************************************************************
  TWIHS Peripheral Library Source File

  Company
    Microchip Technology Inc.

  File Name
    plib_twihs1.c

  Summary
    TWIHS peripheral library interface.

  Description

  Remarks:

*******************************************************************************/

// DOM-IGNORE-BEGIN
/*******************************************************************************
* Copyright (C) 2018 Microchip Technology Inc. and its subsidiaries.
*
* Subject to your compliance with these terms, you may use Microchip software
* and any derivatives exclusively with Microchip products. It is your
* responsibility to comply with third party license terms applicable to your
* use of third party software (including open source software) that may
* accompany Microchip software.
*
* THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, WHETHER
* EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED
* WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A
* PARTICULAR PURPOSE.
*
* IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE,
* INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND
* WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS
* BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE
* FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN
* ANY WAY RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY,
* THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
*******************************************************************************/
// DOM-IGNORE-END

// *****************************************************************************
// *****************************************************************************
// Included Files
// *****************************************************************************
// *****************************************************************************

#include "device.h"
#include "plib_twihs1.h"

// *****************************************************************************
// *****************************************************************************
// Local Data Type Definitions
// *****************************************************************************
// *****************************************************************************

#define TWIHS_MASTER_MAX_BAUDRATE        (400000U)
#define TWIHS_LOW_LEVEL_TIME_LIMIT       (384000U)
#define TWIHS_CLK_DIVIDER                     (2U)
#define TWIHS_CLK_CALC_ARGU                   (3U)
#define TWIHS_CLK_DIV_MAX                  (0xFFU)
#define TWIHS_CLK_DIV_MIN                     (7U)

// *****************************************************************************
// *****************************************************************************
// Global Data
// *****************************************************************************
// *****************************************************************************

static TWIHS_OBJ twihs1Obj;
static twihs_registers_t *TWIHS1_Module = TWIHS1_REGS;

// *****************************************************************************
// *****************************************************************************
// TWIHS1 PLib Interface Routines
// *****************************************************************************
// *****************************************************************************

// *****************************************************************************
/* Function:
    void TWIHS1_Initialize(void)

   Summary:
    Initializes given instance of the TWIHS peripheral.

   Precondition:
    None.

   Parameters:
    None.

   Returns:
    None
*/

void TWIHS1_Initialize(void)
{
    // Reset the i2c Module
    TWIHS1_Module->TWIHS_CR = TWIHS_CR_SWRST_Msk;

    // Disable the I2C Master/Slave Mode
    TWIHS1_Module->TWIHS_CR = TWIHS_CR_MSDIS_Msk |
                                          TWIHS_CR_SVDIS_Msk;

    // Set Baud rate
    TWIHS1_Module->TWIHS_CWGR = ( TWIHS_CWGR_HOLD_Msk & TWIHS1_Module->TWIHS_CWGR) |
                                                ( TWIHS_CWGR_CKSRC_PERIPH_CK |
                                                  TWIHS_CWGR_CLDIV(105) |
                                                  TWIHS_CWGR_CHDIV(96) |
                                                  TWIHS_CWGR_CKDIV(0) );

    // Starts the transfer by clearing the transmit hold register
    TWIHS1_Module->TWIHS_CR = TWIHS_CR_THRCLR_Msk;

    // Enables interrupt on nack and arbitration lost
    TWIHS1_Module->TWIHS_IER = TWIHS_IER_NACK_Msk |
                                           TWIHS_IER_ARBLST_Msk;

    // Enable Master Mode
    TWIHS1_Module->TWIHS_CR = TWIHS_CR_MSEN_Msk;

    // Initialize the twihs PLib Object
    twihs1Obj.error   = TWIHS_ERROR_NONE;
    twihs1Obj.state   = TWIHS_STATE_IDLE;
}


/******************************************************************************
Local Functions
******************************************************************************/

static void TWIHS1_InitiateRead(void)
{

    twihs1Obj.state = TWIHS_STATE_TRANSFER_READ;

    TWIHS1_Module->TWIHS_MMR |= TWIHS_MMR_MREAD_Msk;

    /* When a single data byte read is performed,
    the START and STOP bits must be set at the same time */
    if(twihs1Obj.readSize == 1)
    {
        TWIHS1_Module->TWIHS_CR = TWIHS_CR_START_Msk | TWIHS_CR_STOP_Msk;
    }
    else
    {
        TWIHS1_Module->TWIHS_CR = TWIHS_CR_START_Msk;
    }

    __enable_irq();
    TWIHS1_Module->TWIHS_IER = TWIHS_IER_RXRDY_Msk | TWIHS_IER_TXCOMP_Msk;
}




static void TWIHS1_InitiateTransfer(uint16_t address, bool type)
{
    // 10-bit Slave Address
    if( address > 0x007F )
    {
        TWIHS1_Module->TWIHS_MMR = TWIHS_MMR_DADR((address & 0x00007F00) >> 8) |
                                               TWIHS_MMR_IADRSZ(1);

        // Set internal address
        TWIHS1_Module->TWIHS_IADR = TWIHS_IADR_IADR(address & 0x000000FF );
    }
    // 7-bit Slave Address
    else
    {
        TWIHS1_Module->TWIHS_MMR = TWIHS_MMR_DADR(address) | TWIHS_MMR_IADRSZ(0);
    }

    twihs1Obj.writeCount= 0;
    twihs1Obj.readCount= 0;

    // Write transfer
    if(type == false)
    {
        // Single Byte Write
        if( twihs1Obj.writeSize == 1 )
        {
            // Single Byte write only
            if(  twihs1Obj.readSize ==0  )
            {
                // Load last byte in transmit register, issue stop condition
                // Generate TXCOMP interrupt after STOP condition has been sent
                twihs1Obj.state = TWIHS_STATE_WAIT_FOR_TXCOMP;

                TWIHS1_Module->TWIHS_THR = TWIHS_THR_TXDATA(twihs1Obj.writeBuffer[twihs1Obj.writeCount++]);
                TWIHS1_Module->TWIHS_CR =  TWIHS_CR_STOP_Msk;
                TWIHS1_Module->TWIHS_IER = TWIHS_IER_TXCOMP_Msk;
            }
            // Single Byte write and than read transfer
            else
            {
                // START bit must be set before the byte is shifted out. Hence disabled interrupt
                __disable_irq();
                TWIHS1_Module->TWIHS_THR = TWIHS_THR_TXDATA(twihs1Obj.writeBuffer[twihs1Obj.writeCount++]);

                // Wait for control byte to be transferred before initiating repeat start for read
                while((TWIHS1_Module->TWIHS_SR & (TWIHS_SR_TXCOMP_Msk | TWIHS_SR_TXRDY_Msk)) != 0);
                while((TWIHS1_Module->TWIHS_SR & (TWIHS_SR_TXRDY_Msk)) ==0);
                type=true;
            }
        }
        // Multi-Byte Write
        else
        {
            twihs1Obj.state = TWIHS_STATE_TRANSFER_WRITE;

            TWIHS1_Module->TWIHS_THR = TWIHS_THR_TXDATA(twihs1Obj.writeBuffer[twihs1Obj.writeCount++]);
            TWIHS1_Module->TWIHS_IER = TWIHS_IDR_TXRDY_Msk | TWIHS_IER_TXCOMP_Msk;
        }
    }
    // Read transfer
    if(type)
    {
        TWIHS1_InitiateRead();
    }
}


// *****************************************************************************
/* Function:
    void TWIHS1_CallbackRegister(TWIHS_CALLBACK callback, uintptr_t contextHandle)

   Summary:
    Sets the pointer to the function (and it's context) to be called when the
    given TWIHS's transfer events occur.

   Precondition:
    TWIHSx_Initialize must have been called for the associated TWIHS instance.

   Parameters:
    callback - A pointer to a function with a calling signature defined
    by the TWIHS_CALLBACK data type.

    context - A value (usually a pointer) passed (unused) into the function
    identified by the callback parameter.

   Returns:
    None.
*/

void TWIHS1_CallbackRegister(TWIHS_CALLBACK callback, uintptr_t contextHandle)
{
    if (callback == NULL)
    {
        return;
    }

    twihs1Obj.callback = callback;
    twihs1Obj.context = contextHandle;
}

// *****************************************************************************
/* Function:
    bool TWIHS1_IsBusy(void)

   Summary:
    Returns the Peripheral busy status.

   Precondition:
    TWIHSx_Initialize must have been called for the associated TWIHS instance.

   Parameters:
    None.

   Returns:
    true - Busy.
    false - Not busy.
*/

bool TWIHS1_IsBusy(void)
{
    if( twihs1Obj.state == TWIHS_STATE_IDLE )
    {
        return false;
    }
    else
    {
        return true;
    }
}

// *****************************************************************************
/* Function:
    bool TWIHS1_Read(uint16_t address, uint8_t *pdata, size_t length)

   Summary:
    Reads data from the slave.

   Precondition:
    TWIHSx_Initialize must have been called for the associated TWIHS instance.

   Parameters:
    address - 7-bit / 10-bit slave address.
    pdata   - pointer to destination data buffer
    length  - length of data buffer in number of bytes.

   Returns:
    Request status.
    True - Request was successful.
    False - Request has failed.
*/

bool TWIHS1_Read(uint16_t address, uint8_t *pdata, size_t length)
{
    // Check for ongoing transfer
    if( twihs1Obj.state != TWIHS_STATE_IDLE )
    {
        return false;
    }

    twihs1Obj.address=address;
    twihs1Obj.readBuffer=pdata;
    twihs1Obj.readSize=length;
    twihs1Obj.writeBuffer=NULL;
    twihs1Obj.writeSize=0;
    twihs1Obj.error = TWIHS_ERROR_NONE;

    TWIHS1_InitiateTransfer(address, true);

    return true;
}

// *****************************************************************************
/* Function:
    bool TWIHS1_Write(uint16_t address, uint8_t *pdata, size_t length)

   Summary:
    Writes data onto the slave.

   Precondition:
    TWIHSx_Initialize must have been called for the associated TWIHS instance.

   Parameters:
    address - 7-bit / 10-bit slave address.
    pdata   - pointer to source data buffer
    length  - length of data buffer in number of bytes.

   Returns:
    Request status.
    True - Request was successful.
    False - Request has failed.
*/

bool TWIHS1_Write(uint16_t address, uint8_t *pdata, size_t length)
{
    // Check for ongoing transfer
    if( twihs1Obj.state != TWIHS_STATE_IDLE )
    {
        return false;
    }

    twihs1Obj.address=address;
    twihs1Obj.readBuffer=NULL;
    twihs1Obj.readSize=0;
    twihs1Obj.writeBuffer=pdata;
    twihs1Obj.writeSize=length;
    twihs1Obj.error = TWIHS_ERROR_NONE;

    TWIHS1_InitiateTransfer(address, false);

    return true;
}

// *****************************************************************************
/* Function:
    bool TWIHS1_WriteRead(uint16_t address, uint8_t *wdata, size_t wlength, uint8_t *rdata, size_t rlength)

   Summary:
    Write and Read data from Slave.

   Precondition:
    TWIHSx_Initialize must have been called for the associated TWIHS instance.

   Parameters:
    address - 7-bit / 10-bit slave address.
    wdata   - pointer to write data buffer
    wlength - write data length in bytes.
    rdata   - pointer to read data buffer.
    rlength - read data length in bytes.

   Returns:
    Request status.
    True - Request was successful.
    False - Request has failed.
*/

bool TWIHS1_WriteRead(uint16_t address, uint8_t *wdata, size_t wlength, uint8_t *rdata, size_t rlength)
{

    // Check for ongoing transfer
    if( twihs1Obj.state != TWIHS_STATE_IDLE )
    {
        return false;
    }

    twihs1Obj.address=address;
    twihs1Obj.readBuffer=rdata;
    twihs1Obj.readSize=rlength;
    twihs1Obj.writeBuffer=wdata;
    twihs1Obj.writeSize=wlength;
    twihs1Obj.error = TWIHS_ERROR_NONE;

    TWIHS1_InitiateTransfer(address, false);

    return true;
}

// *****************************************************************************
/* Function:
    TWIHS_ERROR TWIHS1_ErrorGet(void)

   Summary:
    Returns the error during transfer.

   Precondition:
    TWIHSx_Initialize must have been called for the associated TWIHS instance.

   Parameters:
    None.

   Returns:
    Error during transfer.
*/

TWIHS_ERROR TWIHS1_ErrorGet(void)
{
    TWIHS_ERROR error;

    error = twihs1Obj.error;
    twihs1Obj.error = TWIHS_ERROR_NONE;

    return error;
}

// *****************************************************************************
/* Function:
    void TWIHS1_InterruptHandler(void)

   Summary:
    TWIHS1 Peripheral Interrupt Handler.

   Description:
    This function is TWIHS1 Peripheral Interrupt Handler and will
    called on every TWIHS1 interrupt.

   Precondition:
    None.

   Parameters:
    None.

   Returns:
    None.

   Remarks:
    The function is called as peripheral instance's interrupt handler if the
    instance interrupt is enabled. If peripheral instance's interrupt is not
    enabled user need to call it from the main while loop of the application.
*/

void TWIHS1_InterruptHandler(void)
{
    uint32_t status;

    // Read the peripheral status
    status = TWIHS1_Module->TWIHS_SR;

    /* checks if Slave has Nacked */
    if( status & TWIHS_SR_NACK_Msk )
    {
        twihs1Obj.state = TWIHS_STATE_ERROR;
        twihs1Obj.error = TWIHS_ERROR_NACK;
    }


    if( status & TWIHS_SR_TXCOMP_Msk )
    {
        /* Disable and Enable I2C Master */
        TWIHS1_Module->TWIHS_CR = TWIHS_CR_MSDIS_Msk;
        TWIHS1_Module->TWIHS_CR = TWIHS_CR_MSEN_Msk;

        /* Disable Interrupt */
        TWIHS1_Module->TWIHS_IDR = TWIHS_IDR_TXCOMP_Msk |
                                 TWIHS_IDR_TXRDY_Msk  |
                                 TWIHS_IDR_RXRDY_Msk;
    }

    /* checks if the arbitration is lost in multi-master scenario */
    if( status & TWIHS_SR_ARBLST_Msk )
    {
        /* Re-initiate the transfer if arbitration is lost in
         * between of the transfer
         */
        twihs1Obj.state = TWIHS_STATE_ADDR_SEND;
    }


    if( twihs1Obj.error == TWIHS_ERROR_NONE)
    {
        switch( twihs1Obj.state )
        {
            case TWIHS_STATE_ADDR_SEND:
            {
                if (twihs1Obj.writeSize != 0 )
                {
                    // Initiate Write transfer
                    TWIHS1_InitiateTransfer(twihs1Obj.address, false);
                }
                else
                {
                    // Initiate Read transfer
                    TWIHS1_InitiateTransfer(twihs1Obj.address, true);
                }
            }
            break;

            case TWIHS_STATE_TRANSFER_WRITE:
            {
                /* checks if master is ready to transmit */
                if( status & TWIHS_SR_TXRDY_Msk )
                {
                    // Write Last Byte and then initiate read transfer
                    if( ( twihs1Obj.writeCount == (twihs1Obj.writeSize -1) ) && ( twihs1Obj.readSize != 0 ))
                    {
                        // START bit must be set before the last byte is shifted out to generate repeat start. Hence disabled interrupt
                        __disable_irq();
                        TWIHS1_Module->TWIHS_IDR = TWIHS_IDR_TXRDY_Msk;
                        TWIHS1_Module->TWIHS_THR = TWIHS_THR_TXDATA(twihs1Obj.writeBuffer[twihs1Obj.writeCount++]);
                        TWIHS1_InitiateRead();
                    }
                    // Write Last byte and then issue STOP condition
                    else if ( twihs1Obj.writeCount == (twihs1Obj.writeSize -1))
                    {
                        // Load last byte in transmit register, issue stop condition
                        // Generate TXCOMP interrupt after STOP condition has been sent
                        TWIHS1_Module->TWIHS_THR = TWIHS_THR_TXDATA(twihs1Obj.writeBuffer[twihs1Obj.writeCount++]);
                        TWIHS1_Module->TWIHS_CR = TWIHS_CR_STOP_Msk;
                        TWIHS1_Module->TWIHS_IDR = TWIHS_IDR_TXRDY_Msk;

                        /* Check TXCOMP to confirm if STOP condition has been sent, otherwise wait for TXCOMP interrupt */
                        status = TWIHS1_Module->TWIHS_SR;
                        if( status & TWIHS_SR_TXCOMP_Msk )
                        {
                            twihs1Obj.state = TWIHS_STATE_TRANSFER_DONE;
                        }
                        else
                        {
                            twihs1Obj.state = TWIHS_STATE_WAIT_FOR_TXCOMP;
                        }
                    }
                    // Write next byte
                    else
                    {
                        TWIHS1_Module->TWIHS_THR = TWIHS_THR_TXDATA(twihs1Obj.writeBuffer[twihs1Obj.writeCount++]);
                    }

                    // Dummy read to ensure that TXRDY bit is cleared
                    status = TWIHS1_Module->TWIHS_SR;
                }

                break;
            }

            case TWIHS_STATE_TRANSFER_READ:
            {
                /* checks if master has received the data */
                if( status & TWIHS_SR_RXRDY_Msk )
                {
                    // Set the STOP (or START) bit before reading the TWIHS_RHR on the next-to-last access
                    if(  twihs1Obj.readCount == (twihs1Obj.readSize - 2) )
                    {
                        TWIHS1_Module->TWIHS_CR = TWIHS_CR_STOP_Msk;
                    }

                    /* read the received data */
                    twihs1Obj.readBuffer[twihs1Obj.readCount++] = (uint8_t)(TWIHS1_Module->TWIHS_RHR & TWIHS_RHR_RXDATA_Msk);

                    /* checks if transmission has reached at the end */
                    if( twihs1Obj.readCount == twihs1Obj.readSize )
                    {
                        /* Disable the RXRDY interrupt*/
                        TWIHS1_Module->TWIHS_IDR = TWIHS_IDR_RXRDY_Msk;

                        /* Check TXCOMP to confirm if STOP condition has been sent, otherwise wait for TXCOMP interrupt */
                        status = TWIHS1_Module->TWIHS_SR;
                        if( status & TWIHS_SR_TXCOMP_Msk )
                        {
                            twihs1Obj.state = TWIHS_STATE_TRANSFER_DONE;
                        }
                        else
                        {
                            twihs1Obj.state = TWIHS_STATE_WAIT_FOR_TXCOMP;
                        }
                    }
                }
                break;
            }

            case TWIHS_STATE_WAIT_FOR_TXCOMP:
            {
                if( status & TWIHS_SR_TXCOMP_Msk )
                {
                    twihs1Obj.state = TWIHS_STATE_TRANSFER_DONE;
                }
                break;
            }

            default:
            {
                break;
            }
        }
    }
    if (twihs1Obj.state == TWIHS_STATE_ERROR)
    {
        // NACK is received,
        twihs1Obj.state = TWIHS_STATE_IDLE;
        TWIHS1_Module->TWIHS_IDR = TWIHS_IDR_TXCOMP_Msk | TWIHS_IDR_TXRDY_Msk | TWIHS_IDR_RXRDY_Msk;

        // Disable and Enable I2C Master
        TWIHS1_Module->TWIHS_CR = TWIHS_CR_MSDIS_Msk;
        TWIHS1_Module->TWIHS_CR = TWIHS_CR_MSEN_Msk;

        if ( twihs1Obj.callback != NULL )
        {
            twihs1Obj.callback( twihs1Obj.context );
        }
    }
    // check for completion of transfer
    if( twihs1Obj.state == TWIHS_STATE_TRANSFER_DONE )
    {

        twihs1Obj.error = TWIHS_ERROR_NONE;

        // Reset the PLib objects and Interrupts
        twihs1Obj.state = TWIHS_STATE_IDLE;
        TWIHS1_Module->TWIHS_IDR = TWIHS_IDR_TXCOMP_Msk |
                                 TWIHS_IDR_TXRDY_Msk  |
                                 TWIHS_IDR_RXRDY_Msk;

        // Disable and Enable I2C Master
        TWIHS1_Module->TWIHS_CR = TWIHS_CR_MSDIS_Msk;
        TWIHS1_Module->TWIHS_CR = TWIHS_CR_MSEN_Msk;

        if ( twihs1Obj.callback != NULL )
        {
            twihs1Obj.callback( twihs1Obj.context );
        }
    }

    return;
}

/*******************************************************************************
 End of File
*/
