// Seed: 3183095461
module module_0 (
    output uwire id_0,
    input wire id_1,
    output tri1 id_2,
    input tri0 id_3,
    output supply0 id_4,
    output tri1 id_5,
    output wire id_6,
    output tri1 id_7,
    input supply0 id_8,
    input wand id_9,
    output tri id_10
);
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri1 id_3,
    output supply1 id_4,
    input tri1 id_5,
    output wor id_6
);
  assign id_4 = id_5;
  wire id_8;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_1,
      id_6,
      id_4,
      id_6,
      id_6,
      id_3,
      id_3,
      id_0
  );
  wire id_9;
  always @* begin : LABEL_0
    assert (-1'b0);
  end
endmodule
