
ADC_Pot_Servo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e9c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  08006040  08006040  00016040  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006434  08006434  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08006434  08006434  00016434  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800643c  0800643c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800643c  0800643c  0001643c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006440  08006440  00016440  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08006444  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000cc  200001dc  08006620  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002a8  08006620  000202a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cbe7  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001dc6  00000000  00000000  0002cdf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bb0  00000000  00000000  0002ebc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ac8  00000000  00000000  0002f770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017c22  00000000  00000000  00030238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ca11  00000000  00000000  00047e5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098163  00000000  00000000  0005486b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ec9ce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000040a4  00000000  00000000  000eca24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006024 	.word	0x08006024

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08006024 	.word	0x08006024

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96e 	b.w	8000eac <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468c      	mov	ip, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	f040 8083 	bne.w	8000cfe <__udivmoddi4+0x116>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d947      	bls.n	8000c8e <__udivmoddi4+0xa6>
 8000bfe:	fab2 f282 	clz	r2, r2
 8000c02:	b142      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c04:	f1c2 0020 	rsb	r0, r2, #32
 8000c08:	fa24 f000 	lsr.w	r0, r4, r0
 8000c0c:	4091      	lsls	r1, r2
 8000c0e:	4097      	lsls	r7, r2
 8000c10:	ea40 0c01 	orr.w	ip, r0, r1
 8000c14:	4094      	lsls	r4, r2
 8000c16:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c1a:	0c23      	lsrs	r3, r4, #16
 8000c1c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c20:	fa1f fe87 	uxth.w	lr, r7
 8000c24:	fb08 c116 	mls	r1, r8, r6, ip
 8000c28:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c30:	4299      	cmp	r1, r3
 8000c32:	d909      	bls.n	8000c48 <__udivmoddi4+0x60>
 8000c34:	18fb      	adds	r3, r7, r3
 8000c36:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c3a:	f080 8119 	bcs.w	8000e70 <__udivmoddi4+0x288>
 8000c3e:	4299      	cmp	r1, r3
 8000c40:	f240 8116 	bls.w	8000e70 <__udivmoddi4+0x288>
 8000c44:	3e02      	subs	r6, #2
 8000c46:	443b      	add	r3, r7
 8000c48:	1a5b      	subs	r3, r3, r1
 8000c4a:	b2a4      	uxth	r4, r4
 8000c4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c50:	fb08 3310 	mls	r3, r8, r0, r3
 8000c54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c58:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c5c:	45a6      	cmp	lr, r4
 8000c5e:	d909      	bls.n	8000c74 <__udivmoddi4+0x8c>
 8000c60:	193c      	adds	r4, r7, r4
 8000c62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c66:	f080 8105 	bcs.w	8000e74 <__udivmoddi4+0x28c>
 8000c6a:	45a6      	cmp	lr, r4
 8000c6c:	f240 8102 	bls.w	8000e74 <__udivmoddi4+0x28c>
 8000c70:	3802      	subs	r0, #2
 8000c72:	443c      	add	r4, r7
 8000c74:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c78:	eba4 040e 	sub.w	r4, r4, lr
 8000c7c:	2600      	movs	r6, #0
 8000c7e:	b11d      	cbz	r5, 8000c88 <__udivmoddi4+0xa0>
 8000c80:	40d4      	lsrs	r4, r2
 8000c82:	2300      	movs	r3, #0
 8000c84:	e9c5 4300 	strd	r4, r3, [r5]
 8000c88:	4631      	mov	r1, r6
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	b902      	cbnz	r2, 8000c92 <__udivmoddi4+0xaa>
 8000c90:	deff      	udf	#255	; 0xff
 8000c92:	fab2 f282 	clz	r2, r2
 8000c96:	2a00      	cmp	r2, #0
 8000c98:	d150      	bne.n	8000d3c <__udivmoddi4+0x154>
 8000c9a:	1bcb      	subs	r3, r1, r7
 8000c9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ca0:	fa1f f887 	uxth.w	r8, r7
 8000ca4:	2601      	movs	r6, #1
 8000ca6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000caa:	0c21      	lsrs	r1, r4, #16
 8000cac:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cb4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cb8:	428b      	cmp	r3, r1
 8000cba:	d907      	bls.n	8000ccc <__udivmoddi4+0xe4>
 8000cbc:	1879      	adds	r1, r7, r1
 8000cbe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cc2:	d202      	bcs.n	8000cca <__udivmoddi4+0xe2>
 8000cc4:	428b      	cmp	r3, r1
 8000cc6:	f200 80e9 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000cca:	4684      	mov	ip, r0
 8000ccc:	1ac9      	subs	r1, r1, r3
 8000cce:	b2a3      	uxth	r3, r4
 8000cd0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cd4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cd8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cdc:	fb08 f800 	mul.w	r8, r8, r0
 8000ce0:	45a0      	cmp	r8, r4
 8000ce2:	d907      	bls.n	8000cf4 <__udivmoddi4+0x10c>
 8000ce4:	193c      	adds	r4, r7, r4
 8000ce6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x10a>
 8000cec:	45a0      	cmp	r8, r4
 8000cee:	f200 80d9 	bhi.w	8000ea4 <__udivmoddi4+0x2bc>
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	eba4 0408 	sub.w	r4, r4, r8
 8000cf8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cfc:	e7bf      	b.n	8000c7e <__udivmoddi4+0x96>
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x12e>
 8000d02:	2d00      	cmp	r5, #0
 8000d04:	f000 80b1 	beq.w	8000e6a <__udivmoddi4+0x282>
 8000d08:	2600      	movs	r6, #0
 8000d0a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d0e:	4630      	mov	r0, r6
 8000d10:	4631      	mov	r1, r6
 8000d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d16:	fab3 f683 	clz	r6, r3
 8000d1a:	2e00      	cmp	r6, #0
 8000d1c:	d14a      	bne.n	8000db4 <__udivmoddi4+0x1cc>
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d302      	bcc.n	8000d28 <__udivmoddi4+0x140>
 8000d22:	4282      	cmp	r2, r0
 8000d24:	f200 80b8 	bhi.w	8000e98 <__udivmoddi4+0x2b0>
 8000d28:	1a84      	subs	r4, r0, r2
 8000d2a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d2e:	2001      	movs	r0, #1
 8000d30:	468c      	mov	ip, r1
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	d0a8      	beq.n	8000c88 <__udivmoddi4+0xa0>
 8000d36:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d3a:	e7a5      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000d3c:	f1c2 0320 	rsb	r3, r2, #32
 8000d40:	fa20 f603 	lsr.w	r6, r0, r3
 8000d44:	4097      	lsls	r7, r2
 8000d46:	fa01 f002 	lsl.w	r0, r1, r2
 8000d4a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4e:	40d9      	lsrs	r1, r3
 8000d50:	4330      	orrs	r0, r6
 8000d52:	0c03      	lsrs	r3, r0, #16
 8000d54:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d58:	fa1f f887 	uxth.w	r8, r7
 8000d5c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d60:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d64:	fb06 f108 	mul.w	r1, r6, r8
 8000d68:	4299      	cmp	r1, r3
 8000d6a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x19c>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d76:	f080 808d 	bcs.w	8000e94 <__udivmoddi4+0x2ac>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 808a 	bls.w	8000e94 <__udivmoddi4+0x2ac>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b281      	uxth	r1, r0
 8000d88:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d8c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d94:	fb00 f308 	mul.w	r3, r0, r8
 8000d98:	428b      	cmp	r3, r1
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0x1c4>
 8000d9c:	1879      	adds	r1, r7, r1
 8000d9e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000da2:	d273      	bcs.n	8000e8c <__udivmoddi4+0x2a4>
 8000da4:	428b      	cmp	r3, r1
 8000da6:	d971      	bls.n	8000e8c <__udivmoddi4+0x2a4>
 8000da8:	3802      	subs	r0, #2
 8000daa:	4439      	add	r1, r7
 8000dac:	1acb      	subs	r3, r1, r3
 8000dae:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000db2:	e778      	b.n	8000ca6 <__udivmoddi4+0xbe>
 8000db4:	f1c6 0c20 	rsb	ip, r6, #32
 8000db8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dbc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000dc0:	431c      	orrs	r4, r3
 8000dc2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000dc6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dca:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dce:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	0c3b      	lsrs	r3, r7, #16
 8000dd6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dda:	fa1f f884 	uxth.w	r8, r4
 8000dde:	fb0e 1119 	mls	r1, lr, r9, r1
 8000de2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000de6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dea:	458a      	cmp	sl, r1
 8000dec:	fa02 f206 	lsl.w	r2, r2, r6
 8000df0:	fa00 f306 	lsl.w	r3, r0, r6
 8000df4:	d908      	bls.n	8000e08 <__udivmoddi4+0x220>
 8000df6:	1861      	adds	r1, r4, r1
 8000df8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dfc:	d248      	bcs.n	8000e90 <__udivmoddi4+0x2a8>
 8000dfe:	458a      	cmp	sl, r1
 8000e00:	d946      	bls.n	8000e90 <__udivmoddi4+0x2a8>
 8000e02:	f1a9 0902 	sub.w	r9, r9, #2
 8000e06:	4421      	add	r1, r4
 8000e08:	eba1 010a 	sub.w	r1, r1, sl
 8000e0c:	b2bf      	uxth	r7, r7
 8000e0e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e12:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e16:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e1a:	fb00 f808 	mul.w	r8, r0, r8
 8000e1e:	45b8      	cmp	r8, r7
 8000e20:	d907      	bls.n	8000e32 <__udivmoddi4+0x24a>
 8000e22:	19e7      	adds	r7, r4, r7
 8000e24:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e28:	d22e      	bcs.n	8000e88 <__udivmoddi4+0x2a0>
 8000e2a:	45b8      	cmp	r8, r7
 8000e2c:	d92c      	bls.n	8000e88 <__udivmoddi4+0x2a0>
 8000e2e:	3802      	subs	r0, #2
 8000e30:	4427      	add	r7, r4
 8000e32:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e36:	eba7 0708 	sub.w	r7, r7, r8
 8000e3a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e3e:	454f      	cmp	r7, r9
 8000e40:	46c6      	mov	lr, r8
 8000e42:	4649      	mov	r1, r9
 8000e44:	d31a      	bcc.n	8000e7c <__udivmoddi4+0x294>
 8000e46:	d017      	beq.n	8000e78 <__udivmoddi4+0x290>
 8000e48:	b15d      	cbz	r5, 8000e62 <__udivmoddi4+0x27a>
 8000e4a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e4e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e52:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e56:	40f2      	lsrs	r2, r6
 8000e58:	ea4c 0202 	orr.w	r2, ip, r2
 8000e5c:	40f7      	lsrs	r7, r6
 8000e5e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e62:	2600      	movs	r6, #0
 8000e64:	4631      	mov	r1, r6
 8000e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e70b      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e9      	b.n	8000c48 <__udivmoddi4+0x60>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6fd      	b.n	8000c74 <__udivmoddi4+0x8c>
 8000e78:	4543      	cmp	r3, r8
 8000e7a:	d2e5      	bcs.n	8000e48 <__udivmoddi4+0x260>
 8000e7c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e80:	eb69 0104 	sbc.w	r1, r9, r4
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7df      	b.n	8000e48 <__udivmoddi4+0x260>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e7d2      	b.n	8000e32 <__udivmoddi4+0x24a>
 8000e8c:	4660      	mov	r0, ip
 8000e8e:	e78d      	b.n	8000dac <__udivmoddi4+0x1c4>
 8000e90:	4681      	mov	r9, r0
 8000e92:	e7b9      	b.n	8000e08 <__udivmoddi4+0x220>
 8000e94:	4666      	mov	r6, ip
 8000e96:	e775      	b.n	8000d84 <__udivmoddi4+0x19c>
 8000e98:	4630      	mov	r0, r6
 8000e9a:	e74a      	b.n	8000d32 <__udivmoddi4+0x14a>
 8000e9c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ea0:	4439      	add	r1, r7
 8000ea2:	e713      	b.n	8000ccc <__udivmoddi4+0xe4>
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	443c      	add	r4, r7
 8000ea8:	e724      	b.n	8000cf4 <__udivmoddi4+0x10c>
 8000eaa:	bf00      	nop

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eb4:	f000 fba8 	bl	8001608 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eb8:	f000 f81c 	bl	8000ef4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ebc:	f000 f930 	bl	8001120 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000ec0:	f000 f882 	bl	8000fc8 <MX_ADC1_Init>
  MX_TIM4_Init();
 8000ec4:	f000 f8d2 	bl	800106c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  if (HAL_ADC_Start_IT(&hadc1) != HAL_OK)
 8000ec8:	4808      	ldr	r0, [pc, #32]	; (8000eec <main+0x3c>)
 8000eca:	f000 fc53 	bl	8001774 <HAL_ADC_Start_IT>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <main+0x28>
	Error_Handler();
 8000ed4:	f000 f98c 	bl	80011f0 <Error_Handler>
  if (HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2) != HAL_OK)
 8000ed8:	2104      	movs	r1, #4
 8000eda:	4805      	ldr	r0, [pc, #20]	; (8000ef0 <main+0x40>)
 8000edc:	f001 ff8c 	bl	8002df8 <HAL_TIM_PWM_Start>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <main+0x3a>
	Error_Handler();
 8000ee6:	f000 f983 	bl	80011f0 <Error_Handler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000eea:	e7fe      	b.n	8000eea <main+0x3a>
 8000eec:	2000024c 	.word	0x2000024c
 8000ef0:	20000204 	.word	0x20000204

08000ef4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b094      	sub	sp, #80	; 0x50
 8000ef8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000efa:	f107 0320 	add.w	r3, r7, #32
 8000efe:	2230      	movs	r2, #48	; 0x30
 8000f00:	2100      	movs	r1, #0
 8000f02:	4618      	mov	r0, r3
 8000f04:	f002 fbb4 	bl	8003670 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f08:	f107 030c 	add.w	r3, r7, #12
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
 8000f10:	605a      	str	r2, [r3, #4]
 8000f12:	609a      	str	r2, [r3, #8]
 8000f14:	60da      	str	r2, [r3, #12]
 8000f16:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f18:	2300      	movs	r3, #0
 8000f1a:	60bb      	str	r3, [r7, #8]
 8000f1c:	4b28      	ldr	r3, [pc, #160]	; (8000fc0 <SystemClock_Config+0xcc>)
 8000f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f20:	4a27      	ldr	r2, [pc, #156]	; (8000fc0 <SystemClock_Config+0xcc>)
 8000f22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f26:	6413      	str	r3, [r2, #64]	; 0x40
 8000f28:	4b25      	ldr	r3, [pc, #148]	; (8000fc0 <SystemClock_Config+0xcc>)
 8000f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f30:	60bb      	str	r3, [r7, #8]
 8000f32:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000f34:	2300      	movs	r3, #0
 8000f36:	607b      	str	r3, [r7, #4]
 8000f38:	4b22      	ldr	r3, [pc, #136]	; (8000fc4 <SystemClock_Config+0xd0>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000f40:	4a20      	ldr	r2, [pc, #128]	; (8000fc4 <SystemClock_Config+0xd0>)
 8000f42:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f46:	6013      	str	r3, [r2, #0]
 8000f48:	4b1e      	ldr	r3, [pc, #120]	; (8000fc4 <SystemClock_Config+0xd0>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f50:	607b      	str	r3, [r7, #4]
 8000f52:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f54:	2301      	movs	r3, #1
 8000f56:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f58:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f5c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f5e:	2302      	movs	r3, #2
 8000f60:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f62:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000f66:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000f68:	2319      	movs	r3, #25
 8000f6a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000f6c:	23a8      	movs	r3, #168	; 0xa8
 8000f6e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f70:	2302      	movs	r3, #2
 8000f72:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000f74:	2304      	movs	r3, #4
 8000f76:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f78:	f107 0320 	add.w	r3, r7, #32
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f001 fad7 	bl	8002530 <HAL_RCC_OscConfig>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d001      	beq.n	8000f8c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000f88:	f000 f932 	bl	80011f0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f8c:	230f      	movs	r3, #15
 8000f8e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f90:	2302      	movs	r3, #2
 8000f92:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f94:	2300      	movs	r3, #0
 8000f96:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f9c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000fa2:	f107 030c 	add.w	r3, r7, #12
 8000fa6:	2102      	movs	r1, #2
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f001 fd39 	bl	8002a20 <HAL_RCC_ClockConfig>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d001      	beq.n	8000fb8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000fb4:	f000 f91c 	bl	80011f0 <Error_Handler>
  }
}
 8000fb8:	bf00      	nop
 8000fba:	3750      	adds	r7, #80	; 0x50
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	40023800 	.word	0x40023800
 8000fc4:	40007000 	.word	0x40007000

08000fc8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000fce:	463b      	mov	r3, r7
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	601a      	str	r2, [r3, #0]
 8000fd4:	605a      	str	r2, [r3, #4]
 8000fd6:	609a      	str	r2, [r3, #8]
 8000fd8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000fda:	4b21      	ldr	r3, [pc, #132]	; (8001060 <MX_ADC1_Init+0x98>)
 8000fdc:	4a21      	ldr	r2, [pc, #132]	; (8001064 <MX_ADC1_Init+0x9c>)
 8000fde:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000fe0:	4b1f      	ldr	r3, [pc, #124]	; (8001060 <MX_ADC1_Init+0x98>)
 8000fe2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000fe6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000fe8:	4b1d      	ldr	r3, [pc, #116]	; (8001060 <MX_ADC1_Init+0x98>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000fee:	4b1c      	ldr	r3, [pc, #112]	; (8001060 <MX_ADC1_Init+0x98>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000ff4:	4b1a      	ldr	r3, [pc, #104]	; (8001060 <MX_ADC1_Init+0x98>)
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ffa:	4b19      	ldr	r3, [pc, #100]	; (8001060 <MX_ADC1_Init+0x98>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001002:	4b17      	ldr	r3, [pc, #92]	; (8001060 <MX_ADC1_Init+0x98>)
 8001004:	2200      	movs	r2, #0
 8001006:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001008:	4b15      	ldr	r3, [pc, #84]	; (8001060 <MX_ADC1_Init+0x98>)
 800100a:	4a17      	ldr	r2, [pc, #92]	; (8001068 <MX_ADC1_Init+0xa0>)
 800100c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800100e:	4b14      	ldr	r3, [pc, #80]	; (8001060 <MX_ADC1_Init+0x98>)
 8001010:	2200      	movs	r2, #0
 8001012:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001014:	4b12      	ldr	r3, [pc, #72]	; (8001060 <MX_ADC1_Init+0x98>)
 8001016:	2201      	movs	r2, #1
 8001018:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800101a:	4b11      	ldr	r3, [pc, #68]	; (8001060 <MX_ADC1_Init+0x98>)
 800101c:	2200      	movs	r2, #0
 800101e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001022:	4b0f      	ldr	r3, [pc, #60]	; (8001060 <MX_ADC1_Init+0x98>)
 8001024:	2200      	movs	r2, #0
 8001026:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001028:	480d      	ldr	r0, [pc, #52]	; (8001060 <MX_ADC1_Init+0x98>)
 800102a:	f000 fb5f 	bl	80016ec <HAL_ADC_Init>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001034:	f000 f8dc 	bl	80011f0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001038:	2301      	movs	r3, #1
 800103a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800103c:	2301      	movs	r3, #1
 800103e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001040:	2307      	movs	r3, #7
 8001042:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001044:	463b      	mov	r3, r7
 8001046:	4619      	mov	r1, r3
 8001048:	4805      	ldr	r0, [pc, #20]	; (8001060 <MX_ADC1_Init+0x98>)
 800104a:	f000 fdb3 	bl	8001bb4 <HAL_ADC_ConfigChannel>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001054:	f000 f8cc 	bl	80011f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001058:	bf00      	nop
 800105a:	3710      	adds	r7, #16
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	2000024c 	.word	0x2000024c
 8001064:	40012000 	.word	0x40012000
 8001068:	0f000001 	.word	0x0f000001

0800106c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b08a      	sub	sp, #40	; 0x28
 8001070:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001072:	f107 0320 	add.w	r3, r7, #32
 8001076:	2200      	movs	r2, #0
 8001078:	601a      	str	r2, [r3, #0]
 800107a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800107c:	1d3b      	adds	r3, r7, #4
 800107e:	2200      	movs	r2, #0
 8001080:	601a      	str	r2, [r3, #0]
 8001082:	605a      	str	r2, [r3, #4]
 8001084:	609a      	str	r2, [r3, #8]
 8001086:	60da      	str	r2, [r3, #12]
 8001088:	611a      	str	r2, [r3, #16]
 800108a:	615a      	str	r2, [r3, #20]
 800108c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800108e:	4b22      	ldr	r3, [pc, #136]	; (8001118 <MX_TIM4_Init+0xac>)
 8001090:	4a22      	ldr	r2, [pc, #136]	; (800111c <MX_TIM4_Init+0xb0>)
 8001092:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 40-1;
 8001094:	4b20      	ldr	r3, [pc, #128]	; (8001118 <MX_TIM4_Init+0xac>)
 8001096:	2227      	movs	r2, #39	; 0x27
 8001098:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800109a:	4b1f      	ldr	r3, [pc, #124]	; (8001118 <MX_TIM4_Init+0xac>)
 800109c:	2200      	movs	r2, #0
 800109e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 42000-1;
 80010a0:	4b1d      	ldr	r3, [pc, #116]	; (8001118 <MX_TIM4_Init+0xac>)
 80010a2:	f24a 420f 	movw	r2, #41999	; 0xa40f
 80010a6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010a8:	4b1b      	ldr	r3, [pc, #108]	; (8001118 <MX_TIM4_Init+0xac>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010ae:	4b1a      	ldr	r3, [pc, #104]	; (8001118 <MX_TIM4_Init+0xac>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80010b4:	4818      	ldr	r0, [pc, #96]	; (8001118 <MX_TIM4_Init+0xac>)
 80010b6:	f001 fe4f 	bl	8002d58 <HAL_TIM_PWM_Init>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 80010c0:	f000 f896 	bl	80011f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010c4:	2300      	movs	r3, #0
 80010c6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010c8:	2300      	movs	r3, #0
 80010ca:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80010cc:	f107 0320 	add.w	r3, r7, #32
 80010d0:	4619      	mov	r1, r3
 80010d2:	4811      	ldr	r0, [pc, #68]	; (8001118 <MX_TIM4_Init+0xac>)
 80010d4:	f002 fa34 	bl	8003540 <HAL_TIMEx_MasterConfigSynchronization>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 80010de:	f000 f887 	bl	80011f0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010e2:	2360      	movs	r3, #96	; 0x60
 80010e4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80010e6:	2300      	movs	r3, #0
 80010e8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010ea:	2300      	movs	r3, #0
 80010ec:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010ee:	2300      	movs	r3, #0
 80010f0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80010f2:	1d3b      	adds	r3, r7, #4
 80010f4:	2204      	movs	r2, #4
 80010f6:	4619      	mov	r1, r3
 80010f8:	4807      	ldr	r0, [pc, #28]	; (8001118 <MX_TIM4_Init+0xac>)
 80010fa:	f001 ff2d 	bl	8002f58 <HAL_TIM_PWM_ConfigChannel>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8001104:	f000 f874 	bl	80011f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001108:	4803      	ldr	r0, [pc, #12]	; (8001118 <MX_TIM4_Init+0xac>)
 800110a:	f000 f90d 	bl	8001328 <HAL_TIM_MspPostInit>

}
 800110e:	bf00      	nop
 8001110:	3728      	adds	r7, #40	; 0x28
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	20000204 	.word	0x20000204
 800111c:	40000800 	.word	0x40000800

08001120 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001120:	b480      	push	{r7}
 8001122:	b085      	sub	sp, #20
 8001124:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001126:	2300      	movs	r3, #0
 8001128:	60fb      	str	r3, [r7, #12]
 800112a:	4b17      	ldr	r3, [pc, #92]	; (8001188 <MX_GPIO_Init+0x68>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112e:	4a16      	ldr	r2, [pc, #88]	; (8001188 <MX_GPIO_Init+0x68>)
 8001130:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001134:	6313      	str	r3, [r2, #48]	; 0x30
 8001136:	4b14      	ldr	r3, [pc, #80]	; (8001188 <MX_GPIO_Init+0x68>)
 8001138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800113e:	60fb      	str	r3, [r7, #12]
 8001140:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001142:	2300      	movs	r3, #0
 8001144:	60bb      	str	r3, [r7, #8]
 8001146:	4b10      	ldr	r3, [pc, #64]	; (8001188 <MX_GPIO_Init+0x68>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114a:	4a0f      	ldr	r2, [pc, #60]	; (8001188 <MX_GPIO_Init+0x68>)
 800114c:	f043 0301 	orr.w	r3, r3, #1
 8001150:	6313      	str	r3, [r2, #48]	; 0x30
 8001152:	4b0d      	ldr	r3, [pc, #52]	; (8001188 <MX_GPIO_Init+0x68>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001156:	f003 0301 	and.w	r3, r3, #1
 800115a:	60bb      	str	r3, [r7, #8]
 800115c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800115e:	2300      	movs	r3, #0
 8001160:	607b      	str	r3, [r7, #4]
 8001162:	4b09      	ldr	r3, [pc, #36]	; (8001188 <MX_GPIO_Init+0x68>)
 8001164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001166:	4a08      	ldr	r2, [pc, #32]	; (8001188 <MX_GPIO_Init+0x68>)
 8001168:	f043 0302 	orr.w	r3, r3, #2
 800116c:	6313      	str	r3, [r2, #48]	; 0x30
 800116e:	4b06      	ldr	r3, [pc, #24]	; (8001188 <MX_GPIO_Init+0x68>)
 8001170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001172:	f003 0302 	and.w	r3, r3, #2
 8001176:	607b      	str	r3, [r7, #4]
 8001178:	687b      	ldr	r3, [r7, #4]

}
 800117a:	bf00      	nop
 800117c:	3714      	adds	r7, #20
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	40023800 	.word	0x40023800

0800118c <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 800118c:	b580      	push	{r7, lr}
 800118e:	b084      	sub	sp, #16
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
	uint16_t adcValue = HAL_ADC_GetValue(&hadc1);
 8001194:	4811      	ldr	r0, [pc, #68]	; (80011dc <HAL_ADC_ConvCpltCallback+0x50>)
 8001196:	f000 fcec 	bl	8001b72 <HAL_ADC_GetValue>
 800119a:	4603      	mov	r3, r0
 800119c:	81fb      	strh	r3, [r7, #14]
	uint16_t ccrValue = (float) adcValue * (5250-1050) / 4095 + 1050;
 800119e:	89fb      	ldrh	r3, [r7, #14]
 80011a0:	ee07 3a90 	vmov	s15, r3
 80011a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011a8:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80011e0 <HAL_ADC_ConvCpltCallback+0x54>
 80011ac:	ee27 7a87 	vmul.f32	s14, s15, s14
 80011b0:	eddf 6a0c 	vldr	s13, [pc, #48]	; 80011e4 <HAL_ADC_ConvCpltCallback+0x58>
 80011b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011b8:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 80011e8 <HAL_ADC_ConvCpltCallback+0x5c>
 80011bc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80011c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011c4:	ee17 3a90 	vmov	r3, s15
 80011c8:	81bb      	strh	r3, [r7, #12]
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, ccrValue);
 80011ca:	4b08      	ldr	r3, [pc, #32]	; (80011ec <HAL_ADC_ConvCpltCallback+0x60>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	89ba      	ldrh	r2, [r7, #12]
 80011d0:	639a      	str	r2, [r3, #56]	; 0x38
}
 80011d2:	bf00      	nop
 80011d4:	3710      	adds	r7, #16
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	2000024c 	.word	0x2000024c
 80011e0:	45834000 	.word	0x45834000
 80011e4:	457ff000 	.word	0x457ff000
 80011e8:	44834000 	.word	0x44834000
 80011ec:	20000204 	.word	0x20000204

080011f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011f4:	b672      	cpsid	i
}
 80011f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011f8:	e7fe      	b.n	80011f8 <Error_Handler+0x8>
	...

080011fc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b083      	sub	sp, #12
 8001200:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001202:	2300      	movs	r3, #0
 8001204:	607b      	str	r3, [r7, #4]
 8001206:	4b10      	ldr	r3, [pc, #64]	; (8001248 <HAL_MspInit+0x4c>)
 8001208:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800120a:	4a0f      	ldr	r2, [pc, #60]	; (8001248 <HAL_MspInit+0x4c>)
 800120c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001210:	6453      	str	r3, [r2, #68]	; 0x44
 8001212:	4b0d      	ldr	r3, [pc, #52]	; (8001248 <HAL_MspInit+0x4c>)
 8001214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001216:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800121a:	607b      	str	r3, [r7, #4]
 800121c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800121e:	2300      	movs	r3, #0
 8001220:	603b      	str	r3, [r7, #0]
 8001222:	4b09      	ldr	r3, [pc, #36]	; (8001248 <HAL_MspInit+0x4c>)
 8001224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001226:	4a08      	ldr	r2, [pc, #32]	; (8001248 <HAL_MspInit+0x4c>)
 8001228:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800122c:	6413      	str	r3, [r2, #64]	; 0x40
 800122e:	4b06      	ldr	r3, [pc, #24]	; (8001248 <HAL_MspInit+0x4c>)
 8001230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001232:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001236:	603b      	str	r3, [r7, #0]
 8001238:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800123a:	bf00      	nop
 800123c:	370c      	adds	r7, #12
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	40023800 	.word	0x40023800

0800124c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b08a      	sub	sp, #40	; 0x28
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001254:	f107 0314 	add.w	r3, r7, #20
 8001258:	2200      	movs	r2, #0
 800125a:	601a      	str	r2, [r3, #0]
 800125c:	605a      	str	r2, [r3, #4]
 800125e:	609a      	str	r2, [r3, #8]
 8001260:	60da      	str	r2, [r3, #12]
 8001262:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4a1b      	ldr	r2, [pc, #108]	; (80012d8 <HAL_ADC_MspInit+0x8c>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d12f      	bne.n	80012ce <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800126e:	2300      	movs	r3, #0
 8001270:	613b      	str	r3, [r7, #16]
 8001272:	4b1a      	ldr	r3, [pc, #104]	; (80012dc <HAL_ADC_MspInit+0x90>)
 8001274:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001276:	4a19      	ldr	r2, [pc, #100]	; (80012dc <HAL_ADC_MspInit+0x90>)
 8001278:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800127c:	6453      	str	r3, [r2, #68]	; 0x44
 800127e:	4b17      	ldr	r3, [pc, #92]	; (80012dc <HAL_ADC_MspInit+0x90>)
 8001280:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001282:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001286:	613b      	str	r3, [r7, #16]
 8001288:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800128a:	2300      	movs	r3, #0
 800128c:	60fb      	str	r3, [r7, #12]
 800128e:	4b13      	ldr	r3, [pc, #76]	; (80012dc <HAL_ADC_MspInit+0x90>)
 8001290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001292:	4a12      	ldr	r2, [pc, #72]	; (80012dc <HAL_ADC_MspInit+0x90>)
 8001294:	f043 0301 	orr.w	r3, r3, #1
 8001298:	6313      	str	r3, [r2, #48]	; 0x30
 800129a:	4b10      	ldr	r3, [pc, #64]	; (80012dc <HAL_ADC_MspInit+0x90>)
 800129c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129e:	f003 0301 	and.w	r3, r3, #1
 80012a2:	60fb      	str	r3, [r7, #12]
 80012a4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = POT_Pin;
 80012a6:	2302      	movs	r3, #2
 80012a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012aa:	2303      	movs	r3, #3
 80012ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ae:	2300      	movs	r3, #0
 80012b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(POT_GPIO_Port, &GPIO_InitStruct);
 80012b2:	f107 0314 	add.w	r3, r7, #20
 80012b6:	4619      	mov	r1, r3
 80012b8:	4809      	ldr	r0, [pc, #36]	; (80012e0 <HAL_ADC_MspInit+0x94>)
 80012ba:	f000 ffb5 	bl	8002228 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80012be:	2200      	movs	r2, #0
 80012c0:	2100      	movs	r1, #0
 80012c2:	2012      	movs	r0, #18
 80012c4:	f000 ff79 	bl	80021ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80012c8:	2012      	movs	r0, #18
 80012ca:	f000 ff92 	bl	80021f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80012ce:	bf00      	nop
 80012d0:	3728      	adds	r7, #40	; 0x28
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	40012000 	.word	0x40012000
 80012dc:	40023800 	.word	0x40023800
 80012e0:	40020000 	.word	0x40020000

080012e4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b085      	sub	sp, #20
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a0b      	ldr	r2, [pc, #44]	; (8001320 <HAL_TIM_PWM_MspInit+0x3c>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d10d      	bne.n	8001312 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80012f6:	2300      	movs	r3, #0
 80012f8:	60fb      	str	r3, [r7, #12]
 80012fa:	4b0a      	ldr	r3, [pc, #40]	; (8001324 <HAL_TIM_PWM_MspInit+0x40>)
 80012fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012fe:	4a09      	ldr	r2, [pc, #36]	; (8001324 <HAL_TIM_PWM_MspInit+0x40>)
 8001300:	f043 0304 	orr.w	r3, r3, #4
 8001304:	6413      	str	r3, [r2, #64]	; 0x40
 8001306:	4b07      	ldr	r3, [pc, #28]	; (8001324 <HAL_TIM_PWM_MspInit+0x40>)
 8001308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800130a:	f003 0304 	and.w	r3, r3, #4
 800130e:	60fb      	str	r3, [r7, #12]
 8001310:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001312:	bf00      	nop
 8001314:	3714      	adds	r7, #20
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	40000800 	.word	0x40000800
 8001324:	40023800 	.word	0x40023800

08001328 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b088      	sub	sp, #32
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001330:	f107 030c 	add.w	r3, r7, #12
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	605a      	str	r2, [r3, #4]
 800133a:	609a      	str	r2, [r3, #8]
 800133c:	60da      	str	r2, [r3, #12]
 800133e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a12      	ldr	r2, [pc, #72]	; (8001390 <HAL_TIM_MspPostInit+0x68>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d11d      	bne.n	8001386 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800134a:	2300      	movs	r3, #0
 800134c:	60bb      	str	r3, [r7, #8]
 800134e:	4b11      	ldr	r3, [pc, #68]	; (8001394 <HAL_TIM_MspPostInit+0x6c>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001352:	4a10      	ldr	r2, [pc, #64]	; (8001394 <HAL_TIM_MspPostInit+0x6c>)
 8001354:	f043 0302 	orr.w	r3, r3, #2
 8001358:	6313      	str	r3, [r2, #48]	; 0x30
 800135a:	4b0e      	ldr	r3, [pc, #56]	; (8001394 <HAL_TIM_MspPostInit+0x6c>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135e:	f003 0302 	and.w	r3, r3, #2
 8001362:	60bb      	str	r3, [r7, #8]
 8001364:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = SERVO_Pin;
 8001366:	2380      	movs	r3, #128	; 0x80
 8001368:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800136a:	2302      	movs	r3, #2
 800136c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136e:	2300      	movs	r3, #0
 8001370:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001372:	2300      	movs	r3, #0
 8001374:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001376:	2302      	movs	r3, #2
 8001378:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SERVO_GPIO_Port, &GPIO_InitStruct);
 800137a:	f107 030c 	add.w	r3, r7, #12
 800137e:	4619      	mov	r1, r3
 8001380:	4805      	ldr	r0, [pc, #20]	; (8001398 <HAL_TIM_MspPostInit+0x70>)
 8001382:	f000 ff51 	bl	8002228 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001386:	bf00      	nop
 8001388:	3720      	adds	r7, #32
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	40000800 	.word	0x40000800
 8001394:	40023800 	.word	0x40023800
 8001398:	40020400 	.word	0x40020400

0800139c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013a0:	e7fe      	b.n	80013a0 <NMI_Handler+0x4>

080013a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013a2:	b480      	push	{r7}
 80013a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013a6:	e7fe      	b.n	80013a6 <HardFault_Handler+0x4>

080013a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013ac:	e7fe      	b.n	80013ac <MemManage_Handler+0x4>

080013ae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013ae:	b480      	push	{r7}
 80013b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013b2:	e7fe      	b.n	80013b2 <BusFault_Handler+0x4>

080013b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013b8:	e7fe      	b.n	80013b8 <UsageFault_Handler+0x4>

080013ba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013ba:	b480      	push	{r7}
 80013bc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013be:	bf00      	nop
 80013c0:	46bd      	mov	sp, r7
 80013c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c6:	4770      	bx	lr

080013c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013cc:	bf00      	nop
 80013ce:	46bd      	mov	sp, r7
 80013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d4:	4770      	bx	lr

080013d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013d6:	b480      	push	{r7}
 80013d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013da:	bf00      	nop
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr

080013e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013e8:	f000 f960 	bl	80016ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013ec:	bf00      	nop
 80013ee:	bd80      	pop	{r7, pc}

080013f0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80013f4:	4802      	ldr	r0, [pc, #8]	; (8001400 <ADC_IRQHandler+0x10>)
 80013f6:	f000 fa7b 	bl	80018f0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80013fa:	bf00      	nop
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	2000024c 	.word	0x2000024c

08001404 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
	return 1;
 8001408:	2301      	movs	r3, #1
}
 800140a:	4618      	mov	r0, r3
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr

08001414 <_kill>:

int _kill(int pid, int sig)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800141e:	f002 f8fd 	bl	800361c <__errno>
 8001422:	4603      	mov	r3, r0
 8001424:	2216      	movs	r2, #22
 8001426:	601a      	str	r2, [r3, #0]
	return -1;
 8001428:	f04f 33ff 	mov.w	r3, #4294967295
}
 800142c:	4618      	mov	r0, r3
 800142e:	3708      	adds	r7, #8
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}

08001434 <_exit>:

void _exit (int status)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b082      	sub	sp, #8
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800143c:	f04f 31ff 	mov.w	r1, #4294967295
 8001440:	6878      	ldr	r0, [r7, #4]
 8001442:	f7ff ffe7 	bl	8001414 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001446:	e7fe      	b.n	8001446 <_exit+0x12>

08001448 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b086      	sub	sp, #24
 800144c:	af00      	add	r7, sp, #0
 800144e:	60f8      	str	r0, [r7, #12]
 8001450:	60b9      	str	r1, [r7, #8]
 8001452:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001454:	2300      	movs	r3, #0
 8001456:	617b      	str	r3, [r7, #20]
 8001458:	e00a      	b.n	8001470 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800145a:	f3af 8000 	nop.w
 800145e:	4601      	mov	r1, r0
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	1c5a      	adds	r2, r3, #1
 8001464:	60ba      	str	r2, [r7, #8]
 8001466:	b2ca      	uxtb	r2, r1
 8001468:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	3301      	adds	r3, #1
 800146e:	617b      	str	r3, [r7, #20]
 8001470:	697a      	ldr	r2, [r7, #20]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	429a      	cmp	r2, r3
 8001476:	dbf0      	blt.n	800145a <_read+0x12>
	}

return len;
 8001478:	687b      	ldr	r3, [r7, #4]
}
 800147a:	4618      	mov	r0, r3
 800147c:	3718      	adds	r7, #24
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}

08001482 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001482:	b580      	push	{r7, lr}
 8001484:	b086      	sub	sp, #24
 8001486:	af00      	add	r7, sp, #0
 8001488:	60f8      	str	r0, [r7, #12]
 800148a:	60b9      	str	r1, [r7, #8]
 800148c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800148e:	2300      	movs	r3, #0
 8001490:	617b      	str	r3, [r7, #20]
 8001492:	e009      	b.n	80014a8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	1c5a      	adds	r2, r3, #1
 8001498:	60ba      	str	r2, [r7, #8]
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	4618      	mov	r0, r3
 800149e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014a2:	697b      	ldr	r3, [r7, #20]
 80014a4:	3301      	adds	r3, #1
 80014a6:	617b      	str	r3, [r7, #20]
 80014a8:	697a      	ldr	r2, [r7, #20]
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	429a      	cmp	r2, r3
 80014ae:	dbf1      	blt.n	8001494 <_write+0x12>
	}
	return len;
 80014b0:	687b      	ldr	r3, [r7, #4]
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3718      	adds	r7, #24
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}

080014ba <_close>:

int _close(int file)
{
 80014ba:	b480      	push	{r7}
 80014bc:	b083      	sub	sp, #12
 80014be:	af00      	add	r7, sp, #0
 80014c0:	6078      	str	r0, [r7, #4]
	return -1;
 80014c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	370c      	adds	r7, #12
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr

080014d2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014d2:	b480      	push	{r7}
 80014d4:	b083      	sub	sp, #12
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	6078      	str	r0, [r7, #4]
 80014da:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80014e2:	605a      	str	r2, [r3, #4]
	return 0;
 80014e4:	2300      	movs	r3, #0
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	370c      	adds	r7, #12
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr

080014f2 <_isatty>:

int _isatty(int file)
{
 80014f2:	b480      	push	{r7}
 80014f4:	b083      	sub	sp, #12
 80014f6:	af00      	add	r7, sp, #0
 80014f8:	6078      	str	r0, [r7, #4]
	return 1;
 80014fa:	2301      	movs	r3, #1
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	370c      	adds	r7, #12
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr

08001508 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001508:	b480      	push	{r7}
 800150a:	b085      	sub	sp, #20
 800150c:	af00      	add	r7, sp, #0
 800150e:	60f8      	str	r0, [r7, #12]
 8001510:	60b9      	str	r1, [r7, #8]
 8001512:	607a      	str	r2, [r7, #4]
	return 0;
 8001514:	2300      	movs	r3, #0
}
 8001516:	4618      	mov	r0, r3
 8001518:	3714      	adds	r7, #20
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr
	...

08001524 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b086      	sub	sp, #24
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800152c:	4a14      	ldr	r2, [pc, #80]	; (8001580 <_sbrk+0x5c>)
 800152e:	4b15      	ldr	r3, [pc, #84]	; (8001584 <_sbrk+0x60>)
 8001530:	1ad3      	subs	r3, r2, r3
 8001532:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001538:	4b13      	ldr	r3, [pc, #76]	; (8001588 <_sbrk+0x64>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d102      	bne.n	8001546 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001540:	4b11      	ldr	r3, [pc, #68]	; (8001588 <_sbrk+0x64>)
 8001542:	4a12      	ldr	r2, [pc, #72]	; (800158c <_sbrk+0x68>)
 8001544:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001546:	4b10      	ldr	r3, [pc, #64]	; (8001588 <_sbrk+0x64>)
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	4413      	add	r3, r2
 800154e:	693a      	ldr	r2, [r7, #16]
 8001550:	429a      	cmp	r2, r3
 8001552:	d207      	bcs.n	8001564 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001554:	f002 f862 	bl	800361c <__errno>
 8001558:	4603      	mov	r3, r0
 800155a:	220c      	movs	r2, #12
 800155c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800155e:	f04f 33ff 	mov.w	r3, #4294967295
 8001562:	e009      	b.n	8001578 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001564:	4b08      	ldr	r3, [pc, #32]	; (8001588 <_sbrk+0x64>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800156a:	4b07      	ldr	r3, [pc, #28]	; (8001588 <_sbrk+0x64>)
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	4413      	add	r3, r2
 8001572:	4a05      	ldr	r2, [pc, #20]	; (8001588 <_sbrk+0x64>)
 8001574:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001576:	68fb      	ldr	r3, [r7, #12]
}
 8001578:	4618      	mov	r0, r3
 800157a:	3718      	adds	r7, #24
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	20010000 	.word	0x20010000
 8001584:	00000400 	.word	0x00000400
 8001588:	200001f8 	.word	0x200001f8
 800158c:	200002a8 	.word	0x200002a8

08001590 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001594:	4b06      	ldr	r3, [pc, #24]	; (80015b0 <SystemInit+0x20>)
 8001596:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800159a:	4a05      	ldr	r2, [pc, #20]	; (80015b0 <SystemInit+0x20>)
 800159c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015a4:	bf00      	nop
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop
 80015b0:	e000ed00 	.word	0xe000ed00

080015b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80015b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80015ec <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80015b8:	480d      	ldr	r0, [pc, #52]	; (80015f0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80015ba:	490e      	ldr	r1, [pc, #56]	; (80015f4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80015bc:	4a0e      	ldr	r2, [pc, #56]	; (80015f8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80015be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015c0:	e002      	b.n	80015c8 <LoopCopyDataInit>

080015c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015c6:	3304      	adds	r3, #4

080015c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015cc:	d3f9      	bcc.n	80015c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015ce:	4a0b      	ldr	r2, [pc, #44]	; (80015fc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80015d0:	4c0b      	ldr	r4, [pc, #44]	; (8001600 <LoopFillZerobss+0x26>)
  movs r3, #0
 80015d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015d4:	e001      	b.n	80015da <LoopFillZerobss>

080015d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015d8:	3204      	adds	r2, #4

080015da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015dc:	d3fb      	bcc.n	80015d6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80015de:	f7ff ffd7 	bl	8001590 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80015e2:	f002 f821 	bl	8003628 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015e6:	f7ff fc63 	bl	8000eb0 <main>
  bx  lr    
 80015ea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80015ec:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80015f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015f4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80015f8:	08006444 	.word	0x08006444
  ldr r2, =_sbss
 80015fc:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001600:	200002a8 	.word	0x200002a8

08001604 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001604:	e7fe      	b.n	8001604 <DMA1_Stream0_IRQHandler>
	...

08001608 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800160c:	4b0e      	ldr	r3, [pc, #56]	; (8001648 <HAL_Init+0x40>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a0d      	ldr	r2, [pc, #52]	; (8001648 <HAL_Init+0x40>)
 8001612:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001616:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001618:	4b0b      	ldr	r3, [pc, #44]	; (8001648 <HAL_Init+0x40>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a0a      	ldr	r2, [pc, #40]	; (8001648 <HAL_Init+0x40>)
 800161e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001622:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001624:	4b08      	ldr	r3, [pc, #32]	; (8001648 <HAL_Init+0x40>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a07      	ldr	r2, [pc, #28]	; (8001648 <HAL_Init+0x40>)
 800162a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800162e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001630:	2003      	movs	r0, #3
 8001632:	f000 fdb7 	bl	80021a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001636:	200f      	movs	r0, #15
 8001638:	f000 f808 	bl	800164c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800163c:	f7ff fdde 	bl	80011fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001640:	2300      	movs	r3, #0
}
 8001642:	4618      	mov	r0, r3
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	40023c00 	.word	0x40023c00

0800164c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001654:	4b12      	ldr	r3, [pc, #72]	; (80016a0 <HAL_InitTick+0x54>)
 8001656:	681a      	ldr	r2, [r3, #0]
 8001658:	4b12      	ldr	r3, [pc, #72]	; (80016a4 <HAL_InitTick+0x58>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	4619      	mov	r1, r3
 800165e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001662:	fbb3 f3f1 	udiv	r3, r3, r1
 8001666:	fbb2 f3f3 	udiv	r3, r2, r3
 800166a:	4618      	mov	r0, r3
 800166c:	f000 fdcf 	bl	800220e <HAL_SYSTICK_Config>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001676:	2301      	movs	r3, #1
 8001678:	e00e      	b.n	8001698 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	2b0f      	cmp	r3, #15
 800167e:	d80a      	bhi.n	8001696 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001680:	2200      	movs	r2, #0
 8001682:	6879      	ldr	r1, [r7, #4]
 8001684:	f04f 30ff 	mov.w	r0, #4294967295
 8001688:	f000 fd97 	bl	80021ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800168c:	4a06      	ldr	r2, [pc, #24]	; (80016a8 <HAL_InitTick+0x5c>)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001692:	2300      	movs	r3, #0
 8001694:	e000      	b.n	8001698 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001696:	2301      	movs	r3, #1
}
 8001698:	4618      	mov	r0, r3
 800169a:	3708      	adds	r7, #8
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	20000000 	.word	0x20000000
 80016a4:	20000008 	.word	0x20000008
 80016a8:	20000004 	.word	0x20000004

080016ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016b0:	4b06      	ldr	r3, [pc, #24]	; (80016cc <HAL_IncTick+0x20>)
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	461a      	mov	r2, r3
 80016b6:	4b06      	ldr	r3, [pc, #24]	; (80016d0 <HAL_IncTick+0x24>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4413      	add	r3, r2
 80016bc:	4a04      	ldr	r2, [pc, #16]	; (80016d0 <HAL_IncTick+0x24>)
 80016be:	6013      	str	r3, [r2, #0]
}
 80016c0:	bf00      	nop
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop
 80016cc:	20000008 	.word	0x20000008
 80016d0:	20000294 	.word	0x20000294

080016d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  return uwTick;
 80016d8:	4b03      	ldr	r3, [pc, #12]	; (80016e8 <HAL_GetTick+0x14>)
 80016da:	681b      	ldr	r3, [r3, #0]
}
 80016dc:	4618      	mov	r0, r3
 80016de:	46bd      	mov	sp, r7
 80016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e4:	4770      	bx	lr
 80016e6:	bf00      	nop
 80016e8:	20000294 	.word	0x20000294

080016ec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b084      	sub	sp, #16
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016f4:	2300      	movs	r3, #0
 80016f6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d101      	bne.n	8001702 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
 8001700:	e033      	b.n	800176a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001706:	2b00      	cmp	r3, #0
 8001708:	d109      	bne.n	800171e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800170a:	6878      	ldr	r0, [r7, #4]
 800170c:	f7ff fd9e 	bl	800124c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2200      	movs	r2, #0
 8001714:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2200      	movs	r2, #0
 800171a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001722:	f003 0310 	and.w	r3, r3, #16
 8001726:	2b00      	cmp	r3, #0
 8001728:	d118      	bne.n	800175c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800172e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001732:	f023 0302 	bic.w	r3, r3, #2
 8001736:	f043 0202 	orr.w	r2, r3, #2
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800173e:	6878      	ldr	r0, [r7, #4]
 8001740:	f000 fb5a 	bl	8001df8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2200      	movs	r2, #0
 8001748:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800174e:	f023 0303 	bic.w	r3, r3, #3
 8001752:	f043 0201 	orr.w	r2, r3, #1
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	641a      	str	r2, [r3, #64]	; 0x40
 800175a:	e001      	b.n	8001760 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800175c:	2301      	movs	r3, #1
 800175e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2200      	movs	r2, #0
 8001764:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001768:	7bfb      	ldrb	r3, [r7, #15]
}
 800176a:	4618      	mov	r0, r3
 800176c:	3710      	adds	r7, #16
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
	...

08001774 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8001774:	b480      	push	{r7}
 8001776:	b085      	sub	sp, #20
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800177c:	2300      	movs	r3, #0
 800177e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001786:	2b01      	cmp	r3, #1
 8001788:	d101      	bne.n	800178e <HAL_ADC_Start_IT+0x1a>
 800178a:	2302      	movs	r3, #2
 800178c:	e0a1      	b.n	80018d2 <HAL_ADC_Start_IT+0x15e>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2201      	movs	r2, #1
 8001792:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	f003 0301 	and.w	r3, r3, #1
 80017a0:	2b01      	cmp	r3, #1
 80017a2:	d018      	beq.n	80017d6 <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	689a      	ldr	r2, [r3, #8]
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f042 0201 	orr.w	r2, r2, #1
 80017b2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80017b4:	4b4a      	ldr	r3, [pc, #296]	; (80018e0 <HAL_ADC_Start_IT+0x16c>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a4a      	ldr	r2, [pc, #296]	; (80018e4 <HAL_ADC_Start_IT+0x170>)
 80017ba:	fba2 2303 	umull	r2, r3, r2, r3
 80017be:	0c9a      	lsrs	r2, r3, #18
 80017c0:	4613      	mov	r3, r2
 80017c2:	005b      	lsls	r3, r3, #1
 80017c4:	4413      	add	r3, r2
 80017c6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80017c8:	e002      	b.n	80017d0 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 80017ca:	68bb      	ldr	r3, [r7, #8]
 80017cc:	3b01      	subs	r3, #1
 80017ce:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d1f9      	bne.n	80017ca <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	f003 0301 	and.w	r3, r3, #1
 80017e0:	2b01      	cmp	r3, #1
 80017e2:	d169      	bne.n	80018b8 <HAL_ADC_Start_IT+0x144>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80017ec:	f023 0301 	bic.w	r3, r3, #1
 80017f0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001802:	2b00      	cmp	r3, #0
 8001804:	d007      	beq.n	8001816 <HAL_ADC_Start_IT+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800180a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800180e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800181a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800181e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001822:	d106      	bne.n	8001832 <HAL_ADC_Start_IT+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001828:	f023 0206 	bic.w	r2, r3, #6
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	645a      	str	r2, [r3, #68]	; 0x44
 8001830:	e002      	b.n	8001838 <HAL_ADC_Start_IT+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2200      	movs	r2, #0
 8001836:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2200      	movs	r2, #0
 800183c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001840:	4b29      	ldr	r3, [pc, #164]	; (80018e8 <HAL_ADC_Start_IT+0x174>)
 8001842:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800184c:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	687a      	ldr	r2, [r7, #4]
 8001856:	6812      	ldr	r2, [r2, #0]
 8001858:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800185c:	f043 0320 	orr.w	r3, r3, #32
 8001860:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	f003 031f 	and.w	r3, r3, #31
 800186a:	2b00      	cmp	r3, #0
 800186c:	d10f      	bne.n	800188e <HAL_ADC_Start_IT+0x11a>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	689b      	ldr	r3, [r3, #8]
 8001874:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001878:	2b00      	cmp	r3, #0
 800187a:	d129      	bne.n	80018d0 <HAL_ADC_Start_IT+0x15c>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	689a      	ldr	r2, [r3, #8]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800188a:	609a      	str	r2, [r3, #8]
 800188c:	e020      	b.n	80018d0 <HAL_ADC_Start_IT+0x15c>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a16      	ldr	r2, [pc, #88]	; (80018ec <HAL_ADC_Start_IT+0x178>)
 8001894:	4293      	cmp	r3, r2
 8001896:	d11b      	bne.n	80018d0 <HAL_ADC_Start_IT+0x15c>
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d114      	bne.n	80018d0 <HAL_ADC_Start_IT+0x15c>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	689a      	ldr	r2, [r3, #8]
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80018b4:	609a      	str	r2, [r3, #8]
 80018b6:	e00b      	b.n	80018d0 <HAL_ADC_Start_IT+0x15c>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018bc:	f043 0210 	orr.w	r2, r3, #16
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018c8:	f043 0201 	orr.w	r2, r3, #1
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80018d0:	2300      	movs	r3, #0
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3714      	adds	r7, #20
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop
 80018e0:	20000000 	.word	0x20000000
 80018e4:	431bde83 	.word	0x431bde83
 80018e8:	40012300 	.word	0x40012300
 80018ec:	40012000 	.word	0x40012000

080018f0 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b084      	sub	sp, #16
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80018f8:	2300      	movs	r3, #0
 80018fa:	60fb      	str	r3, [r7, #12]
 80018fc:	2300      	movs	r3, #0
 80018fe:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f003 0302 	and.w	r3, r3, #2
 800190a:	2b02      	cmp	r3, #2
 800190c:	bf0c      	ite	eq
 800190e:	2301      	moveq	r3, #1
 8001910:	2300      	movne	r3, #0
 8001912:	b2db      	uxtb	r3, r3
 8001914:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	f003 0320 	and.w	r3, r3, #32
 8001920:	2b20      	cmp	r3, #32
 8001922:	bf0c      	ite	eq
 8001924:	2301      	moveq	r3, #1
 8001926:	2300      	movne	r3, #0
 8001928:	b2db      	uxtb	r3, r3
 800192a:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d049      	beq.n	80019c6 <HAL_ADC_IRQHandler+0xd6>
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d046      	beq.n	80019c6 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800193c:	f003 0310 	and.w	r3, r3, #16
 8001940:	2b00      	cmp	r3, #0
 8001942:	d105      	bne.n	8001950 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001948:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	689b      	ldr	r3, [r3, #8]
 8001956:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800195a:	2b00      	cmp	r3, #0
 800195c:	d12b      	bne.n	80019b6 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001962:	2b00      	cmp	r3, #0
 8001964:	d127      	bne.n	80019b6 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800196c:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001970:	2b00      	cmp	r3, #0
 8001972:	d006      	beq.n	8001982 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800197e:	2b00      	cmp	r3, #0
 8001980:	d119      	bne.n	80019b6 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	685a      	ldr	r2, [r3, #4]
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f022 0220 	bic.w	r2, r2, #32
 8001990:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001996:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d105      	bne.n	80019b6 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ae:	f043 0201 	orr.w	r2, r3, #1
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80019b6:	6878      	ldr	r0, [r7, #4]
 80019b8:	f7ff fbe8 	bl	800118c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f06f 0212 	mvn.w	r2, #18
 80019c4:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f003 0304 	and.w	r3, r3, #4
 80019d0:	2b04      	cmp	r3, #4
 80019d2:	bf0c      	ite	eq
 80019d4:	2301      	moveq	r3, #1
 80019d6:	2300      	movne	r3, #0
 80019d8:	b2db      	uxtb	r3, r3
 80019da:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019e6:	2b80      	cmp	r3, #128	; 0x80
 80019e8:	bf0c      	ite	eq
 80019ea:	2301      	moveq	r3, #1
 80019ec:	2300      	movne	r3, #0
 80019ee:	b2db      	uxtb	r3, r3
 80019f0:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d057      	beq.n	8001aa8 <HAL_ADC_IRQHandler+0x1b8>
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d054      	beq.n	8001aa8 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a02:	f003 0310 	and.w	r3, r3, #16
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d105      	bne.n	8001a16 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a0e:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d139      	bne.n	8001a98 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a2a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d006      	beq.n	8001a40 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d12b      	bne.n	8001a98 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d124      	bne.n	8001a98 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	689b      	ldr	r3, [r3, #8]
 8001a54:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d11d      	bne.n	8001a98 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d119      	bne.n	8001a98 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	685a      	ldr	r2, [r3, #4]
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001a72:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a78:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d105      	bne.n	8001a98 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a90:	f043 0201 	orr.w	r2, r3, #1
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001a98:	6878      	ldr	r0, [r7, #4]
 8001a9a:	f000 faa9 	bl	8001ff0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f06f 020c 	mvn.w	r2, #12
 8001aa6:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 0301 	and.w	r3, r3, #1
 8001ab2:	2b01      	cmp	r3, #1
 8001ab4:	bf0c      	ite	eq
 8001ab6:	2301      	moveq	r3, #1
 8001ab8:	2300      	movne	r3, #0
 8001aba:	b2db      	uxtb	r3, r3
 8001abc:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ac8:	2b40      	cmp	r3, #64	; 0x40
 8001aca:	bf0c      	ite	eq
 8001acc:	2301      	moveq	r3, #1
 8001ace:	2300      	movne	r3, #0
 8001ad0:	b2db      	uxtb	r3, r3
 8001ad2:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d017      	beq.n	8001b0a <HAL_ADC_IRQHandler+0x21a>
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d014      	beq.n	8001b0a <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f003 0301 	and.w	r3, r3, #1
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d10d      	bne.n	8001b0a <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	f000 f846 	bl	8001b8c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f06f 0201 	mvn.w	r2, #1
 8001b08:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f003 0320 	and.w	r3, r3, #32
 8001b14:	2b20      	cmp	r3, #32
 8001b16:	bf0c      	ite	eq
 8001b18:	2301      	moveq	r3, #1
 8001b1a:	2300      	movne	r3, #0
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001b2a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001b2e:	bf0c      	ite	eq
 8001b30:	2301      	moveq	r3, #1
 8001b32:	2300      	movne	r3, #0
 8001b34:	b2db      	uxtb	r3, r3
 8001b36:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d015      	beq.n	8001b6a <HAL_ADC_IRQHandler+0x27a>
 8001b3e:	68bb      	ldr	r3, [r7, #8]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d012      	beq.n	8001b6a <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b48:	f043 0202 	orr.w	r2, r3, #2
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f06f 0220 	mvn.w	r2, #32
 8001b58:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001b5a:	6878      	ldr	r0, [r7, #4]
 8001b5c:	f000 f820 	bl	8001ba0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f06f 0220 	mvn.w	r2, #32
 8001b68:	601a      	str	r2, [r3, #0]
  }
}
 8001b6a:	bf00      	nop
 8001b6c:	3710      	adds	r7, #16
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}

08001b72 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001b72:	b480      	push	{r7}
 8001b74:	b083      	sub	sp, #12
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	370c      	adds	r7, #12
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr

08001b8c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001b94:	bf00      	nop
 8001b96:	370c      	adds	r7, #12
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr

08001ba0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b083      	sub	sp, #12
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001ba8:	bf00      	nop
 8001baa:	370c      	adds	r7, #12
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr

08001bb4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b085      	sub	sp, #20
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
 8001bbc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001bc8:	2b01      	cmp	r3, #1
 8001bca:	d101      	bne.n	8001bd0 <HAL_ADC_ConfigChannel+0x1c>
 8001bcc:	2302      	movs	r3, #2
 8001bce:	e105      	b.n	8001ddc <HAL_ADC_ConfigChannel+0x228>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	2b09      	cmp	r3, #9
 8001bde:	d925      	bls.n	8001c2c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	68d9      	ldr	r1, [r3, #12]
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	b29b      	uxth	r3, r3
 8001bec:	461a      	mov	r2, r3
 8001bee:	4613      	mov	r3, r2
 8001bf0:	005b      	lsls	r3, r3, #1
 8001bf2:	4413      	add	r3, r2
 8001bf4:	3b1e      	subs	r3, #30
 8001bf6:	2207      	movs	r2, #7
 8001bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfc:	43da      	mvns	r2, r3
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	400a      	ands	r2, r1
 8001c04:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	68d9      	ldr	r1, [r3, #12]
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	689a      	ldr	r2, [r3, #8]
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	b29b      	uxth	r3, r3
 8001c16:	4618      	mov	r0, r3
 8001c18:	4603      	mov	r3, r0
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	4403      	add	r3, r0
 8001c1e:	3b1e      	subs	r3, #30
 8001c20:	409a      	lsls	r2, r3
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	430a      	orrs	r2, r1
 8001c28:	60da      	str	r2, [r3, #12]
 8001c2a:	e022      	b.n	8001c72 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	6919      	ldr	r1, [r3, #16]
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	b29b      	uxth	r3, r3
 8001c38:	461a      	mov	r2, r3
 8001c3a:	4613      	mov	r3, r2
 8001c3c:	005b      	lsls	r3, r3, #1
 8001c3e:	4413      	add	r3, r2
 8001c40:	2207      	movs	r2, #7
 8001c42:	fa02 f303 	lsl.w	r3, r2, r3
 8001c46:	43da      	mvns	r2, r3
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	400a      	ands	r2, r1
 8001c4e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	6919      	ldr	r1, [r3, #16]
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	689a      	ldr	r2, [r3, #8]
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	b29b      	uxth	r3, r3
 8001c60:	4618      	mov	r0, r3
 8001c62:	4603      	mov	r3, r0
 8001c64:	005b      	lsls	r3, r3, #1
 8001c66:	4403      	add	r3, r0
 8001c68:	409a      	lsls	r2, r3
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	430a      	orrs	r2, r1
 8001c70:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	2b06      	cmp	r3, #6
 8001c78:	d824      	bhi.n	8001cc4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	685a      	ldr	r2, [r3, #4]
 8001c84:	4613      	mov	r3, r2
 8001c86:	009b      	lsls	r3, r3, #2
 8001c88:	4413      	add	r3, r2
 8001c8a:	3b05      	subs	r3, #5
 8001c8c:	221f      	movs	r2, #31
 8001c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c92:	43da      	mvns	r2, r3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	400a      	ands	r2, r1
 8001c9a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	b29b      	uxth	r3, r3
 8001ca8:	4618      	mov	r0, r3
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	685a      	ldr	r2, [r3, #4]
 8001cae:	4613      	mov	r3, r2
 8001cb0:	009b      	lsls	r3, r3, #2
 8001cb2:	4413      	add	r3, r2
 8001cb4:	3b05      	subs	r3, #5
 8001cb6:	fa00 f203 	lsl.w	r2, r0, r3
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	430a      	orrs	r2, r1
 8001cc0:	635a      	str	r2, [r3, #52]	; 0x34
 8001cc2:	e04c      	b.n	8001d5e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	2b0c      	cmp	r3, #12
 8001cca:	d824      	bhi.n	8001d16 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	685a      	ldr	r2, [r3, #4]
 8001cd6:	4613      	mov	r3, r2
 8001cd8:	009b      	lsls	r3, r3, #2
 8001cda:	4413      	add	r3, r2
 8001cdc:	3b23      	subs	r3, #35	; 0x23
 8001cde:	221f      	movs	r2, #31
 8001ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce4:	43da      	mvns	r2, r3
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	400a      	ands	r2, r1
 8001cec:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	b29b      	uxth	r3, r3
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	685a      	ldr	r2, [r3, #4]
 8001d00:	4613      	mov	r3, r2
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	4413      	add	r3, r2
 8001d06:	3b23      	subs	r3, #35	; 0x23
 8001d08:	fa00 f203 	lsl.w	r2, r0, r3
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	430a      	orrs	r2, r1
 8001d12:	631a      	str	r2, [r3, #48]	; 0x30
 8001d14:	e023      	b.n	8001d5e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	685a      	ldr	r2, [r3, #4]
 8001d20:	4613      	mov	r3, r2
 8001d22:	009b      	lsls	r3, r3, #2
 8001d24:	4413      	add	r3, r2
 8001d26:	3b41      	subs	r3, #65	; 0x41
 8001d28:	221f      	movs	r2, #31
 8001d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2e:	43da      	mvns	r2, r3
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	400a      	ands	r2, r1
 8001d36:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	b29b      	uxth	r3, r3
 8001d44:	4618      	mov	r0, r3
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	685a      	ldr	r2, [r3, #4]
 8001d4a:	4613      	mov	r3, r2
 8001d4c:	009b      	lsls	r3, r3, #2
 8001d4e:	4413      	add	r3, r2
 8001d50:	3b41      	subs	r3, #65	; 0x41
 8001d52:	fa00 f203 	lsl.w	r2, r0, r3
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	430a      	orrs	r2, r1
 8001d5c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d5e:	4b22      	ldr	r3, [pc, #136]	; (8001de8 <HAL_ADC_ConfigChannel+0x234>)
 8001d60:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4a21      	ldr	r2, [pc, #132]	; (8001dec <HAL_ADC_ConfigChannel+0x238>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d109      	bne.n	8001d80 <HAL_ADC_ConfigChannel+0x1cc>
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	2b12      	cmp	r3, #18
 8001d72:	d105      	bne.n	8001d80 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a19      	ldr	r2, [pc, #100]	; (8001dec <HAL_ADC_ConfigChannel+0x238>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d123      	bne.n	8001dd2 <HAL_ADC_ConfigChannel+0x21e>
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	2b10      	cmp	r3, #16
 8001d90:	d003      	beq.n	8001d9a <HAL_ADC_ConfigChannel+0x1e6>
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	2b11      	cmp	r3, #17
 8001d98:	d11b      	bne.n	8001dd2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	2b10      	cmp	r3, #16
 8001dac:	d111      	bne.n	8001dd2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001dae:	4b10      	ldr	r3, [pc, #64]	; (8001df0 <HAL_ADC_ConfigChannel+0x23c>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a10      	ldr	r2, [pc, #64]	; (8001df4 <HAL_ADC_ConfigChannel+0x240>)
 8001db4:	fba2 2303 	umull	r2, r3, r2, r3
 8001db8:	0c9a      	lsrs	r2, r3, #18
 8001dba:	4613      	mov	r3, r2
 8001dbc:	009b      	lsls	r3, r3, #2
 8001dbe:	4413      	add	r3, r2
 8001dc0:	005b      	lsls	r3, r3, #1
 8001dc2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001dc4:	e002      	b.n	8001dcc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001dc6:	68bb      	ldr	r3, [r7, #8]
 8001dc8:	3b01      	subs	r3, #1
 8001dca:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d1f9      	bne.n	8001dc6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001dda:	2300      	movs	r3, #0
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3714      	adds	r7, #20
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr
 8001de8:	40012300 	.word	0x40012300
 8001dec:	40012000 	.word	0x40012000
 8001df0:	20000000 	.word	0x20000000
 8001df4:	431bde83 	.word	0x431bde83

08001df8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b085      	sub	sp, #20
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e00:	4b79      	ldr	r3, [pc, #484]	; (8001fe8 <ADC_Init+0x1f0>)
 8001e02:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	685a      	ldr	r2, [r3, #4]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	431a      	orrs	r2, r3
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	685a      	ldr	r2, [r3, #4]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001e2c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	6859      	ldr	r1, [r3, #4]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	691b      	ldr	r3, [r3, #16]
 8001e38:	021a      	lsls	r2, r3, #8
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	430a      	orrs	r2, r1
 8001e40:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	685a      	ldr	r2, [r3, #4]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001e50:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	6859      	ldr	r1, [r3, #4]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	689a      	ldr	r2, [r3, #8]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	430a      	orrs	r2, r1
 8001e62:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	689a      	ldr	r2, [r3, #8]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001e72:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	6899      	ldr	r1, [r3, #8]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	68da      	ldr	r2, [r3, #12]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	430a      	orrs	r2, r1
 8001e84:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e8a:	4a58      	ldr	r2, [pc, #352]	; (8001fec <ADC_Init+0x1f4>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d022      	beq.n	8001ed6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	689a      	ldr	r2, [r3, #8]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001e9e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	6899      	ldr	r1, [r3, #8]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	430a      	orrs	r2, r1
 8001eb0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	689a      	ldr	r2, [r3, #8]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001ec0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	6899      	ldr	r1, [r3, #8]
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	430a      	orrs	r2, r1
 8001ed2:	609a      	str	r2, [r3, #8]
 8001ed4:	e00f      	b.n	8001ef6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	689a      	ldr	r2, [r3, #8]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001ee4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	689a      	ldr	r2, [r3, #8]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001ef4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	689a      	ldr	r2, [r3, #8]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f022 0202 	bic.w	r2, r2, #2
 8001f04:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	6899      	ldr	r1, [r3, #8]
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	7e1b      	ldrb	r3, [r3, #24]
 8001f10:	005a      	lsls	r2, r3, #1
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	430a      	orrs	r2, r1
 8001f18:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d01b      	beq.n	8001f5c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	685a      	ldr	r2, [r3, #4]
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001f32:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	685a      	ldr	r2, [r3, #4]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001f42:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	6859      	ldr	r1, [r3, #4]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f4e:	3b01      	subs	r3, #1
 8001f50:	035a      	lsls	r2, r3, #13
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	430a      	orrs	r2, r1
 8001f58:	605a      	str	r2, [r3, #4]
 8001f5a:	e007      	b.n	8001f6c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	685a      	ldr	r2, [r3, #4]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f6a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001f7a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	69db      	ldr	r3, [r3, #28]
 8001f86:	3b01      	subs	r3, #1
 8001f88:	051a      	lsls	r2, r3, #20
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	430a      	orrs	r2, r1
 8001f90:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	689a      	ldr	r2, [r3, #8]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001fa0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	6899      	ldr	r1, [r3, #8]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001fae:	025a      	lsls	r2, r3, #9
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	430a      	orrs	r2, r1
 8001fb6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	689a      	ldr	r2, [r3, #8]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001fc6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	6899      	ldr	r1, [r3, #8]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	695b      	ldr	r3, [r3, #20]
 8001fd2:	029a      	lsls	r2, r3, #10
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	430a      	orrs	r2, r1
 8001fda:	609a      	str	r2, [r3, #8]
}
 8001fdc:	bf00      	nop
 8001fde:	3714      	adds	r7, #20
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr
 8001fe8:	40012300 	.word	0x40012300
 8001fec:	0f000001 	.word	0x0f000001

08001ff0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8001ff8:	bf00      	nop
 8001ffa:	370c      	adds	r7, #12
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr

08002004 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002004:	b480      	push	{r7}
 8002006:	b085      	sub	sp, #20
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	f003 0307 	and.w	r3, r3, #7
 8002012:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002014:	4b0c      	ldr	r3, [pc, #48]	; (8002048 <__NVIC_SetPriorityGrouping+0x44>)
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800201a:	68ba      	ldr	r2, [r7, #8]
 800201c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002020:	4013      	ands	r3, r2
 8002022:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800202c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002030:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002034:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002036:	4a04      	ldr	r2, [pc, #16]	; (8002048 <__NVIC_SetPriorityGrouping+0x44>)
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	60d3      	str	r3, [r2, #12]
}
 800203c:	bf00      	nop
 800203e:	3714      	adds	r7, #20
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr
 8002048:	e000ed00 	.word	0xe000ed00

0800204c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800204c:	b480      	push	{r7}
 800204e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002050:	4b04      	ldr	r3, [pc, #16]	; (8002064 <__NVIC_GetPriorityGrouping+0x18>)
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	0a1b      	lsrs	r3, r3, #8
 8002056:	f003 0307 	and.w	r3, r3, #7
}
 800205a:	4618      	mov	r0, r3
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr
 8002064:	e000ed00 	.word	0xe000ed00

08002068 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002068:	b480      	push	{r7}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	4603      	mov	r3, r0
 8002070:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002072:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002076:	2b00      	cmp	r3, #0
 8002078:	db0b      	blt.n	8002092 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800207a:	79fb      	ldrb	r3, [r7, #7]
 800207c:	f003 021f 	and.w	r2, r3, #31
 8002080:	4907      	ldr	r1, [pc, #28]	; (80020a0 <__NVIC_EnableIRQ+0x38>)
 8002082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002086:	095b      	lsrs	r3, r3, #5
 8002088:	2001      	movs	r0, #1
 800208a:	fa00 f202 	lsl.w	r2, r0, r2
 800208e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002092:	bf00      	nop
 8002094:	370c      	adds	r7, #12
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr
 800209e:	bf00      	nop
 80020a0:	e000e100 	.word	0xe000e100

080020a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	4603      	mov	r3, r0
 80020ac:	6039      	str	r1, [r7, #0]
 80020ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	db0a      	blt.n	80020ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	b2da      	uxtb	r2, r3
 80020bc:	490c      	ldr	r1, [pc, #48]	; (80020f0 <__NVIC_SetPriority+0x4c>)
 80020be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020c2:	0112      	lsls	r2, r2, #4
 80020c4:	b2d2      	uxtb	r2, r2
 80020c6:	440b      	add	r3, r1
 80020c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020cc:	e00a      	b.n	80020e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	b2da      	uxtb	r2, r3
 80020d2:	4908      	ldr	r1, [pc, #32]	; (80020f4 <__NVIC_SetPriority+0x50>)
 80020d4:	79fb      	ldrb	r3, [r7, #7]
 80020d6:	f003 030f 	and.w	r3, r3, #15
 80020da:	3b04      	subs	r3, #4
 80020dc:	0112      	lsls	r2, r2, #4
 80020de:	b2d2      	uxtb	r2, r2
 80020e0:	440b      	add	r3, r1
 80020e2:	761a      	strb	r2, [r3, #24]
}
 80020e4:	bf00      	nop
 80020e6:	370c      	adds	r7, #12
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr
 80020f0:	e000e100 	.word	0xe000e100
 80020f4:	e000ed00 	.word	0xe000ed00

080020f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b089      	sub	sp, #36	; 0x24
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	60f8      	str	r0, [r7, #12]
 8002100:	60b9      	str	r1, [r7, #8]
 8002102:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	f003 0307 	and.w	r3, r3, #7
 800210a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800210c:	69fb      	ldr	r3, [r7, #28]
 800210e:	f1c3 0307 	rsb	r3, r3, #7
 8002112:	2b04      	cmp	r3, #4
 8002114:	bf28      	it	cs
 8002116:	2304      	movcs	r3, #4
 8002118:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800211a:	69fb      	ldr	r3, [r7, #28]
 800211c:	3304      	adds	r3, #4
 800211e:	2b06      	cmp	r3, #6
 8002120:	d902      	bls.n	8002128 <NVIC_EncodePriority+0x30>
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	3b03      	subs	r3, #3
 8002126:	e000      	b.n	800212a <NVIC_EncodePriority+0x32>
 8002128:	2300      	movs	r3, #0
 800212a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800212c:	f04f 32ff 	mov.w	r2, #4294967295
 8002130:	69bb      	ldr	r3, [r7, #24]
 8002132:	fa02 f303 	lsl.w	r3, r2, r3
 8002136:	43da      	mvns	r2, r3
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	401a      	ands	r2, r3
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002140:	f04f 31ff 	mov.w	r1, #4294967295
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	fa01 f303 	lsl.w	r3, r1, r3
 800214a:	43d9      	mvns	r1, r3
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002150:	4313      	orrs	r3, r2
         );
}
 8002152:	4618      	mov	r0, r3
 8002154:	3724      	adds	r7, #36	; 0x24
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr
	...

08002160 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	3b01      	subs	r3, #1
 800216c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002170:	d301      	bcc.n	8002176 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002172:	2301      	movs	r3, #1
 8002174:	e00f      	b.n	8002196 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002176:	4a0a      	ldr	r2, [pc, #40]	; (80021a0 <SysTick_Config+0x40>)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	3b01      	subs	r3, #1
 800217c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800217e:	210f      	movs	r1, #15
 8002180:	f04f 30ff 	mov.w	r0, #4294967295
 8002184:	f7ff ff8e 	bl	80020a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002188:	4b05      	ldr	r3, [pc, #20]	; (80021a0 <SysTick_Config+0x40>)
 800218a:	2200      	movs	r2, #0
 800218c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800218e:	4b04      	ldr	r3, [pc, #16]	; (80021a0 <SysTick_Config+0x40>)
 8002190:	2207      	movs	r2, #7
 8002192:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002194:	2300      	movs	r3, #0
}
 8002196:	4618      	mov	r0, r3
 8002198:	3708      	adds	r7, #8
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	e000e010 	.word	0xe000e010

080021a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021ac:	6878      	ldr	r0, [r7, #4]
 80021ae:	f7ff ff29 	bl	8002004 <__NVIC_SetPriorityGrouping>
}
 80021b2:	bf00      	nop
 80021b4:	3708      	adds	r7, #8
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}

080021ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021ba:	b580      	push	{r7, lr}
 80021bc:	b086      	sub	sp, #24
 80021be:	af00      	add	r7, sp, #0
 80021c0:	4603      	mov	r3, r0
 80021c2:	60b9      	str	r1, [r7, #8]
 80021c4:	607a      	str	r2, [r7, #4]
 80021c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021c8:	2300      	movs	r3, #0
 80021ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021cc:	f7ff ff3e 	bl	800204c <__NVIC_GetPriorityGrouping>
 80021d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021d2:	687a      	ldr	r2, [r7, #4]
 80021d4:	68b9      	ldr	r1, [r7, #8]
 80021d6:	6978      	ldr	r0, [r7, #20]
 80021d8:	f7ff ff8e 	bl	80020f8 <NVIC_EncodePriority>
 80021dc:	4602      	mov	r2, r0
 80021de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021e2:	4611      	mov	r1, r2
 80021e4:	4618      	mov	r0, r3
 80021e6:	f7ff ff5d 	bl	80020a4 <__NVIC_SetPriority>
}
 80021ea:	bf00      	nop
 80021ec:	3718      	adds	r7, #24
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}

080021f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021f2:	b580      	push	{r7, lr}
 80021f4:	b082      	sub	sp, #8
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	4603      	mov	r3, r0
 80021fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002200:	4618      	mov	r0, r3
 8002202:	f7ff ff31 	bl	8002068 <__NVIC_EnableIRQ>
}
 8002206:	bf00      	nop
 8002208:	3708      	adds	r7, #8
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}

0800220e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800220e:	b580      	push	{r7, lr}
 8002210:	b082      	sub	sp, #8
 8002212:	af00      	add	r7, sp, #0
 8002214:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f7ff ffa2 	bl	8002160 <SysTick_Config>
 800221c:	4603      	mov	r3, r0
}
 800221e:	4618      	mov	r0, r3
 8002220:	3708      	adds	r7, #8
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
	...

08002228 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002228:	b480      	push	{r7}
 800222a:	b089      	sub	sp, #36	; 0x24
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
 8002230:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002232:	2300      	movs	r3, #0
 8002234:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002236:	2300      	movs	r3, #0
 8002238:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800223a:	2300      	movs	r3, #0
 800223c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800223e:	2300      	movs	r3, #0
 8002240:	61fb      	str	r3, [r7, #28]
 8002242:	e159      	b.n	80024f8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002244:	2201      	movs	r2, #1
 8002246:	69fb      	ldr	r3, [r7, #28]
 8002248:	fa02 f303 	lsl.w	r3, r2, r3
 800224c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	697a      	ldr	r2, [r7, #20]
 8002254:	4013      	ands	r3, r2
 8002256:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002258:	693a      	ldr	r2, [r7, #16]
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	429a      	cmp	r2, r3
 800225e:	f040 8148 	bne.w	80024f2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	f003 0303 	and.w	r3, r3, #3
 800226a:	2b01      	cmp	r3, #1
 800226c:	d005      	beq.n	800227a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002276:	2b02      	cmp	r3, #2
 8002278:	d130      	bne.n	80022dc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002280:	69fb      	ldr	r3, [r7, #28]
 8002282:	005b      	lsls	r3, r3, #1
 8002284:	2203      	movs	r2, #3
 8002286:	fa02 f303 	lsl.w	r3, r2, r3
 800228a:	43db      	mvns	r3, r3
 800228c:	69ba      	ldr	r2, [r7, #24]
 800228e:	4013      	ands	r3, r2
 8002290:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	68da      	ldr	r2, [r3, #12]
 8002296:	69fb      	ldr	r3, [r7, #28]
 8002298:	005b      	lsls	r3, r3, #1
 800229a:	fa02 f303 	lsl.w	r3, r2, r3
 800229e:	69ba      	ldr	r2, [r7, #24]
 80022a0:	4313      	orrs	r3, r2
 80022a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	69ba      	ldr	r2, [r7, #24]
 80022a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022b0:	2201      	movs	r2, #1
 80022b2:	69fb      	ldr	r3, [r7, #28]
 80022b4:	fa02 f303 	lsl.w	r3, r2, r3
 80022b8:	43db      	mvns	r3, r3
 80022ba:	69ba      	ldr	r2, [r7, #24]
 80022bc:	4013      	ands	r3, r2
 80022be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	091b      	lsrs	r3, r3, #4
 80022c6:	f003 0201 	and.w	r2, r3, #1
 80022ca:	69fb      	ldr	r3, [r7, #28]
 80022cc:	fa02 f303 	lsl.w	r3, r2, r3
 80022d0:	69ba      	ldr	r2, [r7, #24]
 80022d2:	4313      	orrs	r3, r2
 80022d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	69ba      	ldr	r2, [r7, #24]
 80022da:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	f003 0303 	and.w	r3, r3, #3
 80022e4:	2b03      	cmp	r3, #3
 80022e6:	d017      	beq.n	8002318 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	68db      	ldr	r3, [r3, #12]
 80022ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	005b      	lsls	r3, r3, #1
 80022f2:	2203      	movs	r2, #3
 80022f4:	fa02 f303 	lsl.w	r3, r2, r3
 80022f8:	43db      	mvns	r3, r3
 80022fa:	69ba      	ldr	r2, [r7, #24]
 80022fc:	4013      	ands	r3, r2
 80022fe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	689a      	ldr	r2, [r3, #8]
 8002304:	69fb      	ldr	r3, [r7, #28]
 8002306:	005b      	lsls	r3, r3, #1
 8002308:	fa02 f303 	lsl.w	r3, r2, r3
 800230c:	69ba      	ldr	r2, [r7, #24]
 800230e:	4313      	orrs	r3, r2
 8002310:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	69ba      	ldr	r2, [r7, #24]
 8002316:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	f003 0303 	and.w	r3, r3, #3
 8002320:	2b02      	cmp	r3, #2
 8002322:	d123      	bne.n	800236c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002324:	69fb      	ldr	r3, [r7, #28]
 8002326:	08da      	lsrs	r2, r3, #3
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	3208      	adds	r2, #8
 800232c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002330:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002332:	69fb      	ldr	r3, [r7, #28]
 8002334:	f003 0307 	and.w	r3, r3, #7
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	220f      	movs	r2, #15
 800233c:	fa02 f303 	lsl.w	r3, r2, r3
 8002340:	43db      	mvns	r3, r3
 8002342:	69ba      	ldr	r2, [r7, #24]
 8002344:	4013      	ands	r3, r2
 8002346:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	691a      	ldr	r2, [r3, #16]
 800234c:	69fb      	ldr	r3, [r7, #28]
 800234e:	f003 0307 	and.w	r3, r3, #7
 8002352:	009b      	lsls	r3, r3, #2
 8002354:	fa02 f303 	lsl.w	r3, r2, r3
 8002358:	69ba      	ldr	r2, [r7, #24]
 800235a:	4313      	orrs	r3, r2
 800235c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	08da      	lsrs	r2, r3, #3
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	3208      	adds	r2, #8
 8002366:	69b9      	ldr	r1, [r7, #24]
 8002368:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	005b      	lsls	r3, r3, #1
 8002376:	2203      	movs	r2, #3
 8002378:	fa02 f303 	lsl.w	r3, r2, r3
 800237c:	43db      	mvns	r3, r3
 800237e:	69ba      	ldr	r2, [r7, #24]
 8002380:	4013      	ands	r3, r2
 8002382:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	f003 0203 	and.w	r2, r3, #3
 800238c:	69fb      	ldr	r3, [r7, #28]
 800238e:	005b      	lsls	r3, r3, #1
 8002390:	fa02 f303 	lsl.w	r3, r2, r3
 8002394:	69ba      	ldr	r2, [r7, #24]
 8002396:	4313      	orrs	r3, r2
 8002398:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	69ba      	ldr	r2, [r7, #24]
 800239e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	f000 80a2 	beq.w	80024f2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023ae:	2300      	movs	r3, #0
 80023b0:	60fb      	str	r3, [r7, #12]
 80023b2:	4b57      	ldr	r3, [pc, #348]	; (8002510 <HAL_GPIO_Init+0x2e8>)
 80023b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023b6:	4a56      	ldr	r2, [pc, #344]	; (8002510 <HAL_GPIO_Init+0x2e8>)
 80023b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023bc:	6453      	str	r3, [r2, #68]	; 0x44
 80023be:	4b54      	ldr	r3, [pc, #336]	; (8002510 <HAL_GPIO_Init+0x2e8>)
 80023c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023c6:	60fb      	str	r3, [r7, #12]
 80023c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80023ca:	4a52      	ldr	r2, [pc, #328]	; (8002514 <HAL_GPIO_Init+0x2ec>)
 80023cc:	69fb      	ldr	r3, [r7, #28]
 80023ce:	089b      	lsrs	r3, r3, #2
 80023d0:	3302      	adds	r3, #2
 80023d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80023d8:	69fb      	ldr	r3, [r7, #28]
 80023da:	f003 0303 	and.w	r3, r3, #3
 80023de:	009b      	lsls	r3, r3, #2
 80023e0:	220f      	movs	r2, #15
 80023e2:	fa02 f303 	lsl.w	r3, r2, r3
 80023e6:	43db      	mvns	r3, r3
 80023e8:	69ba      	ldr	r2, [r7, #24]
 80023ea:	4013      	ands	r3, r2
 80023ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	4a49      	ldr	r2, [pc, #292]	; (8002518 <HAL_GPIO_Init+0x2f0>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d019      	beq.n	800242a <HAL_GPIO_Init+0x202>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	4a48      	ldr	r2, [pc, #288]	; (800251c <HAL_GPIO_Init+0x2f4>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d013      	beq.n	8002426 <HAL_GPIO_Init+0x1fe>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	4a47      	ldr	r2, [pc, #284]	; (8002520 <HAL_GPIO_Init+0x2f8>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d00d      	beq.n	8002422 <HAL_GPIO_Init+0x1fa>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	4a46      	ldr	r2, [pc, #280]	; (8002524 <HAL_GPIO_Init+0x2fc>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d007      	beq.n	800241e <HAL_GPIO_Init+0x1f6>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	4a45      	ldr	r2, [pc, #276]	; (8002528 <HAL_GPIO_Init+0x300>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d101      	bne.n	800241a <HAL_GPIO_Init+0x1f2>
 8002416:	2304      	movs	r3, #4
 8002418:	e008      	b.n	800242c <HAL_GPIO_Init+0x204>
 800241a:	2307      	movs	r3, #7
 800241c:	e006      	b.n	800242c <HAL_GPIO_Init+0x204>
 800241e:	2303      	movs	r3, #3
 8002420:	e004      	b.n	800242c <HAL_GPIO_Init+0x204>
 8002422:	2302      	movs	r3, #2
 8002424:	e002      	b.n	800242c <HAL_GPIO_Init+0x204>
 8002426:	2301      	movs	r3, #1
 8002428:	e000      	b.n	800242c <HAL_GPIO_Init+0x204>
 800242a:	2300      	movs	r3, #0
 800242c:	69fa      	ldr	r2, [r7, #28]
 800242e:	f002 0203 	and.w	r2, r2, #3
 8002432:	0092      	lsls	r2, r2, #2
 8002434:	4093      	lsls	r3, r2
 8002436:	69ba      	ldr	r2, [r7, #24]
 8002438:	4313      	orrs	r3, r2
 800243a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800243c:	4935      	ldr	r1, [pc, #212]	; (8002514 <HAL_GPIO_Init+0x2ec>)
 800243e:	69fb      	ldr	r3, [r7, #28]
 8002440:	089b      	lsrs	r3, r3, #2
 8002442:	3302      	adds	r3, #2
 8002444:	69ba      	ldr	r2, [r7, #24]
 8002446:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800244a:	4b38      	ldr	r3, [pc, #224]	; (800252c <HAL_GPIO_Init+0x304>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	43db      	mvns	r3, r3
 8002454:	69ba      	ldr	r2, [r7, #24]
 8002456:	4013      	ands	r3, r2
 8002458:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d003      	beq.n	800246e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002466:	69ba      	ldr	r2, [r7, #24]
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	4313      	orrs	r3, r2
 800246c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800246e:	4a2f      	ldr	r2, [pc, #188]	; (800252c <HAL_GPIO_Init+0x304>)
 8002470:	69bb      	ldr	r3, [r7, #24]
 8002472:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002474:	4b2d      	ldr	r3, [pc, #180]	; (800252c <HAL_GPIO_Init+0x304>)
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	43db      	mvns	r3, r3
 800247e:	69ba      	ldr	r2, [r7, #24]
 8002480:	4013      	ands	r3, r2
 8002482:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800248c:	2b00      	cmp	r3, #0
 800248e:	d003      	beq.n	8002498 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002490:	69ba      	ldr	r2, [r7, #24]
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	4313      	orrs	r3, r2
 8002496:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002498:	4a24      	ldr	r2, [pc, #144]	; (800252c <HAL_GPIO_Init+0x304>)
 800249a:	69bb      	ldr	r3, [r7, #24]
 800249c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800249e:	4b23      	ldr	r3, [pc, #140]	; (800252c <HAL_GPIO_Init+0x304>)
 80024a0:	689b      	ldr	r3, [r3, #8]
 80024a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024a4:	693b      	ldr	r3, [r7, #16]
 80024a6:	43db      	mvns	r3, r3
 80024a8:	69ba      	ldr	r2, [r7, #24]
 80024aa:	4013      	ands	r3, r2
 80024ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d003      	beq.n	80024c2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80024ba:	69ba      	ldr	r2, [r7, #24]
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	4313      	orrs	r3, r2
 80024c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80024c2:	4a1a      	ldr	r2, [pc, #104]	; (800252c <HAL_GPIO_Init+0x304>)
 80024c4:	69bb      	ldr	r3, [r7, #24]
 80024c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024c8:	4b18      	ldr	r3, [pc, #96]	; (800252c <HAL_GPIO_Init+0x304>)
 80024ca:	68db      	ldr	r3, [r3, #12]
 80024cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	43db      	mvns	r3, r3
 80024d2:	69ba      	ldr	r2, [r7, #24]
 80024d4:	4013      	ands	r3, r2
 80024d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d003      	beq.n	80024ec <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80024e4:	69ba      	ldr	r2, [r7, #24]
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	4313      	orrs	r3, r2
 80024ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024ec:	4a0f      	ldr	r2, [pc, #60]	; (800252c <HAL_GPIO_Init+0x304>)
 80024ee:	69bb      	ldr	r3, [r7, #24]
 80024f0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024f2:	69fb      	ldr	r3, [r7, #28]
 80024f4:	3301      	adds	r3, #1
 80024f6:	61fb      	str	r3, [r7, #28]
 80024f8:	69fb      	ldr	r3, [r7, #28]
 80024fa:	2b0f      	cmp	r3, #15
 80024fc:	f67f aea2 	bls.w	8002244 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002500:	bf00      	nop
 8002502:	bf00      	nop
 8002504:	3724      	adds	r7, #36	; 0x24
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop
 8002510:	40023800 	.word	0x40023800
 8002514:	40013800 	.word	0x40013800
 8002518:	40020000 	.word	0x40020000
 800251c:	40020400 	.word	0x40020400
 8002520:	40020800 	.word	0x40020800
 8002524:	40020c00 	.word	0x40020c00
 8002528:	40021000 	.word	0x40021000
 800252c:	40013c00 	.word	0x40013c00

08002530 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b086      	sub	sp, #24
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d101      	bne.n	8002542 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	e264      	b.n	8002a0c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 0301 	and.w	r3, r3, #1
 800254a:	2b00      	cmp	r3, #0
 800254c:	d075      	beq.n	800263a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800254e:	4ba3      	ldr	r3, [pc, #652]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	f003 030c 	and.w	r3, r3, #12
 8002556:	2b04      	cmp	r3, #4
 8002558:	d00c      	beq.n	8002574 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800255a:	4ba0      	ldr	r3, [pc, #640]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002562:	2b08      	cmp	r3, #8
 8002564:	d112      	bne.n	800258c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002566:	4b9d      	ldr	r3, [pc, #628]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800256e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002572:	d10b      	bne.n	800258c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002574:	4b99      	ldr	r3, [pc, #612]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800257c:	2b00      	cmp	r3, #0
 800257e:	d05b      	beq.n	8002638 <HAL_RCC_OscConfig+0x108>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d157      	bne.n	8002638 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	e23f      	b.n	8002a0c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002594:	d106      	bne.n	80025a4 <HAL_RCC_OscConfig+0x74>
 8002596:	4b91      	ldr	r3, [pc, #580]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4a90      	ldr	r2, [pc, #576]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 800259c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025a0:	6013      	str	r3, [r2, #0]
 80025a2:	e01d      	b.n	80025e0 <HAL_RCC_OscConfig+0xb0>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80025ac:	d10c      	bne.n	80025c8 <HAL_RCC_OscConfig+0x98>
 80025ae:	4b8b      	ldr	r3, [pc, #556]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a8a      	ldr	r2, [pc, #552]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 80025b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025b8:	6013      	str	r3, [r2, #0]
 80025ba:	4b88      	ldr	r3, [pc, #544]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4a87      	ldr	r2, [pc, #540]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 80025c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025c4:	6013      	str	r3, [r2, #0]
 80025c6:	e00b      	b.n	80025e0 <HAL_RCC_OscConfig+0xb0>
 80025c8:	4b84      	ldr	r3, [pc, #528]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a83      	ldr	r2, [pc, #524]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 80025ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025d2:	6013      	str	r3, [r2, #0]
 80025d4:	4b81      	ldr	r3, [pc, #516]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a80      	ldr	r2, [pc, #512]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 80025da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d013      	beq.n	8002610 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025e8:	f7ff f874 	bl	80016d4 <HAL_GetTick>
 80025ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025ee:	e008      	b.n	8002602 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025f0:	f7ff f870 	bl	80016d4 <HAL_GetTick>
 80025f4:	4602      	mov	r2, r0
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	2b64      	cmp	r3, #100	; 0x64
 80025fc:	d901      	bls.n	8002602 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80025fe:	2303      	movs	r3, #3
 8002600:	e204      	b.n	8002a0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002602:	4b76      	ldr	r3, [pc, #472]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800260a:	2b00      	cmp	r3, #0
 800260c:	d0f0      	beq.n	80025f0 <HAL_RCC_OscConfig+0xc0>
 800260e:	e014      	b.n	800263a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002610:	f7ff f860 	bl	80016d4 <HAL_GetTick>
 8002614:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002616:	e008      	b.n	800262a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002618:	f7ff f85c 	bl	80016d4 <HAL_GetTick>
 800261c:	4602      	mov	r2, r0
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	1ad3      	subs	r3, r2, r3
 8002622:	2b64      	cmp	r3, #100	; 0x64
 8002624:	d901      	bls.n	800262a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002626:	2303      	movs	r3, #3
 8002628:	e1f0      	b.n	8002a0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800262a:	4b6c      	ldr	r3, [pc, #432]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002632:	2b00      	cmp	r3, #0
 8002634:	d1f0      	bne.n	8002618 <HAL_RCC_OscConfig+0xe8>
 8002636:	e000      	b.n	800263a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002638:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f003 0302 	and.w	r3, r3, #2
 8002642:	2b00      	cmp	r3, #0
 8002644:	d063      	beq.n	800270e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002646:	4b65      	ldr	r3, [pc, #404]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	f003 030c 	and.w	r3, r3, #12
 800264e:	2b00      	cmp	r3, #0
 8002650:	d00b      	beq.n	800266a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002652:	4b62      	ldr	r3, [pc, #392]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 8002654:	689b      	ldr	r3, [r3, #8]
 8002656:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800265a:	2b08      	cmp	r3, #8
 800265c:	d11c      	bne.n	8002698 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800265e:	4b5f      	ldr	r3, [pc, #380]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002666:	2b00      	cmp	r3, #0
 8002668:	d116      	bne.n	8002698 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800266a:	4b5c      	ldr	r3, [pc, #368]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 0302 	and.w	r3, r3, #2
 8002672:	2b00      	cmp	r3, #0
 8002674:	d005      	beq.n	8002682 <HAL_RCC_OscConfig+0x152>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	68db      	ldr	r3, [r3, #12]
 800267a:	2b01      	cmp	r3, #1
 800267c:	d001      	beq.n	8002682 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	e1c4      	b.n	8002a0c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002682:	4b56      	ldr	r3, [pc, #344]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	691b      	ldr	r3, [r3, #16]
 800268e:	00db      	lsls	r3, r3, #3
 8002690:	4952      	ldr	r1, [pc, #328]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 8002692:	4313      	orrs	r3, r2
 8002694:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002696:	e03a      	b.n	800270e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	68db      	ldr	r3, [r3, #12]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d020      	beq.n	80026e2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026a0:	4b4f      	ldr	r3, [pc, #316]	; (80027e0 <HAL_RCC_OscConfig+0x2b0>)
 80026a2:	2201      	movs	r2, #1
 80026a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026a6:	f7ff f815 	bl	80016d4 <HAL_GetTick>
 80026aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026ac:	e008      	b.n	80026c0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026ae:	f7ff f811 	bl	80016d4 <HAL_GetTick>
 80026b2:	4602      	mov	r2, r0
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	2b02      	cmp	r3, #2
 80026ba:	d901      	bls.n	80026c0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80026bc:	2303      	movs	r3, #3
 80026be:	e1a5      	b.n	8002a0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026c0:	4b46      	ldr	r3, [pc, #280]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f003 0302 	and.w	r3, r3, #2
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d0f0      	beq.n	80026ae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026cc:	4b43      	ldr	r3, [pc, #268]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	691b      	ldr	r3, [r3, #16]
 80026d8:	00db      	lsls	r3, r3, #3
 80026da:	4940      	ldr	r1, [pc, #256]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 80026dc:	4313      	orrs	r3, r2
 80026de:	600b      	str	r3, [r1, #0]
 80026e0:	e015      	b.n	800270e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026e2:	4b3f      	ldr	r3, [pc, #252]	; (80027e0 <HAL_RCC_OscConfig+0x2b0>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026e8:	f7fe fff4 	bl	80016d4 <HAL_GetTick>
 80026ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026ee:	e008      	b.n	8002702 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026f0:	f7fe fff0 	bl	80016d4 <HAL_GetTick>
 80026f4:	4602      	mov	r2, r0
 80026f6:	693b      	ldr	r3, [r7, #16]
 80026f8:	1ad3      	subs	r3, r2, r3
 80026fa:	2b02      	cmp	r3, #2
 80026fc:	d901      	bls.n	8002702 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80026fe:	2303      	movs	r3, #3
 8002700:	e184      	b.n	8002a0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002702:	4b36      	ldr	r3, [pc, #216]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 0302 	and.w	r3, r3, #2
 800270a:	2b00      	cmp	r3, #0
 800270c:	d1f0      	bne.n	80026f0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 0308 	and.w	r3, r3, #8
 8002716:	2b00      	cmp	r3, #0
 8002718:	d030      	beq.n	800277c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	695b      	ldr	r3, [r3, #20]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d016      	beq.n	8002750 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002722:	4b30      	ldr	r3, [pc, #192]	; (80027e4 <HAL_RCC_OscConfig+0x2b4>)
 8002724:	2201      	movs	r2, #1
 8002726:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002728:	f7fe ffd4 	bl	80016d4 <HAL_GetTick>
 800272c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800272e:	e008      	b.n	8002742 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002730:	f7fe ffd0 	bl	80016d4 <HAL_GetTick>
 8002734:	4602      	mov	r2, r0
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	1ad3      	subs	r3, r2, r3
 800273a:	2b02      	cmp	r3, #2
 800273c:	d901      	bls.n	8002742 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800273e:	2303      	movs	r3, #3
 8002740:	e164      	b.n	8002a0c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002742:	4b26      	ldr	r3, [pc, #152]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 8002744:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002746:	f003 0302 	and.w	r3, r3, #2
 800274a:	2b00      	cmp	r3, #0
 800274c:	d0f0      	beq.n	8002730 <HAL_RCC_OscConfig+0x200>
 800274e:	e015      	b.n	800277c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002750:	4b24      	ldr	r3, [pc, #144]	; (80027e4 <HAL_RCC_OscConfig+0x2b4>)
 8002752:	2200      	movs	r2, #0
 8002754:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002756:	f7fe ffbd 	bl	80016d4 <HAL_GetTick>
 800275a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800275c:	e008      	b.n	8002770 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800275e:	f7fe ffb9 	bl	80016d4 <HAL_GetTick>
 8002762:	4602      	mov	r2, r0
 8002764:	693b      	ldr	r3, [r7, #16]
 8002766:	1ad3      	subs	r3, r2, r3
 8002768:	2b02      	cmp	r3, #2
 800276a:	d901      	bls.n	8002770 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800276c:	2303      	movs	r3, #3
 800276e:	e14d      	b.n	8002a0c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002770:	4b1a      	ldr	r3, [pc, #104]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 8002772:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002774:	f003 0302 	and.w	r3, r3, #2
 8002778:	2b00      	cmp	r3, #0
 800277a:	d1f0      	bne.n	800275e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 0304 	and.w	r3, r3, #4
 8002784:	2b00      	cmp	r3, #0
 8002786:	f000 80a0 	beq.w	80028ca <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800278a:	2300      	movs	r3, #0
 800278c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800278e:	4b13      	ldr	r3, [pc, #76]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 8002790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002792:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002796:	2b00      	cmp	r3, #0
 8002798:	d10f      	bne.n	80027ba <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800279a:	2300      	movs	r3, #0
 800279c:	60bb      	str	r3, [r7, #8]
 800279e:	4b0f      	ldr	r3, [pc, #60]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 80027a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a2:	4a0e      	ldr	r2, [pc, #56]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 80027a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027a8:	6413      	str	r3, [r2, #64]	; 0x40
 80027aa:	4b0c      	ldr	r3, [pc, #48]	; (80027dc <HAL_RCC_OscConfig+0x2ac>)
 80027ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027b2:	60bb      	str	r3, [r7, #8]
 80027b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027b6:	2301      	movs	r3, #1
 80027b8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027ba:	4b0b      	ldr	r3, [pc, #44]	; (80027e8 <HAL_RCC_OscConfig+0x2b8>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d121      	bne.n	800280a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027c6:	4b08      	ldr	r3, [pc, #32]	; (80027e8 <HAL_RCC_OscConfig+0x2b8>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a07      	ldr	r2, [pc, #28]	; (80027e8 <HAL_RCC_OscConfig+0x2b8>)
 80027cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027d2:	f7fe ff7f 	bl	80016d4 <HAL_GetTick>
 80027d6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027d8:	e011      	b.n	80027fe <HAL_RCC_OscConfig+0x2ce>
 80027da:	bf00      	nop
 80027dc:	40023800 	.word	0x40023800
 80027e0:	42470000 	.word	0x42470000
 80027e4:	42470e80 	.word	0x42470e80
 80027e8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027ec:	f7fe ff72 	bl	80016d4 <HAL_GetTick>
 80027f0:	4602      	mov	r2, r0
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	1ad3      	subs	r3, r2, r3
 80027f6:	2b02      	cmp	r3, #2
 80027f8:	d901      	bls.n	80027fe <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80027fa:	2303      	movs	r3, #3
 80027fc:	e106      	b.n	8002a0c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027fe:	4b85      	ldr	r3, [pc, #532]	; (8002a14 <HAL_RCC_OscConfig+0x4e4>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002806:	2b00      	cmp	r3, #0
 8002808:	d0f0      	beq.n	80027ec <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	2b01      	cmp	r3, #1
 8002810:	d106      	bne.n	8002820 <HAL_RCC_OscConfig+0x2f0>
 8002812:	4b81      	ldr	r3, [pc, #516]	; (8002a18 <HAL_RCC_OscConfig+0x4e8>)
 8002814:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002816:	4a80      	ldr	r2, [pc, #512]	; (8002a18 <HAL_RCC_OscConfig+0x4e8>)
 8002818:	f043 0301 	orr.w	r3, r3, #1
 800281c:	6713      	str	r3, [r2, #112]	; 0x70
 800281e:	e01c      	b.n	800285a <HAL_RCC_OscConfig+0x32a>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	2b05      	cmp	r3, #5
 8002826:	d10c      	bne.n	8002842 <HAL_RCC_OscConfig+0x312>
 8002828:	4b7b      	ldr	r3, [pc, #492]	; (8002a18 <HAL_RCC_OscConfig+0x4e8>)
 800282a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800282c:	4a7a      	ldr	r2, [pc, #488]	; (8002a18 <HAL_RCC_OscConfig+0x4e8>)
 800282e:	f043 0304 	orr.w	r3, r3, #4
 8002832:	6713      	str	r3, [r2, #112]	; 0x70
 8002834:	4b78      	ldr	r3, [pc, #480]	; (8002a18 <HAL_RCC_OscConfig+0x4e8>)
 8002836:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002838:	4a77      	ldr	r2, [pc, #476]	; (8002a18 <HAL_RCC_OscConfig+0x4e8>)
 800283a:	f043 0301 	orr.w	r3, r3, #1
 800283e:	6713      	str	r3, [r2, #112]	; 0x70
 8002840:	e00b      	b.n	800285a <HAL_RCC_OscConfig+0x32a>
 8002842:	4b75      	ldr	r3, [pc, #468]	; (8002a18 <HAL_RCC_OscConfig+0x4e8>)
 8002844:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002846:	4a74      	ldr	r2, [pc, #464]	; (8002a18 <HAL_RCC_OscConfig+0x4e8>)
 8002848:	f023 0301 	bic.w	r3, r3, #1
 800284c:	6713      	str	r3, [r2, #112]	; 0x70
 800284e:	4b72      	ldr	r3, [pc, #456]	; (8002a18 <HAL_RCC_OscConfig+0x4e8>)
 8002850:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002852:	4a71      	ldr	r2, [pc, #452]	; (8002a18 <HAL_RCC_OscConfig+0x4e8>)
 8002854:	f023 0304 	bic.w	r3, r3, #4
 8002858:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	689b      	ldr	r3, [r3, #8]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d015      	beq.n	800288e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002862:	f7fe ff37 	bl	80016d4 <HAL_GetTick>
 8002866:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002868:	e00a      	b.n	8002880 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800286a:	f7fe ff33 	bl	80016d4 <HAL_GetTick>
 800286e:	4602      	mov	r2, r0
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	1ad3      	subs	r3, r2, r3
 8002874:	f241 3288 	movw	r2, #5000	; 0x1388
 8002878:	4293      	cmp	r3, r2
 800287a:	d901      	bls.n	8002880 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800287c:	2303      	movs	r3, #3
 800287e:	e0c5      	b.n	8002a0c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002880:	4b65      	ldr	r3, [pc, #404]	; (8002a18 <HAL_RCC_OscConfig+0x4e8>)
 8002882:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002884:	f003 0302 	and.w	r3, r3, #2
 8002888:	2b00      	cmp	r3, #0
 800288a:	d0ee      	beq.n	800286a <HAL_RCC_OscConfig+0x33a>
 800288c:	e014      	b.n	80028b8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800288e:	f7fe ff21 	bl	80016d4 <HAL_GetTick>
 8002892:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002894:	e00a      	b.n	80028ac <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002896:	f7fe ff1d 	bl	80016d4 <HAL_GetTick>
 800289a:	4602      	mov	r2, r0
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	1ad3      	subs	r3, r2, r3
 80028a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d901      	bls.n	80028ac <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80028a8:	2303      	movs	r3, #3
 80028aa:	e0af      	b.n	8002a0c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028ac:	4b5a      	ldr	r3, [pc, #360]	; (8002a18 <HAL_RCC_OscConfig+0x4e8>)
 80028ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028b0:	f003 0302 	and.w	r3, r3, #2
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d1ee      	bne.n	8002896 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80028b8:	7dfb      	ldrb	r3, [r7, #23]
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d105      	bne.n	80028ca <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028be:	4b56      	ldr	r3, [pc, #344]	; (8002a18 <HAL_RCC_OscConfig+0x4e8>)
 80028c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c2:	4a55      	ldr	r2, [pc, #340]	; (8002a18 <HAL_RCC_OscConfig+0x4e8>)
 80028c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028c8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	699b      	ldr	r3, [r3, #24]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	f000 809b 	beq.w	8002a0a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80028d4:	4b50      	ldr	r3, [pc, #320]	; (8002a18 <HAL_RCC_OscConfig+0x4e8>)
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	f003 030c 	and.w	r3, r3, #12
 80028dc:	2b08      	cmp	r3, #8
 80028de:	d05c      	beq.n	800299a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	699b      	ldr	r3, [r3, #24]
 80028e4:	2b02      	cmp	r3, #2
 80028e6:	d141      	bne.n	800296c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028e8:	4b4c      	ldr	r3, [pc, #304]	; (8002a1c <HAL_RCC_OscConfig+0x4ec>)
 80028ea:	2200      	movs	r2, #0
 80028ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028ee:	f7fe fef1 	bl	80016d4 <HAL_GetTick>
 80028f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028f4:	e008      	b.n	8002908 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028f6:	f7fe feed 	bl	80016d4 <HAL_GetTick>
 80028fa:	4602      	mov	r2, r0
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	1ad3      	subs	r3, r2, r3
 8002900:	2b02      	cmp	r3, #2
 8002902:	d901      	bls.n	8002908 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002904:	2303      	movs	r3, #3
 8002906:	e081      	b.n	8002a0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002908:	4b43      	ldr	r3, [pc, #268]	; (8002a18 <HAL_RCC_OscConfig+0x4e8>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002910:	2b00      	cmp	r3, #0
 8002912:	d1f0      	bne.n	80028f6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	69da      	ldr	r2, [r3, #28]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6a1b      	ldr	r3, [r3, #32]
 800291c:	431a      	orrs	r2, r3
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002922:	019b      	lsls	r3, r3, #6
 8002924:	431a      	orrs	r2, r3
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800292a:	085b      	lsrs	r3, r3, #1
 800292c:	3b01      	subs	r3, #1
 800292e:	041b      	lsls	r3, r3, #16
 8002930:	431a      	orrs	r2, r3
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002936:	061b      	lsls	r3, r3, #24
 8002938:	4937      	ldr	r1, [pc, #220]	; (8002a18 <HAL_RCC_OscConfig+0x4e8>)
 800293a:	4313      	orrs	r3, r2
 800293c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800293e:	4b37      	ldr	r3, [pc, #220]	; (8002a1c <HAL_RCC_OscConfig+0x4ec>)
 8002940:	2201      	movs	r2, #1
 8002942:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002944:	f7fe fec6 	bl	80016d4 <HAL_GetTick>
 8002948:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800294a:	e008      	b.n	800295e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800294c:	f7fe fec2 	bl	80016d4 <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	2b02      	cmp	r3, #2
 8002958:	d901      	bls.n	800295e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e056      	b.n	8002a0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800295e:	4b2e      	ldr	r3, [pc, #184]	; (8002a18 <HAL_RCC_OscConfig+0x4e8>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d0f0      	beq.n	800294c <HAL_RCC_OscConfig+0x41c>
 800296a:	e04e      	b.n	8002a0a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800296c:	4b2b      	ldr	r3, [pc, #172]	; (8002a1c <HAL_RCC_OscConfig+0x4ec>)
 800296e:	2200      	movs	r2, #0
 8002970:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002972:	f7fe feaf 	bl	80016d4 <HAL_GetTick>
 8002976:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002978:	e008      	b.n	800298c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800297a:	f7fe feab 	bl	80016d4 <HAL_GetTick>
 800297e:	4602      	mov	r2, r0
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	2b02      	cmp	r3, #2
 8002986:	d901      	bls.n	800298c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002988:	2303      	movs	r3, #3
 800298a:	e03f      	b.n	8002a0c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800298c:	4b22      	ldr	r3, [pc, #136]	; (8002a18 <HAL_RCC_OscConfig+0x4e8>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002994:	2b00      	cmp	r3, #0
 8002996:	d1f0      	bne.n	800297a <HAL_RCC_OscConfig+0x44a>
 8002998:	e037      	b.n	8002a0a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	699b      	ldr	r3, [r3, #24]
 800299e:	2b01      	cmp	r3, #1
 80029a0:	d101      	bne.n	80029a6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e032      	b.n	8002a0c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80029a6:	4b1c      	ldr	r3, [pc, #112]	; (8002a18 <HAL_RCC_OscConfig+0x4e8>)
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	699b      	ldr	r3, [r3, #24]
 80029b0:	2b01      	cmp	r3, #1
 80029b2:	d028      	beq.n	8002a06 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029be:	429a      	cmp	r2, r3
 80029c0:	d121      	bne.n	8002a06 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d11a      	bne.n	8002a06 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029d0:	68fa      	ldr	r2, [r7, #12]
 80029d2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80029d6:	4013      	ands	r3, r2
 80029d8:	687a      	ldr	r2, [r7, #4]
 80029da:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80029dc:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029de:	4293      	cmp	r3, r2
 80029e0:	d111      	bne.n	8002a06 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029ec:	085b      	lsrs	r3, r3, #1
 80029ee:	3b01      	subs	r3, #1
 80029f0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029f2:	429a      	cmp	r2, r3
 80029f4:	d107      	bne.n	8002a06 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a00:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a02:	429a      	cmp	r2, r3
 8002a04:	d001      	beq.n	8002a0a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	e000      	b.n	8002a0c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8002a0a:	2300      	movs	r3, #0
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	3718      	adds	r7, #24
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	40007000 	.word	0x40007000
 8002a18:	40023800 	.word	0x40023800
 8002a1c:	42470060 	.word	0x42470060

08002a20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b084      	sub	sp, #16
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
 8002a28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d101      	bne.n	8002a34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a30:	2301      	movs	r3, #1
 8002a32:	e0cc      	b.n	8002bce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a34:	4b68      	ldr	r3, [pc, #416]	; (8002bd8 <HAL_RCC_ClockConfig+0x1b8>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f003 0307 	and.w	r3, r3, #7
 8002a3c:	683a      	ldr	r2, [r7, #0]
 8002a3e:	429a      	cmp	r2, r3
 8002a40:	d90c      	bls.n	8002a5c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a42:	4b65      	ldr	r3, [pc, #404]	; (8002bd8 <HAL_RCC_ClockConfig+0x1b8>)
 8002a44:	683a      	ldr	r2, [r7, #0]
 8002a46:	b2d2      	uxtb	r2, r2
 8002a48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a4a:	4b63      	ldr	r3, [pc, #396]	; (8002bd8 <HAL_RCC_ClockConfig+0x1b8>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 0307 	and.w	r3, r3, #7
 8002a52:	683a      	ldr	r2, [r7, #0]
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d001      	beq.n	8002a5c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e0b8      	b.n	8002bce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 0302 	and.w	r3, r3, #2
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d020      	beq.n	8002aaa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 0304 	and.w	r3, r3, #4
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d005      	beq.n	8002a80 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a74:	4b59      	ldr	r3, [pc, #356]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	4a58      	ldr	r2, [pc, #352]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002a7a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002a7e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0308 	and.w	r3, r3, #8
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d005      	beq.n	8002a98 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a8c:	4b53      	ldr	r3, [pc, #332]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	4a52      	ldr	r2, [pc, #328]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002a92:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002a96:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a98:	4b50      	ldr	r3, [pc, #320]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	494d      	ldr	r1, [pc, #308]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 0301 	and.w	r3, r3, #1
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d044      	beq.n	8002b40 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d107      	bne.n	8002ace <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002abe:	4b47      	ldr	r3, [pc, #284]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d119      	bne.n	8002afe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e07f      	b.n	8002bce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	2b02      	cmp	r3, #2
 8002ad4:	d003      	beq.n	8002ade <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ada:	2b03      	cmp	r3, #3
 8002adc:	d107      	bne.n	8002aee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ade:	4b3f      	ldr	r3, [pc, #252]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d109      	bne.n	8002afe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	e06f      	b.n	8002bce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002aee:	4b3b      	ldr	r3, [pc, #236]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0302 	and.w	r3, r3, #2
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d101      	bne.n	8002afe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e067      	b.n	8002bce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002afe:	4b37      	ldr	r3, [pc, #220]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	f023 0203 	bic.w	r2, r3, #3
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	4934      	ldr	r1, [pc, #208]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b10:	f7fe fde0 	bl	80016d4 <HAL_GetTick>
 8002b14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b16:	e00a      	b.n	8002b2e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b18:	f7fe fddc 	bl	80016d4 <HAL_GetTick>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	1ad3      	subs	r3, r2, r3
 8002b22:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d901      	bls.n	8002b2e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e04f      	b.n	8002bce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b2e:	4b2b      	ldr	r3, [pc, #172]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	f003 020c 	and.w	r2, r3, #12
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	009b      	lsls	r3, r3, #2
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d1eb      	bne.n	8002b18 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b40:	4b25      	ldr	r3, [pc, #148]	; (8002bd8 <HAL_RCC_ClockConfig+0x1b8>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 0307 	and.w	r3, r3, #7
 8002b48:	683a      	ldr	r2, [r7, #0]
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	d20c      	bcs.n	8002b68 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b4e:	4b22      	ldr	r3, [pc, #136]	; (8002bd8 <HAL_RCC_ClockConfig+0x1b8>)
 8002b50:	683a      	ldr	r2, [r7, #0]
 8002b52:	b2d2      	uxtb	r2, r2
 8002b54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b56:	4b20      	ldr	r3, [pc, #128]	; (8002bd8 <HAL_RCC_ClockConfig+0x1b8>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0307 	and.w	r3, r3, #7
 8002b5e:	683a      	ldr	r2, [r7, #0]
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d001      	beq.n	8002b68 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	e032      	b.n	8002bce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0304 	and.w	r3, r3, #4
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d008      	beq.n	8002b86 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b74:	4b19      	ldr	r3, [pc, #100]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	4916      	ldr	r1, [pc, #88]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002b82:	4313      	orrs	r3, r2
 8002b84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f003 0308 	and.w	r3, r3, #8
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d009      	beq.n	8002ba6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b92:	4b12      	ldr	r3, [pc, #72]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	691b      	ldr	r3, [r3, #16]
 8002b9e:	00db      	lsls	r3, r3, #3
 8002ba0:	490e      	ldr	r1, [pc, #56]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002ba6:	f000 f821 	bl	8002bec <HAL_RCC_GetSysClockFreq>
 8002baa:	4602      	mov	r2, r0
 8002bac:	4b0b      	ldr	r3, [pc, #44]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	091b      	lsrs	r3, r3, #4
 8002bb2:	f003 030f 	and.w	r3, r3, #15
 8002bb6:	490a      	ldr	r1, [pc, #40]	; (8002be0 <HAL_RCC_ClockConfig+0x1c0>)
 8002bb8:	5ccb      	ldrb	r3, [r1, r3]
 8002bba:	fa22 f303 	lsr.w	r3, r2, r3
 8002bbe:	4a09      	ldr	r2, [pc, #36]	; (8002be4 <HAL_RCC_ClockConfig+0x1c4>)
 8002bc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002bc2:	4b09      	ldr	r3, [pc, #36]	; (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7fe fd40 	bl	800164c <HAL_InitTick>

  return HAL_OK;
 8002bcc:	2300      	movs	r3, #0
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3710      	adds	r7, #16
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	40023c00 	.word	0x40023c00
 8002bdc:	40023800 	.word	0x40023800
 8002be0:	08006040 	.word	0x08006040
 8002be4:	20000000 	.word	0x20000000
 8002be8:	20000004 	.word	0x20000004

08002bec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bec:	b5b0      	push	{r4, r5, r7, lr}
 8002bee:	b084      	sub	sp, #16
 8002bf0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002bf2:	2100      	movs	r1, #0
 8002bf4:	6079      	str	r1, [r7, #4]
 8002bf6:	2100      	movs	r1, #0
 8002bf8:	60f9      	str	r1, [r7, #12]
 8002bfa:	2100      	movs	r1, #0
 8002bfc:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002bfe:	2100      	movs	r1, #0
 8002c00:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c02:	4952      	ldr	r1, [pc, #328]	; (8002d4c <HAL_RCC_GetSysClockFreq+0x160>)
 8002c04:	6889      	ldr	r1, [r1, #8]
 8002c06:	f001 010c 	and.w	r1, r1, #12
 8002c0a:	2908      	cmp	r1, #8
 8002c0c:	d00d      	beq.n	8002c2a <HAL_RCC_GetSysClockFreq+0x3e>
 8002c0e:	2908      	cmp	r1, #8
 8002c10:	f200 8094 	bhi.w	8002d3c <HAL_RCC_GetSysClockFreq+0x150>
 8002c14:	2900      	cmp	r1, #0
 8002c16:	d002      	beq.n	8002c1e <HAL_RCC_GetSysClockFreq+0x32>
 8002c18:	2904      	cmp	r1, #4
 8002c1a:	d003      	beq.n	8002c24 <HAL_RCC_GetSysClockFreq+0x38>
 8002c1c:	e08e      	b.n	8002d3c <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c1e:	4b4c      	ldr	r3, [pc, #304]	; (8002d50 <HAL_RCC_GetSysClockFreq+0x164>)
 8002c20:	60bb      	str	r3, [r7, #8]
       break;
 8002c22:	e08e      	b.n	8002d42 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c24:	4b4b      	ldr	r3, [pc, #300]	; (8002d54 <HAL_RCC_GetSysClockFreq+0x168>)
 8002c26:	60bb      	str	r3, [r7, #8]
      break;
 8002c28:	e08b      	b.n	8002d42 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c2a:	4948      	ldr	r1, [pc, #288]	; (8002d4c <HAL_RCC_GetSysClockFreq+0x160>)
 8002c2c:	6849      	ldr	r1, [r1, #4]
 8002c2e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8002c32:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c34:	4945      	ldr	r1, [pc, #276]	; (8002d4c <HAL_RCC_GetSysClockFreq+0x160>)
 8002c36:	6849      	ldr	r1, [r1, #4]
 8002c38:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8002c3c:	2900      	cmp	r1, #0
 8002c3e:	d024      	beq.n	8002c8a <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c40:	4942      	ldr	r1, [pc, #264]	; (8002d4c <HAL_RCC_GetSysClockFreq+0x160>)
 8002c42:	6849      	ldr	r1, [r1, #4]
 8002c44:	0989      	lsrs	r1, r1, #6
 8002c46:	4608      	mov	r0, r1
 8002c48:	f04f 0100 	mov.w	r1, #0
 8002c4c:	f240 14ff 	movw	r4, #511	; 0x1ff
 8002c50:	f04f 0500 	mov.w	r5, #0
 8002c54:	ea00 0204 	and.w	r2, r0, r4
 8002c58:	ea01 0305 	and.w	r3, r1, r5
 8002c5c:	493d      	ldr	r1, [pc, #244]	; (8002d54 <HAL_RCC_GetSysClockFreq+0x168>)
 8002c5e:	fb01 f003 	mul.w	r0, r1, r3
 8002c62:	2100      	movs	r1, #0
 8002c64:	fb01 f102 	mul.w	r1, r1, r2
 8002c68:	1844      	adds	r4, r0, r1
 8002c6a:	493a      	ldr	r1, [pc, #232]	; (8002d54 <HAL_RCC_GetSysClockFreq+0x168>)
 8002c6c:	fba2 0101 	umull	r0, r1, r2, r1
 8002c70:	1863      	adds	r3, r4, r1
 8002c72:	4619      	mov	r1, r3
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	461a      	mov	r2, r3
 8002c78:	f04f 0300 	mov.w	r3, #0
 8002c7c:	f7fd ff9c 	bl	8000bb8 <__aeabi_uldivmod>
 8002c80:	4602      	mov	r2, r0
 8002c82:	460b      	mov	r3, r1
 8002c84:	4613      	mov	r3, r2
 8002c86:	60fb      	str	r3, [r7, #12]
 8002c88:	e04a      	b.n	8002d20 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c8a:	4b30      	ldr	r3, [pc, #192]	; (8002d4c <HAL_RCC_GetSysClockFreq+0x160>)
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	099b      	lsrs	r3, r3, #6
 8002c90:	461a      	mov	r2, r3
 8002c92:	f04f 0300 	mov.w	r3, #0
 8002c96:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002c9a:	f04f 0100 	mov.w	r1, #0
 8002c9e:	ea02 0400 	and.w	r4, r2, r0
 8002ca2:	ea03 0501 	and.w	r5, r3, r1
 8002ca6:	4620      	mov	r0, r4
 8002ca8:	4629      	mov	r1, r5
 8002caa:	f04f 0200 	mov.w	r2, #0
 8002cae:	f04f 0300 	mov.w	r3, #0
 8002cb2:	014b      	lsls	r3, r1, #5
 8002cb4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002cb8:	0142      	lsls	r2, r0, #5
 8002cba:	4610      	mov	r0, r2
 8002cbc:	4619      	mov	r1, r3
 8002cbe:	1b00      	subs	r0, r0, r4
 8002cc0:	eb61 0105 	sbc.w	r1, r1, r5
 8002cc4:	f04f 0200 	mov.w	r2, #0
 8002cc8:	f04f 0300 	mov.w	r3, #0
 8002ccc:	018b      	lsls	r3, r1, #6
 8002cce:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002cd2:	0182      	lsls	r2, r0, #6
 8002cd4:	1a12      	subs	r2, r2, r0
 8002cd6:	eb63 0301 	sbc.w	r3, r3, r1
 8002cda:	f04f 0000 	mov.w	r0, #0
 8002cde:	f04f 0100 	mov.w	r1, #0
 8002ce2:	00d9      	lsls	r1, r3, #3
 8002ce4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002ce8:	00d0      	lsls	r0, r2, #3
 8002cea:	4602      	mov	r2, r0
 8002cec:	460b      	mov	r3, r1
 8002cee:	1912      	adds	r2, r2, r4
 8002cf0:	eb45 0303 	adc.w	r3, r5, r3
 8002cf4:	f04f 0000 	mov.w	r0, #0
 8002cf8:	f04f 0100 	mov.w	r1, #0
 8002cfc:	0299      	lsls	r1, r3, #10
 8002cfe:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002d02:	0290      	lsls	r0, r2, #10
 8002d04:	4602      	mov	r2, r0
 8002d06:	460b      	mov	r3, r1
 8002d08:	4610      	mov	r0, r2
 8002d0a:	4619      	mov	r1, r3
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	461a      	mov	r2, r3
 8002d10:	f04f 0300 	mov.w	r3, #0
 8002d14:	f7fd ff50 	bl	8000bb8 <__aeabi_uldivmod>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	460b      	mov	r3, r1
 8002d1c:	4613      	mov	r3, r2
 8002d1e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002d20:	4b0a      	ldr	r3, [pc, #40]	; (8002d4c <HAL_RCC_GetSysClockFreq+0x160>)
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	0c1b      	lsrs	r3, r3, #16
 8002d26:	f003 0303 	and.w	r3, r3, #3
 8002d2a:	3301      	adds	r3, #1
 8002d2c:	005b      	lsls	r3, r3, #1
 8002d2e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002d30:	68fa      	ldr	r2, [r7, #12]
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d38:	60bb      	str	r3, [r7, #8]
      break;
 8002d3a:	e002      	b.n	8002d42 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002d3c:	4b04      	ldr	r3, [pc, #16]	; (8002d50 <HAL_RCC_GetSysClockFreq+0x164>)
 8002d3e:	60bb      	str	r3, [r7, #8]
      break;
 8002d40:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d42:	68bb      	ldr	r3, [r7, #8]
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3710      	adds	r7, #16
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bdb0      	pop	{r4, r5, r7, pc}
 8002d4c:	40023800 	.word	0x40023800
 8002d50:	00f42400 	.word	0x00f42400
 8002d54:	017d7840 	.word	0x017d7840

08002d58 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b082      	sub	sp, #8
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d101      	bne.n	8002d6a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e041      	b.n	8002dee <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d106      	bne.n	8002d84 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f7fe fab0 	bl	80012e4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2202      	movs	r2, #2
 8002d88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681a      	ldr	r2, [r3, #0]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	3304      	adds	r3, #4
 8002d94:	4619      	mov	r1, r3
 8002d96:	4610      	mov	r0, r2
 8002d98:	f000 f9a0 	bl	80030dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2201      	movs	r2, #1
 8002da0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2201      	movs	r2, #1
 8002da8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2201      	movs	r2, #1
 8002db0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2201      	movs	r2, #1
 8002db8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2201      	movs	r2, #1
 8002dd0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2201      	movs	r2, #1
 8002de0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2201      	movs	r2, #1
 8002de8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002dec:	2300      	movs	r3, #0
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	3708      	adds	r7, #8
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}
	...

08002df8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b084      	sub	sp, #16
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d109      	bne.n	8002e1c <HAL_TIM_PWM_Start+0x24>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	bf14      	ite	ne
 8002e14:	2301      	movne	r3, #1
 8002e16:	2300      	moveq	r3, #0
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	e022      	b.n	8002e62 <HAL_TIM_PWM_Start+0x6a>
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	2b04      	cmp	r3, #4
 8002e20:	d109      	bne.n	8002e36 <HAL_TIM_PWM_Start+0x3e>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	bf14      	ite	ne
 8002e2e:	2301      	movne	r3, #1
 8002e30:	2300      	moveq	r3, #0
 8002e32:	b2db      	uxtb	r3, r3
 8002e34:	e015      	b.n	8002e62 <HAL_TIM_PWM_Start+0x6a>
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	2b08      	cmp	r3, #8
 8002e3a:	d109      	bne.n	8002e50 <HAL_TIM_PWM_Start+0x58>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002e42:	b2db      	uxtb	r3, r3
 8002e44:	2b01      	cmp	r3, #1
 8002e46:	bf14      	ite	ne
 8002e48:	2301      	movne	r3, #1
 8002e4a:	2300      	moveq	r3, #0
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	e008      	b.n	8002e62 <HAL_TIM_PWM_Start+0x6a>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e56:	b2db      	uxtb	r3, r3
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	bf14      	ite	ne
 8002e5c:	2301      	movne	r3, #1
 8002e5e:	2300      	moveq	r3, #0
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d001      	beq.n	8002e6a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	e068      	b.n	8002f3c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d104      	bne.n	8002e7a <HAL_TIM_PWM_Start+0x82>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2202      	movs	r2, #2
 8002e74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002e78:	e013      	b.n	8002ea2 <HAL_TIM_PWM_Start+0xaa>
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	2b04      	cmp	r3, #4
 8002e7e:	d104      	bne.n	8002e8a <HAL_TIM_PWM_Start+0x92>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2202      	movs	r2, #2
 8002e84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002e88:	e00b      	b.n	8002ea2 <HAL_TIM_PWM_Start+0xaa>
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	2b08      	cmp	r3, #8
 8002e8e:	d104      	bne.n	8002e9a <HAL_TIM_PWM_Start+0xa2>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2202      	movs	r2, #2
 8002e94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002e98:	e003      	b.n	8002ea2 <HAL_TIM_PWM_Start+0xaa>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2202      	movs	r2, #2
 8002e9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	6839      	ldr	r1, [r7, #0]
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f000 fb22 	bl	80034f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a23      	ldr	r2, [pc, #140]	; (8002f44 <HAL_TIM_PWM_Start+0x14c>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d107      	bne.n	8002eca <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002ec8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a1d      	ldr	r2, [pc, #116]	; (8002f44 <HAL_TIM_PWM_Start+0x14c>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d018      	beq.n	8002f06 <HAL_TIM_PWM_Start+0x10e>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002edc:	d013      	beq.n	8002f06 <HAL_TIM_PWM_Start+0x10e>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a19      	ldr	r2, [pc, #100]	; (8002f48 <HAL_TIM_PWM_Start+0x150>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d00e      	beq.n	8002f06 <HAL_TIM_PWM_Start+0x10e>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a17      	ldr	r2, [pc, #92]	; (8002f4c <HAL_TIM_PWM_Start+0x154>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d009      	beq.n	8002f06 <HAL_TIM_PWM_Start+0x10e>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a16      	ldr	r2, [pc, #88]	; (8002f50 <HAL_TIM_PWM_Start+0x158>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d004      	beq.n	8002f06 <HAL_TIM_PWM_Start+0x10e>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a14      	ldr	r2, [pc, #80]	; (8002f54 <HAL_TIM_PWM_Start+0x15c>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d111      	bne.n	8002f2a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	f003 0307 	and.w	r3, r3, #7
 8002f10:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	2b06      	cmp	r3, #6
 8002f16:	d010      	beq.n	8002f3a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f042 0201 	orr.w	r2, r2, #1
 8002f26:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f28:	e007      	b.n	8002f3a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	681a      	ldr	r2, [r3, #0]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f042 0201 	orr.w	r2, r2, #1
 8002f38:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f3a:	2300      	movs	r3, #0
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	3710      	adds	r7, #16
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	40010000 	.word	0x40010000
 8002f48:	40000400 	.word	0x40000400
 8002f4c:	40000800 	.word	0x40000800
 8002f50:	40000c00 	.word	0x40000c00
 8002f54:	40014000 	.word	0x40014000

08002f58 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b086      	sub	sp, #24
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	60f8      	str	r0, [r7, #12]
 8002f60:	60b9      	str	r1, [r7, #8]
 8002f62:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f64:	2300      	movs	r3, #0
 8002f66:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d101      	bne.n	8002f76 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002f72:	2302      	movs	r3, #2
 8002f74:	e0ae      	b.n	80030d4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2201      	movs	r2, #1
 8002f7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2b0c      	cmp	r3, #12
 8002f82:	f200 809f 	bhi.w	80030c4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002f86:	a201      	add	r2, pc, #4	; (adr r2, 8002f8c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002f88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f8c:	08002fc1 	.word	0x08002fc1
 8002f90:	080030c5 	.word	0x080030c5
 8002f94:	080030c5 	.word	0x080030c5
 8002f98:	080030c5 	.word	0x080030c5
 8002f9c:	08003001 	.word	0x08003001
 8002fa0:	080030c5 	.word	0x080030c5
 8002fa4:	080030c5 	.word	0x080030c5
 8002fa8:	080030c5 	.word	0x080030c5
 8002fac:	08003043 	.word	0x08003043
 8002fb0:	080030c5 	.word	0x080030c5
 8002fb4:	080030c5 	.word	0x080030c5
 8002fb8:	080030c5 	.word	0x080030c5
 8002fbc:	08003083 	.word	0x08003083
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	68b9      	ldr	r1, [r7, #8]
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f000 f908 	bl	80031dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	699a      	ldr	r2, [r3, #24]
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f042 0208 	orr.w	r2, r2, #8
 8002fda:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	699a      	ldr	r2, [r3, #24]
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f022 0204 	bic.w	r2, r2, #4
 8002fea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	6999      	ldr	r1, [r3, #24]
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	691a      	ldr	r2, [r3, #16]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	430a      	orrs	r2, r1
 8002ffc:	619a      	str	r2, [r3, #24]
      break;
 8002ffe:	e064      	b.n	80030ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	68b9      	ldr	r1, [r7, #8]
 8003006:	4618      	mov	r0, r3
 8003008:	f000 f94e 	bl	80032a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	699a      	ldr	r2, [r3, #24]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800301a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	699a      	ldr	r2, [r3, #24]
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800302a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	6999      	ldr	r1, [r3, #24]
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	691b      	ldr	r3, [r3, #16]
 8003036:	021a      	lsls	r2, r3, #8
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	430a      	orrs	r2, r1
 800303e:	619a      	str	r2, [r3, #24]
      break;
 8003040:	e043      	b.n	80030ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	68b9      	ldr	r1, [r7, #8]
 8003048:	4618      	mov	r0, r3
 800304a:	f000 f999 	bl	8003380 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	69da      	ldr	r2, [r3, #28]
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f042 0208 	orr.w	r2, r2, #8
 800305c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	69da      	ldr	r2, [r3, #28]
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f022 0204 	bic.w	r2, r2, #4
 800306c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	69d9      	ldr	r1, [r3, #28]
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	691a      	ldr	r2, [r3, #16]
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	430a      	orrs	r2, r1
 800307e:	61da      	str	r2, [r3, #28]
      break;
 8003080:	e023      	b.n	80030ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	68b9      	ldr	r1, [r7, #8]
 8003088:	4618      	mov	r0, r3
 800308a:	f000 f9e3 	bl	8003454 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	69da      	ldr	r2, [r3, #28]
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800309c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	69da      	ldr	r2, [r3, #28]
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	69d9      	ldr	r1, [r3, #28]
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	691b      	ldr	r3, [r3, #16]
 80030b8:	021a      	lsls	r2, r3, #8
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	430a      	orrs	r2, r1
 80030c0:	61da      	str	r2, [r3, #28]
      break;
 80030c2:	e002      	b.n	80030ca <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	75fb      	strb	r3, [r7, #23]
      break;
 80030c8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2200      	movs	r2, #0
 80030ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80030d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	3718      	adds	r7, #24
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}

080030dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80030dc:	b480      	push	{r7}
 80030de:	b085      	sub	sp, #20
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
 80030e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	4a34      	ldr	r2, [pc, #208]	; (80031c0 <TIM_Base_SetConfig+0xe4>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d00f      	beq.n	8003114 <TIM_Base_SetConfig+0x38>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030fa:	d00b      	beq.n	8003114 <TIM_Base_SetConfig+0x38>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	4a31      	ldr	r2, [pc, #196]	; (80031c4 <TIM_Base_SetConfig+0xe8>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d007      	beq.n	8003114 <TIM_Base_SetConfig+0x38>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	4a30      	ldr	r2, [pc, #192]	; (80031c8 <TIM_Base_SetConfig+0xec>)
 8003108:	4293      	cmp	r3, r2
 800310a:	d003      	beq.n	8003114 <TIM_Base_SetConfig+0x38>
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	4a2f      	ldr	r2, [pc, #188]	; (80031cc <TIM_Base_SetConfig+0xf0>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d108      	bne.n	8003126 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800311a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	68fa      	ldr	r2, [r7, #12]
 8003122:	4313      	orrs	r3, r2
 8003124:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	4a25      	ldr	r2, [pc, #148]	; (80031c0 <TIM_Base_SetConfig+0xe4>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d01b      	beq.n	8003166 <TIM_Base_SetConfig+0x8a>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003134:	d017      	beq.n	8003166 <TIM_Base_SetConfig+0x8a>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	4a22      	ldr	r2, [pc, #136]	; (80031c4 <TIM_Base_SetConfig+0xe8>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d013      	beq.n	8003166 <TIM_Base_SetConfig+0x8a>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	4a21      	ldr	r2, [pc, #132]	; (80031c8 <TIM_Base_SetConfig+0xec>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d00f      	beq.n	8003166 <TIM_Base_SetConfig+0x8a>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	4a20      	ldr	r2, [pc, #128]	; (80031cc <TIM_Base_SetConfig+0xf0>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d00b      	beq.n	8003166 <TIM_Base_SetConfig+0x8a>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	4a1f      	ldr	r2, [pc, #124]	; (80031d0 <TIM_Base_SetConfig+0xf4>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d007      	beq.n	8003166 <TIM_Base_SetConfig+0x8a>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	4a1e      	ldr	r2, [pc, #120]	; (80031d4 <TIM_Base_SetConfig+0xf8>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d003      	beq.n	8003166 <TIM_Base_SetConfig+0x8a>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	4a1d      	ldr	r2, [pc, #116]	; (80031d8 <TIM_Base_SetConfig+0xfc>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d108      	bne.n	8003178 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800316c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	68db      	ldr	r3, [r3, #12]
 8003172:	68fa      	ldr	r2, [r7, #12]
 8003174:	4313      	orrs	r3, r2
 8003176:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	695b      	ldr	r3, [r3, #20]
 8003182:	4313      	orrs	r3, r2
 8003184:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	68fa      	ldr	r2, [r7, #12]
 800318a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	689a      	ldr	r2, [r3, #8]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	4a08      	ldr	r2, [pc, #32]	; (80031c0 <TIM_Base_SetConfig+0xe4>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d103      	bne.n	80031ac <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	691a      	ldr	r2, [r3, #16]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2201      	movs	r2, #1
 80031b0:	615a      	str	r2, [r3, #20]
}
 80031b2:	bf00      	nop
 80031b4:	3714      	adds	r7, #20
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr
 80031be:	bf00      	nop
 80031c0:	40010000 	.word	0x40010000
 80031c4:	40000400 	.word	0x40000400
 80031c8:	40000800 	.word	0x40000800
 80031cc:	40000c00 	.word	0x40000c00
 80031d0:	40014000 	.word	0x40014000
 80031d4:	40014400 	.word	0x40014400
 80031d8:	40014800 	.word	0x40014800

080031dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80031dc:	b480      	push	{r7}
 80031de:	b087      	sub	sp, #28
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
 80031e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6a1b      	ldr	r3, [r3, #32]
 80031ea:	f023 0201 	bic.w	r2, r3, #1
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6a1b      	ldr	r3, [r3, #32]
 80031f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	699b      	ldr	r3, [r3, #24]
 8003202:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800320a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	f023 0303 	bic.w	r3, r3, #3
 8003212:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	68fa      	ldr	r2, [r7, #12]
 800321a:	4313      	orrs	r3, r2
 800321c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	f023 0302 	bic.w	r3, r3, #2
 8003224:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	697a      	ldr	r2, [r7, #20]
 800322c:	4313      	orrs	r3, r2
 800322e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	4a1c      	ldr	r2, [pc, #112]	; (80032a4 <TIM_OC1_SetConfig+0xc8>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d10c      	bne.n	8003252 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	f023 0308 	bic.w	r3, r3, #8
 800323e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	68db      	ldr	r3, [r3, #12]
 8003244:	697a      	ldr	r2, [r7, #20]
 8003246:	4313      	orrs	r3, r2
 8003248:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	f023 0304 	bic.w	r3, r3, #4
 8003250:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	4a13      	ldr	r2, [pc, #76]	; (80032a4 <TIM_OC1_SetConfig+0xc8>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d111      	bne.n	800327e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003260:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003268:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	695b      	ldr	r3, [r3, #20]
 800326e:	693a      	ldr	r2, [r7, #16]
 8003270:	4313      	orrs	r3, r2
 8003272:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	699b      	ldr	r3, [r3, #24]
 8003278:	693a      	ldr	r2, [r7, #16]
 800327a:	4313      	orrs	r3, r2
 800327c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	693a      	ldr	r2, [r7, #16]
 8003282:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	68fa      	ldr	r2, [r7, #12]
 8003288:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	685a      	ldr	r2, [r3, #4]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	697a      	ldr	r2, [r7, #20]
 8003296:	621a      	str	r2, [r3, #32]
}
 8003298:	bf00      	nop
 800329a:	371c      	adds	r7, #28
 800329c:	46bd      	mov	sp, r7
 800329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a2:	4770      	bx	lr
 80032a4:	40010000 	.word	0x40010000

080032a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b087      	sub	sp, #28
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
 80032b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6a1b      	ldr	r3, [r3, #32]
 80032b6:	f023 0210 	bic.w	r2, r3, #16
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6a1b      	ldr	r3, [r3, #32]
 80032c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	699b      	ldr	r3, [r3, #24]
 80032ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80032d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	021b      	lsls	r3, r3, #8
 80032e6:	68fa      	ldr	r2, [r7, #12]
 80032e8:	4313      	orrs	r3, r2
 80032ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	f023 0320 	bic.w	r3, r3, #32
 80032f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	011b      	lsls	r3, r3, #4
 80032fa:	697a      	ldr	r2, [r7, #20]
 80032fc:	4313      	orrs	r3, r2
 80032fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	4a1e      	ldr	r2, [pc, #120]	; (800337c <TIM_OC2_SetConfig+0xd4>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d10d      	bne.n	8003324 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800330e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	68db      	ldr	r3, [r3, #12]
 8003314:	011b      	lsls	r3, r3, #4
 8003316:	697a      	ldr	r2, [r7, #20]
 8003318:	4313      	orrs	r3, r2
 800331a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003322:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	4a15      	ldr	r2, [pc, #84]	; (800337c <TIM_OC2_SetConfig+0xd4>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d113      	bne.n	8003354 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003332:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003334:	693b      	ldr	r3, [r7, #16]
 8003336:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800333a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	695b      	ldr	r3, [r3, #20]
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	693a      	ldr	r2, [r7, #16]
 8003344:	4313      	orrs	r3, r2
 8003346:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	699b      	ldr	r3, [r3, #24]
 800334c:	009b      	lsls	r3, r3, #2
 800334e:	693a      	ldr	r2, [r7, #16]
 8003350:	4313      	orrs	r3, r2
 8003352:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	693a      	ldr	r2, [r7, #16]
 8003358:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	68fa      	ldr	r2, [r7, #12]
 800335e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	685a      	ldr	r2, [r3, #4]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	697a      	ldr	r2, [r7, #20]
 800336c:	621a      	str	r2, [r3, #32]
}
 800336e:	bf00      	nop
 8003370:	371c      	adds	r7, #28
 8003372:	46bd      	mov	sp, r7
 8003374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003378:	4770      	bx	lr
 800337a:	bf00      	nop
 800337c:	40010000 	.word	0x40010000

08003380 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003380:	b480      	push	{r7}
 8003382:	b087      	sub	sp, #28
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
 8003388:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6a1b      	ldr	r3, [r3, #32]
 800338e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6a1b      	ldr	r3, [r3, #32]
 800339a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	69db      	ldr	r3, [r3, #28]
 80033a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	f023 0303 	bic.w	r3, r3, #3
 80033b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	68fa      	ldr	r2, [r7, #12]
 80033be:	4313      	orrs	r3, r2
 80033c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80033c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	021b      	lsls	r3, r3, #8
 80033d0:	697a      	ldr	r2, [r7, #20]
 80033d2:	4313      	orrs	r3, r2
 80033d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	4a1d      	ldr	r2, [pc, #116]	; (8003450 <TIM_OC3_SetConfig+0xd0>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d10d      	bne.n	80033fa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80033e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	68db      	ldr	r3, [r3, #12]
 80033ea:	021b      	lsls	r3, r3, #8
 80033ec:	697a      	ldr	r2, [r7, #20]
 80033ee:	4313      	orrs	r3, r2
 80033f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80033f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	4a14      	ldr	r2, [pc, #80]	; (8003450 <TIM_OC3_SetConfig+0xd0>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d113      	bne.n	800342a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003408:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003410:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	695b      	ldr	r3, [r3, #20]
 8003416:	011b      	lsls	r3, r3, #4
 8003418:	693a      	ldr	r2, [r7, #16]
 800341a:	4313      	orrs	r3, r2
 800341c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	699b      	ldr	r3, [r3, #24]
 8003422:	011b      	lsls	r3, r3, #4
 8003424:	693a      	ldr	r2, [r7, #16]
 8003426:	4313      	orrs	r3, r2
 8003428:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	693a      	ldr	r2, [r7, #16]
 800342e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	68fa      	ldr	r2, [r7, #12]
 8003434:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	685a      	ldr	r2, [r3, #4]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	697a      	ldr	r2, [r7, #20]
 8003442:	621a      	str	r2, [r3, #32]
}
 8003444:	bf00      	nop
 8003446:	371c      	adds	r7, #28
 8003448:	46bd      	mov	sp, r7
 800344a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344e:	4770      	bx	lr
 8003450:	40010000 	.word	0x40010000

08003454 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003454:	b480      	push	{r7}
 8003456:	b087      	sub	sp, #28
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
 800345c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6a1b      	ldr	r3, [r3, #32]
 8003462:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6a1b      	ldr	r3, [r3, #32]
 800346e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	69db      	ldr	r3, [r3, #28]
 800347a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003482:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800348a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	021b      	lsls	r3, r3, #8
 8003492:	68fa      	ldr	r2, [r7, #12]
 8003494:	4313      	orrs	r3, r2
 8003496:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800349e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	031b      	lsls	r3, r3, #12
 80034a6:	693a      	ldr	r2, [r7, #16]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	4a10      	ldr	r2, [pc, #64]	; (80034f0 <TIM_OC4_SetConfig+0x9c>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d109      	bne.n	80034c8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80034ba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	695b      	ldr	r3, [r3, #20]
 80034c0:	019b      	lsls	r3, r3, #6
 80034c2:	697a      	ldr	r2, [r7, #20]
 80034c4:	4313      	orrs	r3, r2
 80034c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	697a      	ldr	r2, [r7, #20]
 80034cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	68fa      	ldr	r2, [r7, #12]
 80034d2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	685a      	ldr	r2, [r3, #4]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	693a      	ldr	r2, [r7, #16]
 80034e0:	621a      	str	r2, [r3, #32]
}
 80034e2:	bf00      	nop
 80034e4:	371c      	adds	r7, #28
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop
 80034f0:	40010000 	.word	0x40010000

080034f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b087      	sub	sp, #28
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	60f8      	str	r0, [r7, #12]
 80034fc:	60b9      	str	r1, [r7, #8]
 80034fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	f003 031f 	and.w	r3, r3, #31
 8003506:	2201      	movs	r2, #1
 8003508:	fa02 f303 	lsl.w	r3, r2, r3
 800350c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	6a1a      	ldr	r2, [r3, #32]
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	43db      	mvns	r3, r3
 8003516:	401a      	ands	r2, r3
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	6a1a      	ldr	r2, [r3, #32]
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	f003 031f 	and.w	r3, r3, #31
 8003526:	6879      	ldr	r1, [r7, #4]
 8003528:	fa01 f303 	lsl.w	r3, r1, r3
 800352c:	431a      	orrs	r2, r3
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	621a      	str	r2, [r3, #32]
}
 8003532:	bf00      	nop
 8003534:	371c      	adds	r7, #28
 8003536:	46bd      	mov	sp, r7
 8003538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353c:	4770      	bx	lr
	...

08003540 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003540:	b480      	push	{r7}
 8003542:	b085      	sub	sp, #20
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
 8003548:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003550:	2b01      	cmp	r3, #1
 8003552:	d101      	bne.n	8003558 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003554:	2302      	movs	r3, #2
 8003556:	e050      	b.n	80035fa <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2201      	movs	r2, #1
 800355c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2202      	movs	r2, #2
 8003564:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800357e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	68fa      	ldr	r2, [r7, #12]
 8003586:	4313      	orrs	r3, r2
 8003588:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	68fa      	ldr	r2, [r7, #12]
 8003590:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a1c      	ldr	r2, [pc, #112]	; (8003608 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d018      	beq.n	80035ce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035a4:	d013      	beq.n	80035ce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4a18      	ldr	r2, [pc, #96]	; (800360c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d00e      	beq.n	80035ce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a16      	ldr	r2, [pc, #88]	; (8003610 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d009      	beq.n	80035ce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a15      	ldr	r2, [pc, #84]	; (8003614 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d004      	beq.n	80035ce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a13      	ldr	r2, [pc, #76]	; (8003618 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d10c      	bne.n	80035e8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80035d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	68ba      	ldr	r2, [r7, #8]
 80035dc:	4313      	orrs	r3, r2
 80035de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	68ba      	ldr	r2, [r7, #8]
 80035e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2201      	movs	r2, #1
 80035ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2200      	movs	r2, #0
 80035f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80035f8:	2300      	movs	r3, #0
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3714      	adds	r7, #20
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop
 8003608:	40010000 	.word	0x40010000
 800360c:	40000400 	.word	0x40000400
 8003610:	40000800 	.word	0x40000800
 8003614:	40000c00 	.word	0x40000c00
 8003618:	40014000 	.word	0x40014000

0800361c <__errno>:
 800361c:	4b01      	ldr	r3, [pc, #4]	; (8003624 <__errno+0x8>)
 800361e:	6818      	ldr	r0, [r3, #0]
 8003620:	4770      	bx	lr
 8003622:	bf00      	nop
 8003624:	2000000c 	.word	0x2000000c

08003628 <__libc_init_array>:
 8003628:	b570      	push	{r4, r5, r6, lr}
 800362a:	4d0d      	ldr	r5, [pc, #52]	; (8003660 <__libc_init_array+0x38>)
 800362c:	4c0d      	ldr	r4, [pc, #52]	; (8003664 <__libc_init_array+0x3c>)
 800362e:	1b64      	subs	r4, r4, r5
 8003630:	10a4      	asrs	r4, r4, #2
 8003632:	2600      	movs	r6, #0
 8003634:	42a6      	cmp	r6, r4
 8003636:	d109      	bne.n	800364c <__libc_init_array+0x24>
 8003638:	4d0b      	ldr	r5, [pc, #44]	; (8003668 <__libc_init_array+0x40>)
 800363a:	4c0c      	ldr	r4, [pc, #48]	; (800366c <__libc_init_array+0x44>)
 800363c:	f002 fcf2 	bl	8006024 <_init>
 8003640:	1b64      	subs	r4, r4, r5
 8003642:	10a4      	asrs	r4, r4, #2
 8003644:	2600      	movs	r6, #0
 8003646:	42a6      	cmp	r6, r4
 8003648:	d105      	bne.n	8003656 <__libc_init_array+0x2e>
 800364a:	bd70      	pop	{r4, r5, r6, pc}
 800364c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003650:	4798      	blx	r3
 8003652:	3601      	adds	r6, #1
 8003654:	e7ee      	b.n	8003634 <__libc_init_array+0xc>
 8003656:	f855 3b04 	ldr.w	r3, [r5], #4
 800365a:	4798      	blx	r3
 800365c:	3601      	adds	r6, #1
 800365e:	e7f2      	b.n	8003646 <__libc_init_array+0x1e>
 8003660:	0800643c 	.word	0x0800643c
 8003664:	0800643c 	.word	0x0800643c
 8003668:	0800643c 	.word	0x0800643c
 800366c:	08006440 	.word	0x08006440

08003670 <memset>:
 8003670:	4402      	add	r2, r0
 8003672:	4603      	mov	r3, r0
 8003674:	4293      	cmp	r3, r2
 8003676:	d100      	bne.n	800367a <memset+0xa>
 8003678:	4770      	bx	lr
 800367a:	f803 1b01 	strb.w	r1, [r3], #1
 800367e:	e7f9      	b.n	8003674 <memset+0x4>

08003680 <__cvt>:
 8003680:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003684:	ec55 4b10 	vmov	r4, r5, d0
 8003688:	2d00      	cmp	r5, #0
 800368a:	460e      	mov	r6, r1
 800368c:	4619      	mov	r1, r3
 800368e:	462b      	mov	r3, r5
 8003690:	bfbb      	ittet	lt
 8003692:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003696:	461d      	movlt	r5, r3
 8003698:	2300      	movge	r3, #0
 800369a:	232d      	movlt	r3, #45	; 0x2d
 800369c:	700b      	strb	r3, [r1, #0]
 800369e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80036a0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80036a4:	4691      	mov	r9, r2
 80036a6:	f023 0820 	bic.w	r8, r3, #32
 80036aa:	bfbc      	itt	lt
 80036ac:	4622      	movlt	r2, r4
 80036ae:	4614      	movlt	r4, r2
 80036b0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80036b4:	d005      	beq.n	80036c2 <__cvt+0x42>
 80036b6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80036ba:	d100      	bne.n	80036be <__cvt+0x3e>
 80036bc:	3601      	adds	r6, #1
 80036be:	2102      	movs	r1, #2
 80036c0:	e000      	b.n	80036c4 <__cvt+0x44>
 80036c2:	2103      	movs	r1, #3
 80036c4:	ab03      	add	r3, sp, #12
 80036c6:	9301      	str	r3, [sp, #4]
 80036c8:	ab02      	add	r3, sp, #8
 80036ca:	9300      	str	r3, [sp, #0]
 80036cc:	ec45 4b10 	vmov	d0, r4, r5
 80036d0:	4653      	mov	r3, sl
 80036d2:	4632      	mov	r2, r6
 80036d4:	f000 fccc 	bl	8004070 <_dtoa_r>
 80036d8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80036dc:	4607      	mov	r7, r0
 80036de:	d102      	bne.n	80036e6 <__cvt+0x66>
 80036e0:	f019 0f01 	tst.w	r9, #1
 80036e4:	d022      	beq.n	800372c <__cvt+0xac>
 80036e6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80036ea:	eb07 0906 	add.w	r9, r7, r6
 80036ee:	d110      	bne.n	8003712 <__cvt+0x92>
 80036f0:	783b      	ldrb	r3, [r7, #0]
 80036f2:	2b30      	cmp	r3, #48	; 0x30
 80036f4:	d10a      	bne.n	800370c <__cvt+0x8c>
 80036f6:	2200      	movs	r2, #0
 80036f8:	2300      	movs	r3, #0
 80036fa:	4620      	mov	r0, r4
 80036fc:	4629      	mov	r1, r5
 80036fe:	f7fd f9eb 	bl	8000ad8 <__aeabi_dcmpeq>
 8003702:	b918      	cbnz	r0, 800370c <__cvt+0x8c>
 8003704:	f1c6 0601 	rsb	r6, r6, #1
 8003708:	f8ca 6000 	str.w	r6, [sl]
 800370c:	f8da 3000 	ldr.w	r3, [sl]
 8003710:	4499      	add	r9, r3
 8003712:	2200      	movs	r2, #0
 8003714:	2300      	movs	r3, #0
 8003716:	4620      	mov	r0, r4
 8003718:	4629      	mov	r1, r5
 800371a:	f7fd f9dd 	bl	8000ad8 <__aeabi_dcmpeq>
 800371e:	b108      	cbz	r0, 8003724 <__cvt+0xa4>
 8003720:	f8cd 900c 	str.w	r9, [sp, #12]
 8003724:	2230      	movs	r2, #48	; 0x30
 8003726:	9b03      	ldr	r3, [sp, #12]
 8003728:	454b      	cmp	r3, r9
 800372a:	d307      	bcc.n	800373c <__cvt+0xbc>
 800372c:	9b03      	ldr	r3, [sp, #12]
 800372e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003730:	1bdb      	subs	r3, r3, r7
 8003732:	4638      	mov	r0, r7
 8003734:	6013      	str	r3, [r2, #0]
 8003736:	b004      	add	sp, #16
 8003738:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800373c:	1c59      	adds	r1, r3, #1
 800373e:	9103      	str	r1, [sp, #12]
 8003740:	701a      	strb	r2, [r3, #0]
 8003742:	e7f0      	b.n	8003726 <__cvt+0xa6>

08003744 <__exponent>:
 8003744:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003746:	4603      	mov	r3, r0
 8003748:	2900      	cmp	r1, #0
 800374a:	bfb8      	it	lt
 800374c:	4249      	neglt	r1, r1
 800374e:	f803 2b02 	strb.w	r2, [r3], #2
 8003752:	bfb4      	ite	lt
 8003754:	222d      	movlt	r2, #45	; 0x2d
 8003756:	222b      	movge	r2, #43	; 0x2b
 8003758:	2909      	cmp	r1, #9
 800375a:	7042      	strb	r2, [r0, #1]
 800375c:	dd2a      	ble.n	80037b4 <__exponent+0x70>
 800375e:	f10d 0407 	add.w	r4, sp, #7
 8003762:	46a4      	mov	ip, r4
 8003764:	270a      	movs	r7, #10
 8003766:	46a6      	mov	lr, r4
 8003768:	460a      	mov	r2, r1
 800376a:	fb91 f6f7 	sdiv	r6, r1, r7
 800376e:	fb07 1516 	mls	r5, r7, r6, r1
 8003772:	3530      	adds	r5, #48	; 0x30
 8003774:	2a63      	cmp	r2, #99	; 0x63
 8003776:	f104 34ff 	add.w	r4, r4, #4294967295
 800377a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800377e:	4631      	mov	r1, r6
 8003780:	dcf1      	bgt.n	8003766 <__exponent+0x22>
 8003782:	3130      	adds	r1, #48	; 0x30
 8003784:	f1ae 0502 	sub.w	r5, lr, #2
 8003788:	f804 1c01 	strb.w	r1, [r4, #-1]
 800378c:	1c44      	adds	r4, r0, #1
 800378e:	4629      	mov	r1, r5
 8003790:	4561      	cmp	r1, ip
 8003792:	d30a      	bcc.n	80037aa <__exponent+0x66>
 8003794:	f10d 0209 	add.w	r2, sp, #9
 8003798:	eba2 020e 	sub.w	r2, r2, lr
 800379c:	4565      	cmp	r5, ip
 800379e:	bf88      	it	hi
 80037a0:	2200      	movhi	r2, #0
 80037a2:	4413      	add	r3, r2
 80037a4:	1a18      	subs	r0, r3, r0
 80037a6:	b003      	add	sp, #12
 80037a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80037aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80037ae:	f804 2f01 	strb.w	r2, [r4, #1]!
 80037b2:	e7ed      	b.n	8003790 <__exponent+0x4c>
 80037b4:	2330      	movs	r3, #48	; 0x30
 80037b6:	3130      	adds	r1, #48	; 0x30
 80037b8:	7083      	strb	r3, [r0, #2]
 80037ba:	70c1      	strb	r1, [r0, #3]
 80037bc:	1d03      	adds	r3, r0, #4
 80037be:	e7f1      	b.n	80037a4 <__exponent+0x60>

080037c0 <_printf_float>:
 80037c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037c4:	ed2d 8b02 	vpush	{d8}
 80037c8:	b08d      	sub	sp, #52	; 0x34
 80037ca:	460c      	mov	r4, r1
 80037cc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80037d0:	4616      	mov	r6, r2
 80037d2:	461f      	mov	r7, r3
 80037d4:	4605      	mov	r5, r0
 80037d6:	f001 fa37 	bl	8004c48 <_localeconv_r>
 80037da:	f8d0 a000 	ldr.w	sl, [r0]
 80037de:	4650      	mov	r0, sl
 80037e0:	f7fc fcfe 	bl	80001e0 <strlen>
 80037e4:	2300      	movs	r3, #0
 80037e6:	930a      	str	r3, [sp, #40]	; 0x28
 80037e8:	6823      	ldr	r3, [r4, #0]
 80037ea:	9305      	str	r3, [sp, #20]
 80037ec:	f8d8 3000 	ldr.w	r3, [r8]
 80037f0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80037f4:	3307      	adds	r3, #7
 80037f6:	f023 0307 	bic.w	r3, r3, #7
 80037fa:	f103 0208 	add.w	r2, r3, #8
 80037fe:	f8c8 2000 	str.w	r2, [r8]
 8003802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003806:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800380a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800380e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003812:	9307      	str	r3, [sp, #28]
 8003814:	f8cd 8018 	str.w	r8, [sp, #24]
 8003818:	ee08 0a10 	vmov	s16, r0
 800381c:	4b9f      	ldr	r3, [pc, #636]	; (8003a9c <_printf_float+0x2dc>)
 800381e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003822:	f04f 32ff 	mov.w	r2, #4294967295
 8003826:	f7fd f989 	bl	8000b3c <__aeabi_dcmpun>
 800382a:	bb88      	cbnz	r0, 8003890 <_printf_float+0xd0>
 800382c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003830:	4b9a      	ldr	r3, [pc, #616]	; (8003a9c <_printf_float+0x2dc>)
 8003832:	f04f 32ff 	mov.w	r2, #4294967295
 8003836:	f7fd f963 	bl	8000b00 <__aeabi_dcmple>
 800383a:	bb48      	cbnz	r0, 8003890 <_printf_float+0xd0>
 800383c:	2200      	movs	r2, #0
 800383e:	2300      	movs	r3, #0
 8003840:	4640      	mov	r0, r8
 8003842:	4649      	mov	r1, r9
 8003844:	f7fd f952 	bl	8000aec <__aeabi_dcmplt>
 8003848:	b110      	cbz	r0, 8003850 <_printf_float+0x90>
 800384a:	232d      	movs	r3, #45	; 0x2d
 800384c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003850:	4b93      	ldr	r3, [pc, #588]	; (8003aa0 <_printf_float+0x2e0>)
 8003852:	4894      	ldr	r0, [pc, #592]	; (8003aa4 <_printf_float+0x2e4>)
 8003854:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8003858:	bf94      	ite	ls
 800385a:	4698      	movls	r8, r3
 800385c:	4680      	movhi	r8, r0
 800385e:	2303      	movs	r3, #3
 8003860:	6123      	str	r3, [r4, #16]
 8003862:	9b05      	ldr	r3, [sp, #20]
 8003864:	f023 0204 	bic.w	r2, r3, #4
 8003868:	6022      	str	r2, [r4, #0]
 800386a:	f04f 0900 	mov.w	r9, #0
 800386e:	9700      	str	r7, [sp, #0]
 8003870:	4633      	mov	r3, r6
 8003872:	aa0b      	add	r2, sp, #44	; 0x2c
 8003874:	4621      	mov	r1, r4
 8003876:	4628      	mov	r0, r5
 8003878:	f000 f9d8 	bl	8003c2c <_printf_common>
 800387c:	3001      	adds	r0, #1
 800387e:	f040 8090 	bne.w	80039a2 <_printf_float+0x1e2>
 8003882:	f04f 30ff 	mov.w	r0, #4294967295
 8003886:	b00d      	add	sp, #52	; 0x34
 8003888:	ecbd 8b02 	vpop	{d8}
 800388c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003890:	4642      	mov	r2, r8
 8003892:	464b      	mov	r3, r9
 8003894:	4640      	mov	r0, r8
 8003896:	4649      	mov	r1, r9
 8003898:	f7fd f950 	bl	8000b3c <__aeabi_dcmpun>
 800389c:	b140      	cbz	r0, 80038b0 <_printf_float+0xf0>
 800389e:	464b      	mov	r3, r9
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	bfbc      	itt	lt
 80038a4:	232d      	movlt	r3, #45	; 0x2d
 80038a6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80038aa:	487f      	ldr	r0, [pc, #508]	; (8003aa8 <_printf_float+0x2e8>)
 80038ac:	4b7f      	ldr	r3, [pc, #508]	; (8003aac <_printf_float+0x2ec>)
 80038ae:	e7d1      	b.n	8003854 <_printf_float+0x94>
 80038b0:	6863      	ldr	r3, [r4, #4]
 80038b2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80038b6:	9206      	str	r2, [sp, #24]
 80038b8:	1c5a      	adds	r2, r3, #1
 80038ba:	d13f      	bne.n	800393c <_printf_float+0x17c>
 80038bc:	2306      	movs	r3, #6
 80038be:	6063      	str	r3, [r4, #4]
 80038c0:	9b05      	ldr	r3, [sp, #20]
 80038c2:	6861      	ldr	r1, [r4, #4]
 80038c4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80038c8:	2300      	movs	r3, #0
 80038ca:	9303      	str	r3, [sp, #12]
 80038cc:	ab0a      	add	r3, sp, #40	; 0x28
 80038ce:	e9cd b301 	strd	fp, r3, [sp, #4]
 80038d2:	ab09      	add	r3, sp, #36	; 0x24
 80038d4:	ec49 8b10 	vmov	d0, r8, r9
 80038d8:	9300      	str	r3, [sp, #0]
 80038da:	6022      	str	r2, [r4, #0]
 80038dc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80038e0:	4628      	mov	r0, r5
 80038e2:	f7ff fecd 	bl	8003680 <__cvt>
 80038e6:	9b06      	ldr	r3, [sp, #24]
 80038e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80038ea:	2b47      	cmp	r3, #71	; 0x47
 80038ec:	4680      	mov	r8, r0
 80038ee:	d108      	bne.n	8003902 <_printf_float+0x142>
 80038f0:	1cc8      	adds	r0, r1, #3
 80038f2:	db02      	blt.n	80038fa <_printf_float+0x13a>
 80038f4:	6863      	ldr	r3, [r4, #4]
 80038f6:	4299      	cmp	r1, r3
 80038f8:	dd41      	ble.n	800397e <_printf_float+0x1be>
 80038fa:	f1ab 0b02 	sub.w	fp, fp, #2
 80038fe:	fa5f fb8b 	uxtb.w	fp, fp
 8003902:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003906:	d820      	bhi.n	800394a <_printf_float+0x18a>
 8003908:	3901      	subs	r1, #1
 800390a:	465a      	mov	r2, fp
 800390c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003910:	9109      	str	r1, [sp, #36]	; 0x24
 8003912:	f7ff ff17 	bl	8003744 <__exponent>
 8003916:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003918:	1813      	adds	r3, r2, r0
 800391a:	2a01      	cmp	r2, #1
 800391c:	4681      	mov	r9, r0
 800391e:	6123      	str	r3, [r4, #16]
 8003920:	dc02      	bgt.n	8003928 <_printf_float+0x168>
 8003922:	6822      	ldr	r2, [r4, #0]
 8003924:	07d2      	lsls	r2, r2, #31
 8003926:	d501      	bpl.n	800392c <_printf_float+0x16c>
 8003928:	3301      	adds	r3, #1
 800392a:	6123      	str	r3, [r4, #16]
 800392c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003930:	2b00      	cmp	r3, #0
 8003932:	d09c      	beq.n	800386e <_printf_float+0xae>
 8003934:	232d      	movs	r3, #45	; 0x2d
 8003936:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800393a:	e798      	b.n	800386e <_printf_float+0xae>
 800393c:	9a06      	ldr	r2, [sp, #24]
 800393e:	2a47      	cmp	r2, #71	; 0x47
 8003940:	d1be      	bne.n	80038c0 <_printf_float+0x100>
 8003942:	2b00      	cmp	r3, #0
 8003944:	d1bc      	bne.n	80038c0 <_printf_float+0x100>
 8003946:	2301      	movs	r3, #1
 8003948:	e7b9      	b.n	80038be <_printf_float+0xfe>
 800394a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800394e:	d118      	bne.n	8003982 <_printf_float+0x1c2>
 8003950:	2900      	cmp	r1, #0
 8003952:	6863      	ldr	r3, [r4, #4]
 8003954:	dd0b      	ble.n	800396e <_printf_float+0x1ae>
 8003956:	6121      	str	r1, [r4, #16]
 8003958:	b913      	cbnz	r3, 8003960 <_printf_float+0x1a0>
 800395a:	6822      	ldr	r2, [r4, #0]
 800395c:	07d0      	lsls	r0, r2, #31
 800395e:	d502      	bpl.n	8003966 <_printf_float+0x1a6>
 8003960:	3301      	adds	r3, #1
 8003962:	440b      	add	r3, r1
 8003964:	6123      	str	r3, [r4, #16]
 8003966:	65a1      	str	r1, [r4, #88]	; 0x58
 8003968:	f04f 0900 	mov.w	r9, #0
 800396c:	e7de      	b.n	800392c <_printf_float+0x16c>
 800396e:	b913      	cbnz	r3, 8003976 <_printf_float+0x1b6>
 8003970:	6822      	ldr	r2, [r4, #0]
 8003972:	07d2      	lsls	r2, r2, #31
 8003974:	d501      	bpl.n	800397a <_printf_float+0x1ba>
 8003976:	3302      	adds	r3, #2
 8003978:	e7f4      	b.n	8003964 <_printf_float+0x1a4>
 800397a:	2301      	movs	r3, #1
 800397c:	e7f2      	b.n	8003964 <_printf_float+0x1a4>
 800397e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8003982:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003984:	4299      	cmp	r1, r3
 8003986:	db05      	blt.n	8003994 <_printf_float+0x1d4>
 8003988:	6823      	ldr	r3, [r4, #0]
 800398a:	6121      	str	r1, [r4, #16]
 800398c:	07d8      	lsls	r0, r3, #31
 800398e:	d5ea      	bpl.n	8003966 <_printf_float+0x1a6>
 8003990:	1c4b      	adds	r3, r1, #1
 8003992:	e7e7      	b.n	8003964 <_printf_float+0x1a4>
 8003994:	2900      	cmp	r1, #0
 8003996:	bfd4      	ite	le
 8003998:	f1c1 0202 	rsble	r2, r1, #2
 800399c:	2201      	movgt	r2, #1
 800399e:	4413      	add	r3, r2
 80039a0:	e7e0      	b.n	8003964 <_printf_float+0x1a4>
 80039a2:	6823      	ldr	r3, [r4, #0]
 80039a4:	055a      	lsls	r2, r3, #21
 80039a6:	d407      	bmi.n	80039b8 <_printf_float+0x1f8>
 80039a8:	6923      	ldr	r3, [r4, #16]
 80039aa:	4642      	mov	r2, r8
 80039ac:	4631      	mov	r1, r6
 80039ae:	4628      	mov	r0, r5
 80039b0:	47b8      	blx	r7
 80039b2:	3001      	adds	r0, #1
 80039b4:	d12c      	bne.n	8003a10 <_printf_float+0x250>
 80039b6:	e764      	b.n	8003882 <_printf_float+0xc2>
 80039b8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80039bc:	f240 80e0 	bls.w	8003b80 <_printf_float+0x3c0>
 80039c0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80039c4:	2200      	movs	r2, #0
 80039c6:	2300      	movs	r3, #0
 80039c8:	f7fd f886 	bl	8000ad8 <__aeabi_dcmpeq>
 80039cc:	2800      	cmp	r0, #0
 80039ce:	d034      	beq.n	8003a3a <_printf_float+0x27a>
 80039d0:	4a37      	ldr	r2, [pc, #220]	; (8003ab0 <_printf_float+0x2f0>)
 80039d2:	2301      	movs	r3, #1
 80039d4:	4631      	mov	r1, r6
 80039d6:	4628      	mov	r0, r5
 80039d8:	47b8      	blx	r7
 80039da:	3001      	adds	r0, #1
 80039dc:	f43f af51 	beq.w	8003882 <_printf_float+0xc2>
 80039e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80039e4:	429a      	cmp	r2, r3
 80039e6:	db02      	blt.n	80039ee <_printf_float+0x22e>
 80039e8:	6823      	ldr	r3, [r4, #0]
 80039ea:	07d8      	lsls	r0, r3, #31
 80039ec:	d510      	bpl.n	8003a10 <_printf_float+0x250>
 80039ee:	ee18 3a10 	vmov	r3, s16
 80039f2:	4652      	mov	r2, sl
 80039f4:	4631      	mov	r1, r6
 80039f6:	4628      	mov	r0, r5
 80039f8:	47b8      	blx	r7
 80039fa:	3001      	adds	r0, #1
 80039fc:	f43f af41 	beq.w	8003882 <_printf_float+0xc2>
 8003a00:	f04f 0800 	mov.w	r8, #0
 8003a04:	f104 091a 	add.w	r9, r4, #26
 8003a08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003a0a:	3b01      	subs	r3, #1
 8003a0c:	4543      	cmp	r3, r8
 8003a0e:	dc09      	bgt.n	8003a24 <_printf_float+0x264>
 8003a10:	6823      	ldr	r3, [r4, #0]
 8003a12:	079b      	lsls	r3, r3, #30
 8003a14:	f100 8105 	bmi.w	8003c22 <_printf_float+0x462>
 8003a18:	68e0      	ldr	r0, [r4, #12]
 8003a1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003a1c:	4298      	cmp	r0, r3
 8003a1e:	bfb8      	it	lt
 8003a20:	4618      	movlt	r0, r3
 8003a22:	e730      	b.n	8003886 <_printf_float+0xc6>
 8003a24:	2301      	movs	r3, #1
 8003a26:	464a      	mov	r2, r9
 8003a28:	4631      	mov	r1, r6
 8003a2a:	4628      	mov	r0, r5
 8003a2c:	47b8      	blx	r7
 8003a2e:	3001      	adds	r0, #1
 8003a30:	f43f af27 	beq.w	8003882 <_printf_float+0xc2>
 8003a34:	f108 0801 	add.w	r8, r8, #1
 8003a38:	e7e6      	b.n	8003a08 <_printf_float+0x248>
 8003a3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	dc39      	bgt.n	8003ab4 <_printf_float+0x2f4>
 8003a40:	4a1b      	ldr	r2, [pc, #108]	; (8003ab0 <_printf_float+0x2f0>)
 8003a42:	2301      	movs	r3, #1
 8003a44:	4631      	mov	r1, r6
 8003a46:	4628      	mov	r0, r5
 8003a48:	47b8      	blx	r7
 8003a4a:	3001      	adds	r0, #1
 8003a4c:	f43f af19 	beq.w	8003882 <_printf_float+0xc2>
 8003a50:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003a54:	4313      	orrs	r3, r2
 8003a56:	d102      	bne.n	8003a5e <_printf_float+0x29e>
 8003a58:	6823      	ldr	r3, [r4, #0]
 8003a5a:	07d9      	lsls	r1, r3, #31
 8003a5c:	d5d8      	bpl.n	8003a10 <_printf_float+0x250>
 8003a5e:	ee18 3a10 	vmov	r3, s16
 8003a62:	4652      	mov	r2, sl
 8003a64:	4631      	mov	r1, r6
 8003a66:	4628      	mov	r0, r5
 8003a68:	47b8      	blx	r7
 8003a6a:	3001      	adds	r0, #1
 8003a6c:	f43f af09 	beq.w	8003882 <_printf_float+0xc2>
 8003a70:	f04f 0900 	mov.w	r9, #0
 8003a74:	f104 0a1a 	add.w	sl, r4, #26
 8003a78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a7a:	425b      	negs	r3, r3
 8003a7c:	454b      	cmp	r3, r9
 8003a7e:	dc01      	bgt.n	8003a84 <_printf_float+0x2c4>
 8003a80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003a82:	e792      	b.n	80039aa <_printf_float+0x1ea>
 8003a84:	2301      	movs	r3, #1
 8003a86:	4652      	mov	r2, sl
 8003a88:	4631      	mov	r1, r6
 8003a8a:	4628      	mov	r0, r5
 8003a8c:	47b8      	blx	r7
 8003a8e:	3001      	adds	r0, #1
 8003a90:	f43f aef7 	beq.w	8003882 <_printf_float+0xc2>
 8003a94:	f109 0901 	add.w	r9, r9, #1
 8003a98:	e7ee      	b.n	8003a78 <_printf_float+0x2b8>
 8003a9a:	bf00      	nop
 8003a9c:	7fefffff 	.word	0x7fefffff
 8003aa0:	08006054 	.word	0x08006054
 8003aa4:	08006058 	.word	0x08006058
 8003aa8:	08006060 	.word	0x08006060
 8003aac:	0800605c 	.word	0x0800605c
 8003ab0:	08006064 	.word	0x08006064
 8003ab4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003ab6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003ab8:	429a      	cmp	r2, r3
 8003aba:	bfa8      	it	ge
 8003abc:	461a      	movge	r2, r3
 8003abe:	2a00      	cmp	r2, #0
 8003ac0:	4691      	mov	r9, r2
 8003ac2:	dc37      	bgt.n	8003b34 <_printf_float+0x374>
 8003ac4:	f04f 0b00 	mov.w	fp, #0
 8003ac8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003acc:	f104 021a 	add.w	r2, r4, #26
 8003ad0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003ad2:	9305      	str	r3, [sp, #20]
 8003ad4:	eba3 0309 	sub.w	r3, r3, r9
 8003ad8:	455b      	cmp	r3, fp
 8003ada:	dc33      	bgt.n	8003b44 <_printf_float+0x384>
 8003adc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	db3b      	blt.n	8003b5c <_printf_float+0x39c>
 8003ae4:	6823      	ldr	r3, [r4, #0]
 8003ae6:	07da      	lsls	r2, r3, #31
 8003ae8:	d438      	bmi.n	8003b5c <_printf_float+0x39c>
 8003aea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003aec:	9b05      	ldr	r3, [sp, #20]
 8003aee:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003af0:	1ad3      	subs	r3, r2, r3
 8003af2:	eba2 0901 	sub.w	r9, r2, r1
 8003af6:	4599      	cmp	r9, r3
 8003af8:	bfa8      	it	ge
 8003afa:	4699      	movge	r9, r3
 8003afc:	f1b9 0f00 	cmp.w	r9, #0
 8003b00:	dc35      	bgt.n	8003b6e <_printf_float+0x3ae>
 8003b02:	f04f 0800 	mov.w	r8, #0
 8003b06:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003b0a:	f104 0a1a 	add.w	sl, r4, #26
 8003b0e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003b12:	1a9b      	subs	r3, r3, r2
 8003b14:	eba3 0309 	sub.w	r3, r3, r9
 8003b18:	4543      	cmp	r3, r8
 8003b1a:	f77f af79 	ble.w	8003a10 <_printf_float+0x250>
 8003b1e:	2301      	movs	r3, #1
 8003b20:	4652      	mov	r2, sl
 8003b22:	4631      	mov	r1, r6
 8003b24:	4628      	mov	r0, r5
 8003b26:	47b8      	blx	r7
 8003b28:	3001      	adds	r0, #1
 8003b2a:	f43f aeaa 	beq.w	8003882 <_printf_float+0xc2>
 8003b2e:	f108 0801 	add.w	r8, r8, #1
 8003b32:	e7ec      	b.n	8003b0e <_printf_float+0x34e>
 8003b34:	4613      	mov	r3, r2
 8003b36:	4631      	mov	r1, r6
 8003b38:	4642      	mov	r2, r8
 8003b3a:	4628      	mov	r0, r5
 8003b3c:	47b8      	blx	r7
 8003b3e:	3001      	adds	r0, #1
 8003b40:	d1c0      	bne.n	8003ac4 <_printf_float+0x304>
 8003b42:	e69e      	b.n	8003882 <_printf_float+0xc2>
 8003b44:	2301      	movs	r3, #1
 8003b46:	4631      	mov	r1, r6
 8003b48:	4628      	mov	r0, r5
 8003b4a:	9205      	str	r2, [sp, #20]
 8003b4c:	47b8      	blx	r7
 8003b4e:	3001      	adds	r0, #1
 8003b50:	f43f ae97 	beq.w	8003882 <_printf_float+0xc2>
 8003b54:	9a05      	ldr	r2, [sp, #20]
 8003b56:	f10b 0b01 	add.w	fp, fp, #1
 8003b5a:	e7b9      	b.n	8003ad0 <_printf_float+0x310>
 8003b5c:	ee18 3a10 	vmov	r3, s16
 8003b60:	4652      	mov	r2, sl
 8003b62:	4631      	mov	r1, r6
 8003b64:	4628      	mov	r0, r5
 8003b66:	47b8      	blx	r7
 8003b68:	3001      	adds	r0, #1
 8003b6a:	d1be      	bne.n	8003aea <_printf_float+0x32a>
 8003b6c:	e689      	b.n	8003882 <_printf_float+0xc2>
 8003b6e:	9a05      	ldr	r2, [sp, #20]
 8003b70:	464b      	mov	r3, r9
 8003b72:	4442      	add	r2, r8
 8003b74:	4631      	mov	r1, r6
 8003b76:	4628      	mov	r0, r5
 8003b78:	47b8      	blx	r7
 8003b7a:	3001      	adds	r0, #1
 8003b7c:	d1c1      	bne.n	8003b02 <_printf_float+0x342>
 8003b7e:	e680      	b.n	8003882 <_printf_float+0xc2>
 8003b80:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003b82:	2a01      	cmp	r2, #1
 8003b84:	dc01      	bgt.n	8003b8a <_printf_float+0x3ca>
 8003b86:	07db      	lsls	r3, r3, #31
 8003b88:	d538      	bpl.n	8003bfc <_printf_float+0x43c>
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	4642      	mov	r2, r8
 8003b8e:	4631      	mov	r1, r6
 8003b90:	4628      	mov	r0, r5
 8003b92:	47b8      	blx	r7
 8003b94:	3001      	adds	r0, #1
 8003b96:	f43f ae74 	beq.w	8003882 <_printf_float+0xc2>
 8003b9a:	ee18 3a10 	vmov	r3, s16
 8003b9e:	4652      	mov	r2, sl
 8003ba0:	4631      	mov	r1, r6
 8003ba2:	4628      	mov	r0, r5
 8003ba4:	47b8      	blx	r7
 8003ba6:	3001      	adds	r0, #1
 8003ba8:	f43f ae6b 	beq.w	8003882 <_printf_float+0xc2>
 8003bac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	f7fc ff90 	bl	8000ad8 <__aeabi_dcmpeq>
 8003bb8:	b9d8      	cbnz	r0, 8003bf2 <_printf_float+0x432>
 8003bba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003bbc:	f108 0201 	add.w	r2, r8, #1
 8003bc0:	3b01      	subs	r3, #1
 8003bc2:	4631      	mov	r1, r6
 8003bc4:	4628      	mov	r0, r5
 8003bc6:	47b8      	blx	r7
 8003bc8:	3001      	adds	r0, #1
 8003bca:	d10e      	bne.n	8003bea <_printf_float+0x42a>
 8003bcc:	e659      	b.n	8003882 <_printf_float+0xc2>
 8003bce:	2301      	movs	r3, #1
 8003bd0:	4652      	mov	r2, sl
 8003bd2:	4631      	mov	r1, r6
 8003bd4:	4628      	mov	r0, r5
 8003bd6:	47b8      	blx	r7
 8003bd8:	3001      	adds	r0, #1
 8003bda:	f43f ae52 	beq.w	8003882 <_printf_float+0xc2>
 8003bde:	f108 0801 	add.w	r8, r8, #1
 8003be2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003be4:	3b01      	subs	r3, #1
 8003be6:	4543      	cmp	r3, r8
 8003be8:	dcf1      	bgt.n	8003bce <_printf_float+0x40e>
 8003bea:	464b      	mov	r3, r9
 8003bec:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003bf0:	e6dc      	b.n	80039ac <_printf_float+0x1ec>
 8003bf2:	f04f 0800 	mov.w	r8, #0
 8003bf6:	f104 0a1a 	add.w	sl, r4, #26
 8003bfa:	e7f2      	b.n	8003be2 <_printf_float+0x422>
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	4642      	mov	r2, r8
 8003c00:	e7df      	b.n	8003bc2 <_printf_float+0x402>
 8003c02:	2301      	movs	r3, #1
 8003c04:	464a      	mov	r2, r9
 8003c06:	4631      	mov	r1, r6
 8003c08:	4628      	mov	r0, r5
 8003c0a:	47b8      	blx	r7
 8003c0c:	3001      	adds	r0, #1
 8003c0e:	f43f ae38 	beq.w	8003882 <_printf_float+0xc2>
 8003c12:	f108 0801 	add.w	r8, r8, #1
 8003c16:	68e3      	ldr	r3, [r4, #12]
 8003c18:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003c1a:	1a5b      	subs	r3, r3, r1
 8003c1c:	4543      	cmp	r3, r8
 8003c1e:	dcf0      	bgt.n	8003c02 <_printf_float+0x442>
 8003c20:	e6fa      	b.n	8003a18 <_printf_float+0x258>
 8003c22:	f04f 0800 	mov.w	r8, #0
 8003c26:	f104 0919 	add.w	r9, r4, #25
 8003c2a:	e7f4      	b.n	8003c16 <_printf_float+0x456>

08003c2c <_printf_common>:
 8003c2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c30:	4616      	mov	r6, r2
 8003c32:	4699      	mov	r9, r3
 8003c34:	688a      	ldr	r2, [r1, #8]
 8003c36:	690b      	ldr	r3, [r1, #16]
 8003c38:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	bfb8      	it	lt
 8003c40:	4613      	movlt	r3, r2
 8003c42:	6033      	str	r3, [r6, #0]
 8003c44:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003c48:	4607      	mov	r7, r0
 8003c4a:	460c      	mov	r4, r1
 8003c4c:	b10a      	cbz	r2, 8003c52 <_printf_common+0x26>
 8003c4e:	3301      	adds	r3, #1
 8003c50:	6033      	str	r3, [r6, #0]
 8003c52:	6823      	ldr	r3, [r4, #0]
 8003c54:	0699      	lsls	r1, r3, #26
 8003c56:	bf42      	ittt	mi
 8003c58:	6833      	ldrmi	r3, [r6, #0]
 8003c5a:	3302      	addmi	r3, #2
 8003c5c:	6033      	strmi	r3, [r6, #0]
 8003c5e:	6825      	ldr	r5, [r4, #0]
 8003c60:	f015 0506 	ands.w	r5, r5, #6
 8003c64:	d106      	bne.n	8003c74 <_printf_common+0x48>
 8003c66:	f104 0a19 	add.w	sl, r4, #25
 8003c6a:	68e3      	ldr	r3, [r4, #12]
 8003c6c:	6832      	ldr	r2, [r6, #0]
 8003c6e:	1a9b      	subs	r3, r3, r2
 8003c70:	42ab      	cmp	r3, r5
 8003c72:	dc26      	bgt.n	8003cc2 <_printf_common+0x96>
 8003c74:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003c78:	1e13      	subs	r3, r2, #0
 8003c7a:	6822      	ldr	r2, [r4, #0]
 8003c7c:	bf18      	it	ne
 8003c7e:	2301      	movne	r3, #1
 8003c80:	0692      	lsls	r2, r2, #26
 8003c82:	d42b      	bmi.n	8003cdc <_printf_common+0xb0>
 8003c84:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003c88:	4649      	mov	r1, r9
 8003c8a:	4638      	mov	r0, r7
 8003c8c:	47c0      	blx	r8
 8003c8e:	3001      	adds	r0, #1
 8003c90:	d01e      	beq.n	8003cd0 <_printf_common+0xa4>
 8003c92:	6823      	ldr	r3, [r4, #0]
 8003c94:	68e5      	ldr	r5, [r4, #12]
 8003c96:	6832      	ldr	r2, [r6, #0]
 8003c98:	f003 0306 	and.w	r3, r3, #6
 8003c9c:	2b04      	cmp	r3, #4
 8003c9e:	bf08      	it	eq
 8003ca0:	1aad      	subeq	r5, r5, r2
 8003ca2:	68a3      	ldr	r3, [r4, #8]
 8003ca4:	6922      	ldr	r2, [r4, #16]
 8003ca6:	bf0c      	ite	eq
 8003ca8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003cac:	2500      	movne	r5, #0
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	bfc4      	itt	gt
 8003cb2:	1a9b      	subgt	r3, r3, r2
 8003cb4:	18ed      	addgt	r5, r5, r3
 8003cb6:	2600      	movs	r6, #0
 8003cb8:	341a      	adds	r4, #26
 8003cba:	42b5      	cmp	r5, r6
 8003cbc:	d11a      	bne.n	8003cf4 <_printf_common+0xc8>
 8003cbe:	2000      	movs	r0, #0
 8003cc0:	e008      	b.n	8003cd4 <_printf_common+0xa8>
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	4652      	mov	r2, sl
 8003cc6:	4649      	mov	r1, r9
 8003cc8:	4638      	mov	r0, r7
 8003cca:	47c0      	blx	r8
 8003ccc:	3001      	adds	r0, #1
 8003cce:	d103      	bne.n	8003cd8 <_printf_common+0xac>
 8003cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8003cd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003cd8:	3501      	adds	r5, #1
 8003cda:	e7c6      	b.n	8003c6a <_printf_common+0x3e>
 8003cdc:	18e1      	adds	r1, r4, r3
 8003cde:	1c5a      	adds	r2, r3, #1
 8003ce0:	2030      	movs	r0, #48	; 0x30
 8003ce2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003ce6:	4422      	add	r2, r4
 8003ce8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003cec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003cf0:	3302      	adds	r3, #2
 8003cf2:	e7c7      	b.n	8003c84 <_printf_common+0x58>
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	4622      	mov	r2, r4
 8003cf8:	4649      	mov	r1, r9
 8003cfa:	4638      	mov	r0, r7
 8003cfc:	47c0      	blx	r8
 8003cfe:	3001      	adds	r0, #1
 8003d00:	d0e6      	beq.n	8003cd0 <_printf_common+0xa4>
 8003d02:	3601      	adds	r6, #1
 8003d04:	e7d9      	b.n	8003cba <_printf_common+0x8e>
	...

08003d08 <_printf_i>:
 8003d08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003d0c:	460c      	mov	r4, r1
 8003d0e:	4691      	mov	r9, r2
 8003d10:	7e27      	ldrb	r7, [r4, #24]
 8003d12:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003d14:	2f78      	cmp	r7, #120	; 0x78
 8003d16:	4680      	mov	r8, r0
 8003d18:	469a      	mov	sl, r3
 8003d1a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003d1e:	d807      	bhi.n	8003d30 <_printf_i+0x28>
 8003d20:	2f62      	cmp	r7, #98	; 0x62
 8003d22:	d80a      	bhi.n	8003d3a <_printf_i+0x32>
 8003d24:	2f00      	cmp	r7, #0
 8003d26:	f000 80d8 	beq.w	8003eda <_printf_i+0x1d2>
 8003d2a:	2f58      	cmp	r7, #88	; 0x58
 8003d2c:	f000 80a3 	beq.w	8003e76 <_printf_i+0x16e>
 8003d30:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003d34:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003d38:	e03a      	b.n	8003db0 <_printf_i+0xa8>
 8003d3a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003d3e:	2b15      	cmp	r3, #21
 8003d40:	d8f6      	bhi.n	8003d30 <_printf_i+0x28>
 8003d42:	a001      	add	r0, pc, #4	; (adr r0, 8003d48 <_printf_i+0x40>)
 8003d44:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003d48:	08003da1 	.word	0x08003da1
 8003d4c:	08003db5 	.word	0x08003db5
 8003d50:	08003d31 	.word	0x08003d31
 8003d54:	08003d31 	.word	0x08003d31
 8003d58:	08003d31 	.word	0x08003d31
 8003d5c:	08003d31 	.word	0x08003d31
 8003d60:	08003db5 	.word	0x08003db5
 8003d64:	08003d31 	.word	0x08003d31
 8003d68:	08003d31 	.word	0x08003d31
 8003d6c:	08003d31 	.word	0x08003d31
 8003d70:	08003d31 	.word	0x08003d31
 8003d74:	08003ec1 	.word	0x08003ec1
 8003d78:	08003de5 	.word	0x08003de5
 8003d7c:	08003ea3 	.word	0x08003ea3
 8003d80:	08003d31 	.word	0x08003d31
 8003d84:	08003d31 	.word	0x08003d31
 8003d88:	08003ee3 	.word	0x08003ee3
 8003d8c:	08003d31 	.word	0x08003d31
 8003d90:	08003de5 	.word	0x08003de5
 8003d94:	08003d31 	.word	0x08003d31
 8003d98:	08003d31 	.word	0x08003d31
 8003d9c:	08003eab 	.word	0x08003eab
 8003da0:	680b      	ldr	r3, [r1, #0]
 8003da2:	1d1a      	adds	r2, r3, #4
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	600a      	str	r2, [r1, #0]
 8003da8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003dac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003db0:	2301      	movs	r3, #1
 8003db2:	e0a3      	b.n	8003efc <_printf_i+0x1f4>
 8003db4:	6825      	ldr	r5, [r4, #0]
 8003db6:	6808      	ldr	r0, [r1, #0]
 8003db8:	062e      	lsls	r6, r5, #24
 8003dba:	f100 0304 	add.w	r3, r0, #4
 8003dbe:	d50a      	bpl.n	8003dd6 <_printf_i+0xce>
 8003dc0:	6805      	ldr	r5, [r0, #0]
 8003dc2:	600b      	str	r3, [r1, #0]
 8003dc4:	2d00      	cmp	r5, #0
 8003dc6:	da03      	bge.n	8003dd0 <_printf_i+0xc8>
 8003dc8:	232d      	movs	r3, #45	; 0x2d
 8003dca:	426d      	negs	r5, r5
 8003dcc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003dd0:	485e      	ldr	r0, [pc, #376]	; (8003f4c <_printf_i+0x244>)
 8003dd2:	230a      	movs	r3, #10
 8003dd4:	e019      	b.n	8003e0a <_printf_i+0x102>
 8003dd6:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003dda:	6805      	ldr	r5, [r0, #0]
 8003ddc:	600b      	str	r3, [r1, #0]
 8003dde:	bf18      	it	ne
 8003de0:	b22d      	sxthne	r5, r5
 8003de2:	e7ef      	b.n	8003dc4 <_printf_i+0xbc>
 8003de4:	680b      	ldr	r3, [r1, #0]
 8003de6:	6825      	ldr	r5, [r4, #0]
 8003de8:	1d18      	adds	r0, r3, #4
 8003dea:	6008      	str	r0, [r1, #0]
 8003dec:	0628      	lsls	r0, r5, #24
 8003dee:	d501      	bpl.n	8003df4 <_printf_i+0xec>
 8003df0:	681d      	ldr	r5, [r3, #0]
 8003df2:	e002      	b.n	8003dfa <_printf_i+0xf2>
 8003df4:	0669      	lsls	r1, r5, #25
 8003df6:	d5fb      	bpl.n	8003df0 <_printf_i+0xe8>
 8003df8:	881d      	ldrh	r5, [r3, #0]
 8003dfa:	4854      	ldr	r0, [pc, #336]	; (8003f4c <_printf_i+0x244>)
 8003dfc:	2f6f      	cmp	r7, #111	; 0x6f
 8003dfe:	bf0c      	ite	eq
 8003e00:	2308      	moveq	r3, #8
 8003e02:	230a      	movne	r3, #10
 8003e04:	2100      	movs	r1, #0
 8003e06:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003e0a:	6866      	ldr	r6, [r4, #4]
 8003e0c:	60a6      	str	r6, [r4, #8]
 8003e0e:	2e00      	cmp	r6, #0
 8003e10:	bfa2      	ittt	ge
 8003e12:	6821      	ldrge	r1, [r4, #0]
 8003e14:	f021 0104 	bicge.w	r1, r1, #4
 8003e18:	6021      	strge	r1, [r4, #0]
 8003e1a:	b90d      	cbnz	r5, 8003e20 <_printf_i+0x118>
 8003e1c:	2e00      	cmp	r6, #0
 8003e1e:	d04d      	beq.n	8003ebc <_printf_i+0x1b4>
 8003e20:	4616      	mov	r6, r2
 8003e22:	fbb5 f1f3 	udiv	r1, r5, r3
 8003e26:	fb03 5711 	mls	r7, r3, r1, r5
 8003e2a:	5dc7      	ldrb	r7, [r0, r7]
 8003e2c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003e30:	462f      	mov	r7, r5
 8003e32:	42bb      	cmp	r3, r7
 8003e34:	460d      	mov	r5, r1
 8003e36:	d9f4      	bls.n	8003e22 <_printf_i+0x11a>
 8003e38:	2b08      	cmp	r3, #8
 8003e3a:	d10b      	bne.n	8003e54 <_printf_i+0x14c>
 8003e3c:	6823      	ldr	r3, [r4, #0]
 8003e3e:	07df      	lsls	r7, r3, #31
 8003e40:	d508      	bpl.n	8003e54 <_printf_i+0x14c>
 8003e42:	6923      	ldr	r3, [r4, #16]
 8003e44:	6861      	ldr	r1, [r4, #4]
 8003e46:	4299      	cmp	r1, r3
 8003e48:	bfde      	ittt	le
 8003e4a:	2330      	movle	r3, #48	; 0x30
 8003e4c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003e50:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003e54:	1b92      	subs	r2, r2, r6
 8003e56:	6122      	str	r2, [r4, #16]
 8003e58:	f8cd a000 	str.w	sl, [sp]
 8003e5c:	464b      	mov	r3, r9
 8003e5e:	aa03      	add	r2, sp, #12
 8003e60:	4621      	mov	r1, r4
 8003e62:	4640      	mov	r0, r8
 8003e64:	f7ff fee2 	bl	8003c2c <_printf_common>
 8003e68:	3001      	adds	r0, #1
 8003e6a:	d14c      	bne.n	8003f06 <_printf_i+0x1fe>
 8003e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e70:	b004      	add	sp, #16
 8003e72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e76:	4835      	ldr	r0, [pc, #212]	; (8003f4c <_printf_i+0x244>)
 8003e78:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003e7c:	6823      	ldr	r3, [r4, #0]
 8003e7e:	680e      	ldr	r6, [r1, #0]
 8003e80:	061f      	lsls	r7, r3, #24
 8003e82:	f856 5b04 	ldr.w	r5, [r6], #4
 8003e86:	600e      	str	r6, [r1, #0]
 8003e88:	d514      	bpl.n	8003eb4 <_printf_i+0x1ac>
 8003e8a:	07d9      	lsls	r1, r3, #31
 8003e8c:	bf44      	itt	mi
 8003e8e:	f043 0320 	orrmi.w	r3, r3, #32
 8003e92:	6023      	strmi	r3, [r4, #0]
 8003e94:	b91d      	cbnz	r5, 8003e9e <_printf_i+0x196>
 8003e96:	6823      	ldr	r3, [r4, #0]
 8003e98:	f023 0320 	bic.w	r3, r3, #32
 8003e9c:	6023      	str	r3, [r4, #0]
 8003e9e:	2310      	movs	r3, #16
 8003ea0:	e7b0      	b.n	8003e04 <_printf_i+0xfc>
 8003ea2:	6823      	ldr	r3, [r4, #0]
 8003ea4:	f043 0320 	orr.w	r3, r3, #32
 8003ea8:	6023      	str	r3, [r4, #0]
 8003eaa:	2378      	movs	r3, #120	; 0x78
 8003eac:	4828      	ldr	r0, [pc, #160]	; (8003f50 <_printf_i+0x248>)
 8003eae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003eb2:	e7e3      	b.n	8003e7c <_printf_i+0x174>
 8003eb4:	065e      	lsls	r6, r3, #25
 8003eb6:	bf48      	it	mi
 8003eb8:	b2ad      	uxthmi	r5, r5
 8003eba:	e7e6      	b.n	8003e8a <_printf_i+0x182>
 8003ebc:	4616      	mov	r6, r2
 8003ebe:	e7bb      	b.n	8003e38 <_printf_i+0x130>
 8003ec0:	680b      	ldr	r3, [r1, #0]
 8003ec2:	6826      	ldr	r6, [r4, #0]
 8003ec4:	6960      	ldr	r0, [r4, #20]
 8003ec6:	1d1d      	adds	r5, r3, #4
 8003ec8:	600d      	str	r5, [r1, #0]
 8003eca:	0635      	lsls	r5, r6, #24
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	d501      	bpl.n	8003ed4 <_printf_i+0x1cc>
 8003ed0:	6018      	str	r0, [r3, #0]
 8003ed2:	e002      	b.n	8003eda <_printf_i+0x1d2>
 8003ed4:	0671      	lsls	r1, r6, #25
 8003ed6:	d5fb      	bpl.n	8003ed0 <_printf_i+0x1c8>
 8003ed8:	8018      	strh	r0, [r3, #0]
 8003eda:	2300      	movs	r3, #0
 8003edc:	6123      	str	r3, [r4, #16]
 8003ede:	4616      	mov	r6, r2
 8003ee0:	e7ba      	b.n	8003e58 <_printf_i+0x150>
 8003ee2:	680b      	ldr	r3, [r1, #0]
 8003ee4:	1d1a      	adds	r2, r3, #4
 8003ee6:	600a      	str	r2, [r1, #0]
 8003ee8:	681e      	ldr	r6, [r3, #0]
 8003eea:	6862      	ldr	r2, [r4, #4]
 8003eec:	2100      	movs	r1, #0
 8003eee:	4630      	mov	r0, r6
 8003ef0:	f7fc f97e 	bl	80001f0 <memchr>
 8003ef4:	b108      	cbz	r0, 8003efa <_printf_i+0x1f2>
 8003ef6:	1b80      	subs	r0, r0, r6
 8003ef8:	6060      	str	r0, [r4, #4]
 8003efa:	6863      	ldr	r3, [r4, #4]
 8003efc:	6123      	str	r3, [r4, #16]
 8003efe:	2300      	movs	r3, #0
 8003f00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003f04:	e7a8      	b.n	8003e58 <_printf_i+0x150>
 8003f06:	6923      	ldr	r3, [r4, #16]
 8003f08:	4632      	mov	r2, r6
 8003f0a:	4649      	mov	r1, r9
 8003f0c:	4640      	mov	r0, r8
 8003f0e:	47d0      	blx	sl
 8003f10:	3001      	adds	r0, #1
 8003f12:	d0ab      	beq.n	8003e6c <_printf_i+0x164>
 8003f14:	6823      	ldr	r3, [r4, #0]
 8003f16:	079b      	lsls	r3, r3, #30
 8003f18:	d413      	bmi.n	8003f42 <_printf_i+0x23a>
 8003f1a:	68e0      	ldr	r0, [r4, #12]
 8003f1c:	9b03      	ldr	r3, [sp, #12]
 8003f1e:	4298      	cmp	r0, r3
 8003f20:	bfb8      	it	lt
 8003f22:	4618      	movlt	r0, r3
 8003f24:	e7a4      	b.n	8003e70 <_printf_i+0x168>
 8003f26:	2301      	movs	r3, #1
 8003f28:	4632      	mov	r2, r6
 8003f2a:	4649      	mov	r1, r9
 8003f2c:	4640      	mov	r0, r8
 8003f2e:	47d0      	blx	sl
 8003f30:	3001      	adds	r0, #1
 8003f32:	d09b      	beq.n	8003e6c <_printf_i+0x164>
 8003f34:	3501      	adds	r5, #1
 8003f36:	68e3      	ldr	r3, [r4, #12]
 8003f38:	9903      	ldr	r1, [sp, #12]
 8003f3a:	1a5b      	subs	r3, r3, r1
 8003f3c:	42ab      	cmp	r3, r5
 8003f3e:	dcf2      	bgt.n	8003f26 <_printf_i+0x21e>
 8003f40:	e7eb      	b.n	8003f1a <_printf_i+0x212>
 8003f42:	2500      	movs	r5, #0
 8003f44:	f104 0619 	add.w	r6, r4, #25
 8003f48:	e7f5      	b.n	8003f36 <_printf_i+0x22e>
 8003f4a:	bf00      	nop
 8003f4c:	08006066 	.word	0x08006066
 8003f50:	08006077 	.word	0x08006077

08003f54 <quorem>:
 8003f54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f58:	6903      	ldr	r3, [r0, #16]
 8003f5a:	690c      	ldr	r4, [r1, #16]
 8003f5c:	42a3      	cmp	r3, r4
 8003f5e:	4607      	mov	r7, r0
 8003f60:	f2c0 8081 	blt.w	8004066 <quorem+0x112>
 8003f64:	3c01      	subs	r4, #1
 8003f66:	f101 0814 	add.w	r8, r1, #20
 8003f6a:	f100 0514 	add.w	r5, r0, #20
 8003f6e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003f72:	9301      	str	r3, [sp, #4]
 8003f74:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003f78:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003f7c:	3301      	adds	r3, #1
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8003f84:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003f88:	fbb2 f6f3 	udiv	r6, r2, r3
 8003f8c:	d331      	bcc.n	8003ff2 <quorem+0x9e>
 8003f8e:	f04f 0e00 	mov.w	lr, #0
 8003f92:	4640      	mov	r0, r8
 8003f94:	46ac      	mov	ip, r5
 8003f96:	46f2      	mov	sl, lr
 8003f98:	f850 2b04 	ldr.w	r2, [r0], #4
 8003f9c:	b293      	uxth	r3, r2
 8003f9e:	fb06 e303 	mla	r3, r6, r3, lr
 8003fa2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8003fa6:	b29b      	uxth	r3, r3
 8003fa8:	ebaa 0303 	sub.w	r3, sl, r3
 8003fac:	0c12      	lsrs	r2, r2, #16
 8003fae:	f8dc a000 	ldr.w	sl, [ip]
 8003fb2:	fb06 e202 	mla	r2, r6, r2, lr
 8003fb6:	fa13 f38a 	uxtah	r3, r3, sl
 8003fba:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003fbe:	fa1f fa82 	uxth.w	sl, r2
 8003fc2:	f8dc 2000 	ldr.w	r2, [ip]
 8003fc6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8003fca:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003fd4:	4581      	cmp	r9, r0
 8003fd6:	f84c 3b04 	str.w	r3, [ip], #4
 8003fda:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8003fde:	d2db      	bcs.n	8003f98 <quorem+0x44>
 8003fe0:	f855 300b 	ldr.w	r3, [r5, fp]
 8003fe4:	b92b      	cbnz	r3, 8003ff2 <quorem+0x9e>
 8003fe6:	9b01      	ldr	r3, [sp, #4]
 8003fe8:	3b04      	subs	r3, #4
 8003fea:	429d      	cmp	r5, r3
 8003fec:	461a      	mov	r2, r3
 8003fee:	d32e      	bcc.n	800404e <quorem+0xfa>
 8003ff0:	613c      	str	r4, [r7, #16]
 8003ff2:	4638      	mov	r0, r7
 8003ff4:	f001 f8c0 	bl	8005178 <__mcmp>
 8003ff8:	2800      	cmp	r0, #0
 8003ffa:	db24      	blt.n	8004046 <quorem+0xf2>
 8003ffc:	3601      	adds	r6, #1
 8003ffe:	4628      	mov	r0, r5
 8004000:	f04f 0c00 	mov.w	ip, #0
 8004004:	f858 2b04 	ldr.w	r2, [r8], #4
 8004008:	f8d0 e000 	ldr.w	lr, [r0]
 800400c:	b293      	uxth	r3, r2
 800400e:	ebac 0303 	sub.w	r3, ip, r3
 8004012:	0c12      	lsrs	r2, r2, #16
 8004014:	fa13 f38e 	uxtah	r3, r3, lr
 8004018:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800401c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004020:	b29b      	uxth	r3, r3
 8004022:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004026:	45c1      	cmp	r9, r8
 8004028:	f840 3b04 	str.w	r3, [r0], #4
 800402c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004030:	d2e8      	bcs.n	8004004 <quorem+0xb0>
 8004032:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004036:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800403a:	b922      	cbnz	r2, 8004046 <quorem+0xf2>
 800403c:	3b04      	subs	r3, #4
 800403e:	429d      	cmp	r5, r3
 8004040:	461a      	mov	r2, r3
 8004042:	d30a      	bcc.n	800405a <quorem+0x106>
 8004044:	613c      	str	r4, [r7, #16]
 8004046:	4630      	mov	r0, r6
 8004048:	b003      	add	sp, #12
 800404a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800404e:	6812      	ldr	r2, [r2, #0]
 8004050:	3b04      	subs	r3, #4
 8004052:	2a00      	cmp	r2, #0
 8004054:	d1cc      	bne.n	8003ff0 <quorem+0x9c>
 8004056:	3c01      	subs	r4, #1
 8004058:	e7c7      	b.n	8003fea <quorem+0x96>
 800405a:	6812      	ldr	r2, [r2, #0]
 800405c:	3b04      	subs	r3, #4
 800405e:	2a00      	cmp	r2, #0
 8004060:	d1f0      	bne.n	8004044 <quorem+0xf0>
 8004062:	3c01      	subs	r4, #1
 8004064:	e7eb      	b.n	800403e <quorem+0xea>
 8004066:	2000      	movs	r0, #0
 8004068:	e7ee      	b.n	8004048 <quorem+0xf4>
 800406a:	0000      	movs	r0, r0
 800406c:	0000      	movs	r0, r0
	...

08004070 <_dtoa_r>:
 8004070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004074:	ed2d 8b02 	vpush	{d8}
 8004078:	ec57 6b10 	vmov	r6, r7, d0
 800407c:	b095      	sub	sp, #84	; 0x54
 800407e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004080:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004084:	9105      	str	r1, [sp, #20]
 8004086:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800408a:	4604      	mov	r4, r0
 800408c:	9209      	str	r2, [sp, #36]	; 0x24
 800408e:	930f      	str	r3, [sp, #60]	; 0x3c
 8004090:	b975      	cbnz	r5, 80040b0 <_dtoa_r+0x40>
 8004092:	2010      	movs	r0, #16
 8004094:	f000 fddc 	bl	8004c50 <malloc>
 8004098:	4602      	mov	r2, r0
 800409a:	6260      	str	r0, [r4, #36]	; 0x24
 800409c:	b920      	cbnz	r0, 80040a8 <_dtoa_r+0x38>
 800409e:	4bb2      	ldr	r3, [pc, #712]	; (8004368 <_dtoa_r+0x2f8>)
 80040a0:	21ea      	movs	r1, #234	; 0xea
 80040a2:	48b2      	ldr	r0, [pc, #712]	; (800436c <_dtoa_r+0x2fc>)
 80040a4:	f001 fa32 	bl	800550c <__assert_func>
 80040a8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80040ac:	6005      	str	r5, [r0, #0]
 80040ae:	60c5      	str	r5, [r0, #12]
 80040b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80040b2:	6819      	ldr	r1, [r3, #0]
 80040b4:	b151      	cbz	r1, 80040cc <_dtoa_r+0x5c>
 80040b6:	685a      	ldr	r2, [r3, #4]
 80040b8:	604a      	str	r2, [r1, #4]
 80040ba:	2301      	movs	r3, #1
 80040bc:	4093      	lsls	r3, r2
 80040be:	608b      	str	r3, [r1, #8]
 80040c0:	4620      	mov	r0, r4
 80040c2:	f000 fe1b 	bl	8004cfc <_Bfree>
 80040c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80040c8:	2200      	movs	r2, #0
 80040ca:	601a      	str	r2, [r3, #0]
 80040cc:	1e3b      	subs	r3, r7, #0
 80040ce:	bfb9      	ittee	lt
 80040d0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80040d4:	9303      	strlt	r3, [sp, #12]
 80040d6:	2300      	movge	r3, #0
 80040d8:	f8c8 3000 	strge.w	r3, [r8]
 80040dc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80040e0:	4ba3      	ldr	r3, [pc, #652]	; (8004370 <_dtoa_r+0x300>)
 80040e2:	bfbc      	itt	lt
 80040e4:	2201      	movlt	r2, #1
 80040e6:	f8c8 2000 	strlt.w	r2, [r8]
 80040ea:	ea33 0309 	bics.w	r3, r3, r9
 80040ee:	d11b      	bne.n	8004128 <_dtoa_r+0xb8>
 80040f0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80040f2:	f242 730f 	movw	r3, #9999	; 0x270f
 80040f6:	6013      	str	r3, [r2, #0]
 80040f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80040fc:	4333      	orrs	r3, r6
 80040fe:	f000 857a 	beq.w	8004bf6 <_dtoa_r+0xb86>
 8004102:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004104:	b963      	cbnz	r3, 8004120 <_dtoa_r+0xb0>
 8004106:	4b9b      	ldr	r3, [pc, #620]	; (8004374 <_dtoa_r+0x304>)
 8004108:	e024      	b.n	8004154 <_dtoa_r+0xe4>
 800410a:	4b9b      	ldr	r3, [pc, #620]	; (8004378 <_dtoa_r+0x308>)
 800410c:	9300      	str	r3, [sp, #0]
 800410e:	3308      	adds	r3, #8
 8004110:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004112:	6013      	str	r3, [r2, #0]
 8004114:	9800      	ldr	r0, [sp, #0]
 8004116:	b015      	add	sp, #84	; 0x54
 8004118:	ecbd 8b02 	vpop	{d8}
 800411c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004120:	4b94      	ldr	r3, [pc, #592]	; (8004374 <_dtoa_r+0x304>)
 8004122:	9300      	str	r3, [sp, #0]
 8004124:	3303      	adds	r3, #3
 8004126:	e7f3      	b.n	8004110 <_dtoa_r+0xa0>
 8004128:	ed9d 7b02 	vldr	d7, [sp, #8]
 800412c:	2200      	movs	r2, #0
 800412e:	ec51 0b17 	vmov	r0, r1, d7
 8004132:	2300      	movs	r3, #0
 8004134:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8004138:	f7fc fcce 	bl	8000ad8 <__aeabi_dcmpeq>
 800413c:	4680      	mov	r8, r0
 800413e:	b158      	cbz	r0, 8004158 <_dtoa_r+0xe8>
 8004140:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004142:	2301      	movs	r3, #1
 8004144:	6013      	str	r3, [r2, #0]
 8004146:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004148:	2b00      	cmp	r3, #0
 800414a:	f000 8551 	beq.w	8004bf0 <_dtoa_r+0xb80>
 800414e:	488b      	ldr	r0, [pc, #556]	; (800437c <_dtoa_r+0x30c>)
 8004150:	6018      	str	r0, [r3, #0]
 8004152:	1e43      	subs	r3, r0, #1
 8004154:	9300      	str	r3, [sp, #0]
 8004156:	e7dd      	b.n	8004114 <_dtoa_r+0xa4>
 8004158:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800415c:	aa12      	add	r2, sp, #72	; 0x48
 800415e:	a913      	add	r1, sp, #76	; 0x4c
 8004160:	4620      	mov	r0, r4
 8004162:	f001 f8ad 	bl	80052c0 <__d2b>
 8004166:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800416a:	4683      	mov	fp, r0
 800416c:	2d00      	cmp	r5, #0
 800416e:	d07c      	beq.n	800426a <_dtoa_r+0x1fa>
 8004170:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004172:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8004176:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800417a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800417e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8004182:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8004186:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800418a:	4b7d      	ldr	r3, [pc, #500]	; (8004380 <_dtoa_r+0x310>)
 800418c:	2200      	movs	r2, #0
 800418e:	4630      	mov	r0, r6
 8004190:	4639      	mov	r1, r7
 8004192:	f7fc f881 	bl	8000298 <__aeabi_dsub>
 8004196:	a36e      	add	r3, pc, #440	; (adr r3, 8004350 <_dtoa_r+0x2e0>)
 8004198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800419c:	f7fc fa34 	bl	8000608 <__aeabi_dmul>
 80041a0:	a36d      	add	r3, pc, #436	; (adr r3, 8004358 <_dtoa_r+0x2e8>)
 80041a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041a6:	f7fc f879 	bl	800029c <__adddf3>
 80041aa:	4606      	mov	r6, r0
 80041ac:	4628      	mov	r0, r5
 80041ae:	460f      	mov	r7, r1
 80041b0:	f7fc f9c0 	bl	8000534 <__aeabi_i2d>
 80041b4:	a36a      	add	r3, pc, #424	; (adr r3, 8004360 <_dtoa_r+0x2f0>)
 80041b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041ba:	f7fc fa25 	bl	8000608 <__aeabi_dmul>
 80041be:	4602      	mov	r2, r0
 80041c0:	460b      	mov	r3, r1
 80041c2:	4630      	mov	r0, r6
 80041c4:	4639      	mov	r1, r7
 80041c6:	f7fc f869 	bl	800029c <__adddf3>
 80041ca:	4606      	mov	r6, r0
 80041cc:	460f      	mov	r7, r1
 80041ce:	f7fc fccb 	bl	8000b68 <__aeabi_d2iz>
 80041d2:	2200      	movs	r2, #0
 80041d4:	4682      	mov	sl, r0
 80041d6:	2300      	movs	r3, #0
 80041d8:	4630      	mov	r0, r6
 80041da:	4639      	mov	r1, r7
 80041dc:	f7fc fc86 	bl	8000aec <__aeabi_dcmplt>
 80041e0:	b148      	cbz	r0, 80041f6 <_dtoa_r+0x186>
 80041e2:	4650      	mov	r0, sl
 80041e4:	f7fc f9a6 	bl	8000534 <__aeabi_i2d>
 80041e8:	4632      	mov	r2, r6
 80041ea:	463b      	mov	r3, r7
 80041ec:	f7fc fc74 	bl	8000ad8 <__aeabi_dcmpeq>
 80041f0:	b908      	cbnz	r0, 80041f6 <_dtoa_r+0x186>
 80041f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80041f6:	f1ba 0f16 	cmp.w	sl, #22
 80041fa:	d854      	bhi.n	80042a6 <_dtoa_r+0x236>
 80041fc:	4b61      	ldr	r3, [pc, #388]	; (8004384 <_dtoa_r+0x314>)
 80041fe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004206:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800420a:	f7fc fc6f 	bl	8000aec <__aeabi_dcmplt>
 800420e:	2800      	cmp	r0, #0
 8004210:	d04b      	beq.n	80042aa <_dtoa_r+0x23a>
 8004212:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004216:	2300      	movs	r3, #0
 8004218:	930e      	str	r3, [sp, #56]	; 0x38
 800421a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800421c:	1b5d      	subs	r5, r3, r5
 800421e:	1e6b      	subs	r3, r5, #1
 8004220:	9304      	str	r3, [sp, #16]
 8004222:	bf43      	ittte	mi
 8004224:	2300      	movmi	r3, #0
 8004226:	f1c5 0801 	rsbmi	r8, r5, #1
 800422a:	9304      	strmi	r3, [sp, #16]
 800422c:	f04f 0800 	movpl.w	r8, #0
 8004230:	f1ba 0f00 	cmp.w	sl, #0
 8004234:	db3b      	blt.n	80042ae <_dtoa_r+0x23e>
 8004236:	9b04      	ldr	r3, [sp, #16]
 8004238:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800423c:	4453      	add	r3, sl
 800423e:	9304      	str	r3, [sp, #16]
 8004240:	2300      	movs	r3, #0
 8004242:	9306      	str	r3, [sp, #24]
 8004244:	9b05      	ldr	r3, [sp, #20]
 8004246:	2b09      	cmp	r3, #9
 8004248:	d869      	bhi.n	800431e <_dtoa_r+0x2ae>
 800424a:	2b05      	cmp	r3, #5
 800424c:	bfc4      	itt	gt
 800424e:	3b04      	subgt	r3, #4
 8004250:	9305      	strgt	r3, [sp, #20]
 8004252:	9b05      	ldr	r3, [sp, #20]
 8004254:	f1a3 0302 	sub.w	r3, r3, #2
 8004258:	bfcc      	ite	gt
 800425a:	2500      	movgt	r5, #0
 800425c:	2501      	movle	r5, #1
 800425e:	2b03      	cmp	r3, #3
 8004260:	d869      	bhi.n	8004336 <_dtoa_r+0x2c6>
 8004262:	e8df f003 	tbb	[pc, r3]
 8004266:	4e2c      	.short	0x4e2c
 8004268:	5a4c      	.short	0x5a4c
 800426a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800426e:	441d      	add	r5, r3
 8004270:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004274:	2b20      	cmp	r3, #32
 8004276:	bfc1      	itttt	gt
 8004278:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800427c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8004280:	fa09 f303 	lslgt.w	r3, r9, r3
 8004284:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004288:	bfda      	itte	le
 800428a:	f1c3 0320 	rsble	r3, r3, #32
 800428e:	fa06 f003 	lslle.w	r0, r6, r3
 8004292:	4318      	orrgt	r0, r3
 8004294:	f7fc f93e 	bl	8000514 <__aeabi_ui2d>
 8004298:	2301      	movs	r3, #1
 800429a:	4606      	mov	r6, r0
 800429c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80042a0:	3d01      	subs	r5, #1
 80042a2:	9310      	str	r3, [sp, #64]	; 0x40
 80042a4:	e771      	b.n	800418a <_dtoa_r+0x11a>
 80042a6:	2301      	movs	r3, #1
 80042a8:	e7b6      	b.n	8004218 <_dtoa_r+0x1a8>
 80042aa:	900e      	str	r0, [sp, #56]	; 0x38
 80042ac:	e7b5      	b.n	800421a <_dtoa_r+0x1aa>
 80042ae:	f1ca 0300 	rsb	r3, sl, #0
 80042b2:	9306      	str	r3, [sp, #24]
 80042b4:	2300      	movs	r3, #0
 80042b6:	eba8 080a 	sub.w	r8, r8, sl
 80042ba:	930d      	str	r3, [sp, #52]	; 0x34
 80042bc:	e7c2      	b.n	8004244 <_dtoa_r+0x1d4>
 80042be:	2300      	movs	r3, #0
 80042c0:	9308      	str	r3, [sp, #32]
 80042c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	dc39      	bgt.n	800433c <_dtoa_r+0x2cc>
 80042c8:	f04f 0901 	mov.w	r9, #1
 80042cc:	f8cd 9004 	str.w	r9, [sp, #4]
 80042d0:	464b      	mov	r3, r9
 80042d2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80042d6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80042d8:	2200      	movs	r2, #0
 80042da:	6042      	str	r2, [r0, #4]
 80042dc:	2204      	movs	r2, #4
 80042de:	f102 0614 	add.w	r6, r2, #20
 80042e2:	429e      	cmp	r6, r3
 80042e4:	6841      	ldr	r1, [r0, #4]
 80042e6:	d92f      	bls.n	8004348 <_dtoa_r+0x2d8>
 80042e8:	4620      	mov	r0, r4
 80042ea:	f000 fcc7 	bl	8004c7c <_Balloc>
 80042ee:	9000      	str	r0, [sp, #0]
 80042f0:	2800      	cmp	r0, #0
 80042f2:	d14b      	bne.n	800438c <_dtoa_r+0x31c>
 80042f4:	4b24      	ldr	r3, [pc, #144]	; (8004388 <_dtoa_r+0x318>)
 80042f6:	4602      	mov	r2, r0
 80042f8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80042fc:	e6d1      	b.n	80040a2 <_dtoa_r+0x32>
 80042fe:	2301      	movs	r3, #1
 8004300:	e7de      	b.n	80042c0 <_dtoa_r+0x250>
 8004302:	2300      	movs	r3, #0
 8004304:	9308      	str	r3, [sp, #32]
 8004306:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004308:	eb0a 0903 	add.w	r9, sl, r3
 800430c:	f109 0301 	add.w	r3, r9, #1
 8004310:	2b01      	cmp	r3, #1
 8004312:	9301      	str	r3, [sp, #4]
 8004314:	bfb8      	it	lt
 8004316:	2301      	movlt	r3, #1
 8004318:	e7dd      	b.n	80042d6 <_dtoa_r+0x266>
 800431a:	2301      	movs	r3, #1
 800431c:	e7f2      	b.n	8004304 <_dtoa_r+0x294>
 800431e:	2501      	movs	r5, #1
 8004320:	2300      	movs	r3, #0
 8004322:	9305      	str	r3, [sp, #20]
 8004324:	9508      	str	r5, [sp, #32]
 8004326:	f04f 39ff 	mov.w	r9, #4294967295
 800432a:	2200      	movs	r2, #0
 800432c:	f8cd 9004 	str.w	r9, [sp, #4]
 8004330:	2312      	movs	r3, #18
 8004332:	9209      	str	r2, [sp, #36]	; 0x24
 8004334:	e7cf      	b.n	80042d6 <_dtoa_r+0x266>
 8004336:	2301      	movs	r3, #1
 8004338:	9308      	str	r3, [sp, #32]
 800433a:	e7f4      	b.n	8004326 <_dtoa_r+0x2b6>
 800433c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8004340:	f8cd 9004 	str.w	r9, [sp, #4]
 8004344:	464b      	mov	r3, r9
 8004346:	e7c6      	b.n	80042d6 <_dtoa_r+0x266>
 8004348:	3101      	adds	r1, #1
 800434a:	6041      	str	r1, [r0, #4]
 800434c:	0052      	lsls	r2, r2, #1
 800434e:	e7c6      	b.n	80042de <_dtoa_r+0x26e>
 8004350:	636f4361 	.word	0x636f4361
 8004354:	3fd287a7 	.word	0x3fd287a7
 8004358:	8b60c8b3 	.word	0x8b60c8b3
 800435c:	3fc68a28 	.word	0x3fc68a28
 8004360:	509f79fb 	.word	0x509f79fb
 8004364:	3fd34413 	.word	0x3fd34413
 8004368:	08006095 	.word	0x08006095
 800436c:	080060ac 	.word	0x080060ac
 8004370:	7ff00000 	.word	0x7ff00000
 8004374:	08006091 	.word	0x08006091
 8004378:	08006088 	.word	0x08006088
 800437c:	08006065 	.word	0x08006065
 8004380:	3ff80000 	.word	0x3ff80000
 8004384:	080061a8 	.word	0x080061a8
 8004388:	0800610b 	.word	0x0800610b
 800438c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800438e:	9a00      	ldr	r2, [sp, #0]
 8004390:	601a      	str	r2, [r3, #0]
 8004392:	9b01      	ldr	r3, [sp, #4]
 8004394:	2b0e      	cmp	r3, #14
 8004396:	f200 80ad 	bhi.w	80044f4 <_dtoa_r+0x484>
 800439a:	2d00      	cmp	r5, #0
 800439c:	f000 80aa 	beq.w	80044f4 <_dtoa_r+0x484>
 80043a0:	f1ba 0f00 	cmp.w	sl, #0
 80043a4:	dd36      	ble.n	8004414 <_dtoa_r+0x3a4>
 80043a6:	4ac3      	ldr	r2, [pc, #780]	; (80046b4 <_dtoa_r+0x644>)
 80043a8:	f00a 030f 	and.w	r3, sl, #15
 80043ac:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80043b0:	ed93 7b00 	vldr	d7, [r3]
 80043b4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80043b8:	ea4f 172a 	mov.w	r7, sl, asr #4
 80043bc:	eeb0 8a47 	vmov.f32	s16, s14
 80043c0:	eef0 8a67 	vmov.f32	s17, s15
 80043c4:	d016      	beq.n	80043f4 <_dtoa_r+0x384>
 80043c6:	4bbc      	ldr	r3, [pc, #752]	; (80046b8 <_dtoa_r+0x648>)
 80043c8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80043cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80043d0:	f7fc fa44 	bl	800085c <__aeabi_ddiv>
 80043d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80043d8:	f007 070f 	and.w	r7, r7, #15
 80043dc:	2503      	movs	r5, #3
 80043de:	4eb6      	ldr	r6, [pc, #728]	; (80046b8 <_dtoa_r+0x648>)
 80043e0:	b957      	cbnz	r7, 80043f8 <_dtoa_r+0x388>
 80043e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80043e6:	ec53 2b18 	vmov	r2, r3, d8
 80043ea:	f7fc fa37 	bl	800085c <__aeabi_ddiv>
 80043ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80043f2:	e029      	b.n	8004448 <_dtoa_r+0x3d8>
 80043f4:	2502      	movs	r5, #2
 80043f6:	e7f2      	b.n	80043de <_dtoa_r+0x36e>
 80043f8:	07f9      	lsls	r1, r7, #31
 80043fa:	d508      	bpl.n	800440e <_dtoa_r+0x39e>
 80043fc:	ec51 0b18 	vmov	r0, r1, d8
 8004400:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004404:	f7fc f900 	bl	8000608 <__aeabi_dmul>
 8004408:	ec41 0b18 	vmov	d8, r0, r1
 800440c:	3501      	adds	r5, #1
 800440e:	107f      	asrs	r7, r7, #1
 8004410:	3608      	adds	r6, #8
 8004412:	e7e5      	b.n	80043e0 <_dtoa_r+0x370>
 8004414:	f000 80a6 	beq.w	8004564 <_dtoa_r+0x4f4>
 8004418:	f1ca 0600 	rsb	r6, sl, #0
 800441c:	4ba5      	ldr	r3, [pc, #660]	; (80046b4 <_dtoa_r+0x644>)
 800441e:	4fa6      	ldr	r7, [pc, #664]	; (80046b8 <_dtoa_r+0x648>)
 8004420:	f006 020f 	and.w	r2, r6, #15
 8004424:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800442c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004430:	f7fc f8ea 	bl	8000608 <__aeabi_dmul>
 8004434:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004438:	1136      	asrs	r6, r6, #4
 800443a:	2300      	movs	r3, #0
 800443c:	2502      	movs	r5, #2
 800443e:	2e00      	cmp	r6, #0
 8004440:	f040 8085 	bne.w	800454e <_dtoa_r+0x4de>
 8004444:	2b00      	cmp	r3, #0
 8004446:	d1d2      	bne.n	80043ee <_dtoa_r+0x37e>
 8004448:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800444a:	2b00      	cmp	r3, #0
 800444c:	f000 808c 	beq.w	8004568 <_dtoa_r+0x4f8>
 8004450:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004454:	4b99      	ldr	r3, [pc, #612]	; (80046bc <_dtoa_r+0x64c>)
 8004456:	2200      	movs	r2, #0
 8004458:	4630      	mov	r0, r6
 800445a:	4639      	mov	r1, r7
 800445c:	f7fc fb46 	bl	8000aec <__aeabi_dcmplt>
 8004460:	2800      	cmp	r0, #0
 8004462:	f000 8081 	beq.w	8004568 <_dtoa_r+0x4f8>
 8004466:	9b01      	ldr	r3, [sp, #4]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d07d      	beq.n	8004568 <_dtoa_r+0x4f8>
 800446c:	f1b9 0f00 	cmp.w	r9, #0
 8004470:	dd3c      	ble.n	80044ec <_dtoa_r+0x47c>
 8004472:	f10a 33ff 	add.w	r3, sl, #4294967295
 8004476:	9307      	str	r3, [sp, #28]
 8004478:	2200      	movs	r2, #0
 800447a:	4b91      	ldr	r3, [pc, #580]	; (80046c0 <_dtoa_r+0x650>)
 800447c:	4630      	mov	r0, r6
 800447e:	4639      	mov	r1, r7
 8004480:	f7fc f8c2 	bl	8000608 <__aeabi_dmul>
 8004484:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004488:	3501      	adds	r5, #1
 800448a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800448e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004492:	4628      	mov	r0, r5
 8004494:	f7fc f84e 	bl	8000534 <__aeabi_i2d>
 8004498:	4632      	mov	r2, r6
 800449a:	463b      	mov	r3, r7
 800449c:	f7fc f8b4 	bl	8000608 <__aeabi_dmul>
 80044a0:	4b88      	ldr	r3, [pc, #544]	; (80046c4 <_dtoa_r+0x654>)
 80044a2:	2200      	movs	r2, #0
 80044a4:	f7fb fefa 	bl	800029c <__adddf3>
 80044a8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80044ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80044b0:	9303      	str	r3, [sp, #12]
 80044b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d15c      	bne.n	8004572 <_dtoa_r+0x502>
 80044b8:	4b83      	ldr	r3, [pc, #524]	; (80046c8 <_dtoa_r+0x658>)
 80044ba:	2200      	movs	r2, #0
 80044bc:	4630      	mov	r0, r6
 80044be:	4639      	mov	r1, r7
 80044c0:	f7fb feea 	bl	8000298 <__aeabi_dsub>
 80044c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80044c8:	4606      	mov	r6, r0
 80044ca:	460f      	mov	r7, r1
 80044cc:	f7fc fb2c 	bl	8000b28 <__aeabi_dcmpgt>
 80044d0:	2800      	cmp	r0, #0
 80044d2:	f040 8296 	bne.w	8004a02 <_dtoa_r+0x992>
 80044d6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80044da:	4630      	mov	r0, r6
 80044dc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80044e0:	4639      	mov	r1, r7
 80044e2:	f7fc fb03 	bl	8000aec <__aeabi_dcmplt>
 80044e6:	2800      	cmp	r0, #0
 80044e8:	f040 8288 	bne.w	80049fc <_dtoa_r+0x98c>
 80044ec:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80044f0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80044f4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	f2c0 8158 	blt.w	80047ac <_dtoa_r+0x73c>
 80044fc:	f1ba 0f0e 	cmp.w	sl, #14
 8004500:	f300 8154 	bgt.w	80047ac <_dtoa_r+0x73c>
 8004504:	4b6b      	ldr	r3, [pc, #428]	; (80046b4 <_dtoa_r+0x644>)
 8004506:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800450a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800450e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004510:	2b00      	cmp	r3, #0
 8004512:	f280 80e3 	bge.w	80046dc <_dtoa_r+0x66c>
 8004516:	9b01      	ldr	r3, [sp, #4]
 8004518:	2b00      	cmp	r3, #0
 800451a:	f300 80df 	bgt.w	80046dc <_dtoa_r+0x66c>
 800451e:	f040 826d 	bne.w	80049fc <_dtoa_r+0x98c>
 8004522:	4b69      	ldr	r3, [pc, #420]	; (80046c8 <_dtoa_r+0x658>)
 8004524:	2200      	movs	r2, #0
 8004526:	4640      	mov	r0, r8
 8004528:	4649      	mov	r1, r9
 800452a:	f7fc f86d 	bl	8000608 <__aeabi_dmul>
 800452e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004532:	f7fc faef 	bl	8000b14 <__aeabi_dcmpge>
 8004536:	9e01      	ldr	r6, [sp, #4]
 8004538:	4637      	mov	r7, r6
 800453a:	2800      	cmp	r0, #0
 800453c:	f040 8243 	bne.w	80049c6 <_dtoa_r+0x956>
 8004540:	9d00      	ldr	r5, [sp, #0]
 8004542:	2331      	movs	r3, #49	; 0x31
 8004544:	f805 3b01 	strb.w	r3, [r5], #1
 8004548:	f10a 0a01 	add.w	sl, sl, #1
 800454c:	e23f      	b.n	80049ce <_dtoa_r+0x95e>
 800454e:	07f2      	lsls	r2, r6, #31
 8004550:	d505      	bpl.n	800455e <_dtoa_r+0x4ee>
 8004552:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004556:	f7fc f857 	bl	8000608 <__aeabi_dmul>
 800455a:	3501      	adds	r5, #1
 800455c:	2301      	movs	r3, #1
 800455e:	1076      	asrs	r6, r6, #1
 8004560:	3708      	adds	r7, #8
 8004562:	e76c      	b.n	800443e <_dtoa_r+0x3ce>
 8004564:	2502      	movs	r5, #2
 8004566:	e76f      	b.n	8004448 <_dtoa_r+0x3d8>
 8004568:	9b01      	ldr	r3, [sp, #4]
 800456a:	f8cd a01c 	str.w	sl, [sp, #28]
 800456e:	930c      	str	r3, [sp, #48]	; 0x30
 8004570:	e78d      	b.n	800448e <_dtoa_r+0x41e>
 8004572:	9900      	ldr	r1, [sp, #0]
 8004574:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004576:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004578:	4b4e      	ldr	r3, [pc, #312]	; (80046b4 <_dtoa_r+0x644>)
 800457a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800457e:	4401      	add	r1, r0
 8004580:	9102      	str	r1, [sp, #8]
 8004582:	9908      	ldr	r1, [sp, #32]
 8004584:	eeb0 8a47 	vmov.f32	s16, s14
 8004588:	eef0 8a67 	vmov.f32	s17, s15
 800458c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004590:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004594:	2900      	cmp	r1, #0
 8004596:	d045      	beq.n	8004624 <_dtoa_r+0x5b4>
 8004598:	494c      	ldr	r1, [pc, #304]	; (80046cc <_dtoa_r+0x65c>)
 800459a:	2000      	movs	r0, #0
 800459c:	f7fc f95e 	bl	800085c <__aeabi_ddiv>
 80045a0:	ec53 2b18 	vmov	r2, r3, d8
 80045a4:	f7fb fe78 	bl	8000298 <__aeabi_dsub>
 80045a8:	9d00      	ldr	r5, [sp, #0]
 80045aa:	ec41 0b18 	vmov	d8, r0, r1
 80045ae:	4639      	mov	r1, r7
 80045b0:	4630      	mov	r0, r6
 80045b2:	f7fc fad9 	bl	8000b68 <__aeabi_d2iz>
 80045b6:	900c      	str	r0, [sp, #48]	; 0x30
 80045b8:	f7fb ffbc 	bl	8000534 <__aeabi_i2d>
 80045bc:	4602      	mov	r2, r0
 80045be:	460b      	mov	r3, r1
 80045c0:	4630      	mov	r0, r6
 80045c2:	4639      	mov	r1, r7
 80045c4:	f7fb fe68 	bl	8000298 <__aeabi_dsub>
 80045c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80045ca:	3330      	adds	r3, #48	; 0x30
 80045cc:	f805 3b01 	strb.w	r3, [r5], #1
 80045d0:	ec53 2b18 	vmov	r2, r3, d8
 80045d4:	4606      	mov	r6, r0
 80045d6:	460f      	mov	r7, r1
 80045d8:	f7fc fa88 	bl	8000aec <__aeabi_dcmplt>
 80045dc:	2800      	cmp	r0, #0
 80045de:	d165      	bne.n	80046ac <_dtoa_r+0x63c>
 80045e0:	4632      	mov	r2, r6
 80045e2:	463b      	mov	r3, r7
 80045e4:	4935      	ldr	r1, [pc, #212]	; (80046bc <_dtoa_r+0x64c>)
 80045e6:	2000      	movs	r0, #0
 80045e8:	f7fb fe56 	bl	8000298 <__aeabi_dsub>
 80045ec:	ec53 2b18 	vmov	r2, r3, d8
 80045f0:	f7fc fa7c 	bl	8000aec <__aeabi_dcmplt>
 80045f4:	2800      	cmp	r0, #0
 80045f6:	f040 80b9 	bne.w	800476c <_dtoa_r+0x6fc>
 80045fa:	9b02      	ldr	r3, [sp, #8]
 80045fc:	429d      	cmp	r5, r3
 80045fe:	f43f af75 	beq.w	80044ec <_dtoa_r+0x47c>
 8004602:	4b2f      	ldr	r3, [pc, #188]	; (80046c0 <_dtoa_r+0x650>)
 8004604:	ec51 0b18 	vmov	r0, r1, d8
 8004608:	2200      	movs	r2, #0
 800460a:	f7fb fffd 	bl	8000608 <__aeabi_dmul>
 800460e:	4b2c      	ldr	r3, [pc, #176]	; (80046c0 <_dtoa_r+0x650>)
 8004610:	ec41 0b18 	vmov	d8, r0, r1
 8004614:	2200      	movs	r2, #0
 8004616:	4630      	mov	r0, r6
 8004618:	4639      	mov	r1, r7
 800461a:	f7fb fff5 	bl	8000608 <__aeabi_dmul>
 800461e:	4606      	mov	r6, r0
 8004620:	460f      	mov	r7, r1
 8004622:	e7c4      	b.n	80045ae <_dtoa_r+0x53e>
 8004624:	ec51 0b17 	vmov	r0, r1, d7
 8004628:	f7fb ffee 	bl	8000608 <__aeabi_dmul>
 800462c:	9b02      	ldr	r3, [sp, #8]
 800462e:	9d00      	ldr	r5, [sp, #0]
 8004630:	930c      	str	r3, [sp, #48]	; 0x30
 8004632:	ec41 0b18 	vmov	d8, r0, r1
 8004636:	4639      	mov	r1, r7
 8004638:	4630      	mov	r0, r6
 800463a:	f7fc fa95 	bl	8000b68 <__aeabi_d2iz>
 800463e:	9011      	str	r0, [sp, #68]	; 0x44
 8004640:	f7fb ff78 	bl	8000534 <__aeabi_i2d>
 8004644:	4602      	mov	r2, r0
 8004646:	460b      	mov	r3, r1
 8004648:	4630      	mov	r0, r6
 800464a:	4639      	mov	r1, r7
 800464c:	f7fb fe24 	bl	8000298 <__aeabi_dsub>
 8004650:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004652:	3330      	adds	r3, #48	; 0x30
 8004654:	f805 3b01 	strb.w	r3, [r5], #1
 8004658:	9b02      	ldr	r3, [sp, #8]
 800465a:	429d      	cmp	r5, r3
 800465c:	4606      	mov	r6, r0
 800465e:	460f      	mov	r7, r1
 8004660:	f04f 0200 	mov.w	r2, #0
 8004664:	d134      	bne.n	80046d0 <_dtoa_r+0x660>
 8004666:	4b19      	ldr	r3, [pc, #100]	; (80046cc <_dtoa_r+0x65c>)
 8004668:	ec51 0b18 	vmov	r0, r1, d8
 800466c:	f7fb fe16 	bl	800029c <__adddf3>
 8004670:	4602      	mov	r2, r0
 8004672:	460b      	mov	r3, r1
 8004674:	4630      	mov	r0, r6
 8004676:	4639      	mov	r1, r7
 8004678:	f7fc fa56 	bl	8000b28 <__aeabi_dcmpgt>
 800467c:	2800      	cmp	r0, #0
 800467e:	d175      	bne.n	800476c <_dtoa_r+0x6fc>
 8004680:	ec53 2b18 	vmov	r2, r3, d8
 8004684:	4911      	ldr	r1, [pc, #68]	; (80046cc <_dtoa_r+0x65c>)
 8004686:	2000      	movs	r0, #0
 8004688:	f7fb fe06 	bl	8000298 <__aeabi_dsub>
 800468c:	4602      	mov	r2, r0
 800468e:	460b      	mov	r3, r1
 8004690:	4630      	mov	r0, r6
 8004692:	4639      	mov	r1, r7
 8004694:	f7fc fa2a 	bl	8000aec <__aeabi_dcmplt>
 8004698:	2800      	cmp	r0, #0
 800469a:	f43f af27 	beq.w	80044ec <_dtoa_r+0x47c>
 800469e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80046a0:	1e6b      	subs	r3, r5, #1
 80046a2:	930c      	str	r3, [sp, #48]	; 0x30
 80046a4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80046a8:	2b30      	cmp	r3, #48	; 0x30
 80046aa:	d0f8      	beq.n	800469e <_dtoa_r+0x62e>
 80046ac:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80046b0:	e04a      	b.n	8004748 <_dtoa_r+0x6d8>
 80046b2:	bf00      	nop
 80046b4:	080061a8 	.word	0x080061a8
 80046b8:	08006180 	.word	0x08006180
 80046bc:	3ff00000 	.word	0x3ff00000
 80046c0:	40240000 	.word	0x40240000
 80046c4:	401c0000 	.word	0x401c0000
 80046c8:	40140000 	.word	0x40140000
 80046cc:	3fe00000 	.word	0x3fe00000
 80046d0:	4baf      	ldr	r3, [pc, #700]	; (8004990 <_dtoa_r+0x920>)
 80046d2:	f7fb ff99 	bl	8000608 <__aeabi_dmul>
 80046d6:	4606      	mov	r6, r0
 80046d8:	460f      	mov	r7, r1
 80046da:	e7ac      	b.n	8004636 <_dtoa_r+0x5c6>
 80046dc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80046e0:	9d00      	ldr	r5, [sp, #0]
 80046e2:	4642      	mov	r2, r8
 80046e4:	464b      	mov	r3, r9
 80046e6:	4630      	mov	r0, r6
 80046e8:	4639      	mov	r1, r7
 80046ea:	f7fc f8b7 	bl	800085c <__aeabi_ddiv>
 80046ee:	f7fc fa3b 	bl	8000b68 <__aeabi_d2iz>
 80046f2:	9002      	str	r0, [sp, #8]
 80046f4:	f7fb ff1e 	bl	8000534 <__aeabi_i2d>
 80046f8:	4642      	mov	r2, r8
 80046fa:	464b      	mov	r3, r9
 80046fc:	f7fb ff84 	bl	8000608 <__aeabi_dmul>
 8004700:	4602      	mov	r2, r0
 8004702:	460b      	mov	r3, r1
 8004704:	4630      	mov	r0, r6
 8004706:	4639      	mov	r1, r7
 8004708:	f7fb fdc6 	bl	8000298 <__aeabi_dsub>
 800470c:	9e02      	ldr	r6, [sp, #8]
 800470e:	9f01      	ldr	r7, [sp, #4]
 8004710:	3630      	adds	r6, #48	; 0x30
 8004712:	f805 6b01 	strb.w	r6, [r5], #1
 8004716:	9e00      	ldr	r6, [sp, #0]
 8004718:	1bae      	subs	r6, r5, r6
 800471a:	42b7      	cmp	r7, r6
 800471c:	4602      	mov	r2, r0
 800471e:	460b      	mov	r3, r1
 8004720:	d137      	bne.n	8004792 <_dtoa_r+0x722>
 8004722:	f7fb fdbb 	bl	800029c <__adddf3>
 8004726:	4642      	mov	r2, r8
 8004728:	464b      	mov	r3, r9
 800472a:	4606      	mov	r6, r0
 800472c:	460f      	mov	r7, r1
 800472e:	f7fc f9fb 	bl	8000b28 <__aeabi_dcmpgt>
 8004732:	b9c8      	cbnz	r0, 8004768 <_dtoa_r+0x6f8>
 8004734:	4642      	mov	r2, r8
 8004736:	464b      	mov	r3, r9
 8004738:	4630      	mov	r0, r6
 800473a:	4639      	mov	r1, r7
 800473c:	f7fc f9cc 	bl	8000ad8 <__aeabi_dcmpeq>
 8004740:	b110      	cbz	r0, 8004748 <_dtoa_r+0x6d8>
 8004742:	9b02      	ldr	r3, [sp, #8]
 8004744:	07d9      	lsls	r1, r3, #31
 8004746:	d40f      	bmi.n	8004768 <_dtoa_r+0x6f8>
 8004748:	4620      	mov	r0, r4
 800474a:	4659      	mov	r1, fp
 800474c:	f000 fad6 	bl	8004cfc <_Bfree>
 8004750:	2300      	movs	r3, #0
 8004752:	702b      	strb	r3, [r5, #0]
 8004754:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004756:	f10a 0001 	add.w	r0, sl, #1
 800475a:	6018      	str	r0, [r3, #0]
 800475c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800475e:	2b00      	cmp	r3, #0
 8004760:	f43f acd8 	beq.w	8004114 <_dtoa_r+0xa4>
 8004764:	601d      	str	r5, [r3, #0]
 8004766:	e4d5      	b.n	8004114 <_dtoa_r+0xa4>
 8004768:	f8cd a01c 	str.w	sl, [sp, #28]
 800476c:	462b      	mov	r3, r5
 800476e:	461d      	mov	r5, r3
 8004770:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004774:	2a39      	cmp	r2, #57	; 0x39
 8004776:	d108      	bne.n	800478a <_dtoa_r+0x71a>
 8004778:	9a00      	ldr	r2, [sp, #0]
 800477a:	429a      	cmp	r2, r3
 800477c:	d1f7      	bne.n	800476e <_dtoa_r+0x6fe>
 800477e:	9a07      	ldr	r2, [sp, #28]
 8004780:	9900      	ldr	r1, [sp, #0]
 8004782:	3201      	adds	r2, #1
 8004784:	9207      	str	r2, [sp, #28]
 8004786:	2230      	movs	r2, #48	; 0x30
 8004788:	700a      	strb	r2, [r1, #0]
 800478a:	781a      	ldrb	r2, [r3, #0]
 800478c:	3201      	adds	r2, #1
 800478e:	701a      	strb	r2, [r3, #0]
 8004790:	e78c      	b.n	80046ac <_dtoa_r+0x63c>
 8004792:	4b7f      	ldr	r3, [pc, #508]	; (8004990 <_dtoa_r+0x920>)
 8004794:	2200      	movs	r2, #0
 8004796:	f7fb ff37 	bl	8000608 <__aeabi_dmul>
 800479a:	2200      	movs	r2, #0
 800479c:	2300      	movs	r3, #0
 800479e:	4606      	mov	r6, r0
 80047a0:	460f      	mov	r7, r1
 80047a2:	f7fc f999 	bl	8000ad8 <__aeabi_dcmpeq>
 80047a6:	2800      	cmp	r0, #0
 80047a8:	d09b      	beq.n	80046e2 <_dtoa_r+0x672>
 80047aa:	e7cd      	b.n	8004748 <_dtoa_r+0x6d8>
 80047ac:	9a08      	ldr	r2, [sp, #32]
 80047ae:	2a00      	cmp	r2, #0
 80047b0:	f000 80c4 	beq.w	800493c <_dtoa_r+0x8cc>
 80047b4:	9a05      	ldr	r2, [sp, #20]
 80047b6:	2a01      	cmp	r2, #1
 80047b8:	f300 80a8 	bgt.w	800490c <_dtoa_r+0x89c>
 80047bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80047be:	2a00      	cmp	r2, #0
 80047c0:	f000 80a0 	beq.w	8004904 <_dtoa_r+0x894>
 80047c4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80047c8:	9e06      	ldr	r6, [sp, #24]
 80047ca:	4645      	mov	r5, r8
 80047cc:	9a04      	ldr	r2, [sp, #16]
 80047ce:	2101      	movs	r1, #1
 80047d0:	441a      	add	r2, r3
 80047d2:	4620      	mov	r0, r4
 80047d4:	4498      	add	r8, r3
 80047d6:	9204      	str	r2, [sp, #16]
 80047d8:	f000 fb4c 	bl	8004e74 <__i2b>
 80047dc:	4607      	mov	r7, r0
 80047de:	2d00      	cmp	r5, #0
 80047e0:	dd0b      	ble.n	80047fa <_dtoa_r+0x78a>
 80047e2:	9b04      	ldr	r3, [sp, #16]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	dd08      	ble.n	80047fa <_dtoa_r+0x78a>
 80047e8:	42ab      	cmp	r3, r5
 80047ea:	9a04      	ldr	r2, [sp, #16]
 80047ec:	bfa8      	it	ge
 80047ee:	462b      	movge	r3, r5
 80047f0:	eba8 0803 	sub.w	r8, r8, r3
 80047f4:	1aed      	subs	r5, r5, r3
 80047f6:	1ad3      	subs	r3, r2, r3
 80047f8:	9304      	str	r3, [sp, #16]
 80047fa:	9b06      	ldr	r3, [sp, #24]
 80047fc:	b1fb      	cbz	r3, 800483e <_dtoa_r+0x7ce>
 80047fe:	9b08      	ldr	r3, [sp, #32]
 8004800:	2b00      	cmp	r3, #0
 8004802:	f000 809f 	beq.w	8004944 <_dtoa_r+0x8d4>
 8004806:	2e00      	cmp	r6, #0
 8004808:	dd11      	ble.n	800482e <_dtoa_r+0x7be>
 800480a:	4639      	mov	r1, r7
 800480c:	4632      	mov	r2, r6
 800480e:	4620      	mov	r0, r4
 8004810:	f000 fbec 	bl	8004fec <__pow5mult>
 8004814:	465a      	mov	r2, fp
 8004816:	4601      	mov	r1, r0
 8004818:	4607      	mov	r7, r0
 800481a:	4620      	mov	r0, r4
 800481c:	f000 fb40 	bl	8004ea0 <__multiply>
 8004820:	4659      	mov	r1, fp
 8004822:	9007      	str	r0, [sp, #28]
 8004824:	4620      	mov	r0, r4
 8004826:	f000 fa69 	bl	8004cfc <_Bfree>
 800482a:	9b07      	ldr	r3, [sp, #28]
 800482c:	469b      	mov	fp, r3
 800482e:	9b06      	ldr	r3, [sp, #24]
 8004830:	1b9a      	subs	r2, r3, r6
 8004832:	d004      	beq.n	800483e <_dtoa_r+0x7ce>
 8004834:	4659      	mov	r1, fp
 8004836:	4620      	mov	r0, r4
 8004838:	f000 fbd8 	bl	8004fec <__pow5mult>
 800483c:	4683      	mov	fp, r0
 800483e:	2101      	movs	r1, #1
 8004840:	4620      	mov	r0, r4
 8004842:	f000 fb17 	bl	8004e74 <__i2b>
 8004846:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004848:	2b00      	cmp	r3, #0
 800484a:	4606      	mov	r6, r0
 800484c:	dd7c      	ble.n	8004948 <_dtoa_r+0x8d8>
 800484e:	461a      	mov	r2, r3
 8004850:	4601      	mov	r1, r0
 8004852:	4620      	mov	r0, r4
 8004854:	f000 fbca 	bl	8004fec <__pow5mult>
 8004858:	9b05      	ldr	r3, [sp, #20]
 800485a:	2b01      	cmp	r3, #1
 800485c:	4606      	mov	r6, r0
 800485e:	dd76      	ble.n	800494e <_dtoa_r+0x8de>
 8004860:	2300      	movs	r3, #0
 8004862:	9306      	str	r3, [sp, #24]
 8004864:	6933      	ldr	r3, [r6, #16]
 8004866:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800486a:	6918      	ldr	r0, [r3, #16]
 800486c:	f000 fab2 	bl	8004dd4 <__hi0bits>
 8004870:	f1c0 0020 	rsb	r0, r0, #32
 8004874:	9b04      	ldr	r3, [sp, #16]
 8004876:	4418      	add	r0, r3
 8004878:	f010 001f 	ands.w	r0, r0, #31
 800487c:	f000 8086 	beq.w	800498c <_dtoa_r+0x91c>
 8004880:	f1c0 0320 	rsb	r3, r0, #32
 8004884:	2b04      	cmp	r3, #4
 8004886:	dd7f      	ble.n	8004988 <_dtoa_r+0x918>
 8004888:	f1c0 001c 	rsb	r0, r0, #28
 800488c:	9b04      	ldr	r3, [sp, #16]
 800488e:	4403      	add	r3, r0
 8004890:	4480      	add	r8, r0
 8004892:	4405      	add	r5, r0
 8004894:	9304      	str	r3, [sp, #16]
 8004896:	f1b8 0f00 	cmp.w	r8, #0
 800489a:	dd05      	ble.n	80048a8 <_dtoa_r+0x838>
 800489c:	4659      	mov	r1, fp
 800489e:	4642      	mov	r2, r8
 80048a0:	4620      	mov	r0, r4
 80048a2:	f000 fbfd 	bl	80050a0 <__lshift>
 80048a6:	4683      	mov	fp, r0
 80048a8:	9b04      	ldr	r3, [sp, #16]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	dd05      	ble.n	80048ba <_dtoa_r+0x84a>
 80048ae:	4631      	mov	r1, r6
 80048b0:	461a      	mov	r2, r3
 80048b2:	4620      	mov	r0, r4
 80048b4:	f000 fbf4 	bl	80050a0 <__lshift>
 80048b8:	4606      	mov	r6, r0
 80048ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d069      	beq.n	8004994 <_dtoa_r+0x924>
 80048c0:	4631      	mov	r1, r6
 80048c2:	4658      	mov	r0, fp
 80048c4:	f000 fc58 	bl	8005178 <__mcmp>
 80048c8:	2800      	cmp	r0, #0
 80048ca:	da63      	bge.n	8004994 <_dtoa_r+0x924>
 80048cc:	2300      	movs	r3, #0
 80048ce:	4659      	mov	r1, fp
 80048d0:	220a      	movs	r2, #10
 80048d2:	4620      	mov	r0, r4
 80048d4:	f000 fa34 	bl	8004d40 <__multadd>
 80048d8:	9b08      	ldr	r3, [sp, #32]
 80048da:	f10a 3aff 	add.w	sl, sl, #4294967295
 80048de:	4683      	mov	fp, r0
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	f000 818f 	beq.w	8004c04 <_dtoa_r+0xb94>
 80048e6:	4639      	mov	r1, r7
 80048e8:	2300      	movs	r3, #0
 80048ea:	220a      	movs	r2, #10
 80048ec:	4620      	mov	r0, r4
 80048ee:	f000 fa27 	bl	8004d40 <__multadd>
 80048f2:	f1b9 0f00 	cmp.w	r9, #0
 80048f6:	4607      	mov	r7, r0
 80048f8:	f300 808e 	bgt.w	8004a18 <_dtoa_r+0x9a8>
 80048fc:	9b05      	ldr	r3, [sp, #20]
 80048fe:	2b02      	cmp	r3, #2
 8004900:	dc50      	bgt.n	80049a4 <_dtoa_r+0x934>
 8004902:	e089      	b.n	8004a18 <_dtoa_r+0x9a8>
 8004904:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004906:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800490a:	e75d      	b.n	80047c8 <_dtoa_r+0x758>
 800490c:	9b01      	ldr	r3, [sp, #4]
 800490e:	1e5e      	subs	r6, r3, #1
 8004910:	9b06      	ldr	r3, [sp, #24]
 8004912:	42b3      	cmp	r3, r6
 8004914:	bfbf      	itttt	lt
 8004916:	9b06      	ldrlt	r3, [sp, #24]
 8004918:	9606      	strlt	r6, [sp, #24]
 800491a:	1af2      	sublt	r2, r6, r3
 800491c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800491e:	bfb6      	itet	lt
 8004920:	189b      	addlt	r3, r3, r2
 8004922:	1b9e      	subge	r6, r3, r6
 8004924:	930d      	strlt	r3, [sp, #52]	; 0x34
 8004926:	9b01      	ldr	r3, [sp, #4]
 8004928:	bfb8      	it	lt
 800492a:	2600      	movlt	r6, #0
 800492c:	2b00      	cmp	r3, #0
 800492e:	bfb5      	itete	lt
 8004930:	eba8 0503 	sublt.w	r5, r8, r3
 8004934:	9b01      	ldrge	r3, [sp, #4]
 8004936:	2300      	movlt	r3, #0
 8004938:	4645      	movge	r5, r8
 800493a:	e747      	b.n	80047cc <_dtoa_r+0x75c>
 800493c:	9e06      	ldr	r6, [sp, #24]
 800493e:	9f08      	ldr	r7, [sp, #32]
 8004940:	4645      	mov	r5, r8
 8004942:	e74c      	b.n	80047de <_dtoa_r+0x76e>
 8004944:	9a06      	ldr	r2, [sp, #24]
 8004946:	e775      	b.n	8004834 <_dtoa_r+0x7c4>
 8004948:	9b05      	ldr	r3, [sp, #20]
 800494a:	2b01      	cmp	r3, #1
 800494c:	dc18      	bgt.n	8004980 <_dtoa_r+0x910>
 800494e:	9b02      	ldr	r3, [sp, #8]
 8004950:	b9b3      	cbnz	r3, 8004980 <_dtoa_r+0x910>
 8004952:	9b03      	ldr	r3, [sp, #12]
 8004954:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004958:	b9a3      	cbnz	r3, 8004984 <_dtoa_r+0x914>
 800495a:	9b03      	ldr	r3, [sp, #12]
 800495c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004960:	0d1b      	lsrs	r3, r3, #20
 8004962:	051b      	lsls	r3, r3, #20
 8004964:	b12b      	cbz	r3, 8004972 <_dtoa_r+0x902>
 8004966:	9b04      	ldr	r3, [sp, #16]
 8004968:	3301      	adds	r3, #1
 800496a:	9304      	str	r3, [sp, #16]
 800496c:	f108 0801 	add.w	r8, r8, #1
 8004970:	2301      	movs	r3, #1
 8004972:	9306      	str	r3, [sp, #24]
 8004974:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004976:	2b00      	cmp	r3, #0
 8004978:	f47f af74 	bne.w	8004864 <_dtoa_r+0x7f4>
 800497c:	2001      	movs	r0, #1
 800497e:	e779      	b.n	8004874 <_dtoa_r+0x804>
 8004980:	2300      	movs	r3, #0
 8004982:	e7f6      	b.n	8004972 <_dtoa_r+0x902>
 8004984:	9b02      	ldr	r3, [sp, #8]
 8004986:	e7f4      	b.n	8004972 <_dtoa_r+0x902>
 8004988:	d085      	beq.n	8004896 <_dtoa_r+0x826>
 800498a:	4618      	mov	r0, r3
 800498c:	301c      	adds	r0, #28
 800498e:	e77d      	b.n	800488c <_dtoa_r+0x81c>
 8004990:	40240000 	.word	0x40240000
 8004994:	9b01      	ldr	r3, [sp, #4]
 8004996:	2b00      	cmp	r3, #0
 8004998:	dc38      	bgt.n	8004a0c <_dtoa_r+0x99c>
 800499a:	9b05      	ldr	r3, [sp, #20]
 800499c:	2b02      	cmp	r3, #2
 800499e:	dd35      	ble.n	8004a0c <_dtoa_r+0x99c>
 80049a0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80049a4:	f1b9 0f00 	cmp.w	r9, #0
 80049a8:	d10d      	bne.n	80049c6 <_dtoa_r+0x956>
 80049aa:	4631      	mov	r1, r6
 80049ac:	464b      	mov	r3, r9
 80049ae:	2205      	movs	r2, #5
 80049b0:	4620      	mov	r0, r4
 80049b2:	f000 f9c5 	bl	8004d40 <__multadd>
 80049b6:	4601      	mov	r1, r0
 80049b8:	4606      	mov	r6, r0
 80049ba:	4658      	mov	r0, fp
 80049bc:	f000 fbdc 	bl	8005178 <__mcmp>
 80049c0:	2800      	cmp	r0, #0
 80049c2:	f73f adbd 	bgt.w	8004540 <_dtoa_r+0x4d0>
 80049c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049c8:	9d00      	ldr	r5, [sp, #0]
 80049ca:	ea6f 0a03 	mvn.w	sl, r3
 80049ce:	f04f 0800 	mov.w	r8, #0
 80049d2:	4631      	mov	r1, r6
 80049d4:	4620      	mov	r0, r4
 80049d6:	f000 f991 	bl	8004cfc <_Bfree>
 80049da:	2f00      	cmp	r7, #0
 80049dc:	f43f aeb4 	beq.w	8004748 <_dtoa_r+0x6d8>
 80049e0:	f1b8 0f00 	cmp.w	r8, #0
 80049e4:	d005      	beq.n	80049f2 <_dtoa_r+0x982>
 80049e6:	45b8      	cmp	r8, r7
 80049e8:	d003      	beq.n	80049f2 <_dtoa_r+0x982>
 80049ea:	4641      	mov	r1, r8
 80049ec:	4620      	mov	r0, r4
 80049ee:	f000 f985 	bl	8004cfc <_Bfree>
 80049f2:	4639      	mov	r1, r7
 80049f4:	4620      	mov	r0, r4
 80049f6:	f000 f981 	bl	8004cfc <_Bfree>
 80049fa:	e6a5      	b.n	8004748 <_dtoa_r+0x6d8>
 80049fc:	2600      	movs	r6, #0
 80049fe:	4637      	mov	r7, r6
 8004a00:	e7e1      	b.n	80049c6 <_dtoa_r+0x956>
 8004a02:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8004a04:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8004a08:	4637      	mov	r7, r6
 8004a0a:	e599      	b.n	8004540 <_dtoa_r+0x4d0>
 8004a0c:	9b08      	ldr	r3, [sp, #32]
 8004a0e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	f000 80fd 	beq.w	8004c12 <_dtoa_r+0xba2>
 8004a18:	2d00      	cmp	r5, #0
 8004a1a:	dd05      	ble.n	8004a28 <_dtoa_r+0x9b8>
 8004a1c:	4639      	mov	r1, r7
 8004a1e:	462a      	mov	r2, r5
 8004a20:	4620      	mov	r0, r4
 8004a22:	f000 fb3d 	bl	80050a0 <__lshift>
 8004a26:	4607      	mov	r7, r0
 8004a28:	9b06      	ldr	r3, [sp, #24]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d05c      	beq.n	8004ae8 <_dtoa_r+0xa78>
 8004a2e:	6879      	ldr	r1, [r7, #4]
 8004a30:	4620      	mov	r0, r4
 8004a32:	f000 f923 	bl	8004c7c <_Balloc>
 8004a36:	4605      	mov	r5, r0
 8004a38:	b928      	cbnz	r0, 8004a46 <_dtoa_r+0x9d6>
 8004a3a:	4b80      	ldr	r3, [pc, #512]	; (8004c3c <_dtoa_r+0xbcc>)
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8004a42:	f7ff bb2e 	b.w	80040a2 <_dtoa_r+0x32>
 8004a46:	693a      	ldr	r2, [r7, #16]
 8004a48:	3202      	adds	r2, #2
 8004a4a:	0092      	lsls	r2, r2, #2
 8004a4c:	f107 010c 	add.w	r1, r7, #12
 8004a50:	300c      	adds	r0, #12
 8004a52:	f000 f905 	bl	8004c60 <memcpy>
 8004a56:	2201      	movs	r2, #1
 8004a58:	4629      	mov	r1, r5
 8004a5a:	4620      	mov	r0, r4
 8004a5c:	f000 fb20 	bl	80050a0 <__lshift>
 8004a60:	9b00      	ldr	r3, [sp, #0]
 8004a62:	3301      	adds	r3, #1
 8004a64:	9301      	str	r3, [sp, #4]
 8004a66:	9b00      	ldr	r3, [sp, #0]
 8004a68:	444b      	add	r3, r9
 8004a6a:	9307      	str	r3, [sp, #28]
 8004a6c:	9b02      	ldr	r3, [sp, #8]
 8004a6e:	f003 0301 	and.w	r3, r3, #1
 8004a72:	46b8      	mov	r8, r7
 8004a74:	9306      	str	r3, [sp, #24]
 8004a76:	4607      	mov	r7, r0
 8004a78:	9b01      	ldr	r3, [sp, #4]
 8004a7a:	4631      	mov	r1, r6
 8004a7c:	3b01      	subs	r3, #1
 8004a7e:	4658      	mov	r0, fp
 8004a80:	9302      	str	r3, [sp, #8]
 8004a82:	f7ff fa67 	bl	8003f54 <quorem>
 8004a86:	4603      	mov	r3, r0
 8004a88:	3330      	adds	r3, #48	; 0x30
 8004a8a:	9004      	str	r0, [sp, #16]
 8004a8c:	4641      	mov	r1, r8
 8004a8e:	4658      	mov	r0, fp
 8004a90:	9308      	str	r3, [sp, #32]
 8004a92:	f000 fb71 	bl	8005178 <__mcmp>
 8004a96:	463a      	mov	r2, r7
 8004a98:	4681      	mov	r9, r0
 8004a9a:	4631      	mov	r1, r6
 8004a9c:	4620      	mov	r0, r4
 8004a9e:	f000 fb87 	bl	80051b0 <__mdiff>
 8004aa2:	68c2      	ldr	r2, [r0, #12]
 8004aa4:	9b08      	ldr	r3, [sp, #32]
 8004aa6:	4605      	mov	r5, r0
 8004aa8:	bb02      	cbnz	r2, 8004aec <_dtoa_r+0xa7c>
 8004aaa:	4601      	mov	r1, r0
 8004aac:	4658      	mov	r0, fp
 8004aae:	f000 fb63 	bl	8005178 <__mcmp>
 8004ab2:	9b08      	ldr	r3, [sp, #32]
 8004ab4:	4602      	mov	r2, r0
 8004ab6:	4629      	mov	r1, r5
 8004ab8:	4620      	mov	r0, r4
 8004aba:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8004abe:	f000 f91d 	bl	8004cfc <_Bfree>
 8004ac2:	9b05      	ldr	r3, [sp, #20]
 8004ac4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004ac6:	9d01      	ldr	r5, [sp, #4]
 8004ac8:	ea43 0102 	orr.w	r1, r3, r2
 8004acc:	9b06      	ldr	r3, [sp, #24]
 8004ace:	430b      	orrs	r3, r1
 8004ad0:	9b08      	ldr	r3, [sp, #32]
 8004ad2:	d10d      	bne.n	8004af0 <_dtoa_r+0xa80>
 8004ad4:	2b39      	cmp	r3, #57	; 0x39
 8004ad6:	d029      	beq.n	8004b2c <_dtoa_r+0xabc>
 8004ad8:	f1b9 0f00 	cmp.w	r9, #0
 8004adc:	dd01      	ble.n	8004ae2 <_dtoa_r+0xa72>
 8004ade:	9b04      	ldr	r3, [sp, #16]
 8004ae0:	3331      	adds	r3, #49	; 0x31
 8004ae2:	9a02      	ldr	r2, [sp, #8]
 8004ae4:	7013      	strb	r3, [r2, #0]
 8004ae6:	e774      	b.n	80049d2 <_dtoa_r+0x962>
 8004ae8:	4638      	mov	r0, r7
 8004aea:	e7b9      	b.n	8004a60 <_dtoa_r+0x9f0>
 8004aec:	2201      	movs	r2, #1
 8004aee:	e7e2      	b.n	8004ab6 <_dtoa_r+0xa46>
 8004af0:	f1b9 0f00 	cmp.w	r9, #0
 8004af4:	db06      	blt.n	8004b04 <_dtoa_r+0xa94>
 8004af6:	9905      	ldr	r1, [sp, #20]
 8004af8:	ea41 0909 	orr.w	r9, r1, r9
 8004afc:	9906      	ldr	r1, [sp, #24]
 8004afe:	ea59 0101 	orrs.w	r1, r9, r1
 8004b02:	d120      	bne.n	8004b46 <_dtoa_r+0xad6>
 8004b04:	2a00      	cmp	r2, #0
 8004b06:	ddec      	ble.n	8004ae2 <_dtoa_r+0xa72>
 8004b08:	4659      	mov	r1, fp
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	4620      	mov	r0, r4
 8004b0e:	9301      	str	r3, [sp, #4]
 8004b10:	f000 fac6 	bl	80050a0 <__lshift>
 8004b14:	4631      	mov	r1, r6
 8004b16:	4683      	mov	fp, r0
 8004b18:	f000 fb2e 	bl	8005178 <__mcmp>
 8004b1c:	2800      	cmp	r0, #0
 8004b1e:	9b01      	ldr	r3, [sp, #4]
 8004b20:	dc02      	bgt.n	8004b28 <_dtoa_r+0xab8>
 8004b22:	d1de      	bne.n	8004ae2 <_dtoa_r+0xa72>
 8004b24:	07da      	lsls	r2, r3, #31
 8004b26:	d5dc      	bpl.n	8004ae2 <_dtoa_r+0xa72>
 8004b28:	2b39      	cmp	r3, #57	; 0x39
 8004b2a:	d1d8      	bne.n	8004ade <_dtoa_r+0xa6e>
 8004b2c:	9a02      	ldr	r2, [sp, #8]
 8004b2e:	2339      	movs	r3, #57	; 0x39
 8004b30:	7013      	strb	r3, [r2, #0]
 8004b32:	462b      	mov	r3, r5
 8004b34:	461d      	mov	r5, r3
 8004b36:	3b01      	subs	r3, #1
 8004b38:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004b3c:	2a39      	cmp	r2, #57	; 0x39
 8004b3e:	d050      	beq.n	8004be2 <_dtoa_r+0xb72>
 8004b40:	3201      	adds	r2, #1
 8004b42:	701a      	strb	r2, [r3, #0]
 8004b44:	e745      	b.n	80049d2 <_dtoa_r+0x962>
 8004b46:	2a00      	cmp	r2, #0
 8004b48:	dd03      	ble.n	8004b52 <_dtoa_r+0xae2>
 8004b4a:	2b39      	cmp	r3, #57	; 0x39
 8004b4c:	d0ee      	beq.n	8004b2c <_dtoa_r+0xabc>
 8004b4e:	3301      	adds	r3, #1
 8004b50:	e7c7      	b.n	8004ae2 <_dtoa_r+0xa72>
 8004b52:	9a01      	ldr	r2, [sp, #4]
 8004b54:	9907      	ldr	r1, [sp, #28]
 8004b56:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004b5a:	428a      	cmp	r2, r1
 8004b5c:	d02a      	beq.n	8004bb4 <_dtoa_r+0xb44>
 8004b5e:	4659      	mov	r1, fp
 8004b60:	2300      	movs	r3, #0
 8004b62:	220a      	movs	r2, #10
 8004b64:	4620      	mov	r0, r4
 8004b66:	f000 f8eb 	bl	8004d40 <__multadd>
 8004b6a:	45b8      	cmp	r8, r7
 8004b6c:	4683      	mov	fp, r0
 8004b6e:	f04f 0300 	mov.w	r3, #0
 8004b72:	f04f 020a 	mov.w	r2, #10
 8004b76:	4641      	mov	r1, r8
 8004b78:	4620      	mov	r0, r4
 8004b7a:	d107      	bne.n	8004b8c <_dtoa_r+0xb1c>
 8004b7c:	f000 f8e0 	bl	8004d40 <__multadd>
 8004b80:	4680      	mov	r8, r0
 8004b82:	4607      	mov	r7, r0
 8004b84:	9b01      	ldr	r3, [sp, #4]
 8004b86:	3301      	adds	r3, #1
 8004b88:	9301      	str	r3, [sp, #4]
 8004b8a:	e775      	b.n	8004a78 <_dtoa_r+0xa08>
 8004b8c:	f000 f8d8 	bl	8004d40 <__multadd>
 8004b90:	4639      	mov	r1, r7
 8004b92:	4680      	mov	r8, r0
 8004b94:	2300      	movs	r3, #0
 8004b96:	220a      	movs	r2, #10
 8004b98:	4620      	mov	r0, r4
 8004b9a:	f000 f8d1 	bl	8004d40 <__multadd>
 8004b9e:	4607      	mov	r7, r0
 8004ba0:	e7f0      	b.n	8004b84 <_dtoa_r+0xb14>
 8004ba2:	f1b9 0f00 	cmp.w	r9, #0
 8004ba6:	9a00      	ldr	r2, [sp, #0]
 8004ba8:	bfcc      	ite	gt
 8004baa:	464d      	movgt	r5, r9
 8004bac:	2501      	movle	r5, #1
 8004bae:	4415      	add	r5, r2
 8004bb0:	f04f 0800 	mov.w	r8, #0
 8004bb4:	4659      	mov	r1, fp
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	4620      	mov	r0, r4
 8004bba:	9301      	str	r3, [sp, #4]
 8004bbc:	f000 fa70 	bl	80050a0 <__lshift>
 8004bc0:	4631      	mov	r1, r6
 8004bc2:	4683      	mov	fp, r0
 8004bc4:	f000 fad8 	bl	8005178 <__mcmp>
 8004bc8:	2800      	cmp	r0, #0
 8004bca:	dcb2      	bgt.n	8004b32 <_dtoa_r+0xac2>
 8004bcc:	d102      	bne.n	8004bd4 <_dtoa_r+0xb64>
 8004bce:	9b01      	ldr	r3, [sp, #4]
 8004bd0:	07db      	lsls	r3, r3, #31
 8004bd2:	d4ae      	bmi.n	8004b32 <_dtoa_r+0xac2>
 8004bd4:	462b      	mov	r3, r5
 8004bd6:	461d      	mov	r5, r3
 8004bd8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004bdc:	2a30      	cmp	r2, #48	; 0x30
 8004bde:	d0fa      	beq.n	8004bd6 <_dtoa_r+0xb66>
 8004be0:	e6f7      	b.n	80049d2 <_dtoa_r+0x962>
 8004be2:	9a00      	ldr	r2, [sp, #0]
 8004be4:	429a      	cmp	r2, r3
 8004be6:	d1a5      	bne.n	8004b34 <_dtoa_r+0xac4>
 8004be8:	f10a 0a01 	add.w	sl, sl, #1
 8004bec:	2331      	movs	r3, #49	; 0x31
 8004bee:	e779      	b.n	8004ae4 <_dtoa_r+0xa74>
 8004bf0:	4b13      	ldr	r3, [pc, #76]	; (8004c40 <_dtoa_r+0xbd0>)
 8004bf2:	f7ff baaf 	b.w	8004154 <_dtoa_r+0xe4>
 8004bf6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	f47f aa86 	bne.w	800410a <_dtoa_r+0x9a>
 8004bfe:	4b11      	ldr	r3, [pc, #68]	; (8004c44 <_dtoa_r+0xbd4>)
 8004c00:	f7ff baa8 	b.w	8004154 <_dtoa_r+0xe4>
 8004c04:	f1b9 0f00 	cmp.w	r9, #0
 8004c08:	dc03      	bgt.n	8004c12 <_dtoa_r+0xba2>
 8004c0a:	9b05      	ldr	r3, [sp, #20]
 8004c0c:	2b02      	cmp	r3, #2
 8004c0e:	f73f aec9 	bgt.w	80049a4 <_dtoa_r+0x934>
 8004c12:	9d00      	ldr	r5, [sp, #0]
 8004c14:	4631      	mov	r1, r6
 8004c16:	4658      	mov	r0, fp
 8004c18:	f7ff f99c 	bl	8003f54 <quorem>
 8004c1c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8004c20:	f805 3b01 	strb.w	r3, [r5], #1
 8004c24:	9a00      	ldr	r2, [sp, #0]
 8004c26:	1aaa      	subs	r2, r5, r2
 8004c28:	4591      	cmp	r9, r2
 8004c2a:	ddba      	ble.n	8004ba2 <_dtoa_r+0xb32>
 8004c2c:	4659      	mov	r1, fp
 8004c2e:	2300      	movs	r3, #0
 8004c30:	220a      	movs	r2, #10
 8004c32:	4620      	mov	r0, r4
 8004c34:	f000 f884 	bl	8004d40 <__multadd>
 8004c38:	4683      	mov	fp, r0
 8004c3a:	e7eb      	b.n	8004c14 <_dtoa_r+0xba4>
 8004c3c:	0800610b 	.word	0x0800610b
 8004c40:	08006064 	.word	0x08006064
 8004c44:	08006088 	.word	0x08006088

08004c48 <_localeconv_r>:
 8004c48:	4800      	ldr	r0, [pc, #0]	; (8004c4c <_localeconv_r+0x4>)
 8004c4a:	4770      	bx	lr
 8004c4c:	20000160 	.word	0x20000160

08004c50 <malloc>:
 8004c50:	4b02      	ldr	r3, [pc, #8]	; (8004c5c <malloc+0xc>)
 8004c52:	4601      	mov	r1, r0
 8004c54:	6818      	ldr	r0, [r3, #0]
 8004c56:	f000 bbef 	b.w	8005438 <_malloc_r>
 8004c5a:	bf00      	nop
 8004c5c:	2000000c 	.word	0x2000000c

08004c60 <memcpy>:
 8004c60:	440a      	add	r2, r1
 8004c62:	4291      	cmp	r1, r2
 8004c64:	f100 33ff 	add.w	r3, r0, #4294967295
 8004c68:	d100      	bne.n	8004c6c <memcpy+0xc>
 8004c6a:	4770      	bx	lr
 8004c6c:	b510      	push	{r4, lr}
 8004c6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004c72:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004c76:	4291      	cmp	r1, r2
 8004c78:	d1f9      	bne.n	8004c6e <memcpy+0xe>
 8004c7a:	bd10      	pop	{r4, pc}

08004c7c <_Balloc>:
 8004c7c:	b570      	push	{r4, r5, r6, lr}
 8004c7e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004c80:	4604      	mov	r4, r0
 8004c82:	460d      	mov	r5, r1
 8004c84:	b976      	cbnz	r6, 8004ca4 <_Balloc+0x28>
 8004c86:	2010      	movs	r0, #16
 8004c88:	f7ff ffe2 	bl	8004c50 <malloc>
 8004c8c:	4602      	mov	r2, r0
 8004c8e:	6260      	str	r0, [r4, #36]	; 0x24
 8004c90:	b920      	cbnz	r0, 8004c9c <_Balloc+0x20>
 8004c92:	4b18      	ldr	r3, [pc, #96]	; (8004cf4 <_Balloc+0x78>)
 8004c94:	4818      	ldr	r0, [pc, #96]	; (8004cf8 <_Balloc+0x7c>)
 8004c96:	2166      	movs	r1, #102	; 0x66
 8004c98:	f000 fc38 	bl	800550c <__assert_func>
 8004c9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004ca0:	6006      	str	r6, [r0, #0]
 8004ca2:	60c6      	str	r6, [r0, #12]
 8004ca4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004ca6:	68f3      	ldr	r3, [r6, #12]
 8004ca8:	b183      	cbz	r3, 8004ccc <_Balloc+0x50>
 8004caa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004cac:	68db      	ldr	r3, [r3, #12]
 8004cae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004cb2:	b9b8      	cbnz	r0, 8004ce4 <_Balloc+0x68>
 8004cb4:	2101      	movs	r1, #1
 8004cb6:	fa01 f605 	lsl.w	r6, r1, r5
 8004cba:	1d72      	adds	r2, r6, #5
 8004cbc:	0092      	lsls	r2, r2, #2
 8004cbe:	4620      	mov	r0, r4
 8004cc0:	f000 fb5a 	bl	8005378 <_calloc_r>
 8004cc4:	b160      	cbz	r0, 8004ce0 <_Balloc+0x64>
 8004cc6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004cca:	e00e      	b.n	8004cea <_Balloc+0x6e>
 8004ccc:	2221      	movs	r2, #33	; 0x21
 8004cce:	2104      	movs	r1, #4
 8004cd0:	4620      	mov	r0, r4
 8004cd2:	f000 fb51 	bl	8005378 <_calloc_r>
 8004cd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004cd8:	60f0      	str	r0, [r6, #12]
 8004cda:	68db      	ldr	r3, [r3, #12]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d1e4      	bne.n	8004caa <_Balloc+0x2e>
 8004ce0:	2000      	movs	r0, #0
 8004ce2:	bd70      	pop	{r4, r5, r6, pc}
 8004ce4:	6802      	ldr	r2, [r0, #0]
 8004ce6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004cea:	2300      	movs	r3, #0
 8004cec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004cf0:	e7f7      	b.n	8004ce2 <_Balloc+0x66>
 8004cf2:	bf00      	nop
 8004cf4:	08006095 	.word	0x08006095
 8004cf8:	0800611c 	.word	0x0800611c

08004cfc <_Bfree>:
 8004cfc:	b570      	push	{r4, r5, r6, lr}
 8004cfe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004d00:	4605      	mov	r5, r0
 8004d02:	460c      	mov	r4, r1
 8004d04:	b976      	cbnz	r6, 8004d24 <_Bfree+0x28>
 8004d06:	2010      	movs	r0, #16
 8004d08:	f7ff ffa2 	bl	8004c50 <malloc>
 8004d0c:	4602      	mov	r2, r0
 8004d0e:	6268      	str	r0, [r5, #36]	; 0x24
 8004d10:	b920      	cbnz	r0, 8004d1c <_Bfree+0x20>
 8004d12:	4b09      	ldr	r3, [pc, #36]	; (8004d38 <_Bfree+0x3c>)
 8004d14:	4809      	ldr	r0, [pc, #36]	; (8004d3c <_Bfree+0x40>)
 8004d16:	218a      	movs	r1, #138	; 0x8a
 8004d18:	f000 fbf8 	bl	800550c <__assert_func>
 8004d1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004d20:	6006      	str	r6, [r0, #0]
 8004d22:	60c6      	str	r6, [r0, #12]
 8004d24:	b13c      	cbz	r4, 8004d36 <_Bfree+0x3a>
 8004d26:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004d28:	6862      	ldr	r2, [r4, #4]
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004d30:	6021      	str	r1, [r4, #0]
 8004d32:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004d36:	bd70      	pop	{r4, r5, r6, pc}
 8004d38:	08006095 	.word	0x08006095
 8004d3c:	0800611c 	.word	0x0800611c

08004d40 <__multadd>:
 8004d40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d44:	690e      	ldr	r6, [r1, #16]
 8004d46:	4607      	mov	r7, r0
 8004d48:	4698      	mov	r8, r3
 8004d4a:	460c      	mov	r4, r1
 8004d4c:	f101 0014 	add.w	r0, r1, #20
 8004d50:	2300      	movs	r3, #0
 8004d52:	6805      	ldr	r5, [r0, #0]
 8004d54:	b2a9      	uxth	r1, r5
 8004d56:	fb02 8101 	mla	r1, r2, r1, r8
 8004d5a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8004d5e:	0c2d      	lsrs	r5, r5, #16
 8004d60:	fb02 c505 	mla	r5, r2, r5, ip
 8004d64:	b289      	uxth	r1, r1
 8004d66:	3301      	adds	r3, #1
 8004d68:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8004d6c:	429e      	cmp	r6, r3
 8004d6e:	f840 1b04 	str.w	r1, [r0], #4
 8004d72:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8004d76:	dcec      	bgt.n	8004d52 <__multadd+0x12>
 8004d78:	f1b8 0f00 	cmp.w	r8, #0
 8004d7c:	d022      	beq.n	8004dc4 <__multadd+0x84>
 8004d7e:	68a3      	ldr	r3, [r4, #8]
 8004d80:	42b3      	cmp	r3, r6
 8004d82:	dc19      	bgt.n	8004db8 <__multadd+0x78>
 8004d84:	6861      	ldr	r1, [r4, #4]
 8004d86:	4638      	mov	r0, r7
 8004d88:	3101      	adds	r1, #1
 8004d8a:	f7ff ff77 	bl	8004c7c <_Balloc>
 8004d8e:	4605      	mov	r5, r0
 8004d90:	b928      	cbnz	r0, 8004d9e <__multadd+0x5e>
 8004d92:	4602      	mov	r2, r0
 8004d94:	4b0d      	ldr	r3, [pc, #52]	; (8004dcc <__multadd+0x8c>)
 8004d96:	480e      	ldr	r0, [pc, #56]	; (8004dd0 <__multadd+0x90>)
 8004d98:	21b5      	movs	r1, #181	; 0xb5
 8004d9a:	f000 fbb7 	bl	800550c <__assert_func>
 8004d9e:	6922      	ldr	r2, [r4, #16]
 8004da0:	3202      	adds	r2, #2
 8004da2:	f104 010c 	add.w	r1, r4, #12
 8004da6:	0092      	lsls	r2, r2, #2
 8004da8:	300c      	adds	r0, #12
 8004daa:	f7ff ff59 	bl	8004c60 <memcpy>
 8004dae:	4621      	mov	r1, r4
 8004db0:	4638      	mov	r0, r7
 8004db2:	f7ff ffa3 	bl	8004cfc <_Bfree>
 8004db6:	462c      	mov	r4, r5
 8004db8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8004dbc:	3601      	adds	r6, #1
 8004dbe:	f8c3 8014 	str.w	r8, [r3, #20]
 8004dc2:	6126      	str	r6, [r4, #16]
 8004dc4:	4620      	mov	r0, r4
 8004dc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004dca:	bf00      	nop
 8004dcc:	0800610b 	.word	0x0800610b
 8004dd0:	0800611c 	.word	0x0800611c

08004dd4 <__hi0bits>:
 8004dd4:	0c03      	lsrs	r3, r0, #16
 8004dd6:	041b      	lsls	r3, r3, #16
 8004dd8:	b9d3      	cbnz	r3, 8004e10 <__hi0bits+0x3c>
 8004dda:	0400      	lsls	r0, r0, #16
 8004ddc:	2310      	movs	r3, #16
 8004dde:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8004de2:	bf04      	itt	eq
 8004de4:	0200      	lsleq	r0, r0, #8
 8004de6:	3308      	addeq	r3, #8
 8004de8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8004dec:	bf04      	itt	eq
 8004dee:	0100      	lsleq	r0, r0, #4
 8004df0:	3304      	addeq	r3, #4
 8004df2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8004df6:	bf04      	itt	eq
 8004df8:	0080      	lsleq	r0, r0, #2
 8004dfa:	3302      	addeq	r3, #2
 8004dfc:	2800      	cmp	r0, #0
 8004dfe:	db05      	blt.n	8004e0c <__hi0bits+0x38>
 8004e00:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8004e04:	f103 0301 	add.w	r3, r3, #1
 8004e08:	bf08      	it	eq
 8004e0a:	2320      	moveq	r3, #32
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	4770      	bx	lr
 8004e10:	2300      	movs	r3, #0
 8004e12:	e7e4      	b.n	8004dde <__hi0bits+0xa>

08004e14 <__lo0bits>:
 8004e14:	6803      	ldr	r3, [r0, #0]
 8004e16:	f013 0207 	ands.w	r2, r3, #7
 8004e1a:	4601      	mov	r1, r0
 8004e1c:	d00b      	beq.n	8004e36 <__lo0bits+0x22>
 8004e1e:	07da      	lsls	r2, r3, #31
 8004e20:	d424      	bmi.n	8004e6c <__lo0bits+0x58>
 8004e22:	0798      	lsls	r0, r3, #30
 8004e24:	bf49      	itett	mi
 8004e26:	085b      	lsrmi	r3, r3, #1
 8004e28:	089b      	lsrpl	r3, r3, #2
 8004e2a:	2001      	movmi	r0, #1
 8004e2c:	600b      	strmi	r3, [r1, #0]
 8004e2e:	bf5c      	itt	pl
 8004e30:	600b      	strpl	r3, [r1, #0]
 8004e32:	2002      	movpl	r0, #2
 8004e34:	4770      	bx	lr
 8004e36:	b298      	uxth	r0, r3
 8004e38:	b9b0      	cbnz	r0, 8004e68 <__lo0bits+0x54>
 8004e3a:	0c1b      	lsrs	r3, r3, #16
 8004e3c:	2010      	movs	r0, #16
 8004e3e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004e42:	bf04      	itt	eq
 8004e44:	0a1b      	lsreq	r3, r3, #8
 8004e46:	3008      	addeq	r0, #8
 8004e48:	071a      	lsls	r2, r3, #28
 8004e4a:	bf04      	itt	eq
 8004e4c:	091b      	lsreq	r3, r3, #4
 8004e4e:	3004      	addeq	r0, #4
 8004e50:	079a      	lsls	r2, r3, #30
 8004e52:	bf04      	itt	eq
 8004e54:	089b      	lsreq	r3, r3, #2
 8004e56:	3002      	addeq	r0, #2
 8004e58:	07da      	lsls	r2, r3, #31
 8004e5a:	d403      	bmi.n	8004e64 <__lo0bits+0x50>
 8004e5c:	085b      	lsrs	r3, r3, #1
 8004e5e:	f100 0001 	add.w	r0, r0, #1
 8004e62:	d005      	beq.n	8004e70 <__lo0bits+0x5c>
 8004e64:	600b      	str	r3, [r1, #0]
 8004e66:	4770      	bx	lr
 8004e68:	4610      	mov	r0, r2
 8004e6a:	e7e8      	b.n	8004e3e <__lo0bits+0x2a>
 8004e6c:	2000      	movs	r0, #0
 8004e6e:	4770      	bx	lr
 8004e70:	2020      	movs	r0, #32
 8004e72:	4770      	bx	lr

08004e74 <__i2b>:
 8004e74:	b510      	push	{r4, lr}
 8004e76:	460c      	mov	r4, r1
 8004e78:	2101      	movs	r1, #1
 8004e7a:	f7ff feff 	bl	8004c7c <_Balloc>
 8004e7e:	4602      	mov	r2, r0
 8004e80:	b928      	cbnz	r0, 8004e8e <__i2b+0x1a>
 8004e82:	4b05      	ldr	r3, [pc, #20]	; (8004e98 <__i2b+0x24>)
 8004e84:	4805      	ldr	r0, [pc, #20]	; (8004e9c <__i2b+0x28>)
 8004e86:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8004e8a:	f000 fb3f 	bl	800550c <__assert_func>
 8004e8e:	2301      	movs	r3, #1
 8004e90:	6144      	str	r4, [r0, #20]
 8004e92:	6103      	str	r3, [r0, #16]
 8004e94:	bd10      	pop	{r4, pc}
 8004e96:	bf00      	nop
 8004e98:	0800610b 	.word	0x0800610b
 8004e9c:	0800611c 	.word	0x0800611c

08004ea0 <__multiply>:
 8004ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ea4:	4614      	mov	r4, r2
 8004ea6:	690a      	ldr	r2, [r1, #16]
 8004ea8:	6923      	ldr	r3, [r4, #16]
 8004eaa:	429a      	cmp	r2, r3
 8004eac:	bfb8      	it	lt
 8004eae:	460b      	movlt	r3, r1
 8004eb0:	460d      	mov	r5, r1
 8004eb2:	bfbc      	itt	lt
 8004eb4:	4625      	movlt	r5, r4
 8004eb6:	461c      	movlt	r4, r3
 8004eb8:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8004ebc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8004ec0:	68ab      	ldr	r3, [r5, #8]
 8004ec2:	6869      	ldr	r1, [r5, #4]
 8004ec4:	eb0a 0709 	add.w	r7, sl, r9
 8004ec8:	42bb      	cmp	r3, r7
 8004eca:	b085      	sub	sp, #20
 8004ecc:	bfb8      	it	lt
 8004ece:	3101      	addlt	r1, #1
 8004ed0:	f7ff fed4 	bl	8004c7c <_Balloc>
 8004ed4:	b930      	cbnz	r0, 8004ee4 <__multiply+0x44>
 8004ed6:	4602      	mov	r2, r0
 8004ed8:	4b42      	ldr	r3, [pc, #264]	; (8004fe4 <__multiply+0x144>)
 8004eda:	4843      	ldr	r0, [pc, #268]	; (8004fe8 <__multiply+0x148>)
 8004edc:	f240 115d 	movw	r1, #349	; 0x15d
 8004ee0:	f000 fb14 	bl	800550c <__assert_func>
 8004ee4:	f100 0614 	add.w	r6, r0, #20
 8004ee8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8004eec:	4633      	mov	r3, r6
 8004eee:	2200      	movs	r2, #0
 8004ef0:	4543      	cmp	r3, r8
 8004ef2:	d31e      	bcc.n	8004f32 <__multiply+0x92>
 8004ef4:	f105 0c14 	add.w	ip, r5, #20
 8004ef8:	f104 0314 	add.w	r3, r4, #20
 8004efc:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8004f00:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8004f04:	9202      	str	r2, [sp, #8]
 8004f06:	ebac 0205 	sub.w	r2, ip, r5
 8004f0a:	3a15      	subs	r2, #21
 8004f0c:	f022 0203 	bic.w	r2, r2, #3
 8004f10:	3204      	adds	r2, #4
 8004f12:	f105 0115 	add.w	r1, r5, #21
 8004f16:	458c      	cmp	ip, r1
 8004f18:	bf38      	it	cc
 8004f1a:	2204      	movcc	r2, #4
 8004f1c:	9201      	str	r2, [sp, #4]
 8004f1e:	9a02      	ldr	r2, [sp, #8]
 8004f20:	9303      	str	r3, [sp, #12]
 8004f22:	429a      	cmp	r2, r3
 8004f24:	d808      	bhi.n	8004f38 <__multiply+0x98>
 8004f26:	2f00      	cmp	r7, #0
 8004f28:	dc55      	bgt.n	8004fd6 <__multiply+0x136>
 8004f2a:	6107      	str	r7, [r0, #16]
 8004f2c:	b005      	add	sp, #20
 8004f2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f32:	f843 2b04 	str.w	r2, [r3], #4
 8004f36:	e7db      	b.n	8004ef0 <__multiply+0x50>
 8004f38:	f8b3 a000 	ldrh.w	sl, [r3]
 8004f3c:	f1ba 0f00 	cmp.w	sl, #0
 8004f40:	d020      	beq.n	8004f84 <__multiply+0xe4>
 8004f42:	f105 0e14 	add.w	lr, r5, #20
 8004f46:	46b1      	mov	r9, r6
 8004f48:	2200      	movs	r2, #0
 8004f4a:	f85e 4b04 	ldr.w	r4, [lr], #4
 8004f4e:	f8d9 b000 	ldr.w	fp, [r9]
 8004f52:	b2a1      	uxth	r1, r4
 8004f54:	fa1f fb8b 	uxth.w	fp, fp
 8004f58:	fb0a b101 	mla	r1, sl, r1, fp
 8004f5c:	4411      	add	r1, r2
 8004f5e:	f8d9 2000 	ldr.w	r2, [r9]
 8004f62:	0c24      	lsrs	r4, r4, #16
 8004f64:	0c12      	lsrs	r2, r2, #16
 8004f66:	fb0a 2404 	mla	r4, sl, r4, r2
 8004f6a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8004f6e:	b289      	uxth	r1, r1
 8004f70:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8004f74:	45f4      	cmp	ip, lr
 8004f76:	f849 1b04 	str.w	r1, [r9], #4
 8004f7a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8004f7e:	d8e4      	bhi.n	8004f4a <__multiply+0xaa>
 8004f80:	9901      	ldr	r1, [sp, #4]
 8004f82:	5072      	str	r2, [r6, r1]
 8004f84:	9a03      	ldr	r2, [sp, #12]
 8004f86:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8004f8a:	3304      	adds	r3, #4
 8004f8c:	f1b9 0f00 	cmp.w	r9, #0
 8004f90:	d01f      	beq.n	8004fd2 <__multiply+0x132>
 8004f92:	6834      	ldr	r4, [r6, #0]
 8004f94:	f105 0114 	add.w	r1, r5, #20
 8004f98:	46b6      	mov	lr, r6
 8004f9a:	f04f 0a00 	mov.w	sl, #0
 8004f9e:	880a      	ldrh	r2, [r1, #0]
 8004fa0:	f8be b002 	ldrh.w	fp, [lr, #2]
 8004fa4:	fb09 b202 	mla	r2, r9, r2, fp
 8004fa8:	4492      	add	sl, r2
 8004faa:	b2a4      	uxth	r4, r4
 8004fac:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8004fb0:	f84e 4b04 	str.w	r4, [lr], #4
 8004fb4:	f851 4b04 	ldr.w	r4, [r1], #4
 8004fb8:	f8be 2000 	ldrh.w	r2, [lr]
 8004fbc:	0c24      	lsrs	r4, r4, #16
 8004fbe:	fb09 2404 	mla	r4, r9, r4, r2
 8004fc2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8004fc6:	458c      	cmp	ip, r1
 8004fc8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8004fcc:	d8e7      	bhi.n	8004f9e <__multiply+0xfe>
 8004fce:	9a01      	ldr	r2, [sp, #4]
 8004fd0:	50b4      	str	r4, [r6, r2]
 8004fd2:	3604      	adds	r6, #4
 8004fd4:	e7a3      	b.n	8004f1e <__multiply+0x7e>
 8004fd6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d1a5      	bne.n	8004f2a <__multiply+0x8a>
 8004fde:	3f01      	subs	r7, #1
 8004fe0:	e7a1      	b.n	8004f26 <__multiply+0x86>
 8004fe2:	bf00      	nop
 8004fe4:	0800610b 	.word	0x0800610b
 8004fe8:	0800611c 	.word	0x0800611c

08004fec <__pow5mult>:
 8004fec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ff0:	4615      	mov	r5, r2
 8004ff2:	f012 0203 	ands.w	r2, r2, #3
 8004ff6:	4606      	mov	r6, r0
 8004ff8:	460f      	mov	r7, r1
 8004ffa:	d007      	beq.n	800500c <__pow5mult+0x20>
 8004ffc:	4c25      	ldr	r4, [pc, #148]	; (8005094 <__pow5mult+0xa8>)
 8004ffe:	3a01      	subs	r2, #1
 8005000:	2300      	movs	r3, #0
 8005002:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005006:	f7ff fe9b 	bl	8004d40 <__multadd>
 800500a:	4607      	mov	r7, r0
 800500c:	10ad      	asrs	r5, r5, #2
 800500e:	d03d      	beq.n	800508c <__pow5mult+0xa0>
 8005010:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005012:	b97c      	cbnz	r4, 8005034 <__pow5mult+0x48>
 8005014:	2010      	movs	r0, #16
 8005016:	f7ff fe1b 	bl	8004c50 <malloc>
 800501a:	4602      	mov	r2, r0
 800501c:	6270      	str	r0, [r6, #36]	; 0x24
 800501e:	b928      	cbnz	r0, 800502c <__pow5mult+0x40>
 8005020:	4b1d      	ldr	r3, [pc, #116]	; (8005098 <__pow5mult+0xac>)
 8005022:	481e      	ldr	r0, [pc, #120]	; (800509c <__pow5mult+0xb0>)
 8005024:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005028:	f000 fa70 	bl	800550c <__assert_func>
 800502c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005030:	6004      	str	r4, [r0, #0]
 8005032:	60c4      	str	r4, [r0, #12]
 8005034:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005038:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800503c:	b94c      	cbnz	r4, 8005052 <__pow5mult+0x66>
 800503e:	f240 2171 	movw	r1, #625	; 0x271
 8005042:	4630      	mov	r0, r6
 8005044:	f7ff ff16 	bl	8004e74 <__i2b>
 8005048:	2300      	movs	r3, #0
 800504a:	f8c8 0008 	str.w	r0, [r8, #8]
 800504e:	4604      	mov	r4, r0
 8005050:	6003      	str	r3, [r0, #0]
 8005052:	f04f 0900 	mov.w	r9, #0
 8005056:	07eb      	lsls	r3, r5, #31
 8005058:	d50a      	bpl.n	8005070 <__pow5mult+0x84>
 800505a:	4639      	mov	r1, r7
 800505c:	4622      	mov	r2, r4
 800505e:	4630      	mov	r0, r6
 8005060:	f7ff ff1e 	bl	8004ea0 <__multiply>
 8005064:	4639      	mov	r1, r7
 8005066:	4680      	mov	r8, r0
 8005068:	4630      	mov	r0, r6
 800506a:	f7ff fe47 	bl	8004cfc <_Bfree>
 800506e:	4647      	mov	r7, r8
 8005070:	106d      	asrs	r5, r5, #1
 8005072:	d00b      	beq.n	800508c <__pow5mult+0xa0>
 8005074:	6820      	ldr	r0, [r4, #0]
 8005076:	b938      	cbnz	r0, 8005088 <__pow5mult+0x9c>
 8005078:	4622      	mov	r2, r4
 800507a:	4621      	mov	r1, r4
 800507c:	4630      	mov	r0, r6
 800507e:	f7ff ff0f 	bl	8004ea0 <__multiply>
 8005082:	6020      	str	r0, [r4, #0]
 8005084:	f8c0 9000 	str.w	r9, [r0]
 8005088:	4604      	mov	r4, r0
 800508a:	e7e4      	b.n	8005056 <__pow5mult+0x6a>
 800508c:	4638      	mov	r0, r7
 800508e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005092:	bf00      	nop
 8005094:	08006270 	.word	0x08006270
 8005098:	08006095 	.word	0x08006095
 800509c:	0800611c 	.word	0x0800611c

080050a0 <__lshift>:
 80050a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050a4:	460c      	mov	r4, r1
 80050a6:	6849      	ldr	r1, [r1, #4]
 80050a8:	6923      	ldr	r3, [r4, #16]
 80050aa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80050ae:	68a3      	ldr	r3, [r4, #8]
 80050b0:	4607      	mov	r7, r0
 80050b2:	4691      	mov	r9, r2
 80050b4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80050b8:	f108 0601 	add.w	r6, r8, #1
 80050bc:	42b3      	cmp	r3, r6
 80050be:	db0b      	blt.n	80050d8 <__lshift+0x38>
 80050c0:	4638      	mov	r0, r7
 80050c2:	f7ff fddb 	bl	8004c7c <_Balloc>
 80050c6:	4605      	mov	r5, r0
 80050c8:	b948      	cbnz	r0, 80050de <__lshift+0x3e>
 80050ca:	4602      	mov	r2, r0
 80050cc:	4b28      	ldr	r3, [pc, #160]	; (8005170 <__lshift+0xd0>)
 80050ce:	4829      	ldr	r0, [pc, #164]	; (8005174 <__lshift+0xd4>)
 80050d0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80050d4:	f000 fa1a 	bl	800550c <__assert_func>
 80050d8:	3101      	adds	r1, #1
 80050da:	005b      	lsls	r3, r3, #1
 80050dc:	e7ee      	b.n	80050bc <__lshift+0x1c>
 80050de:	2300      	movs	r3, #0
 80050e0:	f100 0114 	add.w	r1, r0, #20
 80050e4:	f100 0210 	add.w	r2, r0, #16
 80050e8:	4618      	mov	r0, r3
 80050ea:	4553      	cmp	r3, sl
 80050ec:	db33      	blt.n	8005156 <__lshift+0xb6>
 80050ee:	6920      	ldr	r0, [r4, #16]
 80050f0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80050f4:	f104 0314 	add.w	r3, r4, #20
 80050f8:	f019 091f 	ands.w	r9, r9, #31
 80050fc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005100:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005104:	d02b      	beq.n	800515e <__lshift+0xbe>
 8005106:	f1c9 0e20 	rsb	lr, r9, #32
 800510a:	468a      	mov	sl, r1
 800510c:	2200      	movs	r2, #0
 800510e:	6818      	ldr	r0, [r3, #0]
 8005110:	fa00 f009 	lsl.w	r0, r0, r9
 8005114:	4302      	orrs	r2, r0
 8005116:	f84a 2b04 	str.w	r2, [sl], #4
 800511a:	f853 2b04 	ldr.w	r2, [r3], #4
 800511e:	459c      	cmp	ip, r3
 8005120:	fa22 f20e 	lsr.w	r2, r2, lr
 8005124:	d8f3      	bhi.n	800510e <__lshift+0x6e>
 8005126:	ebac 0304 	sub.w	r3, ip, r4
 800512a:	3b15      	subs	r3, #21
 800512c:	f023 0303 	bic.w	r3, r3, #3
 8005130:	3304      	adds	r3, #4
 8005132:	f104 0015 	add.w	r0, r4, #21
 8005136:	4584      	cmp	ip, r0
 8005138:	bf38      	it	cc
 800513a:	2304      	movcc	r3, #4
 800513c:	50ca      	str	r2, [r1, r3]
 800513e:	b10a      	cbz	r2, 8005144 <__lshift+0xa4>
 8005140:	f108 0602 	add.w	r6, r8, #2
 8005144:	3e01      	subs	r6, #1
 8005146:	4638      	mov	r0, r7
 8005148:	612e      	str	r6, [r5, #16]
 800514a:	4621      	mov	r1, r4
 800514c:	f7ff fdd6 	bl	8004cfc <_Bfree>
 8005150:	4628      	mov	r0, r5
 8005152:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005156:	f842 0f04 	str.w	r0, [r2, #4]!
 800515a:	3301      	adds	r3, #1
 800515c:	e7c5      	b.n	80050ea <__lshift+0x4a>
 800515e:	3904      	subs	r1, #4
 8005160:	f853 2b04 	ldr.w	r2, [r3], #4
 8005164:	f841 2f04 	str.w	r2, [r1, #4]!
 8005168:	459c      	cmp	ip, r3
 800516a:	d8f9      	bhi.n	8005160 <__lshift+0xc0>
 800516c:	e7ea      	b.n	8005144 <__lshift+0xa4>
 800516e:	bf00      	nop
 8005170:	0800610b 	.word	0x0800610b
 8005174:	0800611c 	.word	0x0800611c

08005178 <__mcmp>:
 8005178:	b530      	push	{r4, r5, lr}
 800517a:	6902      	ldr	r2, [r0, #16]
 800517c:	690c      	ldr	r4, [r1, #16]
 800517e:	1b12      	subs	r2, r2, r4
 8005180:	d10e      	bne.n	80051a0 <__mcmp+0x28>
 8005182:	f100 0314 	add.w	r3, r0, #20
 8005186:	3114      	adds	r1, #20
 8005188:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800518c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005190:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8005194:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8005198:	42a5      	cmp	r5, r4
 800519a:	d003      	beq.n	80051a4 <__mcmp+0x2c>
 800519c:	d305      	bcc.n	80051aa <__mcmp+0x32>
 800519e:	2201      	movs	r2, #1
 80051a0:	4610      	mov	r0, r2
 80051a2:	bd30      	pop	{r4, r5, pc}
 80051a4:	4283      	cmp	r3, r0
 80051a6:	d3f3      	bcc.n	8005190 <__mcmp+0x18>
 80051a8:	e7fa      	b.n	80051a0 <__mcmp+0x28>
 80051aa:	f04f 32ff 	mov.w	r2, #4294967295
 80051ae:	e7f7      	b.n	80051a0 <__mcmp+0x28>

080051b0 <__mdiff>:
 80051b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051b4:	460c      	mov	r4, r1
 80051b6:	4606      	mov	r6, r0
 80051b8:	4611      	mov	r1, r2
 80051ba:	4620      	mov	r0, r4
 80051bc:	4617      	mov	r7, r2
 80051be:	f7ff ffdb 	bl	8005178 <__mcmp>
 80051c2:	1e05      	subs	r5, r0, #0
 80051c4:	d110      	bne.n	80051e8 <__mdiff+0x38>
 80051c6:	4629      	mov	r1, r5
 80051c8:	4630      	mov	r0, r6
 80051ca:	f7ff fd57 	bl	8004c7c <_Balloc>
 80051ce:	b930      	cbnz	r0, 80051de <__mdiff+0x2e>
 80051d0:	4b39      	ldr	r3, [pc, #228]	; (80052b8 <__mdiff+0x108>)
 80051d2:	4602      	mov	r2, r0
 80051d4:	f240 2132 	movw	r1, #562	; 0x232
 80051d8:	4838      	ldr	r0, [pc, #224]	; (80052bc <__mdiff+0x10c>)
 80051da:	f000 f997 	bl	800550c <__assert_func>
 80051de:	2301      	movs	r3, #1
 80051e0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80051e4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051e8:	bfa4      	itt	ge
 80051ea:	463b      	movge	r3, r7
 80051ec:	4627      	movge	r7, r4
 80051ee:	4630      	mov	r0, r6
 80051f0:	6879      	ldr	r1, [r7, #4]
 80051f2:	bfa6      	itte	ge
 80051f4:	461c      	movge	r4, r3
 80051f6:	2500      	movge	r5, #0
 80051f8:	2501      	movlt	r5, #1
 80051fa:	f7ff fd3f 	bl	8004c7c <_Balloc>
 80051fe:	b920      	cbnz	r0, 800520a <__mdiff+0x5a>
 8005200:	4b2d      	ldr	r3, [pc, #180]	; (80052b8 <__mdiff+0x108>)
 8005202:	4602      	mov	r2, r0
 8005204:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005208:	e7e6      	b.n	80051d8 <__mdiff+0x28>
 800520a:	693e      	ldr	r6, [r7, #16]
 800520c:	60c5      	str	r5, [r0, #12]
 800520e:	6925      	ldr	r5, [r4, #16]
 8005210:	f107 0114 	add.w	r1, r7, #20
 8005214:	f104 0914 	add.w	r9, r4, #20
 8005218:	f100 0e14 	add.w	lr, r0, #20
 800521c:	f107 0210 	add.w	r2, r7, #16
 8005220:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8005224:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8005228:	46f2      	mov	sl, lr
 800522a:	2700      	movs	r7, #0
 800522c:	f859 3b04 	ldr.w	r3, [r9], #4
 8005230:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8005234:	fa1f f883 	uxth.w	r8, r3
 8005238:	fa17 f78b 	uxtah	r7, r7, fp
 800523c:	0c1b      	lsrs	r3, r3, #16
 800523e:	eba7 0808 	sub.w	r8, r7, r8
 8005242:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005246:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800524a:	fa1f f888 	uxth.w	r8, r8
 800524e:	141f      	asrs	r7, r3, #16
 8005250:	454d      	cmp	r5, r9
 8005252:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8005256:	f84a 3b04 	str.w	r3, [sl], #4
 800525a:	d8e7      	bhi.n	800522c <__mdiff+0x7c>
 800525c:	1b2b      	subs	r3, r5, r4
 800525e:	3b15      	subs	r3, #21
 8005260:	f023 0303 	bic.w	r3, r3, #3
 8005264:	3304      	adds	r3, #4
 8005266:	3415      	adds	r4, #21
 8005268:	42a5      	cmp	r5, r4
 800526a:	bf38      	it	cc
 800526c:	2304      	movcc	r3, #4
 800526e:	4419      	add	r1, r3
 8005270:	4473      	add	r3, lr
 8005272:	469e      	mov	lr, r3
 8005274:	460d      	mov	r5, r1
 8005276:	4565      	cmp	r5, ip
 8005278:	d30e      	bcc.n	8005298 <__mdiff+0xe8>
 800527a:	f10c 0203 	add.w	r2, ip, #3
 800527e:	1a52      	subs	r2, r2, r1
 8005280:	f022 0203 	bic.w	r2, r2, #3
 8005284:	3903      	subs	r1, #3
 8005286:	458c      	cmp	ip, r1
 8005288:	bf38      	it	cc
 800528a:	2200      	movcc	r2, #0
 800528c:	441a      	add	r2, r3
 800528e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8005292:	b17b      	cbz	r3, 80052b4 <__mdiff+0x104>
 8005294:	6106      	str	r6, [r0, #16]
 8005296:	e7a5      	b.n	80051e4 <__mdiff+0x34>
 8005298:	f855 8b04 	ldr.w	r8, [r5], #4
 800529c:	fa17 f488 	uxtah	r4, r7, r8
 80052a0:	1422      	asrs	r2, r4, #16
 80052a2:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80052a6:	b2a4      	uxth	r4, r4
 80052a8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80052ac:	f84e 4b04 	str.w	r4, [lr], #4
 80052b0:	1417      	asrs	r7, r2, #16
 80052b2:	e7e0      	b.n	8005276 <__mdiff+0xc6>
 80052b4:	3e01      	subs	r6, #1
 80052b6:	e7ea      	b.n	800528e <__mdiff+0xde>
 80052b8:	0800610b 	.word	0x0800610b
 80052bc:	0800611c 	.word	0x0800611c

080052c0 <__d2b>:
 80052c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80052c4:	4689      	mov	r9, r1
 80052c6:	2101      	movs	r1, #1
 80052c8:	ec57 6b10 	vmov	r6, r7, d0
 80052cc:	4690      	mov	r8, r2
 80052ce:	f7ff fcd5 	bl	8004c7c <_Balloc>
 80052d2:	4604      	mov	r4, r0
 80052d4:	b930      	cbnz	r0, 80052e4 <__d2b+0x24>
 80052d6:	4602      	mov	r2, r0
 80052d8:	4b25      	ldr	r3, [pc, #148]	; (8005370 <__d2b+0xb0>)
 80052da:	4826      	ldr	r0, [pc, #152]	; (8005374 <__d2b+0xb4>)
 80052dc:	f240 310a 	movw	r1, #778	; 0x30a
 80052e0:	f000 f914 	bl	800550c <__assert_func>
 80052e4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80052e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80052ec:	bb35      	cbnz	r5, 800533c <__d2b+0x7c>
 80052ee:	2e00      	cmp	r6, #0
 80052f0:	9301      	str	r3, [sp, #4]
 80052f2:	d028      	beq.n	8005346 <__d2b+0x86>
 80052f4:	4668      	mov	r0, sp
 80052f6:	9600      	str	r6, [sp, #0]
 80052f8:	f7ff fd8c 	bl	8004e14 <__lo0bits>
 80052fc:	9900      	ldr	r1, [sp, #0]
 80052fe:	b300      	cbz	r0, 8005342 <__d2b+0x82>
 8005300:	9a01      	ldr	r2, [sp, #4]
 8005302:	f1c0 0320 	rsb	r3, r0, #32
 8005306:	fa02 f303 	lsl.w	r3, r2, r3
 800530a:	430b      	orrs	r3, r1
 800530c:	40c2      	lsrs	r2, r0
 800530e:	6163      	str	r3, [r4, #20]
 8005310:	9201      	str	r2, [sp, #4]
 8005312:	9b01      	ldr	r3, [sp, #4]
 8005314:	61a3      	str	r3, [r4, #24]
 8005316:	2b00      	cmp	r3, #0
 8005318:	bf14      	ite	ne
 800531a:	2202      	movne	r2, #2
 800531c:	2201      	moveq	r2, #1
 800531e:	6122      	str	r2, [r4, #16]
 8005320:	b1d5      	cbz	r5, 8005358 <__d2b+0x98>
 8005322:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005326:	4405      	add	r5, r0
 8005328:	f8c9 5000 	str.w	r5, [r9]
 800532c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005330:	f8c8 0000 	str.w	r0, [r8]
 8005334:	4620      	mov	r0, r4
 8005336:	b003      	add	sp, #12
 8005338:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800533c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005340:	e7d5      	b.n	80052ee <__d2b+0x2e>
 8005342:	6161      	str	r1, [r4, #20]
 8005344:	e7e5      	b.n	8005312 <__d2b+0x52>
 8005346:	a801      	add	r0, sp, #4
 8005348:	f7ff fd64 	bl	8004e14 <__lo0bits>
 800534c:	9b01      	ldr	r3, [sp, #4]
 800534e:	6163      	str	r3, [r4, #20]
 8005350:	2201      	movs	r2, #1
 8005352:	6122      	str	r2, [r4, #16]
 8005354:	3020      	adds	r0, #32
 8005356:	e7e3      	b.n	8005320 <__d2b+0x60>
 8005358:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800535c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005360:	f8c9 0000 	str.w	r0, [r9]
 8005364:	6918      	ldr	r0, [r3, #16]
 8005366:	f7ff fd35 	bl	8004dd4 <__hi0bits>
 800536a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800536e:	e7df      	b.n	8005330 <__d2b+0x70>
 8005370:	0800610b 	.word	0x0800610b
 8005374:	0800611c 	.word	0x0800611c

08005378 <_calloc_r>:
 8005378:	b513      	push	{r0, r1, r4, lr}
 800537a:	434a      	muls	r2, r1
 800537c:	4611      	mov	r1, r2
 800537e:	9201      	str	r2, [sp, #4]
 8005380:	f000 f85a 	bl	8005438 <_malloc_r>
 8005384:	4604      	mov	r4, r0
 8005386:	b118      	cbz	r0, 8005390 <_calloc_r+0x18>
 8005388:	9a01      	ldr	r2, [sp, #4]
 800538a:	2100      	movs	r1, #0
 800538c:	f7fe f970 	bl	8003670 <memset>
 8005390:	4620      	mov	r0, r4
 8005392:	b002      	add	sp, #8
 8005394:	bd10      	pop	{r4, pc}
	...

08005398 <_free_r>:
 8005398:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800539a:	2900      	cmp	r1, #0
 800539c:	d048      	beq.n	8005430 <_free_r+0x98>
 800539e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053a2:	9001      	str	r0, [sp, #4]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	f1a1 0404 	sub.w	r4, r1, #4
 80053aa:	bfb8      	it	lt
 80053ac:	18e4      	addlt	r4, r4, r3
 80053ae:	f000 f8ef 	bl	8005590 <__malloc_lock>
 80053b2:	4a20      	ldr	r2, [pc, #128]	; (8005434 <_free_r+0x9c>)
 80053b4:	9801      	ldr	r0, [sp, #4]
 80053b6:	6813      	ldr	r3, [r2, #0]
 80053b8:	4615      	mov	r5, r2
 80053ba:	b933      	cbnz	r3, 80053ca <_free_r+0x32>
 80053bc:	6063      	str	r3, [r4, #4]
 80053be:	6014      	str	r4, [r2, #0]
 80053c0:	b003      	add	sp, #12
 80053c2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80053c6:	f000 b8e9 	b.w	800559c <__malloc_unlock>
 80053ca:	42a3      	cmp	r3, r4
 80053cc:	d90b      	bls.n	80053e6 <_free_r+0x4e>
 80053ce:	6821      	ldr	r1, [r4, #0]
 80053d0:	1862      	adds	r2, r4, r1
 80053d2:	4293      	cmp	r3, r2
 80053d4:	bf04      	itt	eq
 80053d6:	681a      	ldreq	r2, [r3, #0]
 80053d8:	685b      	ldreq	r3, [r3, #4]
 80053da:	6063      	str	r3, [r4, #4]
 80053dc:	bf04      	itt	eq
 80053de:	1852      	addeq	r2, r2, r1
 80053e0:	6022      	streq	r2, [r4, #0]
 80053e2:	602c      	str	r4, [r5, #0]
 80053e4:	e7ec      	b.n	80053c0 <_free_r+0x28>
 80053e6:	461a      	mov	r2, r3
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	b10b      	cbz	r3, 80053f0 <_free_r+0x58>
 80053ec:	42a3      	cmp	r3, r4
 80053ee:	d9fa      	bls.n	80053e6 <_free_r+0x4e>
 80053f0:	6811      	ldr	r1, [r2, #0]
 80053f2:	1855      	adds	r5, r2, r1
 80053f4:	42a5      	cmp	r5, r4
 80053f6:	d10b      	bne.n	8005410 <_free_r+0x78>
 80053f8:	6824      	ldr	r4, [r4, #0]
 80053fa:	4421      	add	r1, r4
 80053fc:	1854      	adds	r4, r2, r1
 80053fe:	42a3      	cmp	r3, r4
 8005400:	6011      	str	r1, [r2, #0]
 8005402:	d1dd      	bne.n	80053c0 <_free_r+0x28>
 8005404:	681c      	ldr	r4, [r3, #0]
 8005406:	685b      	ldr	r3, [r3, #4]
 8005408:	6053      	str	r3, [r2, #4]
 800540a:	4421      	add	r1, r4
 800540c:	6011      	str	r1, [r2, #0]
 800540e:	e7d7      	b.n	80053c0 <_free_r+0x28>
 8005410:	d902      	bls.n	8005418 <_free_r+0x80>
 8005412:	230c      	movs	r3, #12
 8005414:	6003      	str	r3, [r0, #0]
 8005416:	e7d3      	b.n	80053c0 <_free_r+0x28>
 8005418:	6825      	ldr	r5, [r4, #0]
 800541a:	1961      	adds	r1, r4, r5
 800541c:	428b      	cmp	r3, r1
 800541e:	bf04      	itt	eq
 8005420:	6819      	ldreq	r1, [r3, #0]
 8005422:	685b      	ldreq	r3, [r3, #4]
 8005424:	6063      	str	r3, [r4, #4]
 8005426:	bf04      	itt	eq
 8005428:	1949      	addeq	r1, r1, r5
 800542a:	6021      	streq	r1, [r4, #0]
 800542c:	6054      	str	r4, [r2, #4]
 800542e:	e7c7      	b.n	80053c0 <_free_r+0x28>
 8005430:	b003      	add	sp, #12
 8005432:	bd30      	pop	{r4, r5, pc}
 8005434:	200001fc 	.word	0x200001fc

08005438 <_malloc_r>:
 8005438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800543a:	1ccd      	adds	r5, r1, #3
 800543c:	f025 0503 	bic.w	r5, r5, #3
 8005440:	3508      	adds	r5, #8
 8005442:	2d0c      	cmp	r5, #12
 8005444:	bf38      	it	cc
 8005446:	250c      	movcc	r5, #12
 8005448:	2d00      	cmp	r5, #0
 800544a:	4606      	mov	r6, r0
 800544c:	db01      	blt.n	8005452 <_malloc_r+0x1a>
 800544e:	42a9      	cmp	r1, r5
 8005450:	d903      	bls.n	800545a <_malloc_r+0x22>
 8005452:	230c      	movs	r3, #12
 8005454:	6033      	str	r3, [r6, #0]
 8005456:	2000      	movs	r0, #0
 8005458:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800545a:	f000 f899 	bl	8005590 <__malloc_lock>
 800545e:	4921      	ldr	r1, [pc, #132]	; (80054e4 <_malloc_r+0xac>)
 8005460:	680a      	ldr	r2, [r1, #0]
 8005462:	4614      	mov	r4, r2
 8005464:	b99c      	cbnz	r4, 800548e <_malloc_r+0x56>
 8005466:	4f20      	ldr	r7, [pc, #128]	; (80054e8 <_malloc_r+0xb0>)
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	b923      	cbnz	r3, 8005476 <_malloc_r+0x3e>
 800546c:	4621      	mov	r1, r4
 800546e:	4630      	mov	r0, r6
 8005470:	f000 f83c 	bl	80054ec <_sbrk_r>
 8005474:	6038      	str	r0, [r7, #0]
 8005476:	4629      	mov	r1, r5
 8005478:	4630      	mov	r0, r6
 800547a:	f000 f837 	bl	80054ec <_sbrk_r>
 800547e:	1c43      	adds	r3, r0, #1
 8005480:	d123      	bne.n	80054ca <_malloc_r+0x92>
 8005482:	230c      	movs	r3, #12
 8005484:	6033      	str	r3, [r6, #0]
 8005486:	4630      	mov	r0, r6
 8005488:	f000 f888 	bl	800559c <__malloc_unlock>
 800548c:	e7e3      	b.n	8005456 <_malloc_r+0x1e>
 800548e:	6823      	ldr	r3, [r4, #0]
 8005490:	1b5b      	subs	r3, r3, r5
 8005492:	d417      	bmi.n	80054c4 <_malloc_r+0x8c>
 8005494:	2b0b      	cmp	r3, #11
 8005496:	d903      	bls.n	80054a0 <_malloc_r+0x68>
 8005498:	6023      	str	r3, [r4, #0]
 800549a:	441c      	add	r4, r3
 800549c:	6025      	str	r5, [r4, #0]
 800549e:	e004      	b.n	80054aa <_malloc_r+0x72>
 80054a0:	6863      	ldr	r3, [r4, #4]
 80054a2:	42a2      	cmp	r2, r4
 80054a4:	bf0c      	ite	eq
 80054a6:	600b      	streq	r3, [r1, #0]
 80054a8:	6053      	strne	r3, [r2, #4]
 80054aa:	4630      	mov	r0, r6
 80054ac:	f000 f876 	bl	800559c <__malloc_unlock>
 80054b0:	f104 000b 	add.w	r0, r4, #11
 80054b4:	1d23      	adds	r3, r4, #4
 80054b6:	f020 0007 	bic.w	r0, r0, #7
 80054ba:	1ac2      	subs	r2, r0, r3
 80054bc:	d0cc      	beq.n	8005458 <_malloc_r+0x20>
 80054be:	1a1b      	subs	r3, r3, r0
 80054c0:	50a3      	str	r3, [r4, r2]
 80054c2:	e7c9      	b.n	8005458 <_malloc_r+0x20>
 80054c4:	4622      	mov	r2, r4
 80054c6:	6864      	ldr	r4, [r4, #4]
 80054c8:	e7cc      	b.n	8005464 <_malloc_r+0x2c>
 80054ca:	1cc4      	adds	r4, r0, #3
 80054cc:	f024 0403 	bic.w	r4, r4, #3
 80054d0:	42a0      	cmp	r0, r4
 80054d2:	d0e3      	beq.n	800549c <_malloc_r+0x64>
 80054d4:	1a21      	subs	r1, r4, r0
 80054d6:	4630      	mov	r0, r6
 80054d8:	f000 f808 	bl	80054ec <_sbrk_r>
 80054dc:	3001      	adds	r0, #1
 80054de:	d1dd      	bne.n	800549c <_malloc_r+0x64>
 80054e0:	e7cf      	b.n	8005482 <_malloc_r+0x4a>
 80054e2:	bf00      	nop
 80054e4:	200001fc 	.word	0x200001fc
 80054e8:	20000200 	.word	0x20000200

080054ec <_sbrk_r>:
 80054ec:	b538      	push	{r3, r4, r5, lr}
 80054ee:	4d06      	ldr	r5, [pc, #24]	; (8005508 <_sbrk_r+0x1c>)
 80054f0:	2300      	movs	r3, #0
 80054f2:	4604      	mov	r4, r0
 80054f4:	4608      	mov	r0, r1
 80054f6:	602b      	str	r3, [r5, #0]
 80054f8:	f7fc f814 	bl	8001524 <_sbrk>
 80054fc:	1c43      	adds	r3, r0, #1
 80054fe:	d102      	bne.n	8005506 <_sbrk_r+0x1a>
 8005500:	682b      	ldr	r3, [r5, #0]
 8005502:	b103      	cbz	r3, 8005506 <_sbrk_r+0x1a>
 8005504:	6023      	str	r3, [r4, #0]
 8005506:	bd38      	pop	{r3, r4, r5, pc}
 8005508:	20000298 	.word	0x20000298

0800550c <__assert_func>:
 800550c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800550e:	4614      	mov	r4, r2
 8005510:	461a      	mov	r2, r3
 8005512:	4b09      	ldr	r3, [pc, #36]	; (8005538 <__assert_func+0x2c>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4605      	mov	r5, r0
 8005518:	68d8      	ldr	r0, [r3, #12]
 800551a:	b14c      	cbz	r4, 8005530 <__assert_func+0x24>
 800551c:	4b07      	ldr	r3, [pc, #28]	; (800553c <__assert_func+0x30>)
 800551e:	9100      	str	r1, [sp, #0]
 8005520:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005524:	4906      	ldr	r1, [pc, #24]	; (8005540 <__assert_func+0x34>)
 8005526:	462b      	mov	r3, r5
 8005528:	f000 f80e 	bl	8005548 <fiprintf>
 800552c:	f000 fa64 	bl	80059f8 <abort>
 8005530:	4b04      	ldr	r3, [pc, #16]	; (8005544 <__assert_func+0x38>)
 8005532:	461c      	mov	r4, r3
 8005534:	e7f3      	b.n	800551e <__assert_func+0x12>
 8005536:	bf00      	nop
 8005538:	2000000c 	.word	0x2000000c
 800553c:	0800627c 	.word	0x0800627c
 8005540:	08006289 	.word	0x08006289
 8005544:	080062b7 	.word	0x080062b7

08005548 <fiprintf>:
 8005548:	b40e      	push	{r1, r2, r3}
 800554a:	b503      	push	{r0, r1, lr}
 800554c:	4601      	mov	r1, r0
 800554e:	ab03      	add	r3, sp, #12
 8005550:	4805      	ldr	r0, [pc, #20]	; (8005568 <fiprintf+0x20>)
 8005552:	f853 2b04 	ldr.w	r2, [r3], #4
 8005556:	6800      	ldr	r0, [r0, #0]
 8005558:	9301      	str	r3, [sp, #4]
 800555a:	f000 f84f 	bl	80055fc <_vfiprintf_r>
 800555e:	b002      	add	sp, #8
 8005560:	f85d eb04 	ldr.w	lr, [sp], #4
 8005564:	b003      	add	sp, #12
 8005566:	4770      	bx	lr
 8005568:	2000000c 	.word	0x2000000c

0800556c <__ascii_mbtowc>:
 800556c:	b082      	sub	sp, #8
 800556e:	b901      	cbnz	r1, 8005572 <__ascii_mbtowc+0x6>
 8005570:	a901      	add	r1, sp, #4
 8005572:	b142      	cbz	r2, 8005586 <__ascii_mbtowc+0x1a>
 8005574:	b14b      	cbz	r3, 800558a <__ascii_mbtowc+0x1e>
 8005576:	7813      	ldrb	r3, [r2, #0]
 8005578:	600b      	str	r3, [r1, #0]
 800557a:	7812      	ldrb	r2, [r2, #0]
 800557c:	1e10      	subs	r0, r2, #0
 800557e:	bf18      	it	ne
 8005580:	2001      	movne	r0, #1
 8005582:	b002      	add	sp, #8
 8005584:	4770      	bx	lr
 8005586:	4610      	mov	r0, r2
 8005588:	e7fb      	b.n	8005582 <__ascii_mbtowc+0x16>
 800558a:	f06f 0001 	mvn.w	r0, #1
 800558e:	e7f8      	b.n	8005582 <__ascii_mbtowc+0x16>

08005590 <__malloc_lock>:
 8005590:	4801      	ldr	r0, [pc, #4]	; (8005598 <__malloc_lock+0x8>)
 8005592:	f000 bbf1 	b.w	8005d78 <__retarget_lock_acquire_recursive>
 8005596:	bf00      	nop
 8005598:	200002a0 	.word	0x200002a0

0800559c <__malloc_unlock>:
 800559c:	4801      	ldr	r0, [pc, #4]	; (80055a4 <__malloc_unlock+0x8>)
 800559e:	f000 bbec 	b.w	8005d7a <__retarget_lock_release_recursive>
 80055a2:	bf00      	nop
 80055a4:	200002a0 	.word	0x200002a0

080055a8 <__sfputc_r>:
 80055a8:	6893      	ldr	r3, [r2, #8]
 80055aa:	3b01      	subs	r3, #1
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	b410      	push	{r4}
 80055b0:	6093      	str	r3, [r2, #8]
 80055b2:	da08      	bge.n	80055c6 <__sfputc_r+0x1e>
 80055b4:	6994      	ldr	r4, [r2, #24]
 80055b6:	42a3      	cmp	r3, r4
 80055b8:	db01      	blt.n	80055be <__sfputc_r+0x16>
 80055ba:	290a      	cmp	r1, #10
 80055bc:	d103      	bne.n	80055c6 <__sfputc_r+0x1e>
 80055be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80055c2:	f000 b94b 	b.w	800585c <__swbuf_r>
 80055c6:	6813      	ldr	r3, [r2, #0]
 80055c8:	1c58      	adds	r0, r3, #1
 80055ca:	6010      	str	r0, [r2, #0]
 80055cc:	7019      	strb	r1, [r3, #0]
 80055ce:	4608      	mov	r0, r1
 80055d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80055d4:	4770      	bx	lr

080055d6 <__sfputs_r>:
 80055d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055d8:	4606      	mov	r6, r0
 80055da:	460f      	mov	r7, r1
 80055dc:	4614      	mov	r4, r2
 80055de:	18d5      	adds	r5, r2, r3
 80055e0:	42ac      	cmp	r4, r5
 80055e2:	d101      	bne.n	80055e8 <__sfputs_r+0x12>
 80055e4:	2000      	movs	r0, #0
 80055e6:	e007      	b.n	80055f8 <__sfputs_r+0x22>
 80055e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055ec:	463a      	mov	r2, r7
 80055ee:	4630      	mov	r0, r6
 80055f0:	f7ff ffda 	bl	80055a8 <__sfputc_r>
 80055f4:	1c43      	adds	r3, r0, #1
 80055f6:	d1f3      	bne.n	80055e0 <__sfputs_r+0xa>
 80055f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080055fc <_vfiprintf_r>:
 80055fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005600:	460d      	mov	r5, r1
 8005602:	b09d      	sub	sp, #116	; 0x74
 8005604:	4614      	mov	r4, r2
 8005606:	4698      	mov	r8, r3
 8005608:	4606      	mov	r6, r0
 800560a:	b118      	cbz	r0, 8005614 <_vfiprintf_r+0x18>
 800560c:	6983      	ldr	r3, [r0, #24]
 800560e:	b90b      	cbnz	r3, 8005614 <_vfiprintf_r+0x18>
 8005610:	f000 fb14 	bl	8005c3c <__sinit>
 8005614:	4b89      	ldr	r3, [pc, #548]	; (800583c <_vfiprintf_r+0x240>)
 8005616:	429d      	cmp	r5, r3
 8005618:	d11b      	bne.n	8005652 <_vfiprintf_r+0x56>
 800561a:	6875      	ldr	r5, [r6, #4]
 800561c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800561e:	07d9      	lsls	r1, r3, #31
 8005620:	d405      	bmi.n	800562e <_vfiprintf_r+0x32>
 8005622:	89ab      	ldrh	r3, [r5, #12]
 8005624:	059a      	lsls	r2, r3, #22
 8005626:	d402      	bmi.n	800562e <_vfiprintf_r+0x32>
 8005628:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800562a:	f000 fba5 	bl	8005d78 <__retarget_lock_acquire_recursive>
 800562e:	89ab      	ldrh	r3, [r5, #12]
 8005630:	071b      	lsls	r3, r3, #28
 8005632:	d501      	bpl.n	8005638 <_vfiprintf_r+0x3c>
 8005634:	692b      	ldr	r3, [r5, #16]
 8005636:	b9eb      	cbnz	r3, 8005674 <_vfiprintf_r+0x78>
 8005638:	4629      	mov	r1, r5
 800563a:	4630      	mov	r0, r6
 800563c:	f000 f96e 	bl	800591c <__swsetup_r>
 8005640:	b1c0      	cbz	r0, 8005674 <_vfiprintf_r+0x78>
 8005642:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005644:	07dc      	lsls	r4, r3, #31
 8005646:	d50e      	bpl.n	8005666 <_vfiprintf_r+0x6a>
 8005648:	f04f 30ff 	mov.w	r0, #4294967295
 800564c:	b01d      	add	sp, #116	; 0x74
 800564e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005652:	4b7b      	ldr	r3, [pc, #492]	; (8005840 <_vfiprintf_r+0x244>)
 8005654:	429d      	cmp	r5, r3
 8005656:	d101      	bne.n	800565c <_vfiprintf_r+0x60>
 8005658:	68b5      	ldr	r5, [r6, #8]
 800565a:	e7df      	b.n	800561c <_vfiprintf_r+0x20>
 800565c:	4b79      	ldr	r3, [pc, #484]	; (8005844 <_vfiprintf_r+0x248>)
 800565e:	429d      	cmp	r5, r3
 8005660:	bf08      	it	eq
 8005662:	68f5      	ldreq	r5, [r6, #12]
 8005664:	e7da      	b.n	800561c <_vfiprintf_r+0x20>
 8005666:	89ab      	ldrh	r3, [r5, #12]
 8005668:	0598      	lsls	r0, r3, #22
 800566a:	d4ed      	bmi.n	8005648 <_vfiprintf_r+0x4c>
 800566c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800566e:	f000 fb84 	bl	8005d7a <__retarget_lock_release_recursive>
 8005672:	e7e9      	b.n	8005648 <_vfiprintf_r+0x4c>
 8005674:	2300      	movs	r3, #0
 8005676:	9309      	str	r3, [sp, #36]	; 0x24
 8005678:	2320      	movs	r3, #32
 800567a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800567e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005682:	2330      	movs	r3, #48	; 0x30
 8005684:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005848 <_vfiprintf_r+0x24c>
 8005688:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800568c:	f04f 0901 	mov.w	r9, #1
 8005690:	4623      	mov	r3, r4
 8005692:	469a      	mov	sl, r3
 8005694:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005698:	b10a      	cbz	r2, 800569e <_vfiprintf_r+0xa2>
 800569a:	2a25      	cmp	r2, #37	; 0x25
 800569c:	d1f9      	bne.n	8005692 <_vfiprintf_r+0x96>
 800569e:	ebba 0b04 	subs.w	fp, sl, r4
 80056a2:	d00b      	beq.n	80056bc <_vfiprintf_r+0xc0>
 80056a4:	465b      	mov	r3, fp
 80056a6:	4622      	mov	r2, r4
 80056a8:	4629      	mov	r1, r5
 80056aa:	4630      	mov	r0, r6
 80056ac:	f7ff ff93 	bl	80055d6 <__sfputs_r>
 80056b0:	3001      	adds	r0, #1
 80056b2:	f000 80aa 	beq.w	800580a <_vfiprintf_r+0x20e>
 80056b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80056b8:	445a      	add	r2, fp
 80056ba:	9209      	str	r2, [sp, #36]	; 0x24
 80056bc:	f89a 3000 	ldrb.w	r3, [sl]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	f000 80a2 	beq.w	800580a <_vfiprintf_r+0x20e>
 80056c6:	2300      	movs	r3, #0
 80056c8:	f04f 32ff 	mov.w	r2, #4294967295
 80056cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80056d0:	f10a 0a01 	add.w	sl, sl, #1
 80056d4:	9304      	str	r3, [sp, #16]
 80056d6:	9307      	str	r3, [sp, #28]
 80056d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80056dc:	931a      	str	r3, [sp, #104]	; 0x68
 80056de:	4654      	mov	r4, sl
 80056e0:	2205      	movs	r2, #5
 80056e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80056e6:	4858      	ldr	r0, [pc, #352]	; (8005848 <_vfiprintf_r+0x24c>)
 80056e8:	f7fa fd82 	bl	80001f0 <memchr>
 80056ec:	9a04      	ldr	r2, [sp, #16]
 80056ee:	b9d8      	cbnz	r0, 8005728 <_vfiprintf_r+0x12c>
 80056f0:	06d1      	lsls	r1, r2, #27
 80056f2:	bf44      	itt	mi
 80056f4:	2320      	movmi	r3, #32
 80056f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80056fa:	0713      	lsls	r3, r2, #28
 80056fc:	bf44      	itt	mi
 80056fe:	232b      	movmi	r3, #43	; 0x2b
 8005700:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005704:	f89a 3000 	ldrb.w	r3, [sl]
 8005708:	2b2a      	cmp	r3, #42	; 0x2a
 800570a:	d015      	beq.n	8005738 <_vfiprintf_r+0x13c>
 800570c:	9a07      	ldr	r2, [sp, #28]
 800570e:	4654      	mov	r4, sl
 8005710:	2000      	movs	r0, #0
 8005712:	f04f 0c0a 	mov.w	ip, #10
 8005716:	4621      	mov	r1, r4
 8005718:	f811 3b01 	ldrb.w	r3, [r1], #1
 800571c:	3b30      	subs	r3, #48	; 0x30
 800571e:	2b09      	cmp	r3, #9
 8005720:	d94e      	bls.n	80057c0 <_vfiprintf_r+0x1c4>
 8005722:	b1b0      	cbz	r0, 8005752 <_vfiprintf_r+0x156>
 8005724:	9207      	str	r2, [sp, #28]
 8005726:	e014      	b.n	8005752 <_vfiprintf_r+0x156>
 8005728:	eba0 0308 	sub.w	r3, r0, r8
 800572c:	fa09 f303 	lsl.w	r3, r9, r3
 8005730:	4313      	orrs	r3, r2
 8005732:	9304      	str	r3, [sp, #16]
 8005734:	46a2      	mov	sl, r4
 8005736:	e7d2      	b.n	80056de <_vfiprintf_r+0xe2>
 8005738:	9b03      	ldr	r3, [sp, #12]
 800573a:	1d19      	adds	r1, r3, #4
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	9103      	str	r1, [sp, #12]
 8005740:	2b00      	cmp	r3, #0
 8005742:	bfbb      	ittet	lt
 8005744:	425b      	neglt	r3, r3
 8005746:	f042 0202 	orrlt.w	r2, r2, #2
 800574a:	9307      	strge	r3, [sp, #28]
 800574c:	9307      	strlt	r3, [sp, #28]
 800574e:	bfb8      	it	lt
 8005750:	9204      	strlt	r2, [sp, #16]
 8005752:	7823      	ldrb	r3, [r4, #0]
 8005754:	2b2e      	cmp	r3, #46	; 0x2e
 8005756:	d10c      	bne.n	8005772 <_vfiprintf_r+0x176>
 8005758:	7863      	ldrb	r3, [r4, #1]
 800575a:	2b2a      	cmp	r3, #42	; 0x2a
 800575c:	d135      	bne.n	80057ca <_vfiprintf_r+0x1ce>
 800575e:	9b03      	ldr	r3, [sp, #12]
 8005760:	1d1a      	adds	r2, r3, #4
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	9203      	str	r2, [sp, #12]
 8005766:	2b00      	cmp	r3, #0
 8005768:	bfb8      	it	lt
 800576a:	f04f 33ff 	movlt.w	r3, #4294967295
 800576e:	3402      	adds	r4, #2
 8005770:	9305      	str	r3, [sp, #20]
 8005772:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005858 <_vfiprintf_r+0x25c>
 8005776:	7821      	ldrb	r1, [r4, #0]
 8005778:	2203      	movs	r2, #3
 800577a:	4650      	mov	r0, sl
 800577c:	f7fa fd38 	bl	80001f0 <memchr>
 8005780:	b140      	cbz	r0, 8005794 <_vfiprintf_r+0x198>
 8005782:	2340      	movs	r3, #64	; 0x40
 8005784:	eba0 000a 	sub.w	r0, r0, sl
 8005788:	fa03 f000 	lsl.w	r0, r3, r0
 800578c:	9b04      	ldr	r3, [sp, #16]
 800578e:	4303      	orrs	r3, r0
 8005790:	3401      	adds	r4, #1
 8005792:	9304      	str	r3, [sp, #16]
 8005794:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005798:	482c      	ldr	r0, [pc, #176]	; (800584c <_vfiprintf_r+0x250>)
 800579a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800579e:	2206      	movs	r2, #6
 80057a0:	f7fa fd26 	bl	80001f0 <memchr>
 80057a4:	2800      	cmp	r0, #0
 80057a6:	d03f      	beq.n	8005828 <_vfiprintf_r+0x22c>
 80057a8:	4b29      	ldr	r3, [pc, #164]	; (8005850 <_vfiprintf_r+0x254>)
 80057aa:	bb1b      	cbnz	r3, 80057f4 <_vfiprintf_r+0x1f8>
 80057ac:	9b03      	ldr	r3, [sp, #12]
 80057ae:	3307      	adds	r3, #7
 80057b0:	f023 0307 	bic.w	r3, r3, #7
 80057b4:	3308      	adds	r3, #8
 80057b6:	9303      	str	r3, [sp, #12]
 80057b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057ba:	443b      	add	r3, r7
 80057bc:	9309      	str	r3, [sp, #36]	; 0x24
 80057be:	e767      	b.n	8005690 <_vfiprintf_r+0x94>
 80057c0:	fb0c 3202 	mla	r2, ip, r2, r3
 80057c4:	460c      	mov	r4, r1
 80057c6:	2001      	movs	r0, #1
 80057c8:	e7a5      	b.n	8005716 <_vfiprintf_r+0x11a>
 80057ca:	2300      	movs	r3, #0
 80057cc:	3401      	adds	r4, #1
 80057ce:	9305      	str	r3, [sp, #20]
 80057d0:	4619      	mov	r1, r3
 80057d2:	f04f 0c0a 	mov.w	ip, #10
 80057d6:	4620      	mov	r0, r4
 80057d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80057dc:	3a30      	subs	r2, #48	; 0x30
 80057de:	2a09      	cmp	r2, #9
 80057e0:	d903      	bls.n	80057ea <_vfiprintf_r+0x1ee>
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d0c5      	beq.n	8005772 <_vfiprintf_r+0x176>
 80057e6:	9105      	str	r1, [sp, #20]
 80057e8:	e7c3      	b.n	8005772 <_vfiprintf_r+0x176>
 80057ea:	fb0c 2101 	mla	r1, ip, r1, r2
 80057ee:	4604      	mov	r4, r0
 80057f0:	2301      	movs	r3, #1
 80057f2:	e7f0      	b.n	80057d6 <_vfiprintf_r+0x1da>
 80057f4:	ab03      	add	r3, sp, #12
 80057f6:	9300      	str	r3, [sp, #0]
 80057f8:	462a      	mov	r2, r5
 80057fa:	4b16      	ldr	r3, [pc, #88]	; (8005854 <_vfiprintf_r+0x258>)
 80057fc:	a904      	add	r1, sp, #16
 80057fe:	4630      	mov	r0, r6
 8005800:	f7fd ffde 	bl	80037c0 <_printf_float>
 8005804:	4607      	mov	r7, r0
 8005806:	1c78      	adds	r0, r7, #1
 8005808:	d1d6      	bne.n	80057b8 <_vfiprintf_r+0x1bc>
 800580a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800580c:	07d9      	lsls	r1, r3, #31
 800580e:	d405      	bmi.n	800581c <_vfiprintf_r+0x220>
 8005810:	89ab      	ldrh	r3, [r5, #12]
 8005812:	059a      	lsls	r2, r3, #22
 8005814:	d402      	bmi.n	800581c <_vfiprintf_r+0x220>
 8005816:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005818:	f000 faaf 	bl	8005d7a <__retarget_lock_release_recursive>
 800581c:	89ab      	ldrh	r3, [r5, #12]
 800581e:	065b      	lsls	r3, r3, #25
 8005820:	f53f af12 	bmi.w	8005648 <_vfiprintf_r+0x4c>
 8005824:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005826:	e711      	b.n	800564c <_vfiprintf_r+0x50>
 8005828:	ab03      	add	r3, sp, #12
 800582a:	9300      	str	r3, [sp, #0]
 800582c:	462a      	mov	r2, r5
 800582e:	4b09      	ldr	r3, [pc, #36]	; (8005854 <_vfiprintf_r+0x258>)
 8005830:	a904      	add	r1, sp, #16
 8005832:	4630      	mov	r0, r6
 8005834:	f7fe fa68 	bl	8003d08 <_printf_i>
 8005838:	e7e4      	b.n	8005804 <_vfiprintf_r+0x208>
 800583a:	bf00      	nop
 800583c:	080063f4 	.word	0x080063f4
 8005840:	08006414 	.word	0x08006414
 8005844:	080063d4 	.word	0x080063d4
 8005848:	080062c2 	.word	0x080062c2
 800584c:	080062cc 	.word	0x080062cc
 8005850:	080037c1 	.word	0x080037c1
 8005854:	080055d7 	.word	0x080055d7
 8005858:	080062c8 	.word	0x080062c8

0800585c <__swbuf_r>:
 800585c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800585e:	460e      	mov	r6, r1
 8005860:	4614      	mov	r4, r2
 8005862:	4605      	mov	r5, r0
 8005864:	b118      	cbz	r0, 800586e <__swbuf_r+0x12>
 8005866:	6983      	ldr	r3, [r0, #24]
 8005868:	b90b      	cbnz	r3, 800586e <__swbuf_r+0x12>
 800586a:	f000 f9e7 	bl	8005c3c <__sinit>
 800586e:	4b21      	ldr	r3, [pc, #132]	; (80058f4 <__swbuf_r+0x98>)
 8005870:	429c      	cmp	r4, r3
 8005872:	d12b      	bne.n	80058cc <__swbuf_r+0x70>
 8005874:	686c      	ldr	r4, [r5, #4]
 8005876:	69a3      	ldr	r3, [r4, #24]
 8005878:	60a3      	str	r3, [r4, #8]
 800587a:	89a3      	ldrh	r3, [r4, #12]
 800587c:	071a      	lsls	r2, r3, #28
 800587e:	d52f      	bpl.n	80058e0 <__swbuf_r+0x84>
 8005880:	6923      	ldr	r3, [r4, #16]
 8005882:	b36b      	cbz	r3, 80058e0 <__swbuf_r+0x84>
 8005884:	6923      	ldr	r3, [r4, #16]
 8005886:	6820      	ldr	r0, [r4, #0]
 8005888:	1ac0      	subs	r0, r0, r3
 800588a:	6963      	ldr	r3, [r4, #20]
 800588c:	b2f6      	uxtb	r6, r6
 800588e:	4283      	cmp	r3, r0
 8005890:	4637      	mov	r7, r6
 8005892:	dc04      	bgt.n	800589e <__swbuf_r+0x42>
 8005894:	4621      	mov	r1, r4
 8005896:	4628      	mov	r0, r5
 8005898:	f000 f93c 	bl	8005b14 <_fflush_r>
 800589c:	bb30      	cbnz	r0, 80058ec <__swbuf_r+0x90>
 800589e:	68a3      	ldr	r3, [r4, #8]
 80058a0:	3b01      	subs	r3, #1
 80058a2:	60a3      	str	r3, [r4, #8]
 80058a4:	6823      	ldr	r3, [r4, #0]
 80058a6:	1c5a      	adds	r2, r3, #1
 80058a8:	6022      	str	r2, [r4, #0]
 80058aa:	701e      	strb	r6, [r3, #0]
 80058ac:	6963      	ldr	r3, [r4, #20]
 80058ae:	3001      	adds	r0, #1
 80058b0:	4283      	cmp	r3, r0
 80058b2:	d004      	beq.n	80058be <__swbuf_r+0x62>
 80058b4:	89a3      	ldrh	r3, [r4, #12]
 80058b6:	07db      	lsls	r3, r3, #31
 80058b8:	d506      	bpl.n	80058c8 <__swbuf_r+0x6c>
 80058ba:	2e0a      	cmp	r6, #10
 80058bc:	d104      	bne.n	80058c8 <__swbuf_r+0x6c>
 80058be:	4621      	mov	r1, r4
 80058c0:	4628      	mov	r0, r5
 80058c2:	f000 f927 	bl	8005b14 <_fflush_r>
 80058c6:	b988      	cbnz	r0, 80058ec <__swbuf_r+0x90>
 80058c8:	4638      	mov	r0, r7
 80058ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80058cc:	4b0a      	ldr	r3, [pc, #40]	; (80058f8 <__swbuf_r+0x9c>)
 80058ce:	429c      	cmp	r4, r3
 80058d0:	d101      	bne.n	80058d6 <__swbuf_r+0x7a>
 80058d2:	68ac      	ldr	r4, [r5, #8]
 80058d4:	e7cf      	b.n	8005876 <__swbuf_r+0x1a>
 80058d6:	4b09      	ldr	r3, [pc, #36]	; (80058fc <__swbuf_r+0xa0>)
 80058d8:	429c      	cmp	r4, r3
 80058da:	bf08      	it	eq
 80058dc:	68ec      	ldreq	r4, [r5, #12]
 80058de:	e7ca      	b.n	8005876 <__swbuf_r+0x1a>
 80058e0:	4621      	mov	r1, r4
 80058e2:	4628      	mov	r0, r5
 80058e4:	f000 f81a 	bl	800591c <__swsetup_r>
 80058e8:	2800      	cmp	r0, #0
 80058ea:	d0cb      	beq.n	8005884 <__swbuf_r+0x28>
 80058ec:	f04f 37ff 	mov.w	r7, #4294967295
 80058f0:	e7ea      	b.n	80058c8 <__swbuf_r+0x6c>
 80058f2:	bf00      	nop
 80058f4:	080063f4 	.word	0x080063f4
 80058f8:	08006414 	.word	0x08006414
 80058fc:	080063d4 	.word	0x080063d4

08005900 <__ascii_wctomb>:
 8005900:	b149      	cbz	r1, 8005916 <__ascii_wctomb+0x16>
 8005902:	2aff      	cmp	r2, #255	; 0xff
 8005904:	bf85      	ittet	hi
 8005906:	238a      	movhi	r3, #138	; 0x8a
 8005908:	6003      	strhi	r3, [r0, #0]
 800590a:	700a      	strbls	r2, [r1, #0]
 800590c:	f04f 30ff 	movhi.w	r0, #4294967295
 8005910:	bf98      	it	ls
 8005912:	2001      	movls	r0, #1
 8005914:	4770      	bx	lr
 8005916:	4608      	mov	r0, r1
 8005918:	4770      	bx	lr
	...

0800591c <__swsetup_r>:
 800591c:	4b32      	ldr	r3, [pc, #200]	; (80059e8 <__swsetup_r+0xcc>)
 800591e:	b570      	push	{r4, r5, r6, lr}
 8005920:	681d      	ldr	r5, [r3, #0]
 8005922:	4606      	mov	r6, r0
 8005924:	460c      	mov	r4, r1
 8005926:	b125      	cbz	r5, 8005932 <__swsetup_r+0x16>
 8005928:	69ab      	ldr	r3, [r5, #24]
 800592a:	b913      	cbnz	r3, 8005932 <__swsetup_r+0x16>
 800592c:	4628      	mov	r0, r5
 800592e:	f000 f985 	bl	8005c3c <__sinit>
 8005932:	4b2e      	ldr	r3, [pc, #184]	; (80059ec <__swsetup_r+0xd0>)
 8005934:	429c      	cmp	r4, r3
 8005936:	d10f      	bne.n	8005958 <__swsetup_r+0x3c>
 8005938:	686c      	ldr	r4, [r5, #4]
 800593a:	89a3      	ldrh	r3, [r4, #12]
 800593c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005940:	0719      	lsls	r1, r3, #28
 8005942:	d42c      	bmi.n	800599e <__swsetup_r+0x82>
 8005944:	06dd      	lsls	r5, r3, #27
 8005946:	d411      	bmi.n	800596c <__swsetup_r+0x50>
 8005948:	2309      	movs	r3, #9
 800594a:	6033      	str	r3, [r6, #0]
 800594c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005950:	81a3      	strh	r3, [r4, #12]
 8005952:	f04f 30ff 	mov.w	r0, #4294967295
 8005956:	e03e      	b.n	80059d6 <__swsetup_r+0xba>
 8005958:	4b25      	ldr	r3, [pc, #148]	; (80059f0 <__swsetup_r+0xd4>)
 800595a:	429c      	cmp	r4, r3
 800595c:	d101      	bne.n	8005962 <__swsetup_r+0x46>
 800595e:	68ac      	ldr	r4, [r5, #8]
 8005960:	e7eb      	b.n	800593a <__swsetup_r+0x1e>
 8005962:	4b24      	ldr	r3, [pc, #144]	; (80059f4 <__swsetup_r+0xd8>)
 8005964:	429c      	cmp	r4, r3
 8005966:	bf08      	it	eq
 8005968:	68ec      	ldreq	r4, [r5, #12]
 800596a:	e7e6      	b.n	800593a <__swsetup_r+0x1e>
 800596c:	0758      	lsls	r0, r3, #29
 800596e:	d512      	bpl.n	8005996 <__swsetup_r+0x7a>
 8005970:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005972:	b141      	cbz	r1, 8005986 <__swsetup_r+0x6a>
 8005974:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005978:	4299      	cmp	r1, r3
 800597a:	d002      	beq.n	8005982 <__swsetup_r+0x66>
 800597c:	4630      	mov	r0, r6
 800597e:	f7ff fd0b 	bl	8005398 <_free_r>
 8005982:	2300      	movs	r3, #0
 8005984:	6363      	str	r3, [r4, #52]	; 0x34
 8005986:	89a3      	ldrh	r3, [r4, #12]
 8005988:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800598c:	81a3      	strh	r3, [r4, #12]
 800598e:	2300      	movs	r3, #0
 8005990:	6063      	str	r3, [r4, #4]
 8005992:	6923      	ldr	r3, [r4, #16]
 8005994:	6023      	str	r3, [r4, #0]
 8005996:	89a3      	ldrh	r3, [r4, #12]
 8005998:	f043 0308 	orr.w	r3, r3, #8
 800599c:	81a3      	strh	r3, [r4, #12]
 800599e:	6923      	ldr	r3, [r4, #16]
 80059a0:	b94b      	cbnz	r3, 80059b6 <__swsetup_r+0x9a>
 80059a2:	89a3      	ldrh	r3, [r4, #12]
 80059a4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80059a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80059ac:	d003      	beq.n	80059b6 <__swsetup_r+0x9a>
 80059ae:	4621      	mov	r1, r4
 80059b0:	4630      	mov	r0, r6
 80059b2:	f000 fa07 	bl	8005dc4 <__smakebuf_r>
 80059b6:	89a0      	ldrh	r0, [r4, #12]
 80059b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80059bc:	f010 0301 	ands.w	r3, r0, #1
 80059c0:	d00a      	beq.n	80059d8 <__swsetup_r+0xbc>
 80059c2:	2300      	movs	r3, #0
 80059c4:	60a3      	str	r3, [r4, #8]
 80059c6:	6963      	ldr	r3, [r4, #20]
 80059c8:	425b      	negs	r3, r3
 80059ca:	61a3      	str	r3, [r4, #24]
 80059cc:	6923      	ldr	r3, [r4, #16]
 80059ce:	b943      	cbnz	r3, 80059e2 <__swsetup_r+0xc6>
 80059d0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80059d4:	d1ba      	bne.n	800594c <__swsetup_r+0x30>
 80059d6:	bd70      	pop	{r4, r5, r6, pc}
 80059d8:	0781      	lsls	r1, r0, #30
 80059da:	bf58      	it	pl
 80059dc:	6963      	ldrpl	r3, [r4, #20]
 80059de:	60a3      	str	r3, [r4, #8]
 80059e0:	e7f4      	b.n	80059cc <__swsetup_r+0xb0>
 80059e2:	2000      	movs	r0, #0
 80059e4:	e7f7      	b.n	80059d6 <__swsetup_r+0xba>
 80059e6:	bf00      	nop
 80059e8:	2000000c 	.word	0x2000000c
 80059ec:	080063f4 	.word	0x080063f4
 80059f0:	08006414 	.word	0x08006414
 80059f4:	080063d4 	.word	0x080063d4

080059f8 <abort>:
 80059f8:	b508      	push	{r3, lr}
 80059fa:	2006      	movs	r0, #6
 80059fc:	f000 fa4a 	bl	8005e94 <raise>
 8005a00:	2001      	movs	r0, #1
 8005a02:	f7fb fd17 	bl	8001434 <_exit>
	...

08005a08 <__sflush_r>:
 8005a08:	898a      	ldrh	r2, [r1, #12]
 8005a0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a0e:	4605      	mov	r5, r0
 8005a10:	0710      	lsls	r0, r2, #28
 8005a12:	460c      	mov	r4, r1
 8005a14:	d458      	bmi.n	8005ac8 <__sflush_r+0xc0>
 8005a16:	684b      	ldr	r3, [r1, #4]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	dc05      	bgt.n	8005a28 <__sflush_r+0x20>
 8005a1c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	dc02      	bgt.n	8005a28 <__sflush_r+0x20>
 8005a22:	2000      	movs	r0, #0
 8005a24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a28:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005a2a:	2e00      	cmp	r6, #0
 8005a2c:	d0f9      	beq.n	8005a22 <__sflush_r+0x1a>
 8005a2e:	2300      	movs	r3, #0
 8005a30:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005a34:	682f      	ldr	r7, [r5, #0]
 8005a36:	602b      	str	r3, [r5, #0]
 8005a38:	d032      	beq.n	8005aa0 <__sflush_r+0x98>
 8005a3a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005a3c:	89a3      	ldrh	r3, [r4, #12]
 8005a3e:	075a      	lsls	r2, r3, #29
 8005a40:	d505      	bpl.n	8005a4e <__sflush_r+0x46>
 8005a42:	6863      	ldr	r3, [r4, #4]
 8005a44:	1ac0      	subs	r0, r0, r3
 8005a46:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005a48:	b10b      	cbz	r3, 8005a4e <__sflush_r+0x46>
 8005a4a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005a4c:	1ac0      	subs	r0, r0, r3
 8005a4e:	2300      	movs	r3, #0
 8005a50:	4602      	mov	r2, r0
 8005a52:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005a54:	6a21      	ldr	r1, [r4, #32]
 8005a56:	4628      	mov	r0, r5
 8005a58:	47b0      	blx	r6
 8005a5a:	1c43      	adds	r3, r0, #1
 8005a5c:	89a3      	ldrh	r3, [r4, #12]
 8005a5e:	d106      	bne.n	8005a6e <__sflush_r+0x66>
 8005a60:	6829      	ldr	r1, [r5, #0]
 8005a62:	291d      	cmp	r1, #29
 8005a64:	d82c      	bhi.n	8005ac0 <__sflush_r+0xb8>
 8005a66:	4a2a      	ldr	r2, [pc, #168]	; (8005b10 <__sflush_r+0x108>)
 8005a68:	40ca      	lsrs	r2, r1
 8005a6a:	07d6      	lsls	r6, r2, #31
 8005a6c:	d528      	bpl.n	8005ac0 <__sflush_r+0xb8>
 8005a6e:	2200      	movs	r2, #0
 8005a70:	6062      	str	r2, [r4, #4]
 8005a72:	04d9      	lsls	r1, r3, #19
 8005a74:	6922      	ldr	r2, [r4, #16]
 8005a76:	6022      	str	r2, [r4, #0]
 8005a78:	d504      	bpl.n	8005a84 <__sflush_r+0x7c>
 8005a7a:	1c42      	adds	r2, r0, #1
 8005a7c:	d101      	bne.n	8005a82 <__sflush_r+0x7a>
 8005a7e:	682b      	ldr	r3, [r5, #0]
 8005a80:	b903      	cbnz	r3, 8005a84 <__sflush_r+0x7c>
 8005a82:	6560      	str	r0, [r4, #84]	; 0x54
 8005a84:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005a86:	602f      	str	r7, [r5, #0]
 8005a88:	2900      	cmp	r1, #0
 8005a8a:	d0ca      	beq.n	8005a22 <__sflush_r+0x1a>
 8005a8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005a90:	4299      	cmp	r1, r3
 8005a92:	d002      	beq.n	8005a9a <__sflush_r+0x92>
 8005a94:	4628      	mov	r0, r5
 8005a96:	f7ff fc7f 	bl	8005398 <_free_r>
 8005a9a:	2000      	movs	r0, #0
 8005a9c:	6360      	str	r0, [r4, #52]	; 0x34
 8005a9e:	e7c1      	b.n	8005a24 <__sflush_r+0x1c>
 8005aa0:	6a21      	ldr	r1, [r4, #32]
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	4628      	mov	r0, r5
 8005aa6:	47b0      	blx	r6
 8005aa8:	1c41      	adds	r1, r0, #1
 8005aaa:	d1c7      	bne.n	8005a3c <__sflush_r+0x34>
 8005aac:	682b      	ldr	r3, [r5, #0]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d0c4      	beq.n	8005a3c <__sflush_r+0x34>
 8005ab2:	2b1d      	cmp	r3, #29
 8005ab4:	d001      	beq.n	8005aba <__sflush_r+0xb2>
 8005ab6:	2b16      	cmp	r3, #22
 8005ab8:	d101      	bne.n	8005abe <__sflush_r+0xb6>
 8005aba:	602f      	str	r7, [r5, #0]
 8005abc:	e7b1      	b.n	8005a22 <__sflush_r+0x1a>
 8005abe:	89a3      	ldrh	r3, [r4, #12]
 8005ac0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ac4:	81a3      	strh	r3, [r4, #12]
 8005ac6:	e7ad      	b.n	8005a24 <__sflush_r+0x1c>
 8005ac8:	690f      	ldr	r7, [r1, #16]
 8005aca:	2f00      	cmp	r7, #0
 8005acc:	d0a9      	beq.n	8005a22 <__sflush_r+0x1a>
 8005ace:	0793      	lsls	r3, r2, #30
 8005ad0:	680e      	ldr	r6, [r1, #0]
 8005ad2:	bf08      	it	eq
 8005ad4:	694b      	ldreq	r3, [r1, #20]
 8005ad6:	600f      	str	r7, [r1, #0]
 8005ad8:	bf18      	it	ne
 8005ada:	2300      	movne	r3, #0
 8005adc:	eba6 0807 	sub.w	r8, r6, r7
 8005ae0:	608b      	str	r3, [r1, #8]
 8005ae2:	f1b8 0f00 	cmp.w	r8, #0
 8005ae6:	dd9c      	ble.n	8005a22 <__sflush_r+0x1a>
 8005ae8:	6a21      	ldr	r1, [r4, #32]
 8005aea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005aec:	4643      	mov	r3, r8
 8005aee:	463a      	mov	r2, r7
 8005af0:	4628      	mov	r0, r5
 8005af2:	47b0      	blx	r6
 8005af4:	2800      	cmp	r0, #0
 8005af6:	dc06      	bgt.n	8005b06 <__sflush_r+0xfe>
 8005af8:	89a3      	ldrh	r3, [r4, #12]
 8005afa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005afe:	81a3      	strh	r3, [r4, #12]
 8005b00:	f04f 30ff 	mov.w	r0, #4294967295
 8005b04:	e78e      	b.n	8005a24 <__sflush_r+0x1c>
 8005b06:	4407      	add	r7, r0
 8005b08:	eba8 0800 	sub.w	r8, r8, r0
 8005b0c:	e7e9      	b.n	8005ae2 <__sflush_r+0xda>
 8005b0e:	bf00      	nop
 8005b10:	20400001 	.word	0x20400001

08005b14 <_fflush_r>:
 8005b14:	b538      	push	{r3, r4, r5, lr}
 8005b16:	690b      	ldr	r3, [r1, #16]
 8005b18:	4605      	mov	r5, r0
 8005b1a:	460c      	mov	r4, r1
 8005b1c:	b913      	cbnz	r3, 8005b24 <_fflush_r+0x10>
 8005b1e:	2500      	movs	r5, #0
 8005b20:	4628      	mov	r0, r5
 8005b22:	bd38      	pop	{r3, r4, r5, pc}
 8005b24:	b118      	cbz	r0, 8005b2e <_fflush_r+0x1a>
 8005b26:	6983      	ldr	r3, [r0, #24]
 8005b28:	b90b      	cbnz	r3, 8005b2e <_fflush_r+0x1a>
 8005b2a:	f000 f887 	bl	8005c3c <__sinit>
 8005b2e:	4b14      	ldr	r3, [pc, #80]	; (8005b80 <_fflush_r+0x6c>)
 8005b30:	429c      	cmp	r4, r3
 8005b32:	d11b      	bne.n	8005b6c <_fflush_r+0x58>
 8005b34:	686c      	ldr	r4, [r5, #4]
 8005b36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d0ef      	beq.n	8005b1e <_fflush_r+0xa>
 8005b3e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005b40:	07d0      	lsls	r0, r2, #31
 8005b42:	d404      	bmi.n	8005b4e <_fflush_r+0x3a>
 8005b44:	0599      	lsls	r1, r3, #22
 8005b46:	d402      	bmi.n	8005b4e <_fflush_r+0x3a>
 8005b48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b4a:	f000 f915 	bl	8005d78 <__retarget_lock_acquire_recursive>
 8005b4e:	4628      	mov	r0, r5
 8005b50:	4621      	mov	r1, r4
 8005b52:	f7ff ff59 	bl	8005a08 <__sflush_r>
 8005b56:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005b58:	07da      	lsls	r2, r3, #31
 8005b5a:	4605      	mov	r5, r0
 8005b5c:	d4e0      	bmi.n	8005b20 <_fflush_r+0xc>
 8005b5e:	89a3      	ldrh	r3, [r4, #12]
 8005b60:	059b      	lsls	r3, r3, #22
 8005b62:	d4dd      	bmi.n	8005b20 <_fflush_r+0xc>
 8005b64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b66:	f000 f908 	bl	8005d7a <__retarget_lock_release_recursive>
 8005b6a:	e7d9      	b.n	8005b20 <_fflush_r+0xc>
 8005b6c:	4b05      	ldr	r3, [pc, #20]	; (8005b84 <_fflush_r+0x70>)
 8005b6e:	429c      	cmp	r4, r3
 8005b70:	d101      	bne.n	8005b76 <_fflush_r+0x62>
 8005b72:	68ac      	ldr	r4, [r5, #8]
 8005b74:	e7df      	b.n	8005b36 <_fflush_r+0x22>
 8005b76:	4b04      	ldr	r3, [pc, #16]	; (8005b88 <_fflush_r+0x74>)
 8005b78:	429c      	cmp	r4, r3
 8005b7a:	bf08      	it	eq
 8005b7c:	68ec      	ldreq	r4, [r5, #12]
 8005b7e:	e7da      	b.n	8005b36 <_fflush_r+0x22>
 8005b80:	080063f4 	.word	0x080063f4
 8005b84:	08006414 	.word	0x08006414
 8005b88:	080063d4 	.word	0x080063d4

08005b8c <std>:
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	b510      	push	{r4, lr}
 8005b90:	4604      	mov	r4, r0
 8005b92:	e9c0 3300 	strd	r3, r3, [r0]
 8005b96:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005b9a:	6083      	str	r3, [r0, #8]
 8005b9c:	8181      	strh	r1, [r0, #12]
 8005b9e:	6643      	str	r3, [r0, #100]	; 0x64
 8005ba0:	81c2      	strh	r2, [r0, #14]
 8005ba2:	6183      	str	r3, [r0, #24]
 8005ba4:	4619      	mov	r1, r3
 8005ba6:	2208      	movs	r2, #8
 8005ba8:	305c      	adds	r0, #92	; 0x5c
 8005baa:	f7fd fd61 	bl	8003670 <memset>
 8005bae:	4b05      	ldr	r3, [pc, #20]	; (8005bc4 <std+0x38>)
 8005bb0:	6263      	str	r3, [r4, #36]	; 0x24
 8005bb2:	4b05      	ldr	r3, [pc, #20]	; (8005bc8 <std+0x3c>)
 8005bb4:	62a3      	str	r3, [r4, #40]	; 0x28
 8005bb6:	4b05      	ldr	r3, [pc, #20]	; (8005bcc <std+0x40>)
 8005bb8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005bba:	4b05      	ldr	r3, [pc, #20]	; (8005bd0 <std+0x44>)
 8005bbc:	6224      	str	r4, [r4, #32]
 8005bbe:	6323      	str	r3, [r4, #48]	; 0x30
 8005bc0:	bd10      	pop	{r4, pc}
 8005bc2:	bf00      	nop
 8005bc4:	08005ecd 	.word	0x08005ecd
 8005bc8:	08005eef 	.word	0x08005eef
 8005bcc:	08005f27 	.word	0x08005f27
 8005bd0:	08005f4b 	.word	0x08005f4b

08005bd4 <_cleanup_r>:
 8005bd4:	4901      	ldr	r1, [pc, #4]	; (8005bdc <_cleanup_r+0x8>)
 8005bd6:	f000 b8af 	b.w	8005d38 <_fwalk_reent>
 8005bda:	bf00      	nop
 8005bdc:	08005b15 	.word	0x08005b15

08005be0 <__sfmoreglue>:
 8005be0:	b570      	push	{r4, r5, r6, lr}
 8005be2:	1e4a      	subs	r2, r1, #1
 8005be4:	2568      	movs	r5, #104	; 0x68
 8005be6:	4355      	muls	r5, r2
 8005be8:	460e      	mov	r6, r1
 8005bea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005bee:	f7ff fc23 	bl	8005438 <_malloc_r>
 8005bf2:	4604      	mov	r4, r0
 8005bf4:	b140      	cbz	r0, 8005c08 <__sfmoreglue+0x28>
 8005bf6:	2100      	movs	r1, #0
 8005bf8:	e9c0 1600 	strd	r1, r6, [r0]
 8005bfc:	300c      	adds	r0, #12
 8005bfe:	60a0      	str	r0, [r4, #8]
 8005c00:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005c04:	f7fd fd34 	bl	8003670 <memset>
 8005c08:	4620      	mov	r0, r4
 8005c0a:	bd70      	pop	{r4, r5, r6, pc}

08005c0c <__sfp_lock_acquire>:
 8005c0c:	4801      	ldr	r0, [pc, #4]	; (8005c14 <__sfp_lock_acquire+0x8>)
 8005c0e:	f000 b8b3 	b.w	8005d78 <__retarget_lock_acquire_recursive>
 8005c12:	bf00      	nop
 8005c14:	200002a4 	.word	0x200002a4

08005c18 <__sfp_lock_release>:
 8005c18:	4801      	ldr	r0, [pc, #4]	; (8005c20 <__sfp_lock_release+0x8>)
 8005c1a:	f000 b8ae 	b.w	8005d7a <__retarget_lock_release_recursive>
 8005c1e:	bf00      	nop
 8005c20:	200002a4 	.word	0x200002a4

08005c24 <__sinit_lock_acquire>:
 8005c24:	4801      	ldr	r0, [pc, #4]	; (8005c2c <__sinit_lock_acquire+0x8>)
 8005c26:	f000 b8a7 	b.w	8005d78 <__retarget_lock_acquire_recursive>
 8005c2a:	bf00      	nop
 8005c2c:	2000029f 	.word	0x2000029f

08005c30 <__sinit_lock_release>:
 8005c30:	4801      	ldr	r0, [pc, #4]	; (8005c38 <__sinit_lock_release+0x8>)
 8005c32:	f000 b8a2 	b.w	8005d7a <__retarget_lock_release_recursive>
 8005c36:	bf00      	nop
 8005c38:	2000029f 	.word	0x2000029f

08005c3c <__sinit>:
 8005c3c:	b510      	push	{r4, lr}
 8005c3e:	4604      	mov	r4, r0
 8005c40:	f7ff fff0 	bl	8005c24 <__sinit_lock_acquire>
 8005c44:	69a3      	ldr	r3, [r4, #24]
 8005c46:	b11b      	cbz	r3, 8005c50 <__sinit+0x14>
 8005c48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c4c:	f7ff bff0 	b.w	8005c30 <__sinit_lock_release>
 8005c50:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005c54:	6523      	str	r3, [r4, #80]	; 0x50
 8005c56:	4b13      	ldr	r3, [pc, #76]	; (8005ca4 <__sinit+0x68>)
 8005c58:	4a13      	ldr	r2, [pc, #76]	; (8005ca8 <__sinit+0x6c>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	62a2      	str	r2, [r4, #40]	; 0x28
 8005c5e:	42a3      	cmp	r3, r4
 8005c60:	bf04      	itt	eq
 8005c62:	2301      	moveq	r3, #1
 8005c64:	61a3      	streq	r3, [r4, #24]
 8005c66:	4620      	mov	r0, r4
 8005c68:	f000 f820 	bl	8005cac <__sfp>
 8005c6c:	6060      	str	r0, [r4, #4]
 8005c6e:	4620      	mov	r0, r4
 8005c70:	f000 f81c 	bl	8005cac <__sfp>
 8005c74:	60a0      	str	r0, [r4, #8]
 8005c76:	4620      	mov	r0, r4
 8005c78:	f000 f818 	bl	8005cac <__sfp>
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	60e0      	str	r0, [r4, #12]
 8005c80:	2104      	movs	r1, #4
 8005c82:	6860      	ldr	r0, [r4, #4]
 8005c84:	f7ff ff82 	bl	8005b8c <std>
 8005c88:	68a0      	ldr	r0, [r4, #8]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	2109      	movs	r1, #9
 8005c8e:	f7ff ff7d 	bl	8005b8c <std>
 8005c92:	68e0      	ldr	r0, [r4, #12]
 8005c94:	2202      	movs	r2, #2
 8005c96:	2112      	movs	r1, #18
 8005c98:	f7ff ff78 	bl	8005b8c <std>
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	61a3      	str	r3, [r4, #24]
 8005ca0:	e7d2      	b.n	8005c48 <__sinit+0xc>
 8005ca2:	bf00      	nop
 8005ca4:	08006050 	.word	0x08006050
 8005ca8:	08005bd5 	.word	0x08005bd5

08005cac <__sfp>:
 8005cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cae:	4607      	mov	r7, r0
 8005cb0:	f7ff ffac 	bl	8005c0c <__sfp_lock_acquire>
 8005cb4:	4b1e      	ldr	r3, [pc, #120]	; (8005d30 <__sfp+0x84>)
 8005cb6:	681e      	ldr	r6, [r3, #0]
 8005cb8:	69b3      	ldr	r3, [r6, #24]
 8005cba:	b913      	cbnz	r3, 8005cc2 <__sfp+0x16>
 8005cbc:	4630      	mov	r0, r6
 8005cbe:	f7ff ffbd 	bl	8005c3c <__sinit>
 8005cc2:	3648      	adds	r6, #72	; 0x48
 8005cc4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005cc8:	3b01      	subs	r3, #1
 8005cca:	d503      	bpl.n	8005cd4 <__sfp+0x28>
 8005ccc:	6833      	ldr	r3, [r6, #0]
 8005cce:	b30b      	cbz	r3, 8005d14 <__sfp+0x68>
 8005cd0:	6836      	ldr	r6, [r6, #0]
 8005cd2:	e7f7      	b.n	8005cc4 <__sfp+0x18>
 8005cd4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005cd8:	b9d5      	cbnz	r5, 8005d10 <__sfp+0x64>
 8005cda:	4b16      	ldr	r3, [pc, #88]	; (8005d34 <__sfp+0x88>)
 8005cdc:	60e3      	str	r3, [r4, #12]
 8005cde:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005ce2:	6665      	str	r5, [r4, #100]	; 0x64
 8005ce4:	f000 f847 	bl	8005d76 <__retarget_lock_init_recursive>
 8005ce8:	f7ff ff96 	bl	8005c18 <__sfp_lock_release>
 8005cec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005cf0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005cf4:	6025      	str	r5, [r4, #0]
 8005cf6:	61a5      	str	r5, [r4, #24]
 8005cf8:	2208      	movs	r2, #8
 8005cfa:	4629      	mov	r1, r5
 8005cfc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005d00:	f7fd fcb6 	bl	8003670 <memset>
 8005d04:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005d08:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005d0c:	4620      	mov	r0, r4
 8005d0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d10:	3468      	adds	r4, #104	; 0x68
 8005d12:	e7d9      	b.n	8005cc8 <__sfp+0x1c>
 8005d14:	2104      	movs	r1, #4
 8005d16:	4638      	mov	r0, r7
 8005d18:	f7ff ff62 	bl	8005be0 <__sfmoreglue>
 8005d1c:	4604      	mov	r4, r0
 8005d1e:	6030      	str	r0, [r6, #0]
 8005d20:	2800      	cmp	r0, #0
 8005d22:	d1d5      	bne.n	8005cd0 <__sfp+0x24>
 8005d24:	f7ff ff78 	bl	8005c18 <__sfp_lock_release>
 8005d28:	230c      	movs	r3, #12
 8005d2a:	603b      	str	r3, [r7, #0]
 8005d2c:	e7ee      	b.n	8005d0c <__sfp+0x60>
 8005d2e:	bf00      	nop
 8005d30:	08006050 	.word	0x08006050
 8005d34:	ffff0001 	.word	0xffff0001

08005d38 <_fwalk_reent>:
 8005d38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d3c:	4606      	mov	r6, r0
 8005d3e:	4688      	mov	r8, r1
 8005d40:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005d44:	2700      	movs	r7, #0
 8005d46:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005d4a:	f1b9 0901 	subs.w	r9, r9, #1
 8005d4e:	d505      	bpl.n	8005d5c <_fwalk_reent+0x24>
 8005d50:	6824      	ldr	r4, [r4, #0]
 8005d52:	2c00      	cmp	r4, #0
 8005d54:	d1f7      	bne.n	8005d46 <_fwalk_reent+0xe>
 8005d56:	4638      	mov	r0, r7
 8005d58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d5c:	89ab      	ldrh	r3, [r5, #12]
 8005d5e:	2b01      	cmp	r3, #1
 8005d60:	d907      	bls.n	8005d72 <_fwalk_reent+0x3a>
 8005d62:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005d66:	3301      	adds	r3, #1
 8005d68:	d003      	beq.n	8005d72 <_fwalk_reent+0x3a>
 8005d6a:	4629      	mov	r1, r5
 8005d6c:	4630      	mov	r0, r6
 8005d6e:	47c0      	blx	r8
 8005d70:	4307      	orrs	r7, r0
 8005d72:	3568      	adds	r5, #104	; 0x68
 8005d74:	e7e9      	b.n	8005d4a <_fwalk_reent+0x12>

08005d76 <__retarget_lock_init_recursive>:
 8005d76:	4770      	bx	lr

08005d78 <__retarget_lock_acquire_recursive>:
 8005d78:	4770      	bx	lr

08005d7a <__retarget_lock_release_recursive>:
 8005d7a:	4770      	bx	lr

08005d7c <__swhatbuf_r>:
 8005d7c:	b570      	push	{r4, r5, r6, lr}
 8005d7e:	460e      	mov	r6, r1
 8005d80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d84:	2900      	cmp	r1, #0
 8005d86:	b096      	sub	sp, #88	; 0x58
 8005d88:	4614      	mov	r4, r2
 8005d8a:	461d      	mov	r5, r3
 8005d8c:	da07      	bge.n	8005d9e <__swhatbuf_r+0x22>
 8005d8e:	2300      	movs	r3, #0
 8005d90:	602b      	str	r3, [r5, #0]
 8005d92:	89b3      	ldrh	r3, [r6, #12]
 8005d94:	061a      	lsls	r2, r3, #24
 8005d96:	d410      	bmi.n	8005dba <__swhatbuf_r+0x3e>
 8005d98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d9c:	e00e      	b.n	8005dbc <__swhatbuf_r+0x40>
 8005d9e:	466a      	mov	r2, sp
 8005da0:	f000 f8fa 	bl	8005f98 <_fstat_r>
 8005da4:	2800      	cmp	r0, #0
 8005da6:	dbf2      	blt.n	8005d8e <__swhatbuf_r+0x12>
 8005da8:	9a01      	ldr	r2, [sp, #4]
 8005daa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005dae:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005db2:	425a      	negs	r2, r3
 8005db4:	415a      	adcs	r2, r3
 8005db6:	602a      	str	r2, [r5, #0]
 8005db8:	e7ee      	b.n	8005d98 <__swhatbuf_r+0x1c>
 8005dba:	2340      	movs	r3, #64	; 0x40
 8005dbc:	2000      	movs	r0, #0
 8005dbe:	6023      	str	r3, [r4, #0]
 8005dc0:	b016      	add	sp, #88	; 0x58
 8005dc2:	bd70      	pop	{r4, r5, r6, pc}

08005dc4 <__smakebuf_r>:
 8005dc4:	898b      	ldrh	r3, [r1, #12]
 8005dc6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005dc8:	079d      	lsls	r5, r3, #30
 8005dca:	4606      	mov	r6, r0
 8005dcc:	460c      	mov	r4, r1
 8005dce:	d507      	bpl.n	8005de0 <__smakebuf_r+0x1c>
 8005dd0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005dd4:	6023      	str	r3, [r4, #0]
 8005dd6:	6123      	str	r3, [r4, #16]
 8005dd8:	2301      	movs	r3, #1
 8005dda:	6163      	str	r3, [r4, #20]
 8005ddc:	b002      	add	sp, #8
 8005dde:	bd70      	pop	{r4, r5, r6, pc}
 8005de0:	ab01      	add	r3, sp, #4
 8005de2:	466a      	mov	r2, sp
 8005de4:	f7ff ffca 	bl	8005d7c <__swhatbuf_r>
 8005de8:	9900      	ldr	r1, [sp, #0]
 8005dea:	4605      	mov	r5, r0
 8005dec:	4630      	mov	r0, r6
 8005dee:	f7ff fb23 	bl	8005438 <_malloc_r>
 8005df2:	b948      	cbnz	r0, 8005e08 <__smakebuf_r+0x44>
 8005df4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005df8:	059a      	lsls	r2, r3, #22
 8005dfa:	d4ef      	bmi.n	8005ddc <__smakebuf_r+0x18>
 8005dfc:	f023 0303 	bic.w	r3, r3, #3
 8005e00:	f043 0302 	orr.w	r3, r3, #2
 8005e04:	81a3      	strh	r3, [r4, #12]
 8005e06:	e7e3      	b.n	8005dd0 <__smakebuf_r+0xc>
 8005e08:	4b0d      	ldr	r3, [pc, #52]	; (8005e40 <__smakebuf_r+0x7c>)
 8005e0a:	62b3      	str	r3, [r6, #40]	; 0x28
 8005e0c:	89a3      	ldrh	r3, [r4, #12]
 8005e0e:	6020      	str	r0, [r4, #0]
 8005e10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e14:	81a3      	strh	r3, [r4, #12]
 8005e16:	9b00      	ldr	r3, [sp, #0]
 8005e18:	6163      	str	r3, [r4, #20]
 8005e1a:	9b01      	ldr	r3, [sp, #4]
 8005e1c:	6120      	str	r0, [r4, #16]
 8005e1e:	b15b      	cbz	r3, 8005e38 <__smakebuf_r+0x74>
 8005e20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e24:	4630      	mov	r0, r6
 8005e26:	f000 f8c9 	bl	8005fbc <_isatty_r>
 8005e2a:	b128      	cbz	r0, 8005e38 <__smakebuf_r+0x74>
 8005e2c:	89a3      	ldrh	r3, [r4, #12]
 8005e2e:	f023 0303 	bic.w	r3, r3, #3
 8005e32:	f043 0301 	orr.w	r3, r3, #1
 8005e36:	81a3      	strh	r3, [r4, #12]
 8005e38:	89a0      	ldrh	r0, [r4, #12]
 8005e3a:	4305      	orrs	r5, r0
 8005e3c:	81a5      	strh	r5, [r4, #12]
 8005e3e:	e7cd      	b.n	8005ddc <__smakebuf_r+0x18>
 8005e40:	08005bd5 	.word	0x08005bd5

08005e44 <_raise_r>:
 8005e44:	291f      	cmp	r1, #31
 8005e46:	b538      	push	{r3, r4, r5, lr}
 8005e48:	4604      	mov	r4, r0
 8005e4a:	460d      	mov	r5, r1
 8005e4c:	d904      	bls.n	8005e58 <_raise_r+0x14>
 8005e4e:	2316      	movs	r3, #22
 8005e50:	6003      	str	r3, [r0, #0]
 8005e52:	f04f 30ff 	mov.w	r0, #4294967295
 8005e56:	bd38      	pop	{r3, r4, r5, pc}
 8005e58:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005e5a:	b112      	cbz	r2, 8005e62 <_raise_r+0x1e>
 8005e5c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005e60:	b94b      	cbnz	r3, 8005e76 <_raise_r+0x32>
 8005e62:	4620      	mov	r0, r4
 8005e64:	f000 f830 	bl	8005ec8 <_getpid_r>
 8005e68:	462a      	mov	r2, r5
 8005e6a:	4601      	mov	r1, r0
 8005e6c:	4620      	mov	r0, r4
 8005e6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005e72:	f000 b817 	b.w	8005ea4 <_kill_r>
 8005e76:	2b01      	cmp	r3, #1
 8005e78:	d00a      	beq.n	8005e90 <_raise_r+0x4c>
 8005e7a:	1c59      	adds	r1, r3, #1
 8005e7c:	d103      	bne.n	8005e86 <_raise_r+0x42>
 8005e7e:	2316      	movs	r3, #22
 8005e80:	6003      	str	r3, [r0, #0]
 8005e82:	2001      	movs	r0, #1
 8005e84:	e7e7      	b.n	8005e56 <_raise_r+0x12>
 8005e86:	2400      	movs	r4, #0
 8005e88:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005e8c:	4628      	mov	r0, r5
 8005e8e:	4798      	blx	r3
 8005e90:	2000      	movs	r0, #0
 8005e92:	e7e0      	b.n	8005e56 <_raise_r+0x12>

08005e94 <raise>:
 8005e94:	4b02      	ldr	r3, [pc, #8]	; (8005ea0 <raise+0xc>)
 8005e96:	4601      	mov	r1, r0
 8005e98:	6818      	ldr	r0, [r3, #0]
 8005e9a:	f7ff bfd3 	b.w	8005e44 <_raise_r>
 8005e9e:	bf00      	nop
 8005ea0:	2000000c 	.word	0x2000000c

08005ea4 <_kill_r>:
 8005ea4:	b538      	push	{r3, r4, r5, lr}
 8005ea6:	4d07      	ldr	r5, [pc, #28]	; (8005ec4 <_kill_r+0x20>)
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	4604      	mov	r4, r0
 8005eac:	4608      	mov	r0, r1
 8005eae:	4611      	mov	r1, r2
 8005eb0:	602b      	str	r3, [r5, #0]
 8005eb2:	f7fb faaf 	bl	8001414 <_kill>
 8005eb6:	1c43      	adds	r3, r0, #1
 8005eb8:	d102      	bne.n	8005ec0 <_kill_r+0x1c>
 8005eba:	682b      	ldr	r3, [r5, #0]
 8005ebc:	b103      	cbz	r3, 8005ec0 <_kill_r+0x1c>
 8005ebe:	6023      	str	r3, [r4, #0]
 8005ec0:	bd38      	pop	{r3, r4, r5, pc}
 8005ec2:	bf00      	nop
 8005ec4:	20000298 	.word	0x20000298

08005ec8 <_getpid_r>:
 8005ec8:	f7fb ba9c 	b.w	8001404 <_getpid>

08005ecc <__sread>:
 8005ecc:	b510      	push	{r4, lr}
 8005ece:	460c      	mov	r4, r1
 8005ed0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ed4:	f000 f894 	bl	8006000 <_read_r>
 8005ed8:	2800      	cmp	r0, #0
 8005eda:	bfab      	itete	ge
 8005edc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005ede:	89a3      	ldrhlt	r3, [r4, #12]
 8005ee0:	181b      	addge	r3, r3, r0
 8005ee2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005ee6:	bfac      	ite	ge
 8005ee8:	6563      	strge	r3, [r4, #84]	; 0x54
 8005eea:	81a3      	strhlt	r3, [r4, #12]
 8005eec:	bd10      	pop	{r4, pc}

08005eee <__swrite>:
 8005eee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ef2:	461f      	mov	r7, r3
 8005ef4:	898b      	ldrh	r3, [r1, #12]
 8005ef6:	05db      	lsls	r3, r3, #23
 8005ef8:	4605      	mov	r5, r0
 8005efa:	460c      	mov	r4, r1
 8005efc:	4616      	mov	r6, r2
 8005efe:	d505      	bpl.n	8005f0c <__swrite+0x1e>
 8005f00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f04:	2302      	movs	r3, #2
 8005f06:	2200      	movs	r2, #0
 8005f08:	f000 f868 	bl	8005fdc <_lseek_r>
 8005f0c:	89a3      	ldrh	r3, [r4, #12]
 8005f0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005f12:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005f16:	81a3      	strh	r3, [r4, #12]
 8005f18:	4632      	mov	r2, r6
 8005f1a:	463b      	mov	r3, r7
 8005f1c:	4628      	mov	r0, r5
 8005f1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f22:	f000 b817 	b.w	8005f54 <_write_r>

08005f26 <__sseek>:
 8005f26:	b510      	push	{r4, lr}
 8005f28:	460c      	mov	r4, r1
 8005f2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f2e:	f000 f855 	bl	8005fdc <_lseek_r>
 8005f32:	1c43      	adds	r3, r0, #1
 8005f34:	89a3      	ldrh	r3, [r4, #12]
 8005f36:	bf15      	itete	ne
 8005f38:	6560      	strne	r0, [r4, #84]	; 0x54
 8005f3a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005f3e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005f42:	81a3      	strheq	r3, [r4, #12]
 8005f44:	bf18      	it	ne
 8005f46:	81a3      	strhne	r3, [r4, #12]
 8005f48:	bd10      	pop	{r4, pc}

08005f4a <__sclose>:
 8005f4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f4e:	f000 b813 	b.w	8005f78 <_close_r>
	...

08005f54 <_write_r>:
 8005f54:	b538      	push	{r3, r4, r5, lr}
 8005f56:	4d07      	ldr	r5, [pc, #28]	; (8005f74 <_write_r+0x20>)
 8005f58:	4604      	mov	r4, r0
 8005f5a:	4608      	mov	r0, r1
 8005f5c:	4611      	mov	r1, r2
 8005f5e:	2200      	movs	r2, #0
 8005f60:	602a      	str	r2, [r5, #0]
 8005f62:	461a      	mov	r2, r3
 8005f64:	f7fb fa8d 	bl	8001482 <_write>
 8005f68:	1c43      	adds	r3, r0, #1
 8005f6a:	d102      	bne.n	8005f72 <_write_r+0x1e>
 8005f6c:	682b      	ldr	r3, [r5, #0]
 8005f6e:	b103      	cbz	r3, 8005f72 <_write_r+0x1e>
 8005f70:	6023      	str	r3, [r4, #0]
 8005f72:	bd38      	pop	{r3, r4, r5, pc}
 8005f74:	20000298 	.word	0x20000298

08005f78 <_close_r>:
 8005f78:	b538      	push	{r3, r4, r5, lr}
 8005f7a:	4d06      	ldr	r5, [pc, #24]	; (8005f94 <_close_r+0x1c>)
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	4604      	mov	r4, r0
 8005f80:	4608      	mov	r0, r1
 8005f82:	602b      	str	r3, [r5, #0]
 8005f84:	f7fb fa99 	bl	80014ba <_close>
 8005f88:	1c43      	adds	r3, r0, #1
 8005f8a:	d102      	bne.n	8005f92 <_close_r+0x1a>
 8005f8c:	682b      	ldr	r3, [r5, #0]
 8005f8e:	b103      	cbz	r3, 8005f92 <_close_r+0x1a>
 8005f90:	6023      	str	r3, [r4, #0]
 8005f92:	bd38      	pop	{r3, r4, r5, pc}
 8005f94:	20000298 	.word	0x20000298

08005f98 <_fstat_r>:
 8005f98:	b538      	push	{r3, r4, r5, lr}
 8005f9a:	4d07      	ldr	r5, [pc, #28]	; (8005fb8 <_fstat_r+0x20>)
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	4604      	mov	r4, r0
 8005fa0:	4608      	mov	r0, r1
 8005fa2:	4611      	mov	r1, r2
 8005fa4:	602b      	str	r3, [r5, #0]
 8005fa6:	f7fb fa94 	bl	80014d2 <_fstat>
 8005faa:	1c43      	adds	r3, r0, #1
 8005fac:	d102      	bne.n	8005fb4 <_fstat_r+0x1c>
 8005fae:	682b      	ldr	r3, [r5, #0]
 8005fb0:	b103      	cbz	r3, 8005fb4 <_fstat_r+0x1c>
 8005fb2:	6023      	str	r3, [r4, #0]
 8005fb4:	bd38      	pop	{r3, r4, r5, pc}
 8005fb6:	bf00      	nop
 8005fb8:	20000298 	.word	0x20000298

08005fbc <_isatty_r>:
 8005fbc:	b538      	push	{r3, r4, r5, lr}
 8005fbe:	4d06      	ldr	r5, [pc, #24]	; (8005fd8 <_isatty_r+0x1c>)
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	4604      	mov	r4, r0
 8005fc4:	4608      	mov	r0, r1
 8005fc6:	602b      	str	r3, [r5, #0]
 8005fc8:	f7fb fa93 	bl	80014f2 <_isatty>
 8005fcc:	1c43      	adds	r3, r0, #1
 8005fce:	d102      	bne.n	8005fd6 <_isatty_r+0x1a>
 8005fd0:	682b      	ldr	r3, [r5, #0]
 8005fd2:	b103      	cbz	r3, 8005fd6 <_isatty_r+0x1a>
 8005fd4:	6023      	str	r3, [r4, #0]
 8005fd6:	bd38      	pop	{r3, r4, r5, pc}
 8005fd8:	20000298 	.word	0x20000298

08005fdc <_lseek_r>:
 8005fdc:	b538      	push	{r3, r4, r5, lr}
 8005fde:	4d07      	ldr	r5, [pc, #28]	; (8005ffc <_lseek_r+0x20>)
 8005fe0:	4604      	mov	r4, r0
 8005fe2:	4608      	mov	r0, r1
 8005fe4:	4611      	mov	r1, r2
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	602a      	str	r2, [r5, #0]
 8005fea:	461a      	mov	r2, r3
 8005fec:	f7fb fa8c 	bl	8001508 <_lseek>
 8005ff0:	1c43      	adds	r3, r0, #1
 8005ff2:	d102      	bne.n	8005ffa <_lseek_r+0x1e>
 8005ff4:	682b      	ldr	r3, [r5, #0]
 8005ff6:	b103      	cbz	r3, 8005ffa <_lseek_r+0x1e>
 8005ff8:	6023      	str	r3, [r4, #0]
 8005ffa:	bd38      	pop	{r3, r4, r5, pc}
 8005ffc:	20000298 	.word	0x20000298

08006000 <_read_r>:
 8006000:	b538      	push	{r3, r4, r5, lr}
 8006002:	4d07      	ldr	r5, [pc, #28]	; (8006020 <_read_r+0x20>)
 8006004:	4604      	mov	r4, r0
 8006006:	4608      	mov	r0, r1
 8006008:	4611      	mov	r1, r2
 800600a:	2200      	movs	r2, #0
 800600c:	602a      	str	r2, [r5, #0]
 800600e:	461a      	mov	r2, r3
 8006010:	f7fb fa1a 	bl	8001448 <_read>
 8006014:	1c43      	adds	r3, r0, #1
 8006016:	d102      	bne.n	800601e <_read_r+0x1e>
 8006018:	682b      	ldr	r3, [r5, #0]
 800601a:	b103      	cbz	r3, 800601e <_read_r+0x1e>
 800601c:	6023      	str	r3, [r4, #0]
 800601e:	bd38      	pop	{r3, r4, r5, pc}
 8006020:	20000298 	.word	0x20000298

08006024 <_init>:
 8006024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006026:	bf00      	nop
 8006028:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800602a:	bc08      	pop	{r3}
 800602c:	469e      	mov	lr, r3
 800602e:	4770      	bx	lr

08006030 <_fini>:
 8006030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006032:	bf00      	nop
 8006034:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006036:	bc08      	pop	{r3}
 8006038:	469e      	mov	lr, r3
 800603a:	4770      	bx	lr
