// Seed: 2296953224
module module_0 (
    output tri1 id_0,
    output wor id_1,
    output tri0 id_2,
    input supply1 id_3
);
  tri id_5;
  always_comb
    if (1) begin : LABEL_0
      @(posedge "") assert (1) id_5 = 1;
    end
  assign id_0 = 1;
  always begin : LABEL_0
    assign id_2 = !1;
  end
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10, id_11, id_12;
  wire id_13;
  wire id_14;
  supply0 id_15 = 1;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input tri id_2,
    output wor id_3
);
  assign id_3 = (1 * &1'b0);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_2
  );
  assign id_3 = 1;
  wire id_5, id_6;
endmodule
