// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_process_retransmissions_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rt_pointerRspFifo_dout,
        rt_pointerRspFifo_num_data_valid,
        rt_pointerRspFifo_fifo_cap,
        rt_pointerRspFifo_empty_n,
        rt_pointerRspFifo_read,
        rt_metaRspFifo_dout,
        rt_metaRspFifo_num_data_valid,
        rt_metaRspFifo_fifo_cap,
        rt_metaRspFifo_empty_n,
        rt_metaRspFifo_read,
        rt_freeListFifo_dout,
        rt_freeListFifo_num_data_valid,
        rt_freeListFifo_fifo_cap,
        rt_freeListFifo_empty_n,
        rt_freeListFifo_read,
        tx2retrans_insertRequest_dout,
        tx2retrans_insertRequest_num_data_valid,
        tx2retrans_insertRequest_fifo_cap,
        tx2retrans_insertRequest_empty_n,
        tx2retrans_insertRequest_read,
        timer2retrans_req_dout,
        timer2retrans_req_num_data_valid,
        timer2retrans_req_fifo_cap,
        timer2retrans_req_empty_n,
        timer2retrans_req_read,
        rx2retrans_req_dout,
        rx2retrans_req_num_data_valid,
        rx2retrans_req_fifo_cap,
        rx2retrans_req_empty_n,
        rx2retrans_req_read,
        rx2retrans_upd_dout,
        rx2retrans_upd_num_data_valid,
        rx2retrans_upd_fifo_cap,
        rx2retrans_upd_empty_n,
        rx2retrans_upd_read,
        retransmitter2exh_eventFifo_din,
        retransmitter2exh_eventFifo_num_data_valid,
        retransmitter2exh_eventFifo_fifo_cap,
        retransmitter2exh_eventFifo_full_n,
        retransmitter2exh_eventFifo_write,
        rt_metaReqFifo_din,
        rt_metaReqFifo_num_data_valid,
        rt_metaReqFifo_fifo_cap,
        rt_metaReqFifo_full_n,
        rt_metaReqFifo_write,
        retrans2rx_init_din,
        retrans2rx_init_num_data_valid,
        retrans2rx_init_fifo_cap,
        retrans2rx_init_full_n,
        retrans2rx_init_write,
        rt_releaseFifo_din,
        rt_releaseFifo_num_data_valid,
        rt_releaseFifo_fifo_cap,
        rt_releaseFifo_full_n,
        rt_releaseFifo_write,
        retrans2cqe_qpn_din,
        retrans2cqe_qpn_num_data_valid,
        retrans2cqe_qpn_fifo_cap,
        retrans2cqe_qpn_full_n,
        retrans2cqe_qpn_write,
        rt_pointerUpdFifo_din,
        rt_pointerUpdFifo_num_data_valid,
        rt_pointerUpdFifo_fifo_cap,
        rt_pointerUpdFifo_full_n,
        rt_pointerUpdFifo_write,
        rt_pointerReqFifo_din,
        rt_pointerReqFifo_num_data_valid,
        rt_pointerReqFifo_fifo_cap,
        rt_pointerReqFifo_full_n,
        rt_pointerReqFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [47:0] rt_pointerRspFifo_dout;
input  [1:0] rt_pointerRspFifo_num_data_valid;
input  [1:0] rt_pointerRspFifo_fifo_cap;
input   rt_pointerRspFifo_empty_n;
output   rt_pointerRspFifo_read;
input  [255:0] rt_metaRspFifo_dout;
input  [1:0] rt_metaRspFifo_num_data_valid;
input  [1:0] rt_metaRspFifo_fifo_cap;
input   rt_metaRspFifo_empty_n;
output   rt_metaRspFifo_read;
input  [15:0] rt_freeListFifo_dout;
input  [11:0] rt_freeListFifo_num_data_valid;
input  [11:0] rt_freeListFifo_fifo_cap;
input   rt_freeListFifo_empty_n;
output   rt_freeListFifo_read;
input  [319:0] tx2retrans_insertRequest_dout;
input  [1:0] tx2retrans_insertRequest_num_data_valid;
input  [1:0] tx2retrans_insertRequest_fifo_cap;
input   tx2retrans_insertRequest_empty_n;
output   tx2retrans_insertRequest_read;
input  [63:0] timer2retrans_req_dout;
input  [1:0] timer2retrans_req_num_data_valid;
input  [1:0] timer2retrans_req_fifo_cap;
input   timer2retrans_req_empty_n;
output   timer2retrans_req_read;
input  [63:0] rx2retrans_req_dout;
input  [1:0] rx2retrans_req_num_data_valid;
input  [1:0] rx2retrans_req_fifo_cap;
input   rx2retrans_req_empty_n;
output   rx2retrans_req_read;
input  [95:0] rx2retrans_upd_dout;
input  [1:0] rx2retrans_upd_num_data_valid;
input  [1:0] rx2retrans_upd_fifo_cap;
input   rx2retrans_upd_empty_n;
output   rx2retrans_upd_read;
output  [319:0] retransmitter2exh_eventFifo_din;
input  [3:0] retransmitter2exh_eventFifo_num_data_valid;
input  [3:0] retransmitter2exh_eventFifo_fifo_cap;
input   retransmitter2exh_eventFifo_full_n;
output   retransmitter2exh_eventFifo_write;
output  [383:0] rt_metaReqFifo_din;
input  [1:0] rt_metaReqFifo_num_data_valid;
input  [1:0] rt_metaReqFifo_fifo_cap;
input   rt_metaReqFifo_full_n;
output   rt_metaReqFifo_write;
output  [127:0] retrans2rx_init_din;
input  [4:0] retrans2rx_init_num_data_valid;
input  [4:0] retrans2rx_init_fifo_cap;
input   retrans2rx_init_full_n;
output   retrans2rx_init_write;
output  [15:0] rt_releaseFifo_din;
input  [1:0] rt_releaseFifo_num_data_valid;
input  [1:0] rt_releaseFifo_fifo_cap;
input   rt_releaseFifo_full_n;
output   rt_releaseFifo_write;
output  [9:0] retrans2cqe_qpn_din;
input  [1:0] retrans2cqe_qpn_num_data_valid;
input  [1:0] retrans2cqe_qpn_fifo_cap;
input   retrans2cqe_qpn_full_n;
output   retrans2cqe_qpn_write;
output  [63:0] rt_pointerUpdFifo_din;
input  [1:0] rt_pointerUpdFifo_num_data_valid;
input  [1:0] rt_pointerUpdFifo_fifo_cap;
input   rt_pointerUpdFifo_full_n;
output   rt_pointerUpdFifo_write;
output  [31:0] rt_pointerReqFifo_din;
input  [1:0] rt_pointerReqFifo_num_data_valid;
input  [1:0] rt_pointerReqFifo_fifo_cap;
input   rt_pointerReqFifo_full_n;
output   rt_pointerReqFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rt_pointerRspFifo_read;
reg rt_metaRspFifo_read;
reg rt_freeListFifo_read;
reg tx2retrans_insertRequest_read;
reg timer2retrans_req_read;
reg rx2retrans_req_read;
reg rx2retrans_upd_read;
reg[319:0] retransmitter2exh_eventFifo_din;
reg retransmitter2exh_eventFifo_write;
reg[383:0] rt_metaReqFifo_din;
reg rt_metaReqFifo_write;
reg retrans2rx_init_write;
reg rt_releaseFifo_write;
reg retrans2cqe_qpn_write;
reg[63:0] rt_pointerUpdFifo_din;
reg rt_pointerUpdFifo_write;
reg[31:0] rt_pointerReqFifo_din;
reg rt_pointerReqFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [3:0] rt_state_load_load_fu_1313_p1;
wire   [0:0] grp_nbreadreq_fu_312_p3;
reg    ap_predicate_op19_read_state1;
wire   [0:0] grp_nbreadreq_fu_326_p3;
reg    ap_predicate_op26_read_state1;
reg    ap_predicate_op40_read_state1;
reg    ap_predicate_op63_read_state1;
reg    ap_predicate_op80_read_state1;
reg    ap_predicate_op112_read_state1;
reg    ap_predicate_op131_read_state1;
wire   [0:0] tmp_i_nbreadreq_fu_340_p3;
wire   [0:0] tmp_133_i_nbreadreq_fu_348_p3;
wire   [0:0] tmp_168_i_nbreadreq_fu_356_p3;
wire   [0:0] tmp_171_i_nbreadreq_fu_364_p3;
wire   [0:0] tmp_172_i_nbreadreq_fu_372_p3;
reg    ap_predicate_op155_read_state1;
reg    ap_predicate_op157_read_state1;
reg    ap_predicate_op174_read_state1;
reg    ap_predicate_op179_read_state1;
reg    ap_predicate_op184_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [3:0] rt_state_load_reg_2190;
reg   [0:0] tmp_130_i_reg_2267;
reg   [0:0] tmp_82_reg_2276;
reg    ap_predicate_op266_write_state2;
reg   [0:0] tmp_83_reg_2280;
reg    ap_predicate_op269_write_state2;
reg   [0:0] tmp_129_i_reg_2289;
reg   [0:0] tmp_80_reg_2293;
reg   [0:0] icmp_ln1019_reg_2301;
reg   [0:0] tmp_81_reg_2297;
reg    ap_predicate_op272_write_state2;
reg    ap_predicate_op275_write_state2;
reg    ap_predicate_op278_write_state2;
reg   [0:0] tmp_128_i_reg_2310;
reg   [0:0] tmp_79_reg_2319;
reg    ap_predicate_op281_write_state2;
reg   [0:0] tmp_127_i_reg_2323;
reg   [0:0] tmp_77_reg_2352;
reg   [0:0] empty_295_reg_2356;
reg    ap_predicate_op284_write_state2;
reg   [0:0] icmp_ln442_reg_2365;
reg    ap_predicate_op287_write_state2;
reg   [0:0] tmp_76_reg_2348;
reg    ap_predicate_op290_write_state2;
reg    ap_predicate_op300_write_state2;
reg    ap_predicate_op304_write_state2;
reg   [0:0] tmp_126_i_reg_2384;
reg   [0:0] tmp_75_reg_2393;
reg    ap_predicate_op307_write_state2;
reg    ap_predicate_op310_write_state2;
reg   [0:0] tmp_i_293_reg_2402;
reg   [0:0] tmp_reg_2406;
reg    ap_predicate_op319_write_state2;
reg    ap_predicate_op322_write_state2;
reg    ap_predicate_op325_write_state2;
reg   [0:0] ptrMeta_valid_1_load_reg_2259;
reg    ap_predicate_op328_write_state2;
reg   [0:0] tmp_i_reg_2410;
reg   [0:0] tmp_133_i_reg_2414;
reg   [0:0] tmp_168_i_reg_2418;
reg   [0:0] tmp_171_i_reg_2422;
reg   [0:0] tmp_172_i_reg_2426;
reg    ap_predicate_op332_write_state2;
reg    ap_predicate_op335_write_state2;
reg    ap_predicate_op338_write_state2;
reg    ap_predicate_op342_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [3:0] rt_state;
reg   [15:0] update_qpn_V;
reg   [4:0] update_op_code_V;
reg   [15:0] retrans_qpn_V;
reg   [23:0] retrans_psn_V;
reg   [15:0] newMetaIdx_V_1;
reg   [15:0] insert_qpn_V_1;
reg   [23:0] insert_psn_V;
reg   [4:0] insert_opCode_V_1;
reg   [63:0] insert_localAddr_V;
reg   [63:0] insert_remoteAddr_V;
reg   [31:0] insert_length_V;
reg   [0:0] insert_lst_V;
reg   [3:0] insert_offs_V;
reg   [15:0] ptrMeta_head_V_1;
reg   [15:0] ptrMeta_tail_V_1;
reg   [0:0] ptrMeta_valid_1;
reg   [15:0] curr_V_1;
reg    rx2retrans_upd_blk_n;
wire    ap_block_pp0_stage0;
reg    rt_pointerReqFifo_blk_n;
reg    rx2retrans_req_blk_n;
reg    timer2retrans_req_blk_n;
reg    tx2retrans_insertRequest_blk_n;
reg    rt_freeListFifo_blk_n;
reg    rt_pointerRspFifo_blk_n;
reg    rt_metaReqFifo_blk_n;
reg    rt_pointerUpdFifo_blk_n;
reg    rt_metaRspFifo_blk_n;
reg    retrans2rx_init_blk_n;
reg    rt_releaseFifo_blk_n;
reg    retrans2cqe_qpn_blk_n;
reg    retransmitter2exh_eventFifo_blk_n;
reg   [0:0] ptrMeta_valid_1_loc_0_i_reg_583;
reg   [15:0] reg_1291;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] reg_1296;
reg   [4:0] reg_1301;
reg   [3:0] reg_1305;
wire   [0:0] grp_fu_1247_p3;
wire   [0:0] icmp_ln1019_fu_1380_p2;
wire   [0:0] icmp_ln442_fu_1492_p2;
reg   [159:0] reg_1309;
reg   [23:0] retrans_psn_V_load_reg_2194;
reg   [15:0] newMetaIdx_V_1_load_reg_2199;
reg   [23:0] insert_psn_V_load_reg_2209;
reg   [4:0] insert_opCode_V_1_load_reg_2215;
reg   [63:0] insert_localAddr_V_load_reg_2221;
reg   [63:0] insert_remoteAddr_V_load_reg_2227;
reg   [31:0] insert_length_V_load_reg_2233;
reg   [0:0] insert_lst_V_load_reg_2239;
reg   [3:0] insert_offs_V_load_reg_2245;
reg   [15:0] ptrMeta_head_V_1_load_reg_2251;
wire   [0:0] ptrMeta_valid_1_load_load_fu_1362_p1;
wire   [23:0] trunc_ln537_fu_1372_p1;
reg   [23:0] trunc_ln537_reg_2271;
wire   [0:0] grp_fu_1255_p3;
reg   [0:0] tmp_85_reg_2284;
reg   [0:0] tmp_88_reg_2305;
wire   [15:0] trunc_ln480_fu_1395_p1;
reg   [15:0] trunc_ln480_reg_2314;
wire   [0:0] grp_fu_1216_p3;
wire   [23:0] trunc_ln423_fu_1416_p1;
reg   [23:0] trunc_ln423_reg_2327;
reg   [63:0] tmp_139_i_reg_2332;
reg   [63:0] tmp_140_i_reg_2338;
reg   [31:0] tmp_141_i_reg_2343;
wire   [0:0] empty_295_fu_1462_p2;
reg   [0:0] tmp_86_reg_2360;
reg   [0:0] tmp_89_reg_2369;
reg   [0:0] tmp_90_reg_2374;
reg   [20:0] tmp_295_i_reg_2379;
wire   [15:0] trunc_ln401_fu_1531_p1;
reg   [15:0] trunc_ln401_reg_2388;
wire   [31:0] trunc_ln415_fu_1537_p1;
reg   [31:0] trunc_ln415_reg_2397;
wire   [15:0] trunc_ln358_fu_1568_p1;
reg   [15:0] trunc_ln358_reg_2430;
wire   [15:0] trunc_ln350_fu_1682_p1;
reg   [15:0] trunc_ln350_reg_2436;
wire   [15:0] trunc_ln342_fu_1702_p1;
reg   [15:0] trunc_ln342_reg_2442;
wire   [15:0] trunc_ln335_fu_1722_p1;
reg   [15:0] trunc_ln335_reg_2448;
reg   [0:0] ap_phi_mux_rt_state_flag_10_i_phi_fu_462_p12;
wire   [0:0] ap_phi_reg_pp0_iter0_rt_state_flag_10_i_reg_459;
reg   [1:0] ap_phi_mux_rt_state_new_10_i_phi_fu_485_p12;
wire   [1:0] ap_phi_reg_pp0_iter0_rt_state_new_10_i_reg_482;
reg   [0:0] ap_phi_mux_rt_state_flag_8_i_phi_fu_508_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_rt_state_flag_8_i_reg_505;
reg   [1:0] ap_phi_mux_rt_state_new_8_i_phi_fu_523_p6;
wire   [1:0] ap_phi_reg_pp0_iter0_rt_state_new_8_i_reg_520;
reg   [15:0] ap_phi_mux_ptrMeta_head_V_1_new_5_i_phi_fu_537_p6;
wire   [15:0] ap_phi_reg_pp0_iter0_ptrMeta_head_V_1_new_5_i_reg_534;
reg   [15:0] ap_phi_mux_ptrMeta_tail_V_1_new_3_i_phi_fu_549_p6;
wire   [15:0] ap_phi_reg_pp0_iter0_ptrMeta_tail_V_1_new_3_i_reg_546;
reg   [0:0] ap_phi_mux_ptrMeta_valid_1_new_5_i_phi_fu_562_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_ptrMeta_valid_1_new_5_i_reg_559;
reg   [0:0] ap_phi_mux_ptrMeta_head_V_1_flag_3_i_phi_fu_575_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_ptrMeta_head_V_1_flag_3_i_reg_572;
reg   [0:0] ap_phi_mux_ptrMeta_valid_1_loc_0_i_phi_fu_586_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_ptrMeta_valid_1_loc_0_i_reg_583;
wire   [0:0] xor_ln455_fu_1498_p2;
reg   [0:0] ap_phi_mux_rt_state_flag_5_i_phi_fu_596_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_rt_state_flag_5_i_reg_593;
reg   [2:0] ap_phi_mux_rt_state_new_5_i_phi_fu_611_p6;
wire   [2:0] ap_phi_reg_pp0_iter0_rt_state_new_5_i_reg_608;
reg   [15:0] ap_phi_mux_ptrMeta_head_V_1_new_2_i_phi_fu_625_p6;
wire   [15:0] ap_phi_reg_pp0_iter0_ptrMeta_head_V_1_new_2_i_reg_622;
reg   [15:0] ap_phi_mux_ptrMeta_tail_V_1_new_2_i_phi_fu_637_p6;
wire   [15:0] ap_phi_reg_pp0_iter0_ptrMeta_tail_V_1_new_2_i_reg_634;
reg   [0:0] ap_phi_mux_ptrMeta_valid_1_new_2_i_phi_fu_650_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_ptrMeta_valid_1_new_2_i_reg_647;
reg   [0:0] ap_phi_mux_rt_state_flag_4_i_phi_fu_664_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_rt_state_flag_4_i_reg_661;
reg   [1:0] ap_phi_mux_rt_state_new_4_i_phi_fu_679_p6;
wire   [1:0] ap_phi_reg_pp0_iter0_rt_state_new_4_i_reg_676;
reg   [15:0] ap_phi_mux_ptrMeta_head_V_1_new_1_i_phi_fu_693_p6;
wire   [15:0] trunc_ln367_fu_1552_p1;
wire   [15:0] ap_phi_reg_pp0_iter0_ptrMeta_head_V_1_new_1_i_reg_690;
reg   [0:0] ap_phi_mux_rt_state_flag_15_i_phi_fu_705_p44;
wire   [0:0] ap_phi_reg_pp0_iter0_rt_state_flag_15_i_reg_702;
reg   [3:0] ap_phi_mux_rt_state_new_15_i_phi_fu_776_p44;
wire   [3:0] ap_phi_reg_pp0_iter0_rt_state_new_15_i_reg_773;
wire   [3:0] zext_ln532_fu_1390_p1;
wire   [3:0] zext_ln490_fu_1411_p1;
wire   [3:0] zext_ln419_fu_1547_p1;
wire   [3:0] zext_ln389_fu_1557_p1;
reg   [0:0] ap_phi_mux_ptrMeta_head_V_1_flag_7_i_phi_fu_843_p44;
wire   [0:0] ap_phi_reg_pp0_iter0_ptrMeta_head_V_1_flag_7_i_reg_840;
reg   [15:0] ap_phi_mux_ptrMeta_head_V_1_new_7_i_phi_fu_914_p44;
wire   [15:0] trunc_ln558_fu_1367_p1;
wire   [15:0] ap_phi_reg_pp0_iter0_ptrMeta_head_V_1_new_7_i_reg_911;
reg   [0:0] ap_phi_mux_ptrMeta_valid_1_new_7_i_phi_fu_983_p44;
wire   [0:0] ap_phi_reg_pp0_iter0_ptrMeta_valid_1_new_7_i_reg_980;
wire   [15:0] ap_phi_reg_pp0_iter0_p_0_0_0_0179_i_reg_1050;
reg   [15:0] ap_phi_reg_pp0_iter1_p_0_0_0_0179_i_reg_1050;
wire   [0:0] ap_phi_mux_ptrMeta_tail_V_1_flag_5_i_phi_fu_1064_p44;
wire   [0:0] ap_phi_reg_pp0_iter0_ptrMeta_tail_V_1_flag_5_i_reg_1059;
reg   [0:0] ap_phi_reg_pp0_iter1_ptrMeta_tail_V_1_flag_5_i_reg_1059;
wire   [15:0] ap_phi_reg_pp0_iter0_ptrMeta_tail_V_1_new_5_i_reg_1132;
reg   [15:0] ap_phi_reg_pp0_iter1_ptrMeta_tail_V_1_new_5_i_reg_1132;
wire   [319:0] zext_ln541_fu_1800_p1;
reg    ap_block_pp0_stage0_01001;
wire   [319:0] zext_ln502_fu_1855_p1;
wire   [383:0] zext_ln545_fu_1813_p1;
wire   [383:0] zext_ln518_fu_1826_p1;
wire   [383:0] zext_ln506_fu_1868_p1;
wire   [383:0] zext_ln485_fu_1880_p1;
wire   [383:0] zext_ln449_fu_1974_p1;
wire   [383:0] zext_ln406_fu_2015_p1;
wire   [383:0] zext_ln392_fu_2042_p1;
wire   [383:0] zext_ln374_fu_2084_p1;
wire   [383:0] zext_ln382_fu_2115_p1;
wire   [383:0] zext_ln566_fu_2127_p1;
wire   [63:0] zext_ln471_fu_1991_p1;
wire   [63:0] zext_ln415_fu_2003_p1;
wire   [63:0] zext_ln394_fu_2057_p1;
wire   [63:0] zext_ln375_fu_2099_p1;
wire   [31:0] zext_ln359_fu_2144_p1;
wire   [31:0] zext_ln352_fu_2154_p1;
wire   [31:0] zext_ln344_fu_2163_p1;
wire   [31:0] zext_ln336_fu_2179_p1;
wire   [23:0] trunc_ln495_fu_1376_p1;
wire  signed [2:0] sext_ln532_fu_1386_p1;
wire  signed [2:0] sext_ln490_fu_1407_p1;
wire   [0:0] empty_294_fu_1456_p2;
wire   [0:0] empty_fu_1450_p2;
wire   [4:0] add_ln442_fu_1476_p2;
wire   [3:0] tmp_87_fu_1482_p4;
wire   [272:0] zext_ln541_cast_fu_1776_p12;
wire   [116:0] zext_ln545_cast_fu_1805_p3;
wire   [116:0] zext_ln518_cast_fu_1818_p3;
wire   [272:0] zext_ln502_cast_fu_1831_p12;
wire   [116:0] zext_ln506_cast_fu_1860_p3;
wire   [116:0] zext_ln485_cast_fu_1873_p3;
wire   [64:0] tmp_290_i_fu_1885_p3;
wire   [31:0] add_ln841_fu_1922_p2;
wire   [63:0] add_ln840_6_fu_1917_p2;
wire   [63:0] add_ln840_fu_1912_p2;
wire   [23:0] add_ln840_7_fu_1927_p2;
wire   [248:0] tmp_296_i_fu_1932_p13;
wire   [248:0] or_ln449_fu_1957_p2;
wire   [320:0] zext_ln449_cast_fu_1963_p5;
wire   [48:0] tmp_298_i_fu_1979_p5;
wire   [47:0] tmp_287_i_fu_1996_p3;
wire   [116:0] zext_ln406_cast_fu_2008_p3;
wire   [320:0] zext_ln392_cast_fu_2020_p14;
wire   [48:0] tmp_281_i_fu_2047_p5;
wire   [320:0] zext_ln374_cast_fu_2062_p14;
wire   [48:0] zext_ln375_cast_fu_2089_p5;
wire   [328:0] zext_ln382_cast_fu_2104_p5;
wire   [116:0] zext_ln566_cast_fu_2120_p3;
wire   [16:0] zext_ln359_cast_fu_2137_p3;
wire   [16:0] zext_ln336_cast_fu_2172_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_655;
reg    ap_condition_658;
reg    ap_condition_830;
reg    ap_condition_630;
reg    ap_condition_1707;
reg    ap_condition_1711;
reg    ap_condition_1714;
reg    ap_condition_1728;
reg    ap_condition_1743;
reg    ap_condition_1092;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 rt_state = 4'd0;
#0 update_qpn_V = 16'd0;
#0 update_op_code_V = 5'd0;
#0 retrans_qpn_V = 16'd0;
#0 retrans_psn_V = 24'd0;
#0 newMetaIdx_V_1 = 16'd0;
#0 insert_qpn_V_1 = 16'd0;
#0 insert_psn_V = 24'd0;
#0 insert_opCode_V_1 = 5'd0;
#0 insert_localAddr_V = 64'd0;
#0 insert_remoteAddr_V = 64'd0;
#0 insert_length_V = 32'd0;
#0 insert_lst_V = 1'd0;
#0 insert_offs_V = 4'd0;
#0 ptrMeta_head_V_1 = 16'd0;
#0 ptrMeta_tail_V_1 = 16'd0;
#0 ptrMeta_valid_1 = 1'd0;
#0 curr_V_1 = 16'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_630)) begin
        if ((1'b1 == ap_condition_830)) begin
            ap_phi_reg_pp0_iter1_p_0_0_0_0179_i_reg_1050 <= {{rt_metaRspFifo_dout[47:32]}};
        end else if ((1'b1 == ap_condition_658)) begin
            ap_phi_reg_pp0_iter1_p_0_0_0_0179_i_reg_1050 <= ptrMeta_head_V_1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_0_0_0_0179_i_reg_1050 <= ap_phi_reg_pp0_iter0_p_0_0_0_0179_i_reg_1050;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_ptrMeta_tail_V_1_flag_5_i_reg_1059 <= ap_phi_mux_rt_state_flag_4_i_phi_fu_664_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_ptrMeta_tail_V_1_flag_5_i_reg_1059 <= ap_phi_mux_rt_state_flag_5_i_phi_fu_596_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd5) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_ptrMeta_tail_V_1_flag_5_i_reg_1059 <= ap_phi_mux_rt_state_flag_8_i_phi_fu_508_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd8) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_ptrMeta_tail_V_1_flag_5_i_reg_1059 <= 1'd1;
    end else if ((((ptrMeta_valid_1_load_load_fu_1362_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd9) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ptrMeta_valid_1_load_load_fu_1362_p1 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd9) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_fu_1255_p3 == 1'd1) & (grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd7) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_fu_1255_p3 == 1'd0) & (grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd7) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_fu_1247_p3 == 1'd0) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd4) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_fu_1247_p3 == 1'd0) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd7) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_326_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd4) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_326_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd7) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd4) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_nbreadreq_fu_312_p3 == 1'd0) & (rt_state == 4'd8) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd6) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_171_i_nbreadreq_fu_364_p3 == 1'd0) & (tmp_168_i_nbreadreq_fu_356_p3 == 1'd0) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0)) | (~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_172_i_nbreadreq_fu_372_p3 == 1'd0) & (tmp_171_i_nbreadreq_fu_364_p3 == 1'd1) & (tmp_168_i_nbreadreq_fu_356_p3 == 1'd0) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0)) | (~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd1)) | (~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd1) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0)) | (~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_168_i_nbreadreq_fu_356_p3 == 1'd1) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0)) | (~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_172_i_nbreadreq_fu_372_p3 == 1'd1) & (tmp_171_i_nbreadreq_fu_364_p3 == 1'd1) & (tmp_168_i_nbreadreq_fu_356_p3 == 1'd0) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0)))) begin
        ap_phi_reg_pp0_iter1_ptrMeta_tail_V_1_flag_5_i_reg_1059 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_ptrMeta_tail_V_1_flag_5_i_reg_1059 <= ap_phi_reg_pp0_iter0_ptrMeta_tail_V_1_flag_5_i_reg_1059;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_630)) begin
        if ((rt_state == 4'd1)) begin
            ap_phi_reg_pp0_iter1_ptrMeta_tail_V_1_new_5_i_reg_1132 <= newMetaIdx_V_1;
        end else if ((rt_state == 4'd3)) begin
            ap_phi_reg_pp0_iter1_ptrMeta_tail_V_1_new_5_i_reg_1132 <= ap_phi_mux_ptrMeta_tail_V_1_new_2_i_phi_fu_637_p6;
        end else if ((rt_state == 4'd5)) begin
            ap_phi_reg_pp0_iter1_ptrMeta_tail_V_1_new_5_i_reg_1132 <= ap_phi_mux_ptrMeta_tail_V_1_new_3_i_phi_fu_549_p6;
        end else if (((grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd8))) begin
            ap_phi_reg_pp0_iter1_ptrMeta_tail_V_1_new_5_i_reg_1132 <= {{rt_pointerRspFifo_dout[31:16]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_ptrMeta_tail_V_1_new_5_i_reg_1132 <= ap_phi_reg_pp0_iter0_ptrMeta_tail_V_1_new_5_i_reg_1132;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_1714)) begin
            curr_V_1 <= trunc_ln401_fu_1531_p1;
        end else if ((1'b1 == ap_condition_1711)) begin
            curr_V_1 <= trunc_ln480_fu_1395_p1;
        end else if ((1'b1 == ap_condition_1707)) begin
            curr_V_1 <= reg_1296;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_630)) begin
        if ((1'b1 == ap_condition_830)) begin
            ptrMeta_valid_1_loc_0_i_reg_583 <= xor_ln455_fu_1498_p2;
        end else if ((1'b1 == ap_condition_658)) begin
            ptrMeta_valid_1_loc_0_i_reg_583 <= ptrMeta_valid_1;
        end else if ((1'b1 == 1'b1)) begin
            ptrMeta_valid_1_loc_0_i_reg_583 <= ap_phi_reg_pp0_iter0_ptrMeta_valid_1_loc_0_i_reg_583;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1728)) begin
        if ((tmp_133_i_nbreadreq_fu_348_p3 == 1'd1)) begin
            retrans_psn_V <= {{rx2retrans_req_dout[55:32]}};
        end else if (((tmp_168_i_nbreadreq_fu_356_p3 == 1'd1) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd0))) begin
            retrans_psn_V <= {{timer2retrans_req_dout[55:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1743)) begin
        if ((tmp_133_i_reg_2414 == 1'd1)) begin
            retrans_qpn_V <= trunc_ln342_reg_2442;
        end else if (((tmp_168_i_reg_2418 == 1'd1) & (tmp_133_i_reg_2414 == 1'd0))) begin
            retrans_qpn_V <= trunc_ln350_reg_2436;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_295_reg_2356 <= empty_295_fu_1462_p2;
        icmp_ln442_reg_2365 <= icmp_ln442_fu_1492_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1019_reg_2301 <= icmp_ln1019_fu_1380_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_172_i_nbreadreq_fu_372_p3 == 1'd1) & (tmp_171_i_nbreadreq_fu_364_p3 == 1'd1) & (tmp_168_i_nbreadreq_fu_356_p3 == 1'd0) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0))) begin
        insert_length_V <= {{tx2retrans_insertRequest_dout[287:256]}};
        insert_localAddr_V <= {{tx2retrans_insertRequest_dout[191:128]}};
        insert_lst_V <= tx2retrans_insertRequest_dout[320'd288];
        insert_offs_V <= {{tx2retrans_insertRequest_dout[299:296]}};
        insert_opCode_V_1 <= {{tx2retrans_insertRequest_dout[68:64]}};
        insert_psn_V <= {{tx2retrans_insertRequest_dout[55:32]}};
        insert_remoteAddr_V <= {{tx2retrans_insertRequest_dout[255:192]}};
        newMetaIdx_V_1 <= rt_freeListFifo_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        insert_length_V_load_reg_2233 <= insert_length_V;
        insert_localAddr_V_load_reg_2221 <= insert_localAddr_V;
        insert_lst_V_load_reg_2239 <= insert_lst_V;
        insert_offs_V_load_reg_2245 <= insert_offs_V;
        insert_opCode_V_1_load_reg_2215 <= insert_opCode_V_1;
        insert_psn_V_load_reg_2209 <= insert_psn_V;
        insert_remoteAddr_V_load_reg_2227 <= insert_remoteAddr_V;
        newMetaIdx_V_1_load_reg_2199 <= newMetaIdx_V_1;
        ptrMeta_head_V_1_load_reg_2251 <= ptrMeta_head_V_1;
        ptrMeta_valid_1_load_reg_2259 <= ptrMeta_valid_1;
        retrans_psn_V_load_reg_2194 <= retrans_psn_V;
        rt_state_load_reg_2190 <= rt_state;
    end
end

always @ (posedge ap_clk) begin
    if ((~(rt_state_load_reg_2190 == 4'd8) & ~(rt_state_load_reg_2190 == 4'd9) & ~(rt_state_load_reg_2190 == 4'd1) & ~(rt_state_load_reg_2190 == 4'd2) & ~(rt_state_load_reg_2190 == 4'd3) & ~(rt_state_load_reg_2190 == 4'd4) & ~(rt_state_load_reg_2190 == 4'd5) & ~(rt_state_load_reg_2190 == 4'd6) & ~(rt_state_load_reg_2190 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_172_i_reg_2426 == 1'd1) & (tmp_171_i_reg_2422 == 1'd1) & (tmp_168_i_reg_2418 == 1'd0) & (tmp_133_i_reg_2414 == 1'd0) & (tmp_i_reg_2410 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        insert_qpn_V_1 <= trunc_ln358_reg_2430;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_ptrMeta_head_V_1_flag_7_i_phi_fu_843_p44 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ptrMeta_head_V_1 <= ap_phi_mux_ptrMeta_head_V_1_new_7_i_phi_fu_914_p44;
        ptrMeta_valid_1 <= ap_phi_mux_ptrMeta_valid_1_new_7_i_phi_fu_983_p44;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_ptrMeta_tail_V_1_flag_5_i_phi_fu_1064_p44 == 1'd1))) begin
        ptrMeta_tail_V_1 <= ap_phi_reg_pp0_iter1_ptrMeta_tail_V_1_new_5_i_reg_1132;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd8) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_1291 <= {{rt_pointerRspFifo_dout[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_nbreadreq_fu_326_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd4) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_326_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd6) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_326_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd7) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_1296 <= {{rt_metaRspFifo_dout[47:32]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_nbreadreq_fu_326_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd6) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_326_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd7) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_1301 <= {{rt_metaRspFifo_dout[52:48]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln442_fu_1492_p2 == 1'd1) & (grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd4) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln1019_fu_1380_p2 == 1'd1) & (grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd6) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd7) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_1305 <= {{rt_metaRspFifo_dout[235:232]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1019_fu_1380_p2 == 1'd1) & (grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd6) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd7) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_1309 <= {{rt_metaRspFifo_dout[223:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_rt_state_flag_15_i_phi_fu_705_p44 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rt_state <= ap_phi_mux_rt_state_new_15_i_phi_fu_776_p44;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_126_i_reg_2384 <= grp_nbreadreq_fu_312_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd4) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_127_i_reg_2323 <= grp_nbreadreq_fu_326_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd5) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_128_i_reg_2310 <= grp_nbreadreq_fu_312_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd6) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_129_i_reg_2289 <= grp_nbreadreq_fu_326_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd7) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_130_i_reg_2267 <= grp_nbreadreq_fu_326_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0))) begin
        tmp_133_i_reg_2414 <= tmp_133_i_nbreadreq_fu_348_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_326_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_139_i_reg_2332 <= {{rt_metaRspFifo_dout[127:64]}};
        tmp_140_i_reg_2338 <= {{rt_metaRspFifo_dout[191:128]}};
        tmp_141_i_reg_2343 <= {{rt_metaRspFifo_dout[223:192]}};
        trunc_ln423_reg_2327 <= trunc_ln423_fu_1416_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0))) begin
        tmp_168_i_reg_2418 <= tmp_168_i_nbreadreq_fu_356_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_168_i_nbreadreq_fu_356_p3 == 1'd0) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0))) begin
        tmp_171_i_reg_2422 <= tmp_171_i_nbreadreq_fu_364_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_171_i_nbreadreq_fu_364_p3 == 1'd1) & (tmp_168_i_nbreadreq_fu_356_p3 == 1'd0) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0))) begin
        tmp_172_i_reg_2426 <= tmp_172_i_nbreadreq_fu_372_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln442_fu_1492_p2 == 1'd1) & (grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_295_i_reg_2379 <= {{rt_metaRspFifo_dout[52:32]}};
        tmp_89_reg_2369 <= rt_metaRspFifo_dout[256'd224];
        tmp_90_reg_2374 <= rt_metaRspFifo_dout[256'd248];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_75_reg_2393 <= rt_pointerRspFifo_dout[48'd32];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_326_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd4) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_76_reg_2348 <= rt_metaRspFifo_dout[256'd224];
        tmp_77_reg_2352 <= rt_metaRspFifo_dout[256'd240];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd5) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_79_reg_2319 <= rt_pointerRspFifo_dout[48'd32];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_326_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd6) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_80_reg_2293 <= rt_metaRspFifo_dout[256'd240];
        tmp_81_reg_2297 <= rt_metaRspFifo_dout[256'd248];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_326_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd7) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_82_reg_2276 <= rt_metaRspFifo_dout[256'd240];
        tmp_83_reg_2280 <= rt_metaRspFifo_dout[256'd248];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd7) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_85_reg_2284 <= rt_metaRspFifo_dout[256'd224];
    end
end

always @ (posedge ap_clk) begin
    if (((empty_295_fu_1462_p2 == 1'd1) & (grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_86_reg_2360 <= rt_metaRspFifo_dout[256'd224];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1019_fu_1380_p2 == 1'd1) & (grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd6) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_88_reg_2305 <= rt_metaRspFifo_dout[256'd224];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_293_reg_2402 <= grp_nbreadreq_fu_312_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((rt_state_load_load_fu_1313_p1 == 4'd0) | ((rt_state_load_load_fu_1313_p1 == 4'd10) | ((rt_state_load_load_fu_1313_p1 == 4'd11) | ((rt_state_load_load_fu_1313_p1 == 4'd12) | ((rt_state_load_load_fu_1313_p1 == 4'd13) | ((rt_state_load_load_fu_1313_p1 == 4'd14) | (rt_state_load_load_fu_1313_p1 == 4'd15))))))))) begin
        tmp_i_reg_2410 <= tmp_i_nbreadreq_fu_340_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_2406 <= rt_pointerRspFifo_dout[48'd32];
    end
end

always @ (posedge ap_clk) begin
    if ((~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd1))) begin
        trunc_ln335_reg_2448 <= trunc_ln335_fu_1722_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd1) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0))) begin
        trunc_ln342_reg_2442 <= trunc_ln342_fu_1702_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_168_i_nbreadreq_fu_356_p3 == 1'd1) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0))) begin
        trunc_ln350_reg_2436 <= trunc_ln350_fu_1682_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_172_i_nbreadreq_fu_372_p3 == 1'd1) & (tmp_171_i_nbreadreq_fu_364_p3 == 1'd1) & (tmp_168_i_nbreadreq_fu_356_p3 == 1'd0) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0))) begin
        trunc_ln358_reg_2430 <= trunc_ln358_fu_1568_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln401_reg_2388 <= trunc_ln401_fu_1531_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1216_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln415_reg_2397 <= trunc_ln415_fu_1537_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln480_reg_2314 <= trunc_ln480_fu_1395_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_326_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (rt_state == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln537_reg_2271 <= trunc_ln537_fu_1372_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd1))) begin
        update_op_code_V <= {{rx2retrans_upd_dout[68:64]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(rt_state_load_reg_2190 == 4'd8) & ~(rt_state_load_reg_2190 == 4'd9) & ~(rt_state_load_reg_2190 == 4'd1) & ~(rt_state_load_reg_2190 == 4'd2) & ~(rt_state_load_reg_2190 == 4'd3) & ~(rt_state_load_reg_2190 == 4'd4) & ~(rt_state_load_reg_2190 == 4'd5) & ~(rt_state_load_reg_2190 == 4'd6) & ~(rt_state_load_reg_2190 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_2410 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_qpn_V <= trunc_ln335_reg_2448;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_655)) begin
        if ((icmp_ln442_fu_1492_p2 == 1'd0)) begin
            ap_phi_mux_ptrMeta_head_V_1_flag_3_i_phi_fu_575_p4 = 1'd1;
        end else if ((icmp_ln442_fu_1492_p2 == 1'd1)) begin
            ap_phi_mux_ptrMeta_head_V_1_flag_3_i_phi_fu_575_p4 = 1'd0;
        end else begin
            ap_phi_mux_ptrMeta_head_V_1_flag_3_i_phi_fu_575_p4 = ap_phi_reg_pp0_iter0_ptrMeta_head_V_1_flag_3_i_reg_572;
        end
    end else begin
        ap_phi_mux_ptrMeta_head_V_1_flag_3_i_phi_fu_575_p4 = ap_phi_reg_pp0_iter0_ptrMeta_head_V_1_flag_3_i_reg_572;
    end
end

always @ (*) begin
    if (((grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd4))) begin
        ap_phi_mux_ptrMeta_head_V_1_flag_7_i_phi_fu_843_p44 = ap_phi_mux_ptrMeta_head_V_1_flag_3_i_phi_fu_575_p4;
    end else if ((rt_state == 4'd1)) begin
        ap_phi_mux_ptrMeta_head_V_1_flag_7_i_phi_fu_843_p44 = ap_phi_mux_rt_state_flag_4_i_phi_fu_664_p6;
    end else if ((rt_state == 4'd3)) begin
        ap_phi_mux_ptrMeta_head_V_1_flag_7_i_phi_fu_843_p44 = ap_phi_mux_rt_state_flag_5_i_phi_fu_596_p6;
    end else if ((rt_state == 4'd5)) begin
        ap_phi_mux_ptrMeta_head_V_1_flag_7_i_phi_fu_843_p44 = ap_phi_mux_rt_state_flag_8_i_phi_fu_508_p6;
    end else if (((grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd8))) begin
        ap_phi_mux_ptrMeta_head_V_1_flag_7_i_phi_fu_843_p44 = 1'd1;
    end else if (((rt_state == 4'd6) | (rt_state == 4'd2) | ((ptrMeta_valid_1_load_load_fu_1362_p1 == 1'd0) & (rt_state == 4'd9)) | ((ptrMeta_valid_1_load_load_fu_1362_p1 == 1'd1) & (rt_state == 4'd9)) | ((grp_nbreadreq_fu_312_p3 == 1'd0) & (rt_state == 4'd8)) | ((grp_fu_1255_p3 == 1'd1) & (grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd7)) | ((grp_fu_1255_p3 == 1'd0) & (grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd7)) | ((grp_fu_1247_p3 == 1'd0) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd4)) | ((grp_fu_1247_p3 == 1'd0) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd7)) | ((grp_nbreadreq_fu_326_p3 == 1'd0) & (rt_state == 4'd4)) | ((grp_nbreadreq_fu_326_p3 == 1'd0) & (rt_state == 4'd7)) | (~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (tmp_171_i_nbreadreq_fu_364_p3 == 1'd0) & (tmp_168_i_nbreadreq_fu_356_p3 == 1'd0) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0)) | (~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (tmp_172_i_nbreadreq_fu_372_p3 == 1'd0) & (tmp_171_i_nbreadreq_fu_364_p3 == 1'd1) & (tmp_168_i_nbreadreq_fu_356_p3 == 1'd0) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0)) | (~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (tmp_i_nbreadreq_fu_340_p3 == 1'd1)) | (~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd1) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0)) | (~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (tmp_168_i_nbreadreq_fu_356_p3 == 1'd1) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0)) | (~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (tmp_172_i_nbreadreq_fu_372_p3 == 1'd1) & (tmp_171_i_nbreadreq_fu_364_p3 == 1'd1) & (tmp_168_i_nbreadreq_fu_356_p3 == 1'd0) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0)))) begin
        ap_phi_mux_ptrMeta_head_V_1_flag_7_i_phi_fu_843_p44 = 1'd0;
    end else begin
        ap_phi_mux_ptrMeta_head_V_1_flag_7_i_phi_fu_843_p44 = ap_phi_reg_pp0_iter0_ptrMeta_head_V_1_flag_7_i_reg_840;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd1))) begin
        if ((grp_fu_1216_p3 == 1'd0)) begin
            ap_phi_mux_ptrMeta_head_V_1_new_1_i_phi_fu_693_p6 = newMetaIdx_V_1;
        end else if ((grp_fu_1216_p3 == 1'd1)) begin
            ap_phi_mux_ptrMeta_head_V_1_new_1_i_phi_fu_693_p6 = trunc_ln367_fu_1552_p1;
        end else begin
            ap_phi_mux_ptrMeta_head_V_1_new_1_i_phi_fu_693_p6 = ap_phi_reg_pp0_iter0_ptrMeta_head_V_1_new_1_i_reg_690;
        end
    end else begin
        ap_phi_mux_ptrMeta_head_V_1_new_1_i_phi_fu_693_p6 = ap_phi_reg_pp0_iter0_ptrMeta_head_V_1_new_1_i_reg_690;
    end
end

always @ (*) begin
    if ((((grp_fu_1216_p3 == 1'd1) & (grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd3)) | ((grp_fu_1216_p3 == 1'd0) & (grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd3)))) begin
        ap_phi_mux_ptrMeta_head_V_1_new_2_i_phi_fu_625_p6 = trunc_ln401_fu_1531_p1;
    end else begin
        ap_phi_mux_ptrMeta_head_V_1_new_2_i_phi_fu_625_p6 = ap_phi_reg_pp0_iter0_ptrMeta_head_V_1_new_2_i_reg_622;
    end
end

always @ (*) begin
    if ((((grp_fu_1216_p3 == 1'd1) & (grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd5)) | ((grp_fu_1216_p3 == 1'd0) & (grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd5)))) begin
        ap_phi_mux_ptrMeta_head_V_1_new_5_i_phi_fu_537_p6 = trunc_ln480_fu_1395_p1;
    end else begin
        ap_phi_mux_ptrMeta_head_V_1_new_5_i_phi_fu_537_p6 = ap_phi_reg_pp0_iter0_ptrMeta_head_V_1_new_5_i_reg_534;
    end
end

always @ (*) begin
    if (((grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd4))) begin
        ap_phi_mux_ptrMeta_head_V_1_new_7_i_phi_fu_914_p44 = {{rt_metaRspFifo_dout[47:32]}};
    end else if ((rt_state == 4'd1)) begin
        ap_phi_mux_ptrMeta_head_V_1_new_7_i_phi_fu_914_p44 = ap_phi_mux_ptrMeta_head_V_1_new_1_i_phi_fu_693_p6;
    end else if ((rt_state == 4'd3)) begin
        ap_phi_mux_ptrMeta_head_V_1_new_7_i_phi_fu_914_p44 = ap_phi_mux_ptrMeta_head_V_1_new_2_i_phi_fu_625_p6;
    end else if ((rt_state == 4'd5)) begin
        ap_phi_mux_ptrMeta_head_V_1_new_7_i_phi_fu_914_p44 = ap_phi_mux_ptrMeta_head_V_1_new_5_i_phi_fu_537_p6;
    end else if (((grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd8))) begin
        ap_phi_mux_ptrMeta_head_V_1_new_7_i_phi_fu_914_p44 = trunc_ln558_fu_1367_p1;
    end else begin
        ap_phi_mux_ptrMeta_head_V_1_new_7_i_phi_fu_914_p44 = ap_phi_reg_pp0_iter0_ptrMeta_head_V_1_new_7_i_reg_911;
    end
end

always @ (*) begin
    if ((((grp_fu_1216_p3 == 1'd1) & (grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd3)) | ((grp_fu_1216_p3 == 1'd0) & (grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd3)))) begin
        ap_phi_mux_ptrMeta_tail_V_1_new_2_i_phi_fu_637_p6 = {{rt_pointerRspFifo_dout[31:16]}};
    end else begin
        ap_phi_mux_ptrMeta_tail_V_1_new_2_i_phi_fu_637_p6 = ap_phi_reg_pp0_iter0_ptrMeta_tail_V_1_new_2_i_reg_634;
    end
end

always @ (*) begin
    if ((((grp_fu_1216_p3 == 1'd1) & (grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd5)) | ((grp_fu_1216_p3 == 1'd0) & (grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd5)))) begin
        ap_phi_mux_ptrMeta_tail_V_1_new_3_i_phi_fu_549_p6 = {{rt_pointerRspFifo_dout[31:16]}};
    end else begin
        ap_phi_mux_ptrMeta_tail_V_1_new_3_i_phi_fu_549_p6 = ap_phi_reg_pp0_iter0_ptrMeta_tail_V_1_new_3_i_reg_546;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_655)) begin
        if ((icmp_ln442_fu_1492_p2 == 1'd0)) begin
            ap_phi_mux_ptrMeta_valid_1_loc_0_i_phi_fu_586_p4 = xor_ln455_fu_1498_p2;
        end else if ((icmp_ln442_fu_1492_p2 == 1'd1)) begin
            ap_phi_mux_ptrMeta_valid_1_loc_0_i_phi_fu_586_p4 = ptrMeta_valid_1;
        end else begin
            ap_phi_mux_ptrMeta_valid_1_loc_0_i_phi_fu_586_p4 = ap_phi_reg_pp0_iter0_ptrMeta_valid_1_loc_0_i_reg_583;
        end
    end else begin
        ap_phi_mux_ptrMeta_valid_1_loc_0_i_phi_fu_586_p4 = ap_phi_reg_pp0_iter0_ptrMeta_valid_1_loc_0_i_reg_583;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd3))) begin
        if ((grp_fu_1216_p3 == 1'd1)) begin
            ap_phi_mux_ptrMeta_valid_1_new_2_i_phi_fu_650_p6 = 1'd1;
        end else if ((grp_fu_1216_p3 == 1'd0)) begin
            ap_phi_mux_ptrMeta_valid_1_new_2_i_phi_fu_650_p6 = 1'd0;
        end else begin
            ap_phi_mux_ptrMeta_valid_1_new_2_i_phi_fu_650_p6 = ap_phi_reg_pp0_iter0_ptrMeta_valid_1_new_2_i_reg_647;
        end
    end else begin
        ap_phi_mux_ptrMeta_valid_1_new_2_i_phi_fu_650_p6 = ap_phi_reg_pp0_iter0_ptrMeta_valid_1_new_2_i_reg_647;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd5))) begin
        if ((grp_fu_1216_p3 == 1'd0)) begin
            ap_phi_mux_ptrMeta_valid_1_new_5_i_phi_fu_562_p6 = rt_pointerRspFifo_dout[48'd32];
        end else if ((grp_fu_1216_p3 == 1'd1)) begin
            ap_phi_mux_ptrMeta_valid_1_new_5_i_phi_fu_562_p6 = 1'd1;
        end else begin
            ap_phi_mux_ptrMeta_valid_1_new_5_i_phi_fu_562_p6 = ap_phi_reg_pp0_iter0_ptrMeta_valid_1_new_5_i_reg_559;
        end
    end else begin
        ap_phi_mux_ptrMeta_valid_1_new_5_i_phi_fu_562_p6 = ap_phi_reg_pp0_iter0_ptrMeta_valid_1_new_5_i_reg_559;
    end
end

always @ (*) begin
    if (((grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd4))) begin
        ap_phi_mux_ptrMeta_valid_1_new_7_i_phi_fu_983_p44 = ap_phi_mux_ptrMeta_valid_1_loc_0_i_phi_fu_586_p4;
    end else if ((rt_state == 4'd1)) begin
        ap_phi_mux_ptrMeta_valid_1_new_7_i_phi_fu_983_p44 = 1'd1;
    end else if ((rt_state == 4'd3)) begin
        ap_phi_mux_ptrMeta_valid_1_new_7_i_phi_fu_983_p44 = ap_phi_mux_ptrMeta_valid_1_new_2_i_phi_fu_650_p6;
    end else if ((rt_state == 4'd5)) begin
        ap_phi_mux_ptrMeta_valid_1_new_7_i_phi_fu_983_p44 = ap_phi_mux_ptrMeta_valid_1_new_5_i_phi_fu_562_p6;
    end else if (((grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd8))) begin
        ap_phi_mux_ptrMeta_valid_1_new_7_i_phi_fu_983_p44 = rt_pointerRspFifo_dout[48'd32];
    end else begin
        ap_phi_mux_ptrMeta_valid_1_new_7_i_phi_fu_983_p44 = ap_phi_reg_pp0_iter0_ptrMeta_valid_1_new_7_i_reg_980;
    end
end

always @ (*) begin
    if ((((grp_fu_1255_p3 == 1'd1) & (icmp_ln1019_fu_1380_p2 == 1'd0) & (grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd6)) | ((grp_fu_1255_p3 == 1'd1) & (icmp_ln1019_fu_1380_p2 == 1'd1) & (grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd6)) | ((grp_fu_1255_p3 == 1'd0) & (icmp_ln1019_fu_1380_p2 == 1'd0) & (grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd6)) | ((grp_fu_1255_p3 == 1'd0) & (icmp_ln1019_fu_1380_p2 == 1'd1) & (grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd6)))) begin
        ap_phi_mux_rt_state_flag_10_i_phi_fu_462_p12 = 1'd1;
    end else if ((((grp_fu_1247_p3 == 1'd0) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd6)) | ((grp_nbreadreq_fu_326_p3 == 1'd0) & (rt_state == 4'd6)))) begin
        ap_phi_mux_rt_state_flag_10_i_phi_fu_462_p12 = 1'd0;
    end else begin
        ap_phi_mux_rt_state_flag_10_i_phi_fu_462_p12 = ap_phi_reg_pp0_iter0_rt_state_flag_10_i_reg_459;
    end
end

always @ (*) begin
    if ((rt_state == 4'd1)) begin
        ap_phi_mux_rt_state_flag_15_i_phi_fu_705_p44 = ap_phi_mux_rt_state_flag_4_i_phi_fu_664_p6;
    end else if ((rt_state == 4'd3)) begin
        ap_phi_mux_rt_state_flag_15_i_phi_fu_705_p44 = ap_phi_mux_rt_state_flag_5_i_phi_fu_596_p6;
    end else if ((rt_state == 4'd5)) begin
        ap_phi_mux_rt_state_flag_15_i_phi_fu_705_p44 = ap_phi_mux_rt_state_flag_8_i_phi_fu_508_p6;
    end else if ((rt_state == 4'd6)) begin
        ap_phi_mux_rt_state_flag_15_i_phi_fu_705_p44 = ap_phi_mux_rt_state_flag_10_i_phi_fu_462_p12;
    end else if (((rt_state == 4'd2) | ((ptrMeta_valid_1_load_load_fu_1362_p1 == 1'd0) & (rt_state == 4'd9)) | ((ptrMeta_valid_1_load_load_fu_1362_p1 == 1'd1) & (rt_state == 4'd9)) | ((grp_fu_1255_p3 == 1'd1) & (grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd7)) | ((grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd4)) | ((grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd8)) | (~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (tmp_i_nbreadreq_fu_340_p3 == 1'd1)) | (~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd1) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0)) | (~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (tmp_168_i_nbreadreq_fu_356_p3 == 1'd1) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0)) | (~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (tmp_172_i_nbreadreq_fu_372_p3 == 1'd1) & (tmp_171_i_nbreadreq_fu_364_p3 == 1'd1) & (tmp_168_i_nbreadreq_fu_356_p3 == 1'd0) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0)))) begin
        ap_phi_mux_rt_state_flag_15_i_phi_fu_705_p44 = 1'd1;
    end else if ((((grp_nbreadreq_fu_312_p3 == 1'd0) & (rt_state == 4'd8)) | ((grp_fu_1255_p3 == 1'd0) & (grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd7)) | ((grp_fu_1247_p3 == 1'd0) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd4)) | ((grp_fu_1247_p3 == 1'd0) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd7)) | ((grp_nbreadreq_fu_326_p3 == 1'd0) & (rt_state == 4'd4)) | ((grp_nbreadreq_fu_326_p3 == 1'd0) & (rt_state == 4'd7)) | (~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (tmp_171_i_nbreadreq_fu_364_p3 == 1'd0) & (tmp_168_i_nbreadreq_fu_356_p3 == 1'd0) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0)) | (~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (tmp_172_i_nbreadreq_fu_372_p3 == 1'd0) & (tmp_171_i_nbreadreq_fu_364_p3 == 1'd1) & (tmp_168_i_nbreadreq_fu_356_p3 == 1'd0) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0)))) begin
        ap_phi_mux_rt_state_flag_15_i_phi_fu_705_p44 = 1'd0;
    end else begin
        ap_phi_mux_rt_state_flag_15_i_phi_fu_705_p44 = ap_phi_reg_pp0_iter0_rt_state_flag_15_i_reg_702;
    end
end

always @ (*) begin
    if ((((grp_fu_1216_p3 == 1'd1) & (grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd1)) | ((grp_fu_1216_p3 == 1'd0) & (grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd1)))) begin
        ap_phi_mux_rt_state_flag_4_i_phi_fu_664_p6 = 1'd1;
    end else if (((grp_nbreadreq_fu_312_p3 == 1'd0) & (rt_state == 4'd1))) begin
        ap_phi_mux_rt_state_flag_4_i_phi_fu_664_p6 = 1'd0;
    end else begin
        ap_phi_mux_rt_state_flag_4_i_phi_fu_664_p6 = ap_phi_reg_pp0_iter0_rt_state_flag_4_i_reg_661;
    end
end

always @ (*) begin
    if ((((grp_fu_1216_p3 == 1'd1) & (grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd3)) | ((grp_fu_1216_p3 == 1'd0) & (grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd3)))) begin
        ap_phi_mux_rt_state_flag_5_i_phi_fu_596_p6 = 1'd1;
    end else if (((grp_nbreadreq_fu_312_p3 == 1'd0) & (rt_state == 4'd3))) begin
        ap_phi_mux_rt_state_flag_5_i_phi_fu_596_p6 = 1'd0;
    end else begin
        ap_phi_mux_rt_state_flag_5_i_phi_fu_596_p6 = ap_phi_reg_pp0_iter0_rt_state_flag_5_i_reg_593;
    end
end

always @ (*) begin
    if ((((grp_fu_1216_p3 == 1'd1) & (grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd5)) | ((grp_fu_1216_p3 == 1'd0) & (grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd5)))) begin
        ap_phi_mux_rt_state_flag_8_i_phi_fu_508_p6 = 1'd1;
    end else if (((grp_nbreadreq_fu_312_p3 == 1'd0) & (rt_state == 4'd5))) begin
        ap_phi_mux_rt_state_flag_8_i_phi_fu_508_p6 = 1'd0;
    end else begin
        ap_phi_mux_rt_state_flag_8_i_phi_fu_508_p6 = ap_phi_reg_pp0_iter0_rt_state_flag_8_i_reg_505;
    end
end

always @ (*) begin
    if (((grp_fu_1255_p3 == 1'd0) & (icmp_ln1019_fu_1380_p2 == 1'd1) & (grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd6))) begin
        ap_phi_mux_rt_state_new_10_i_phi_fu_485_p12 = 2'd3;
    end else if ((((grp_fu_1255_p3 == 1'd1) & (icmp_ln1019_fu_1380_p2 == 1'd0) & (grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd6)) | ((grp_fu_1255_p3 == 1'd1) & (icmp_ln1019_fu_1380_p2 == 1'd1) & (grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd6)))) begin
        ap_phi_mux_rt_state_new_10_i_phi_fu_485_p12 = 2'd0;
    end else if (((grp_fu_1255_p3 == 1'd0) & (icmp_ln1019_fu_1380_p2 == 1'd0) & (grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd6))) begin
        ap_phi_mux_rt_state_new_10_i_phi_fu_485_p12 = 2'd2;
    end else begin
        ap_phi_mux_rt_state_new_10_i_phi_fu_485_p12 = ap_phi_reg_pp0_iter0_rt_state_new_10_i_reg_482;
    end
end

always @ (*) begin
    if ((rt_state == 4'd1)) begin
        ap_phi_mux_rt_state_new_15_i_phi_fu_776_p44 = zext_ln389_fu_1557_p1;
    end else if ((rt_state == 4'd3)) begin
        ap_phi_mux_rt_state_new_15_i_phi_fu_776_p44 = zext_ln419_fu_1547_p1;
    end else if ((rt_state == 4'd5)) begin
        ap_phi_mux_rt_state_new_15_i_phi_fu_776_p44 = zext_ln490_fu_1411_p1;
    end else if ((rt_state == 4'd6)) begin
        ap_phi_mux_rt_state_new_15_i_phi_fu_776_p44 = zext_ln532_fu_1390_p1;
    end else if (((ptrMeta_valid_1_load_load_fu_1362_p1 == 1'd1) & (rt_state == 4'd9))) begin
        ap_phi_mux_rt_state_new_15_i_phi_fu_776_p44 = 4'd7;
    end else if ((((grp_nbreadreq_fu_312_p3 == 1'd0) & (rt_state == 4'd8)) | ((grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd8)))) begin
        ap_phi_mux_rt_state_new_15_i_phi_fu_776_p44 = 4'd9;
    end else if (((~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (tmp_171_i_nbreadreq_fu_364_p3 == 1'd0) & (tmp_168_i_nbreadreq_fu_356_p3 == 1'd0) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0)) | (~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (tmp_172_i_nbreadreq_fu_372_p3 == 1'd0) & (tmp_171_i_nbreadreq_fu_364_p3 == 1'd1) & (tmp_168_i_nbreadreq_fu_356_p3 == 1'd0) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0)) | (~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (tmp_172_i_nbreadreq_fu_372_p3 == 1'd1) & (tmp_171_i_nbreadreq_fu_364_p3 == 1'd1) & (tmp_168_i_nbreadreq_fu_356_p3 == 1'd0) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0)))) begin
        ap_phi_mux_rt_state_new_15_i_phi_fu_776_p44 = 4'd1;
    end else if ((~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (tmp_168_i_nbreadreq_fu_356_p3 == 1'd1) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0))) begin
        ap_phi_mux_rt_state_new_15_i_phi_fu_776_p44 = 4'd8;
    end else if ((~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd1) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0))) begin
        ap_phi_mux_rt_state_new_15_i_phi_fu_776_p44 = 4'd5;
    end else if ((~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (tmp_i_nbreadreq_fu_340_p3 == 1'd1))) begin
        ap_phi_mux_rt_state_new_15_i_phi_fu_776_p44 = 4'd3;
    end else if (((rt_state == 4'd2) | ((ptrMeta_valid_1_load_load_fu_1362_p1 == 1'd0) & (rt_state == 4'd9)) | ((grp_fu_1255_p3 == 1'd1) & (grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd7)) | ((grp_fu_1255_p3 == 1'd0) & (grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd7)) | ((grp_fu_1247_p3 == 1'd0) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd7)) | ((grp_nbreadreq_fu_326_p3 == 1'd0) & (rt_state == 4'd4)) | ((grp_nbreadreq_fu_326_p3 == 1'd0) & (rt_state == 4'd7)) | ((grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd4)))) begin
        ap_phi_mux_rt_state_new_15_i_phi_fu_776_p44 = 4'd0;
    end else begin
        ap_phi_mux_rt_state_new_15_i_phi_fu_776_p44 = ap_phi_reg_pp0_iter0_rt_state_new_15_i_reg_773;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd1))) begin
        if ((grp_fu_1216_p3 == 1'd0)) begin
            ap_phi_mux_rt_state_new_4_i_phi_fu_679_p6 = 2'd0;
        end else if ((grp_fu_1216_p3 == 1'd1)) begin
            ap_phi_mux_rt_state_new_4_i_phi_fu_679_p6 = 2'd2;
        end else begin
            ap_phi_mux_rt_state_new_4_i_phi_fu_679_p6 = ap_phi_reg_pp0_iter0_rt_state_new_4_i_reg_676;
        end
    end else begin
        ap_phi_mux_rt_state_new_4_i_phi_fu_679_p6 = ap_phi_reg_pp0_iter0_rt_state_new_4_i_reg_676;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd3))) begin
        if ((grp_fu_1216_p3 == 1'd1)) begin
            ap_phi_mux_rt_state_new_5_i_phi_fu_611_p6 = 3'd4;
        end else if ((grp_fu_1216_p3 == 1'd0)) begin
            ap_phi_mux_rt_state_new_5_i_phi_fu_611_p6 = 3'd0;
        end else begin
            ap_phi_mux_rt_state_new_5_i_phi_fu_611_p6 = ap_phi_reg_pp0_iter0_rt_state_new_5_i_reg_608;
        end
    end else begin
        ap_phi_mux_rt_state_new_5_i_phi_fu_611_p6 = ap_phi_reg_pp0_iter0_rt_state_new_5_i_reg_608;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd5))) begin
        if ((grp_fu_1216_p3 == 1'd0)) begin
            ap_phi_mux_rt_state_new_8_i_phi_fu_523_p6 = 2'd0;
        end else if ((grp_fu_1216_p3 == 1'd1)) begin
            ap_phi_mux_rt_state_new_8_i_phi_fu_523_p6 = 2'd2;
        end else begin
            ap_phi_mux_rt_state_new_8_i_phi_fu_523_p6 = ap_phi_reg_pp0_iter0_rt_state_new_8_i_reg_520;
        end
    end else begin
        ap_phi_mux_rt_state_new_8_i_phi_fu_523_p6 = ap_phi_reg_pp0_iter0_rt_state_new_8_i_reg_520;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op290_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        retrans2cqe_qpn_blk_n = retrans2cqe_qpn_full_n;
    end else begin
        retrans2cqe_qpn_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op290_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        retrans2cqe_qpn_write = 1'b1;
    end else begin
        retrans2cqe_qpn_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op284_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        retrans2rx_init_blk_n = retrans2rx_init_full_n;
    end else begin
        retrans2rx_init_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op284_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        retrans2rx_init_write = 1'b1;
    end else begin
        retrans2rx_init_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op266_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op275_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        retransmitter2exh_eventFifo_blk_n = retransmitter2exh_eventFifo_full_n;
    end else begin
        retransmitter2exh_eventFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1092)) begin
        if ((ap_predicate_op275_write_state2 == 1'b1)) begin
            retransmitter2exh_eventFifo_din = zext_ln502_fu_1855_p1;
        end else if ((ap_predicate_op266_write_state2 == 1'b1)) begin
            retransmitter2exh_eventFifo_din = zext_ln541_fu_1800_p1;
        end else begin
            retransmitter2exh_eventFifo_din = 'bx;
        end
    end else begin
        retransmitter2exh_eventFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op266_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op275_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        retransmitter2exh_eventFifo_write = 1'b1;
    end else begin
        retransmitter2exh_eventFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0) & (ap_predicate_op155_read_state1 == 1'b1))) begin
        rt_freeListFifo_blk_n = rt_freeListFifo_empty_n;
    end else begin
        rt_freeListFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op155_read_state1 == 1'b1))) begin
        rt_freeListFifo_read = 1'b1;
    end else begin
        rt_freeListFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (rt_state_load_reg_2190 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op269_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op328_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op325_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op319_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op310_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op300_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op281_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op278_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op272_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rt_metaReqFifo_blk_n = rt_metaReqFifo_full_n;
    end else begin
        rt_metaReqFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1092)) begin
        if ((ap_predicate_op328_write_state2 == 1'b1)) begin
            rt_metaReqFifo_din = zext_ln566_fu_2127_p1;
        end else if ((ap_predicate_op325_write_state2 == 1'b1)) begin
            rt_metaReqFifo_din = zext_ln382_fu_2115_p1;
        end else if ((ap_predicate_op319_write_state2 == 1'b1)) begin
            rt_metaReqFifo_din = zext_ln374_fu_2084_p1;
        end else if ((rt_state_load_reg_2190 == 4'd2)) begin
            rt_metaReqFifo_din = zext_ln392_fu_2042_p1;
        end else if ((ap_predicate_op310_write_state2 == 1'b1)) begin
            rt_metaReqFifo_din = zext_ln406_fu_2015_p1;
        end else if ((ap_predicate_op300_write_state2 == 1'b1)) begin
            rt_metaReqFifo_din = zext_ln449_fu_1974_p1;
        end else if ((ap_predicate_op281_write_state2 == 1'b1)) begin
            rt_metaReqFifo_din = zext_ln485_fu_1880_p1;
        end else if ((ap_predicate_op278_write_state2 == 1'b1)) begin
            rt_metaReqFifo_din = zext_ln506_fu_1868_p1;
        end else if ((ap_predicate_op272_write_state2 == 1'b1)) begin
            rt_metaReqFifo_din = zext_ln518_fu_1826_p1;
        end else if ((ap_predicate_op269_write_state2 == 1'b1)) begin
            rt_metaReqFifo_din = zext_ln545_fu_1813_p1;
        end else begin
            rt_metaReqFifo_din = 'bx;
        end
    end else begin
        rt_metaReqFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (rt_state_load_reg_2190 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op269_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op328_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op325_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op319_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op310_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op300_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op281_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op278_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op272_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rt_metaReqFifo_write = 1'b1;
    end else begin
        rt_metaReqFifo_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op80_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0)) | ((ap_predicate_op26_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0)))) begin
        rt_metaRspFifo_blk_n = rt_metaRspFifo_empty_n;
    end else begin
        rt_metaRspFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op80_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_predicate_op26_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rt_metaRspFifo_read = 1'b1;
    end else begin
        rt_metaRspFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op342_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op338_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op335_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op332_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rt_pointerReqFifo_blk_n = rt_pointerReqFifo_full_n;
    end else begin
        rt_pointerReqFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1092)) begin
        if ((ap_predicate_op342_write_state2 == 1'b1)) begin
            rt_pointerReqFifo_din = zext_ln336_fu_2179_p1;
        end else if ((ap_predicate_op338_write_state2 == 1'b1)) begin
            rt_pointerReqFifo_din = zext_ln344_fu_2163_p1;
        end else if ((ap_predicate_op335_write_state2 == 1'b1)) begin
            rt_pointerReqFifo_din = zext_ln352_fu_2154_p1;
        end else if ((ap_predicate_op332_write_state2 == 1'b1)) begin
            rt_pointerReqFifo_din = zext_ln359_fu_2144_p1;
        end else begin
            rt_pointerReqFifo_din = 'bx;
        end
    end else begin
        rt_pointerReqFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op342_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op338_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op335_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op332_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rt_pointerReqFifo_write = 1'b1;
    end else begin
        rt_pointerReqFifo_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op131_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0)) | ((ap_predicate_op112_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0)) | ((ap_predicate_op63_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op19_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0)))) begin
        rt_pointerRspFifo_blk_n = rt_pointerRspFifo_empty_n;
    end else begin
        rt_pointerRspFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op131_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_predicate_op112_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_predicate_op63_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op19_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rt_pointerRspFifo_read = 1'b1;
    end else begin
        rt_pointerRspFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (rt_state_load_reg_2190 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op322_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op307_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op304_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rt_pointerUpdFifo_blk_n = rt_pointerUpdFifo_full_n;
    end else begin
        rt_pointerUpdFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1092)) begin
        if ((ap_predicate_op322_write_state2 == 1'b1)) begin
            rt_pointerUpdFifo_din = zext_ln375_fu_2099_p1;
        end else if ((rt_state_load_reg_2190 == 4'd2)) begin
            rt_pointerUpdFifo_din = zext_ln394_fu_2057_p1;
        end else if ((ap_predicate_op307_write_state2 == 1'b1)) begin
            rt_pointerUpdFifo_din = zext_ln415_fu_2003_p1;
        end else if ((ap_predicate_op304_write_state2 == 1'b1)) begin
            rt_pointerUpdFifo_din = zext_ln471_fu_1991_p1;
        end else begin
            rt_pointerUpdFifo_din = 'bx;
        end
    end else begin
        rt_pointerUpdFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (rt_state_load_reg_2190 == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op322_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op307_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op304_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rt_pointerUpdFifo_write = 1'b1;
    end else begin
        rt_pointerUpdFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op287_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rt_releaseFifo_blk_n = rt_releaseFifo_full_n;
    end else begin
        rt_releaseFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op287_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rt_releaseFifo_write = 1'b1;
    end else begin
        rt_releaseFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0) & (ap_predicate_op179_read_state1 == 1'b1))) begin
        rx2retrans_req_blk_n = rx2retrans_req_empty_n;
    end else begin
        rx2retrans_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op179_read_state1 == 1'b1))) begin
        rx2retrans_req_read = 1'b1;
    end else begin
        rx2retrans_req_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0) & (ap_predicate_op184_read_state1 == 1'b1))) begin
        rx2retrans_upd_blk_n = rx2retrans_upd_empty_n;
    end else begin
        rx2retrans_upd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op184_read_state1 == 1'b1))) begin
        rx2retrans_upd_read = 1'b1;
    end else begin
        rx2retrans_upd_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0) & (ap_predicate_op174_read_state1 == 1'b1))) begin
        timer2retrans_req_blk_n = timer2retrans_req_empty_n;
    end else begin
        timer2retrans_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op174_read_state1 == 1'b1))) begin
        timer2retrans_req_read = 1'b1;
    end else begin
        timer2retrans_req_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0) & (ap_predicate_op157_read_state1 == 1'b1))) begin
        tx2retrans_insertRequest_blk_n = tx2retrans_insertRequest_empty_n;
    end else begin
        tx2retrans_insertRequest_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op157_read_state1 == 1'b1))) begin
        tx2retrans_insertRequest_read = 1'b1;
    end else begin
        tx2retrans_insertRequest_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln442_fu_1476_p2 = ($signed(update_op_code_V) + $signed(5'd19));

assign add_ln840_6_fu_1917_p2 = (tmp_140_i_reg_2338 + 64'd4096);

assign add_ln840_7_fu_1927_p2 = (trunc_ln423_reg_2327 + 24'd1);

assign add_ln840_fu_1912_p2 = (tmp_139_i_reg_2332 + 64'd4096);

assign add_ln841_fu_1922_p2 = ($signed(tmp_141_i_reg_2343) + $signed(32'd4294963200));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op342_write_state2 == 1'b1) & (rt_pointerReqFifo_full_n == 1'b0)) | ((ap_predicate_op338_write_state2 == 1'b1) & (rt_pointerReqFifo_full_n == 1'b0)) | ((ap_predicate_op335_write_state2 == 1'b1) & (rt_pointerReqFifo_full_n == 1'b0)) | ((ap_predicate_op332_write_state2 == 1'b1) & (rt_pointerReqFifo_full_n == 1'b0)) | ((ap_predicate_op328_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op325_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op322_write_state2 == 1'b1) & (rt_pointerUpdFifo_full_n == 1'b0)) | ((ap_predicate_op319_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op310_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op307_write_state2 == 1'b1) & (rt_pointerUpdFifo_full_n == 1'b0)) | ((ap_predicate_op304_write_state2 == 1'b1) & (rt_pointerUpdFifo_full_n == 1'b0)) | ((rt_pointerUpdFifo_full_n == 1'b0) & (rt_state_load_reg_2190 == 4'd2)) | ((ap_predicate_op300_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op290_write_state2 == 1'b1) & (retrans2cqe_qpn_full_n == 1'b0)) | ((ap_predicate_op287_write_state2 == 1'b1) & (rt_releaseFifo_full_n == 1'b0)) | ((ap_predicate_op284_write_state2 == 1'b1) & (retrans2rx_init_full_n == 1'b0)) | ((ap_predicate_op281_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op278_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op275_write_state2 == 1'b1) & (retransmitter2exh_eventFifo_full_n == 1'b0)) | ((ap_predicate_op272_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op269_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((rt_metaReqFifo_full_n == 1'b0) & (rt_state_load_reg_2190 == 4'd2)) | ((ap_predicate_op266_write_state2 == 1'b1) & (retransmitter2exh_eventFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op131_read_state1 == 1'b1) & (rt_pointerRspFifo_empty_n == 1'b0)) | ((ap_predicate_op112_read_state1 == 1'b1) & (rt_pointerRspFifo_empty_n == 1'b0)) | ((ap_predicate_op80_read_state1 == 1'b1) & (rt_metaRspFifo_empty_n == 1'b0)) | ((ap_predicate_op63_read_state1 == 1'b1) & (rt_pointerRspFifo_empty_n == 1'b0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (rt_metaRspFifo_empty_n == 1'b0)) | ((ap_predicate_op26_read_state1 == 1'b1) & (rt_metaRspFifo_empty_n == 1'b0)) | ((ap_predicate_op19_read_state1 == 1'b1) & (rt_pointerRspFifo_empty_n == 1'b0)) | ((ap_predicate_op184_read_state1 == 1'b1) & (rx2retrans_upd_empty_n == 1'b0)) | ((ap_predicate_op179_read_state1 == 1'b1) & (rx2retrans_req_empty_n == 1'b0)) | ((ap_predicate_op174_read_state1 == 1'b1) & (timer2retrans_req_empty_n == 1'b0)) | ((ap_predicate_op157_read_state1 == 1'b1) & (tx2retrans_insertRequest_empty_n == 1'b0)) | ((ap_predicate_op155_read_state1 == 1'b1) & (rt_freeListFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op342_write_state2 == 1'b1) & (rt_pointerReqFifo_full_n == 1'b0)) | ((ap_predicate_op338_write_state2 == 1'b1) & (rt_pointerReqFifo_full_n == 1'b0)) | ((ap_predicate_op335_write_state2 == 1'b1) & (rt_pointerReqFifo_full_n == 1'b0)) | ((ap_predicate_op332_write_state2 == 1'b1) & (rt_pointerReqFifo_full_n == 1'b0)) | ((ap_predicate_op328_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op325_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op322_write_state2 == 1'b1) & (rt_pointerUpdFifo_full_n == 1'b0)) | ((ap_predicate_op319_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op310_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op307_write_state2 == 1'b1) & (rt_pointerUpdFifo_full_n == 1'b0)) | ((ap_predicate_op304_write_state2 == 1'b1) & (rt_pointerUpdFifo_full_n == 1'b0)) | ((rt_pointerUpdFifo_full_n == 1'b0) & (rt_state_load_reg_2190 == 4'd2)) | ((ap_predicate_op300_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op290_write_state2 == 1'b1) & (retrans2cqe_qpn_full_n == 1'b0)) | ((ap_predicate_op287_write_state2 == 1'b1) & (rt_releaseFifo_full_n == 1'b0)) | ((ap_predicate_op284_write_state2 == 1'b1) & (retrans2rx_init_full_n == 1'b0)) | ((ap_predicate_op281_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op278_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op275_write_state2 == 1'b1) & (retransmitter2exh_eventFifo_full_n == 1'b0)) | ((ap_predicate_op272_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op269_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((rt_metaReqFifo_full_n == 1'b0) & (rt_state_load_reg_2190 == 4'd2)) | ((ap_predicate_op266_write_state2 == 1'b1) & (retransmitter2exh_eventFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op131_read_state1 == 1'b1) & (rt_pointerRspFifo_empty_n == 1'b0)) | ((ap_predicate_op112_read_state1 == 1'b1) & (rt_pointerRspFifo_empty_n == 1'b0)) | ((ap_predicate_op80_read_state1 == 1'b1) & (rt_metaRspFifo_empty_n == 1'b0)) | ((ap_predicate_op63_read_state1 == 1'b1) & (rt_pointerRspFifo_empty_n == 1'b0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (rt_metaRspFifo_empty_n == 1'b0)) | ((ap_predicate_op26_read_state1 == 1'b1) & (rt_metaRspFifo_empty_n == 1'b0)) | ((ap_predicate_op19_read_state1 == 1'b1) & (rt_pointerRspFifo_empty_n == 1'b0)) | ((ap_predicate_op184_read_state1 == 1'b1) & (rx2retrans_upd_empty_n == 1'b0)) | ((ap_predicate_op179_read_state1 == 1'b1) & (rx2retrans_req_empty_n == 1'b0)) | ((ap_predicate_op174_read_state1 == 1'b1) & (timer2retrans_req_empty_n == 1'b0)) | ((ap_predicate_op157_read_state1 == 1'b1) & (tx2retrans_insertRequest_empty_n == 1'b0)) | ((ap_predicate_op155_read_state1 == 1'b1) & (rt_freeListFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op342_write_state2 == 1'b1) & (rt_pointerReqFifo_full_n == 1'b0)) | ((ap_predicate_op338_write_state2 == 1'b1) & (rt_pointerReqFifo_full_n == 1'b0)) | ((ap_predicate_op335_write_state2 == 1'b1) & (rt_pointerReqFifo_full_n == 1'b0)) | ((ap_predicate_op332_write_state2 == 1'b1) & (rt_pointerReqFifo_full_n == 1'b0)) | ((ap_predicate_op328_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op325_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op322_write_state2 == 1'b1) & (rt_pointerUpdFifo_full_n == 1'b0)) | ((ap_predicate_op319_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op310_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op307_write_state2 == 1'b1) & (rt_pointerUpdFifo_full_n == 1'b0)) | ((ap_predicate_op304_write_state2 == 1'b1) & (rt_pointerUpdFifo_full_n == 1'b0)) | ((rt_pointerUpdFifo_full_n == 1'b0) & (rt_state_load_reg_2190 == 4'd2)) | ((ap_predicate_op300_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op290_write_state2 == 1'b1) & (retrans2cqe_qpn_full_n == 1'b0)) | ((ap_predicate_op287_write_state2 == 1'b1) & (rt_releaseFifo_full_n == 1'b0)) | ((ap_predicate_op284_write_state2 == 1'b1) & (retrans2rx_init_full_n == 1'b0)) | ((ap_predicate_op281_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op278_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op275_write_state2 == 1'b1) & (retransmitter2exh_eventFifo_full_n == 1'b0)) | ((ap_predicate_op272_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op269_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((rt_metaReqFifo_full_n == 1'b0) & (rt_state_load_reg_2190 == 4'd2)) | ((ap_predicate_op266_write_state2 == 1'b1) & (retransmitter2exh_eventFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op131_read_state1 == 1'b1) & (rt_pointerRspFifo_empty_n == 1'b0)) | ((ap_predicate_op112_read_state1 == 1'b1) & (rt_pointerRspFifo_empty_n == 1'b0)) | ((ap_predicate_op80_read_state1 == 1'b1) & (rt_metaRspFifo_empty_n == 1'b0)) | ((ap_predicate_op63_read_state1 == 1'b1) & (rt_pointerRspFifo_empty_n == 1'b0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (rt_metaRspFifo_empty_n == 1'b0)) | ((ap_predicate_op26_read_state1 == 1'b1) & (rt_metaRspFifo_empty_n == 1'b0)) | ((ap_predicate_op19_read_state1 == 1'b1) & (rt_pointerRspFifo_empty_n == 1'b0)) | ((ap_predicate_op184_read_state1 == 1'b1) & (rx2retrans_upd_empty_n == 1'b0)) | ((ap_predicate_op179_read_state1 == 1'b1) & (rx2retrans_req_empty_n == 1'b0)) | ((ap_predicate_op174_read_state1 == 1'b1) & (timer2retrans_req_empty_n == 1'b0)) | ((ap_predicate_op157_read_state1 == 1'b1) & (tx2retrans_insertRequest_empty_n == 1'b0)) | ((ap_predicate_op155_read_state1 == 1'b1) & (rt_freeListFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op131_read_state1 == 1'b1) & (rt_pointerRspFifo_empty_n == 1'b0)) | ((ap_predicate_op112_read_state1 == 1'b1) & (rt_pointerRspFifo_empty_n == 1'b0)) | ((ap_predicate_op80_read_state1 == 1'b1) & (rt_metaRspFifo_empty_n == 1'b0)) | ((ap_predicate_op63_read_state1 == 1'b1) & (rt_pointerRspFifo_empty_n == 1'b0)) | ((ap_predicate_op40_read_state1 == 1'b1) & (rt_metaRspFifo_empty_n == 1'b0)) | ((ap_predicate_op26_read_state1 == 1'b1) & (rt_metaRspFifo_empty_n == 1'b0)) | ((ap_predicate_op19_read_state1 == 1'b1) & (rt_pointerRspFifo_empty_n == 1'b0)) | ((ap_predicate_op184_read_state1 == 1'b1) & (rx2retrans_upd_empty_n == 1'b0)) | ((ap_predicate_op179_read_state1 == 1'b1) & (rx2retrans_req_empty_n == 1'b0)) | ((ap_predicate_op174_read_state1 == 1'b1) & (timer2retrans_req_empty_n == 1'b0)) | ((ap_predicate_op157_read_state1 == 1'b1) & (tx2retrans_insertRequest_empty_n == 1'b0)) | ((ap_predicate_op155_read_state1 == 1'b1) & (rt_freeListFifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ap_predicate_op342_write_state2 == 1'b1) & (rt_pointerReqFifo_full_n == 1'b0)) | ((ap_predicate_op338_write_state2 == 1'b1) & (rt_pointerReqFifo_full_n == 1'b0)) | ((ap_predicate_op335_write_state2 == 1'b1) & (rt_pointerReqFifo_full_n == 1'b0)) | ((ap_predicate_op332_write_state2 == 1'b1) & (rt_pointerReqFifo_full_n == 1'b0)) | ((ap_predicate_op328_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op325_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op322_write_state2 == 1'b1) & (rt_pointerUpdFifo_full_n == 1'b0)) | ((ap_predicate_op319_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op310_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op307_write_state2 == 1'b1) & (rt_pointerUpdFifo_full_n == 1'b0)) | ((ap_predicate_op304_write_state2 == 1'b1) & (rt_pointerUpdFifo_full_n == 1'b0)) | ((rt_pointerUpdFifo_full_n == 1'b0) & (rt_state_load_reg_2190 == 4'd2)) | ((ap_predicate_op300_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op290_write_state2 == 1'b1) & (retrans2cqe_qpn_full_n == 1'b0)) | ((ap_predicate_op287_write_state2 == 1'b1) & (rt_releaseFifo_full_n == 1'b0)) | ((ap_predicate_op284_write_state2 == 1'b1) & (retrans2rx_init_full_n == 1'b0)) | ((ap_predicate_op281_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op278_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op275_write_state2 == 1'b1) & (retransmitter2exh_eventFifo_full_n == 1'b0)) | ((ap_predicate_op272_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((ap_predicate_op269_write_state2 == 1'b1) & (rt_metaReqFifo_full_n == 1'b0)) | ((rt_metaReqFifo_full_n == 1'b0) & (rt_state_load_reg_2190 == 4'd2)) | ((ap_predicate_op266_write_state2 == 1'b1) & (retransmitter2exh_eventFifo_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_1092 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1707 = ((icmp_ln442_reg_2365 == 1'd0) & (tmp_77_reg_2352 == 1'd1) & (tmp_127_i_reg_2323 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (rt_state_load_reg_2190 == 4'd4));
end

always @ (*) begin
    ap_condition_1711 = ((grp_fu_1216_p3 == 1'd1) & (grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd5) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_condition_1714 = ((grp_fu_1216_p3 == 1'd1) & (grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd3) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_condition_1728 = (~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_1743 = (~(rt_state_load_reg_2190 == 4'd8) & ~(rt_state_load_reg_2190 == 4'd9) & ~(rt_state_load_reg_2190 == 4'd1) & ~(rt_state_load_reg_2190 == 4'd2) & ~(rt_state_load_reg_2190 == 4'd3) & ~(rt_state_load_reg_2190 == 4'd4) & ~(rt_state_load_reg_2190 == 4'd5) & ~(rt_state_load_reg_2190 == 4'd6) & ~(rt_state_load_reg_2190 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_2410 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_630 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_655 = ((grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd4));
end

always @ (*) begin
    ap_condition_658 = ((icmp_ln442_fu_1492_p2 == 1'd1) & (grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd4));
end

always @ (*) begin
    ap_condition_830 = ((icmp_ln442_fu_1492_p2 == 1'd0) & (grp_fu_1247_p3 == 1'd1) & (grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd4));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_mux_ptrMeta_tail_V_1_flag_5_i_phi_fu_1064_p44 = ap_phi_reg_pp0_iter1_ptrMeta_tail_V_1_flag_5_i_reg_1059;

assign ap_phi_reg_pp0_iter0_p_0_0_0_0179_i_reg_1050 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrMeta_head_V_1_flag_3_i_reg_572 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrMeta_head_V_1_flag_7_i_reg_840 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrMeta_head_V_1_new_1_i_reg_690 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrMeta_head_V_1_new_2_i_reg_622 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrMeta_head_V_1_new_5_i_reg_534 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrMeta_head_V_1_new_7_i_reg_911 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrMeta_tail_V_1_flag_5_i_reg_1059 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrMeta_tail_V_1_new_2_i_reg_634 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrMeta_tail_V_1_new_3_i_reg_546 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrMeta_tail_V_1_new_5_i_reg_1132 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrMeta_valid_1_loc_0_i_reg_583 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrMeta_valid_1_new_2_i_reg_647 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrMeta_valid_1_new_5_i_reg_559 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrMeta_valid_1_new_7_i_reg_980 = 'bx;

assign ap_phi_reg_pp0_iter0_rt_state_flag_10_i_reg_459 = 'bx;

assign ap_phi_reg_pp0_iter0_rt_state_flag_15_i_reg_702 = 'bx;

assign ap_phi_reg_pp0_iter0_rt_state_flag_4_i_reg_661 = 'bx;

assign ap_phi_reg_pp0_iter0_rt_state_flag_5_i_reg_593 = 'bx;

assign ap_phi_reg_pp0_iter0_rt_state_flag_8_i_reg_505 = 'bx;

assign ap_phi_reg_pp0_iter0_rt_state_new_10_i_reg_482 = 'bx;

assign ap_phi_reg_pp0_iter0_rt_state_new_15_i_reg_773 = 'bx;

assign ap_phi_reg_pp0_iter0_rt_state_new_4_i_reg_676 = 'bx;

assign ap_phi_reg_pp0_iter0_rt_state_new_5_i_reg_608 = 'bx;

assign ap_phi_reg_pp0_iter0_rt_state_new_8_i_reg_520 = 'bx;

always @ (*) begin
    ap_predicate_op112_read_state1 = ((grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd3));
end

always @ (*) begin
    ap_predicate_op131_read_state1 = ((grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd1));
end

always @ (*) begin
    ap_predicate_op155_read_state1 = (~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (tmp_172_i_nbreadreq_fu_372_p3 == 1'd1) & (tmp_171_i_nbreadreq_fu_364_p3 == 1'd1) & (tmp_168_i_nbreadreq_fu_356_p3 == 1'd0) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0));
end

always @ (*) begin
    ap_predicate_op157_read_state1 = (~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (tmp_172_i_nbreadreq_fu_372_p3 == 1'd1) & (tmp_171_i_nbreadreq_fu_364_p3 == 1'd1) & (tmp_168_i_nbreadreq_fu_356_p3 == 1'd0) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0));
end

always @ (*) begin
    ap_predicate_op174_read_state1 = (~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (tmp_168_i_nbreadreq_fu_356_p3 == 1'd1) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd0) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0));
end

always @ (*) begin
    ap_predicate_op179_read_state1 = (~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (tmp_133_i_nbreadreq_fu_348_p3 == 1'd1) & (tmp_i_nbreadreq_fu_340_p3 == 1'd0));
end

always @ (*) begin
    ap_predicate_op184_read_state1 = (~(rt_state == 4'd1) & ~(rt_state == 4'd3) & ~(rt_state == 4'd4) & ~(rt_state == 4'd5) & ~(rt_state == 4'd6) & ~(rt_state == 4'd7) & ~(rt_state == 4'd8) & ~(rt_state == 4'd2) & ~(rt_state == 4'd9) & (tmp_i_nbreadreq_fu_340_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op19_read_state1 = ((grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd8));
end

always @ (*) begin
    ap_predicate_op266_write_state2 = ((tmp_82_reg_2276 == 1'd1) & (tmp_130_i_reg_2267 == 1'd1) & (rt_state_load_reg_2190 == 4'd7));
end

always @ (*) begin
    ap_predicate_op269_write_state2 = ((tmp_83_reg_2280 == 1'd0) & (tmp_82_reg_2276 == 1'd1) & (tmp_130_i_reg_2267 == 1'd1) & (rt_state_load_reg_2190 == 4'd7));
end

always @ (*) begin
    ap_predicate_op26_read_state1 = ((grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd7));
end

always @ (*) begin
    ap_predicate_op272_write_state2 = ((tmp_81_reg_2297 == 1'd0) & (icmp_ln1019_reg_2301 == 1'd0) & (tmp_80_reg_2293 == 1'd1) & (tmp_129_i_reg_2289 == 1'd1) & (rt_state_load_reg_2190 == 4'd6));
end

always @ (*) begin
    ap_predicate_op275_write_state2 = ((icmp_ln1019_reg_2301 == 1'd1) & (tmp_80_reg_2293 == 1'd1) & (tmp_129_i_reg_2289 == 1'd1) & (rt_state_load_reg_2190 == 4'd6));
end

always @ (*) begin
    ap_predicate_op278_write_state2 = ((tmp_81_reg_2297 == 1'd0) & (icmp_ln1019_reg_2301 == 1'd1) & (tmp_80_reg_2293 == 1'd1) & (tmp_129_i_reg_2289 == 1'd1) & (rt_state_load_reg_2190 == 4'd6));
end

always @ (*) begin
    ap_predicate_op281_write_state2 = ((tmp_79_reg_2319 == 1'd1) & (tmp_128_i_reg_2310 == 1'd1) & (rt_state_load_reg_2190 == 4'd5));
end

always @ (*) begin
    ap_predicate_op284_write_state2 = ((empty_295_reg_2356 == 1'd1) & (tmp_77_reg_2352 == 1'd1) & (tmp_127_i_reg_2323 == 1'd1) & (rt_state_load_reg_2190 == 4'd4));
end

always @ (*) begin
    ap_predicate_op287_write_state2 = ((icmp_ln442_reg_2365 == 1'd0) & (tmp_77_reg_2352 == 1'd1) & (tmp_127_i_reg_2323 == 1'd1) & (rt_state_load_reg_2190 == 4'd4));
end

always @ (*) begin
    ap_predicate_op290_write_state2 = ((tmp_76_reg_2348 == 1'd1) & (icmp_ln442_reg_2365 == 1'd0) & (tmp_77_reg_2352 == 1'd1) & (tmp_127_i_reg_2323 == 1'd1) & (rt_state_load_reg_2190 == 4'd4));
end

always @ (*) begin
    ap_predicate_op300_write_state2 = ((icmp_ln442_reg_2365 == 1'd1) & (tmp_77_reg_2352 == 1'd1) & (tmp_127_i_reg_2323 == 1'd1) & (rt_state_load_reg_2190 == 4'd4));
end

always @ (*) begin
    ap_predicate_op304_write_state2 = ((tmp_77_reg_2352 == 1'd1) & (tmp_127_i_reg_2323 == 1'd1) & (rt_state_load_reg_2190 == 4'd4));
end

always @ (*) begin
    ap_predicate_op307_write_state2 = ((tmp_75_reg_2393 == 1'd0) & (tmp_126_i_reg_2384 == 1'd1) & (rt_state_load_reg_2190 == 4'd3));
end

always @ (*) begin
    ap_predicate_op310_write_state2 = ((tmp_75_reg_2393 == 1'd1) & (tmp_126_i_reg_2384 == 1'd1) & (rt_state_load_reg_2190 == 4'd3));
end

always @ (*) begin
    ap_predicate_op319_write_state2 = ((tmp_reg_2406 == 1'd0) & (tmp_i_293_reg_2402 == 1'd1) & (rt_state_load_reg_2190 == 4'd1));
end

always @ (*) begin
    ap_predicate_op322_write_state2 = ((tmp_reg_2406 == 1'd0) & (tmp_i_293_reg_2402 == 1'd1) & (rt_state_load_reg_2190 == 4'd1));
end

always @ (*) begin
    ap_predicate_op325_write_state2 = ((tmp_reg_2406 == 1'd1) & (tmp_i_293_reg_2402 == 1'd1) & (rt_state_load_reg_2190 == 4'd1));
end

always @ (*) begin
    ap_predicate_op328_write_state2 = ((ptrMeta_valid_1_load_reg_2259 == 1'd1) & (rt_state_load_reg_2190 == 4'd9));
end

always @ (*) begin
    ap_predicate_op332_write_state2 = (~(rt_state_load_reg_2190 == 4'd8) & ~(rt_state_load_reg_2190 == 4'd9) & ~(rt_state_load_reg_2190 == 4'd1) & ~(rt_state_load_reg_2190 == 4'd2) & ~(rt_state_load_reg_2190 == 4'd3) & ~(rt_state_load_reg_2190 == 4'd4) & ~(rt_state_load_reg_2190 == 4'd5) & ~(rt_state_load_reg_2190 == 4'd6) & ~(rt_state_load_reg_2190 == 4'd7) & (tmp_172_i_reg_2426 == 1'd1) & (tmp_171_i_reg_2422 == 1'd1) & (tmp_168_i_reg_2418 == 1'd0) & (tmp_133_i_reg_2414 == 1'd0) & (tmp_i_reg_2410 == 1'd0));
end

always @ (*) begin
    ap_predicate_op335_write_state2 = (~(rt_state_load_reg_2190 == 4'd8) & ~(rt_state_load_reg_2190 == 4'd9) & ~(rt_state_load_reg_2190 == 4'd1) & ~(rt_state_load_reg_2190 == 4'd2) & ~(rt_state_load_reg_2190 == 4'd3) & ~(rt_state_load_reg_2190 == 4'd4) & ~(rt_state_load_reg_2190 == 4'd5) & ~(rt_state_load_reg_2190 == 4'd6) & ~(rt_state_load_reg_2190 == 4'd7) & (tmp_168_i_reg_2418 == 1'd1) & (tmp_133_i_reg_2414 == 1'd0) & (tmp_i_reg_2410 == 1'd0));
end

always @ (*) begin
    ap_predicate_op338_write_state2 = (~(rt_state_load_reg_2190 == 4'd8) & ~(rt_state_load_reg_2190 == 4'd9) & ~(rt_state_load_reg_2190 == 4'd1) & ~(rt_state_load_reg_2190 == 4'd2) & ~(rt_state_load_reg_2190 == 4'd3) & ~(rt_state_load_reg_2190 == 4'd4) & ~(rt_state_load_reg_2190 == 4'd5) & ~(rt_state_load_reg_2190 == 4'd6) & ~(rt_state_load_reg_2190 == 4'd7) & (tmp_133_i_reg_2414 == 1'd1) & (tmp_i_reg_2410 == 1'd0));
end

always @ (*) begin
    ap_predicate_op342_write_state2 = (~(rt_state_load_reg_2190 == 4'd8) & ~(rt_state_load_reg_2190 == 4'd9) & ~(rt_state_load_reg_2190 == 4'd1) & ~(rt_state_load_reg_2190 == 4'd2) & ~(rt_state_load_reg_2190 == 4'd3) & ~(rt_state_load_reg_2190 == 4'd4) & ~(rt_state_load_reg_2190 == 4'd5) & ~(rt_state_load_reg_2190 == 4'd6) & ~(rt_state_load_reg_2190 == 4'd7) & (tmp_i_reg_2410 == 1'd1));
end

always @ (*) begin
    ap_predicate_op40_read_state1 = ((grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd6));
end

always @ (*) begin
    ap_predicate_op63_read_state1 = ((grp_nbreadreq_fu_312_p3 == 1'd1) & (rt_state == 4'd5));
end

always @ (*) begin
    ap_predicate_op80_read_state1 = ((grp_nbreadreq_fu_326_p3 == 1'd1) & (rt_state == 4'd4));
end

assign empty_294_fu_1456_p2 = ((update_op_code_V == 5'd13) ? 1'b1 : 1'b0);

assign empty_295_fu_1462_p2 = (empty_fu_1450_p2 | empty_294_fu_1456_p2);

assign empty_fu_1450_p2 = ((update_op_code_V == 5'd16) ? 1'b1 : 1'b0);

assign grp_fu_1216_p3 = rt_pointerRspFifo_dout[48'd32];

assign grp_fu_1247_p3 = rt_metaRspFifo_dout[256'd240];

assign grp_fu_1255_p3 = rt_metaRspFifo_dout[256'd248];

assign grp_nbreadreq_fu_312_p3 = rt_pointerRspFifo_empty_n;

assign grp_nbreadreq_fu_326_p3 = rt_metaRspFifo_empty_n;

assign icmp_ln1019_fu_1380_p2 = ((trunc_ln495_fu_1376_p1 == retrans_psn_V) ? 1'b1 : 1'b0);

assign icmp_ln442_fu_1492_p2 = ((tmp_87_fu_1482_p4 == 4'd0) ? 1'b1 : 1'b0);

assign or_ln449_fu_1957_p2 = (tmp_296_i_fu_1932_p13 | 249'd1766847064778384329583297500742918515827483896875618958121606201292619776);

assign ptrMeta_valid_1_load_load_fu_1362_p1 = ptrMeta_valid_1;

assign retrans2cqe_qpn_din = update_qpn_V[9:0];

assign retrans2rx_init_din = tmp_290_i_fu_1885_p3;

assign rt_releaseFifo_din = curr_V_1;

assign rt_state_load_load_fu_1313_p1 = rt_state;

assign sext_ln490_fu_1407_p1 = $signed(ap_phi_mux_rt_state_new_8_i_phi_fu_523_p6);

assign sext_ln532_fu_1386_p1 = $signed(ap_phi_mux_rt_state_new_10_i_phi_fu_485_p12);

assign tmp_133_i_nbreadreq_fu_348_p3 = rx2retrans_req_empty_n;

assign tmp_168_i_nbreadreq_fu_356_p3 = timer2retrans_req_empty_n;

assign tmp_171_i_nbreadreq_fu_364_p3 = tx2retrans_insertRequest_empty_n;

assign tmp_172_i_nbreadreq_fu_372_p3 = rt_freeListFifo_empty_n;

assign tmp_281_i_fu_2047_p5 = {{{{ptrMeta_valid_1_load_reg_2259}, {ptrMeta_tail_V_1}}, {ptrMeta_head_V_1_load_reg_2251}}, {insert_qpn_V_1}};

assign tmp_287_i_fu_1996_p3 = {{trunc_ln415_reg_2397}, {update_qpn_V}};

assign tmp_290_i_fu_1885_p3 = {{tmp_86_reg_2360}, {tmp_139_i_reg_2332}};

assign tmp_296_i_fu_1932_p13 = {{{{{{{{{{{{tmp_90_reg_2374}, {12'd0}}, {reg_1305}}, {7'd0}}, {tmp_89_reg_2369}}, {add_ln841_fu_1922_p2}}, {add_ln840_6_fu_1917_p2}}, {add_ln840_fu_1912_p2}}, {11'd0}}, {tmp_295_i_reg_2379}}, {8'd0}}, {add_ln840_7_fu_1927_p2}};

assign tmp_298_i_fu_1979_p5 = {{{{ptrMeta_valid_1_loc_0_i_reg_583}, {ptrMeta_tail_V_1}}, {ap_phi_reg_pp0_iter1_p_0_0_0_0179_i_reg_1050}}, {update_qpn_V}};

assign tmp_87_fu_1482_p4 = {{add_ln442_fu_1476_p2[4:1]}};

assign tmp_i_nbreadreq_fu_340_p3 = rx2retrans_upd_empty_n;

assign trunc_ln335_fu_1722_p1 = rx2retrans_upd_dout[15:0];

assign trunc_ln342_fu_1702_p1 = rx2retrans_req_dout[15:0];

assign trunc_ln350_fu_1682_p1 = timer2retrans_req_dout[15:0];

assign trunc_ln358_fu_1568_p1 = tx2retrans_insertRequest_dout[15:0];

assign trunc_ln367_fu_1552_p1 = rt_pointerRspFifo_dout[15:0];

assign trunc_ln401_fu_1531_p1 = rt_pointerRspFifo_dout[15:0];

assign trunc_ln415_fu_1537_p1 = rt_pointerRspFifo_dout[31:0];

assign trunc_ln423_fu_1416_p1 = rt_metaRspFifo_dout[23:0];

assign trunc_ln480_fu_1395_p1 = rt_pointerRspFifo_dout[15:0];

assign trunc_ln495_fu_1376_p1 = rt_metaRspFifo_dout[23:0];

assign trunc_ln537_fu_1372_p1 = rt_metaRspFifo_dout[23:0];

assign trunc_ln558_fu_1367_p1 = rt_pointerRspFifo_dout[15:0];

assign xor_ln455_fu_1498_p2 = (grp_fu_1255_p3 ^ 1'd1);

assign zext_ln336_cast_fu_2172_p3 = {{1'd1}, {trunc_ln335_reg_2448}};

assign zext_ln336_fu_2179_p1 = zext_ln336_cast_fu_2172_p3;

assign zext_ln344_fu_2163_p1 = trunc_ln342_reg_2442;

assign zext_ln352_fu_2154_p1 = trunc_ln350_reg_2436;

assign zext_ln359_cast_fu_2137_p3 = {{1'd1}, {trunc_ln358_reg_2430}};

assign zext_ln359_fu_2144_p1 = zext_ln359_cast_fu_2137_p3;

assign zext_ln374_cast_fu_2062_p14 = {{{{{{{{{{{{{{{{{{{{{{{{21'd1052688}, {insert_offs_V_load_reg_2245}}}, {7'd0}}}, {insert_lst_V_load_reg_2239}}}, {insert_length_V_load_reg_2233}}}, {insert_remoteAddr_V_load_reg_2227}}}, {insert_localAddr_V_load_reg_2221}}}, {11'd0}}}, {insert_opCode_V_1_load_reg_2215}}}, {24'd0}}}, {insert_psn_V_load_reg_2209}}}, {48'd0}}}, {newMetaIdx_V_1_load_reg_2199}};

assign zext_ln374_fu_2084_p1 = zext_ln374_cast_fu_2062_p14;

assign zext_ln375_cast_fu_2089_p5 = {{{{{{1'd1}, {newMetaIdx_V_1_load_reg_2199}}}, {newMetaIdx_V_1_load_reg_2199}}}, {insert_qpn_V_1}};

assign zext_ln375_fu_2099_p1 = zext_ln375_cast_fu_2089_p5;

assign zext_ln382_cast_fu_2104_p5 = {{{{{{217'd105312291668557186697918027683670432318895095400549111254310977536}, {newMetaIdx_V_1_load_reg_2199}}}, {80'd0}}}, {reg_1291}};

assign zext_ln382_fu_2115_p1 = zext_ln382_cast_fu_2104_p5;

assign zext_ln389_fu_1557_p1 = ap_phi_mux_rt_state_new_4_i_phi_fu_679_p6;

assign zext_ln392_cast_fu_2020_p14 = {{{{{{{{{{{{{{{{{{{{{{{{21'd1052688}, {insert_offs_V_load_reg_2245}}}, {7'd0}}}, {insert_lst_V_load_reg_2239}}}, {insert_length_V_load_reg_2233}}}, {insert_remoteAddr_V_load_reg_2227}}}, {insert_localAddr_V_load_reg_2221}}}, {11'd0}}}, {insert_opCode_V_1_load_reg_2215}}}, {24'd0}}}, {insert_psn_V_load_reg_2209}}}, {48'd0}}}, {newMetaIdx_V_1_load_reg_2199}};

assign zext_ln392_fu_2042_p1 = zext_ln392_cast_fu_2020_p14;

assign zext_ln394_fu_2057_p1 = tmp_281_i_fu_2047_p5;

assign zext_ln406_cast_fu_2008_p3 = {{101'd1346878762742493739090247155712}, {trunc_ln401_reg_2388}};

assign zext_ln406_fu_2015_p1 = zext_ln406_cast_fu_2008_p3;

assign zext_ln415_fu_2003_p1 = tmp_287_i_fu_1996_p3;

assign zext_ln419_fu_1547_p1 = ap_phi_mux_rt_state_new_5_i_phi_fu_611_p6;

assign zext_ln449_cast_fu_1963_p5 = {{{{{{8'd128}, {or_ln449_fu_1957_p2}}}, {48'd0}}}, {ptrMeta_head_V_1_load_reg_2251}};

assign zext_ln449_fu_1974_p1 = zext_ln449_cast_fu_1963_p5;

assign zext_ln471_fu_1991_p1 = tmp_298_i_fu_1979_p5;

assign zext_ln485_cast_fu_1873_p3 = {{101'd1346878762742493739090247155712}, {trunc_ln480_reg_2314}};

assign zext_ln485_fu_1880_p1 = zext_ln485_cast_fu_1873_p3;

assign zext_ln490_fu_1411_p1 = $unsigned(sext_ln490_fu_1407_p1);

assign zext_ln502_cast_fu_1831_p12 = {{{{{{{{{{{{{{{{{{{{5'd16}, {reg_1305}}}, {7'd0}}}, {tmp_88_reg_2305}}}, {8'd0}}}, {retrans_psn_V_load_reg_2194}}}, {reg_1309}}}, {16'd0}}}, {retrans_qpn_V}}}, {27'd0}}}, {reg_1301}};

assign zext_ln502_fu_1855_p1 = zext_ln502_cast_fu_1831_p12;

assign zext_ln506_cast_fu_1860_p3 = {{101'd1346878762742493739090247155712}, {reg_1296}};

assign zext_ln506_fu_1868_p1 = zext_ln506_cast_fu_1860_p3;

assign zext_ln518_cast_fu_1818_p3 = {{101'd1346878762742493739090247155712}, {reg_1296}};

assign zext_ln518_fu_1826_p1 = zext_ln518_cast_fu_1818_p3;

assign zext_ln532_fu_1390_p1 = $unsigned(sext_ln532_fu_1386_p1);

assign zext_ln541_cast_fu_1776_p12 = {{{{{{{{{{{{{{{{{{{{5'd16}, {reg_1305}}}, {7'd0}}}, {tmp_85_reg_2284}}}, {8'd0}}}, {trunc_ln537_reg_2271}}}, {reg_1309}}}, {16'd0}}}, {retrans_qpn_V}}}, {27'd0}}}, {reg_1301}};

assign zext_ln541_fu_1800_p1 = zext_ln541_cast_fu_1776_p12;

assign zext_ln545_cast_fu_1805_p3 = {{101'd1346878762742493739090247155712}, {reg_1296}};

assign zext_ln545_fu_1813_p1 = zext_ln545_cast_fu_1805_p3;

assign zext_ln566_cast_fu_2120_p3 = {{101'd1346878762742493739090247155712}, {ptrMeta_head_V_1_load_reg_2251}};

assign zext_ln566_fu_2127_p1 = zext_ln566_cast_fu_2120_p3;

endmodule //rocev2_top_process_retransmissions_0_s
