
Meteostation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ae8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005f8  08004bf4  08004bf4  00014bf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080051ec  080051ec  000151ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080051f0  080051f0  000151f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000170  20000000  080051f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001bb4  20000170  08005364  00020170  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20001d24  08005364  00021d24  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020170  2**0
                  CONTENTS, READONLY
  9 .debug_info   00024a35  00000000  00000000  00020199  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000047a1  00000000  00000000  00044bce  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000e4cb  00000000  00000000  0004936f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000f18  00000000  00000000  00057840  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001c58  00000000  00000000  00058758  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000a1c0  00000000  00000000  0005a3b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000050ee  00000000  00000000  00064570  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0006965e  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002f00  00000000  00000000  000696dc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000170 	.word	0x20000170
 8000128:	00000000 	.word	0x00000000
 800012c:	08004bdc 	.word	0x08004bdc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000174 	.word	0x20000174
 8000148:	08004bdc 	.word	0x08004bdc

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800015c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800015e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000162:	490d      	ldr	r1, [pc, #52]	; (8000198 <HAL_InitTick+0x3c>)
 8000164:	4a0d      	ldr	r2, [pc, #52]	; (800019c <HAL_InitTick+0x40>)
 8000166:	7809      	ldrb	r1, [r1, #0]
 8000168:	6812      	ldr	r2, [r2, #0]
 800016a:	fbb3 f3f1 	udiv	r3, r3, r1
{
 800016e:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000170:	fbb2 f0f3 	udiv	r0, r2, r3
 8000174:	f000 f8a0 	bl	80002b8 <HAL_SYSTICK_Config>
 8000178:	b908      	cbnz	r0, 800017e <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800017a:	2d0f      	cmp	r5, #15
 800017c:	d901      	bls.n	8000182 <HAL_InitTick+0x26>
    return HAL_ERROR;
 800017e:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000180:	bd38      	pop	{r3, r4, r5, pc}
 8000182:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000184:	4602      	mov	r2, r0
 8000186:	4629      	mov	r1, r5
 8000188:	f04f 30ff 	mov.w	r0, #4294967295
 800018c:	f000 f852 	bl	8000234 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000190:	4b03      	ldr	r3, [pc, #12]	; (80001a0 <HAL_InitTick+0x44>)
 8000192:	4620      	mov	r0, r4
 8000194:	601d      	str	r5, [r3, #0]
 8000196:	bd38      	pop	{r3, r4, r5, pc}
 8000198:	20000000 	.word	0x20000000
 800019c:	20000128 	.word	0x20000128
 80001a0:	20000004 	.word	0x20000004

080001a4 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001a4:	4a07      	ldr	r2, [pc, #28]	; (80001c4 <HAL_Init+0x20>)
{
 80001a6:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001a8:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001aa:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001ac:	f043 0310 	orr.w	r3, r3, #16
 80001b0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001b2:	f000 f82d 	bl	8000210 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001b6:	2000      	movs	r0, #0
 80001b8:	f7ff ffd0 	bl	800015c <HAL_InitTick>
  HAL_MspInit();
 80001bc:	f004 f972 	bl	80044a4 <HAL_MspInit>
}
 80001c0:	2000      	movs	r0, #0
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	40022000 	.word	0x40022000

080001c8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80001c8:	4a03      	ldr	r2, [pc, #12]	; (80001d8 <HAL_IncTick+0x10>)
 80001ca:	4b04      	ldr	r3, [pc, #16]	; (80001dc <HAL_IncTick+0x14>)
 80001cc:	6811      	ldr	r1, [r2, #0]
 80001ce:	781b      	ldrb	r3, [r3, #0]
 80001d0:	440b      	add	r3, r1
 80001d2:	6013      	str	r3, [r2, #0]
 80001d4:	4770      	bx	lr
 80001d6:	bf00      	nop
 80001d8:	200003b0 	.word	0x200003b0
 80001dc:	20000000 	.word	0x20000000

080001e0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001e0:	4b01      	ldr	r3, [pc, #4]	; (80001e8 <HAL_GetTick+0x8>)
 80001e2:	6818      	ldr	r0, [r3, #0]
}
 80001e4:	4770      	bx	lr
 80001e6:	bf00      	nop
 80001e8:	200003b0 	.word	0x200003b0

080001ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80001ec:	b538      	push	{r3, r4, r5, lr}
 80001ee:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80001f0:	f7ff fff6 	bl	80001e0 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80001f4:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 80001f6:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 80001f8:	d002      	beq.n	8000200 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80001fa:	4b04      	ldr	r3, [pc, #16]	; (800020c <HAL_Delay+0x20>)
 80001fc:	781b      	ldrb	r3, [r3, #0]
 80001fe:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000200:	f7ff ffee 	bl	80001e0 <HAL_GetTick>
 8000204:	1b40      	subs	r0, r0, r5
 8000206:	4284      	cmp	r4, r0
 8000208:	d8fa      	bhi.n	8000200 <HAL_Delay+0x14>
  {
  }
}
 800020a:	bd38      	pop	{r3, r4, r5, pc}
 800020c:	20000000 	.word	0x20000000

08000210 <HAL_NVIC_SetPriorityGrouping>:
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000210:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000214:	4a06      	ldr	r2, [pc, #24]	; (8000230 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000216:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000218:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800021a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800021e:	400b      	ands	r3, r1
 8000220:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000224:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000228:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800022a:	60d3      	str	r3, [r2, #12]
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop
 8000230:	e000ed00 	.word	0xe000ed00

08000234 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000234:	4b18      	ldr	r3, [pc, #96]	; (8000298 <HAL_NVIC_SetPriority+0x64>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000236:	b470      	push	{r4, r5, r6}
 8000238:	68dc      	ldr	r4, [r3, #12]
 800023a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800023e:	f1c4 0607 	rsb	r6, r4, #7
 8000242:	2e04      	cmp	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000244:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000248:	bf28      	it	cs
 800024a:	2604      	movcs	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800024c:	2b06      	cmp	r3, #6
 800024e:	d917      	bls.n	8000280 <HAL_NVIC_SetPriority+0x4c>
 8000250:	2501      	movs	r5, #1
 8000252:	3c03      	subs	r4, #3
 8000254:	40a5      	lsls	r5, r4
 8000256:	3d01      	subs	r5, #1
 8000258:	402a      	ands	r2, r5

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800025a:	2301      	movs	r3, #1
 800025c:	40b3      	lsls	r3, r6
 800025e:	3b01      	subs	r3, #1
 8000260:	4019      	ands	r1, r3
 8000262:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) < 0)
 8000264:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000266:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) < 0)
 800026a:	db0c      	blt.n	8000286 <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800026c:	0109      	lsls	r1, r1, #4
 800026e:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000272:	b2c9      	uxtb	r1, r1
 8000274:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000278:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800027c:	bc70      	pop	{r4, r5, r6}
 800027e:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000280:	2200      	movs	r2, #0
 8000282:	4614      	mov	r4, r2
 8000284:	e7e9      	b.n	800025a <HAL_NVIC_SetPriority+0x26>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000286:	4b05      	ldr	r3, [pc, #20]	; (800029c <HAL_NVIC_SetPriority+0x68>)
 8000288:	f000 000f 	and.w	r0, r0, #15
 800028c:	0109      	lsls	r1, r1, #4
 800028e:	b2c9      	uxtb	r1, r1
 8000290:	4403      	add	r3, r0
 8000292:	7619      	strb	r1, [r3, #24]
 8000294:	bc70      	pop	{r4, r5, r6}
 8000296:	4770      	bx	lr
 8000298:	e000ed00 	.word	0xe000ed00
 800029c:	e000ecfc 	.word	0xe000ecfc

080002a0 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80002a0:	2301      	movs	r3, #1
 80002a2:	f000 011f 	and.w	r1, r0, #31
 80002a6:	4a03      	ldr	r2, [pc, #12]	; (80002b4 <HAL_NVIC_EnableIRQ+0x14>)
 80002a8:	0940      	lsrs	r0, r0, #5
 80002aa:	408b      	lsls	r3, r1
 80002ac:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	e000e100 	.word	0xe000e100

080002b8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80002b8:	3801      	subs	r0, #1
 80002ba:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80002be:	d20d      	bcs.n	80002dc <HAL_SYSTICK_Config+0x24>
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80002c0:	b430      	push	{r4, r5}
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002c2:	25f0      	movs	r5, #240	; 0xf0
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80002c4:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002c6:	2107      	movs	r1, #7
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80002c8:	4b05      	ldr	r3, [pc, #20]	; (80002e0 <HAL_SYSTICK_Config+0x28>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002ca:	4c06      	ldr	r4, [pc, #24]	; (80002e4 <HAL_SYSTICK_Config+0x2c>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80002cc:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002ce:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80002d2:	4610      	mov	r0, r2
   return SysTick_Config(TicksNumb);
}
 80002d4:	bc30      	pop	{r4, r5}
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80002d6:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002d8:	6019      	str	r1, [r3, #0]
 80002da:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80002dc:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 80002de:	4770      	bx	lr
 80002e0:	e000e010 	.word	0xe000e010
 80002e4:	e000ed00 	.word	0xe000ed00

080002e8 <HAL_SYSTICK_CLKSourceConfig>:
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80002e8:	4a04      	ldr	r2, [pc, #16]	; (80002fc <HAL_SYSTICK_CLKSourceConfig+0x14>)
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80002ea:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80002ec:	6813      	ldr	r3, [r2, #0]
 80002ee:	bf0c      	ite	eq
 80002f0:	f043 0304 	orreq.w	r3, r3, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80002f4:	f023 0304 	bicne.w	r3, r3, #4
 80002f8:	6013      	str	r3, [r2, #0]
 80002fa:	4770      	bx	lr
 80002fc:	e000e010 	.word	0xe000e010

08000300 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000300:	4770      	bx	lr
 8000302:	bf00      	nop

08000304 <HAL_SYSTICK_IRQHandler>:
{
 8000304:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000306:	f7ff fffb 	bl	8000300 <HAL_SYSTICK_Callback>
 800030a:	bd08      	pop	{r3, pc}

0800030c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800030c:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800030e:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8000312:	2b02      	cmp	r3, #2
 8000314:	d004      	beq.n	8000320 <HAL_DMA_Abort_IT+0x14>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000316:	2204      	movs	r2, #4
        
    status = HAL_ERROR;
 8000318:	2401      	movs	r4, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800031a:	6382      	str	r2, [r0, #56]	; 0x38
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 800031c:	4620      	mov	r0, r4
 800031e:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000320:	6803      	ldr	r3, [r0, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000322:	491d      	ldr	r1, [pc, #116]	; (8000398 <HAL_DMA_Abort_IT+0x8c>)
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000324:	681a      	ldr	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000326:	428b      	cmp	r3, r1
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000328:	f022 020e 	bic.w	r2, r2, #14
 800032c:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 800032e:	681a      	ldr	r2, [r3, #0]
 8000330:	f022 0201 	bic.w	r2, r2, #1
 8000334:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000336:	d021      	beq.n	800037c <HAL_DMA_Abort_IT+0x70>
 8000338:	4a18      	ldr	r2, [pc, #96]	; (800039c <HAL_DMA_Abort_IT+0x90>)
 800033a:	4293      	cmp	r3, r2
 800033c:	d01c      	beq.n	8000378 <HAL_DMA_Abort_IT+0x6c>
 800033e:	3214      	adds	r2, #20
 8000340:	4293      	cmp	r3, r2
 8000342:	d01f      	beq.n	8000384 <HAL_DMA_Abort_IT+0x78>
 8000344:	3214      	adds	r2, #20
 8000346:	4293      	cmp	r3, r2
 8000348:	d01f      	beq.n	800038a <HAL_DMA_Abort_IT+0x7e>
 800034a:	3214      	adds	r2, #20
 800034c:	4293      	cmp	r3, r2
 800034e:	d01f      	beq.n	8000390 <HAL_DMA_Abort_IT+0x84>
 8000350:	3214      	adds	r2, #20
 8000352:	4293      	cmp	r3, r2
 8000354:	bf0c      	ite	eq
 8000356:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 800035a:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
    hdma->State = HAL_DMA_STATE_READY;
 800035e:	2101      	movs	r1, #1
    __HAL_UNLOCK(hdma);
 8000360:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000362:	4d0f      	ldr	r5, [pc, #60]	; (80003a0 <HAL_DMA_Abort_IT+0x94>)
    if(hdma->XferAbortCallback != NULL)
 8000364:	6b42      	ldr	r2, [r0, #52]	; 0x34
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000366:	606b      	str	r3, [r5, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8000368:	f880 1021 	strb.w	r1, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 800036c:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8000370:	b132      	cbz	r2, 8000380 <HAL_DMA_Abort_IT+0x74>
      hdma->XferAbortCallback(hdma);
 8000372:	4790      	blx	r2
}
 8000374:	4620      	mov	r0, r4
 8000376:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000378:	2310      	movs	r3, #16
 800037a:	e7f0      	b.n	800035e <HAL_DMA_Abort_IT+0x52>
 800037c:	2301      	movs	r3, #1
 800037e:	e7ee      	b.n	800035e <HAL_DMA_Abort_IT+0x52>
  HAL_StatusTypeDef status = HAL_OK;
 8000380:	4614      	mov	r4, r2
 8000382:	e7cb      	b.n	800031c <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000384:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000388:	e7e9      	b.n	800035e <HAL_DMA_Abort_IT+0x52>
 800038a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800038e:	e7e6      	b.n	800035e <HAL_DMA_Abort_IT+0x52>
 8000390:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000394:	e7e3      	b.n	800035e <HAL_DMA_Abort_IT+0x52>
 8000396:	bf00      	nop
 8000398:	40020008 	.word	0x40020008
 800039c:	4002001c 	.word	0x4002001c
 80003a0:	40020000 	.word	0x40020000

080003a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80003a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 80003a8:	f04f 0800 	mov.w	r8, #0
{
 80003ac:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80003ae:	4643      	mov	r3, r8
{
 80003b0:	f06f 061f 	mvn.w	r6, #31
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80003b4:	f8df e1e0 	ldr.w	lr, [pc, #480]	; 8000598 <HAL_GPIO_Init+0x1f4>
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80003b8:	f8df c1e0 	ldr.w	ip, [pc, #480]	; 800059c <HAL_GPIO_Init+0x1f8>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80003bc:	4f70      	ldr	r7, [pc, #448]	; (8000580 <HAL_GPIO_Init+0x1dc>)
      switch (GPIO_Init->Mode)
 80003be:	9000      	str	r0, [sp, #0]
 80003c0:	e005      	b.n	80003ce <HAL_GPIO_Init+0x2a>
  for (position = 0U; position < GPIO_NUMBER; position++)
 80003c2:	3301      	adds	r3, #1
 80003c4:	2b10      	cmp	r3, #16
 80003c6:	f106 0604 	add.w	r6, r6, #4
 80003ca:	f000 808b 	beq.w	80004e4 <HAL_GPIO_Init+0x140>
    ioposition = (0x01U << position);
 80003ce:	2201      	movs	r2, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80003d0:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 80003d2:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80003d4:	4014      	ands	r4, r2
    if (iocurrent == ioposition)
 80003d6:	42a2      	cmp	r2, r4
 80003d8:	d1f3      	bne.n	80003c2 <HAL_GPIO_Init+0x1e>
      switch (GPIO_Init->Mode)
 80003da:	684d      	ldr	r5, [r1, #4]
 80003dc:	2d12      	cmp	r5, #18
 80003de:	f000 80a5 	beq.w	800052c <HAL_GPIO_Init+0x188>
 80003e2:	f200 808e 	bhi.w	8000502 <HAL_GPIO_Init+0x15e>
 80003e6:	2d02      	cmp	r5, #2
 80003e8:	f000 80a7 	beq.w	800053a <HAL_GPIO_Init+0x196>
 80003ec:	f240 8083 	bls.w	80004f6 <HAL_GPIO_Init+0x152>
 80003f0:	2d03      	cmp	r5, #3
 80003f2:	f000 809f 	beq.w	8000534 <HAL_GPIO_Init+0x190>
 80003f6:	2d11      	cmp	r5, #17
 80003f8:	d102      	bne.n	8000400 <HAL_GPIO_Init+0x5c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80003fa:	68ca      	ldr	r2, [r1, #12]
 80003fc:	f102 0804 	add.w	r8, r2, #4
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000400:	2cff      	cmp	r4, #255	; 0xff
 8000402:	d872      	bhi.n	80004ea <HAL_GPIO_Init+0x146>
 8000404:	9a00      	ldr	r2, [sp, #0]
 8000406:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 800040a:	4691      	mov	r9, r2
 800040c:	6812      	ldr	r2, [r2, #0]
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800040e:	250f      	movs	r5, #15
 8000410:	fa05 fb0a 	lsl.w	fp, r5, sl
 8000414:	ea22 020b 	bic.w	r2, r2, fp
 8000418:	fa08 fa0a 	lsl.w	sl, r8, sl
 800041c:	ea42 020a 	orr.w	r2, r2, sl
 8000420:	f8c9 2000 	str.w	r2, [r9]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000424:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000428:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 800042c:	d0c9      	beq.n	80003c2 <HAL_GPIO_Init+0x1e>
        __HAL_RCC_AFIO_CLK_ENABLE();
 800042e:	f8de 9018 	ldr.w	r9, [lr, #24]
 8000432:	f023 0203 	bic.w	r2, r3, #3
 8000436:	f049 0901 	orr.w	r9, r9, #1
 800043a:	f8ce 9018 	str.w	r9, [lr, #24]
 800043e:	f8de 9018 	ldr.w	r9, [lr, #24]
 8000442:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8000446:	f009 0901 	and.w	r9, r9, #1
 800044a:	f8cd 900c 	str.w	r9, [sp, #12]
 800044e:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000452:	f003 0903 	and.w	r9, r3, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000456:	f8dd b00c 	ldr.w	fp, [sp, #12]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800045a:	ea4f 0989 	mov.w	r9, r9, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 800045e:	f8d2 b008 	ldr.w	fp, [r2, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000462:	fa05 f509 	lsl.w	r5, r5, r9
 8000466:	ea2b 0005 	bic.w	r0, fp, r5
 800046a:	9001      	str	r0, [sp, #4]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800046c:	9800      	ldr	r0, [sp, #0]
 800046e:	4560      	cmp	r0, ip
 8000470:	d079      	beq.n	8000566 <HAL_GPIO_Init+0x1c2>
 8000472:	4d44      	ldr	r5, [pc, #272]	; (8000584 <HAL_GPIO_Init+0x1e0>)
 8000474:	42a8      	cmp	r0, r5
 8000476:	d079      	beq.n	800056c <HAL_GPIO_Init+0x1c8>
 8000478:	4d43      	ldr	r5, [pc, #268]	; (8000588 <HAL_GPIO_Init+0x1e4>)
 800047a:	9800      	ldr	r0, [sp, #0]
 800047c:	42a8      	cmp	r0, r5
 800047e:	d07a      	beq.n	8000576 <HAL_GPIO_Init+0x1d2>
 8000480:	4d42      	ldr	r5, [pc, #264]	; (800058c <HAL_GPIO_Init+0x1e8>)
 8000482:	9800      	ldr	r0, [sp, #0]
 8000484:	42a8      	cmp	r0, r5
 8000486:	bf0c      	ite	eq
 8000488:	f04f 0b03 	moveq.w	fp, #3
 800048c:	f04f 0b04 	movne.w	fp, #4
 8000490:	fa0b f909 	lsl.w	r9, fp, r9
 8000494:	9801      	ldr	r0, [sp, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000496:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800049a:	ea40 0509 	orr.w	r5, r0, r9
        AFIO->EXTICR[position >> 2U] = temp;
 800049e:	6095      	str	r5, [r2, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 80004a0:	683a      	ldr	r2, [r7, #0]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80004a2:	f103 0301 	add.w	r3, r3, #1
          SET_BIT(EXTI->IMR, iocurrent);
 80004a6:	bf14      	ite	ne
 80004a8:	4322      	orrne	r2, r4
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80004aa:	43a2      	biceq	r2, r4
 80004ac:	603a      	str	r2, [r7, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 80004ae:	687a      	ldr	r2, [r7, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80004b0:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80004b4:	bf14      	ite	ne
 80004b6:	4322      	orrne	r2, r4
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80004b8:	43a2      	biceq	r2, r4
 80004ba:	607a      	str	r2, [r7, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 80004bc:	68ba      	ldr	r2, [r7, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80004be:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80004c2:	bf14      	ite	ne
 80004c4:	4322      	orrne	r2, r4
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80004c6:	43a2      	biceq	r2, r4
 80004c8:	60ba      	str	r2, [r7, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 80004ca:	68fa      	ldr	r2, [r7, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80004cc:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80004d0:	bf14      	ite	ne
 80004d2:	4314      	orrne	r4, r2
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80004d4:	ea22 0404 	biceq.w	r4, r2, r4
  for (position = 0U; position < GPIO_NUMBER; position++)
 80004d8:	2b10      	cmp	r3, #16
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80004da:	60fc      	str	r4, [r7, #12]
 80004dc:	f106 0604 	add.w	r6, r6, #4
  for (position = 0U; position < GPIO_NUMBER; position++)
 80004e0:	f47f af75 	bne.w	80003ce <HAL_GPIO_Init+0x2a>
        }
      }
    }
  }
}
 80004e4:	b005      	add	sp, #20
 80004e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80004ea:	9800      	ldr	r0, [sp, #0]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 80004ec:	46b2      	mov	sl, r6
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80004ee:	6842      	ldr	r2, [r0, #4]
 80004f0:	f100 0904 	add.w	r9, r0, #4
 80004f4:	e78b      	b.n	800040e <HAL_GPIO_Init+0x6a>
      switch (GPIO_Init->Mode)
 80004f6:	b1a5      	cbz	r5, 8000522 <HAL_GPIO_Init+0x17e>
 80004f8:	2d01      	cmp	r5, #1
 80004fa:	d181      	bne.n	8000400 <HAL_GPIO_Init+0x5c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80004fc:	f8d1 800c 	ldr.w	r8, [r1, #12]
          break;
 8000500:	e77e      	b.n	8000400 <HAL_GPIO_Init+0x5c>
      switch (GPIO_Init->Mode)
 8000502:	4823      	ldr	r0, [pc, #140]	; (8000590 <HAL_GPIO_Init+0x1ec>)
 8000504:	4285      	cmp	r5, r0
 8000506:	d00c      	beq.n	8000522 <HAL_GPIO_Init+0x17e>
 8000508:	d91b      	bls.n	8000542 <HAL_GPIO_Init+0x19e>
 800050a:	4822      	ldr	r0, [pc, #136]	; (8000594 <HAL_GPIO_Init+0x1f0>)
 800050c:	4285      	cmp	r5, r0
 800050e:	d008      	beq.n	8000522 <HAL_GPIO_Init+0x17e>
 8000510:	f500 3080 	add.w	r0, r0, #65536	; 0x10000
 8000514:	4285      	cmp	r5, r0
 8000516:	d004      	beq.n	8000522 <HAL_GPIO_Init+0x17e>
 8000518:	f8df 9084 	ldr.w	r9, [pc, #132]	; 80005a0 <HAL_GPIO_Init+0x1fc>
 800051c:	454d      	cmp	r5, r9
 800051e:	f47f af6f 	bne.w	8000400 <HAL_GPIO_Init+0x5c>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000522:	688d      	ldr	r5, [r1, #8]
 8000524:	b9bd      	cbnz	r5, 8000556 <HAL_GPIO_Init+0x1b2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000526:	f04f 0804 	mov.w	r8, #4
 800052a:	e769      	b.n	8000400 <HAL_GPIO_Init+0x5c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800052c:	68ca      	ldr	r2, [r1, #12]
 800052e:	f102 080c 	add.w	r8, r2, #12
          break;
 8000532:	e765      	b.n	8000400 <HAL_GPIO_Init+0x5c>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000534:	f04f 0800 	mov.w	r8, #0
 8000538:	e762      	b.n	8000400 <HAL_GPIO_Init+0x5c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800053a:	68ca      	ldr	r2, [r1, #12]
 800053c:	f102 0808 	add.w	r8, r2, #8
          break;
 8000540:	e75e      	b.n	8000400 <HAL_GPIO_Init+0x5c>
      switch (GPIO_Init->Mode)
 8000542:	f8df 9060 	ldr.w	r9, [pc, #96]	; 80005a4 <HAL_GPIO_Init+0x200>
 8000546:	454d      	cmp	r5, r9
 8000548:	d0eb      	beq.n	8000522 <HAL_GPIO_Init+0x17e>
 800054a:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 800054e:	454d      	cmp	r5, r9
 8000550:	f47f af56 	bne.w	8000400 <HAL_GPIO_Init+0x5c>
 8000554:	e7e5      	b.n	8000522 <HAL_GPIO_Init+0x17e>
            GPIOx->BSRR = ioposition;
 8000556:	9800      	ldr	r0, [sp, #0]
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000558:	2d01      	cmp	r5, #1
            GPIOx->BSRR = ioposition;
 800055a:	bf0c      	ite	eq
 800055c:	6102      	streq	r2, [r0, #16]
            GPIOx->BRR = ioposition;
 800055e:	6142      	strne	r2, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000560:	f04f 0808 	mov.w	r8, #8
 8000564:	e74c      	b.n	8000400 <HAL_GPIO_Init+0x5c>
 8000566:	f04f 0900 	mov.w	r9, #0
 800056a:	e793      	b.n	8000494 <HAL_GPIO_Init+0xf0>
 800056c:	f04f 0b01 	mov.w	fp, #1
 8000570:	fa0b f909 	lsl.w	r9, fp, r9
 8000574:	e78e      	b.n	8000494 <HAL_GPIO_Init+0xf0>
 8000576:	f04f 0b02 	mov.w	fp, #2
 800057a:	fa0b f909 	lsl.w	r9, fp, r9
 800057e:	e789      	b.n	8000494 <HAL_GPIO_Init+0xf0>
 8000580:	40010400 	.word	0x40010400
 8000584:	40010c00 	.word	0x40010c00
 8000588:	40011000 	.word	0x40011000
 800058c:	40011400 	.word	0x40011400
 8000590:	10210000 	.word	0x10210000
 8000594:	10310000 	.word	0x10310000
 8000598:	40021000 	.word	0x40021000
 800059c:	40010800 	.word	0x40010800
 80005a0:	10220000 	.word	0x10220000
 80005a4:	10110000 	.word	0x10110000

080005a8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80005a8:	6883      	ldr	r3, [r0, #8]
 80005aa:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80005ac:	bf14      	ite	ne
 80005ae:	2001      	movne	r0, #1
 80005b0:	2000      	moveq	r0, #0
 80005b2:	4770      	bx	lr

080005b4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80005b4:	b902      	cbnz	r2, 80005b8 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80005b6:	0409      	lsls	r1, r1, #16
 80005b8:	6101      	str	r1, [r0, #16]
 80005ba:	4770      	bx	lr

080005bc <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80005bc:	68c3      	ldr	r3, [r0, #12]
 80005be:	4059      	eors	r1, r3
 80005c0:	60c1      	str	r1, [r0, #12]
 80005c2:	4770      	bx	lr

080005c4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80005c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80005c8:	4607      	mov	r7, r0
 80005ca:	4690      	mov	r8, r2
 80005cc:	4699      	mov	r9, r3
 80005ce:	f3c1 4607 	ubfx	r6, r1, #16, #8
 80005d2:	b28d      	uxth	r5, r1
 80005d4:	683c      	ldr	r4, [r7, #0]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80005d6:	2e01      	cmp	r6, #1
 80005d8:	d01f      	beq.n	800061a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x56>
 80005da:	69a0      	ldr	r0, [r4, #24]
 80005dc:	ea35 0300 	bics.w	r3, r5, r0
 80005e0:	bf14      	ite	ne
 80005e2:	2001      	movne	r0, #1
 80005e4:	2000      	moveq	r0, #0
 80005e6:	b300      	cbz	r0, 800062a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x66>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80005e8:	6960      	ldr	r0, [r4, #20]
 80005ea:	0543      	lsls	r3, r0, #21
 80005ec:	d41f      	bmi.n	800062e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x6a>

      return HAL_ERROR;
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80005ee:	f1b8 3fff 	cmp.w	r8, #4294967295
 80005f2:	d0f0      	beq.n	80005d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x12>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80005f4:	f1b8 0f00 	cmp.w	r8, #0
 80005f8:	d005      	beq.n	8000606 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x42>
 80005fa:	f7ff fdf1 	bl	80001e0 <HAL_GetTick>
 80005fe:	eba0 0009 	sub.w	r0, r0, r9
 8000602:	4580      	cmp	r8, r0
 8000604:	d2e6      	bcs.n	80005d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8000606:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8000608:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 800060a:	633b      	str	r3, [r7, #48]	; 0x30

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800060c:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8000610:	f887 203d 	strb.w	r2, [r7, #61]	; 0x3d

        return HAL_TIMEOUT;
 8000614:	2003      	movs	r0, #3
 8000616:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800061a:	6962      	ldr	r2, [r4, #20]
 800061c:	ea35 0302 	bics.w	r3, r5, r2
 8000620:	bf14      	ite	ne
 8000622:	2001      	movne	r0, #1
 8000624:	2000      	moveq	r0, #0
 8000626:	2800      	cmp	r0, #0
 8000628:	d1de      	bne.n	80005e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x24>
      }
    }
  }
  return HAL_OK;
}
 800062a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      hi2c->PreviousState = I2C_STATE_NONE;
 800062e:	2200      	movs	r2, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000630:	f46f 6680 	mvn.w	r6, #1024	; 0x400
      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8000634:	2504      	movs	r5, #4
      hi2c->State= HAL_I2C_STATE_READY;
 8000636:	2120      	movs	r1, #32
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000638:	6823      	ldr	r3, [r4, #0]
      return HAL_ERROR;
 800063a:	2001      	movs	r0, #1
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800063c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000640:	6023      	str	r3, [r4, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000642:	6166      	str	r6, [r4, #20]
      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8000644:	643d      	str	r5, [r7, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8000646:	f887 203c 	strb.w	r2, [r7, #60]	; 0x3c
      hi2c->PreviousState = I2C_STATE_NONE;
 800064a:	633a      	str	r2, [r7, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 800064c:	f887 103d 	strb.w	r1, [r7, #61]	; 0x3d
      return HAL_ERROR;
 8000650:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08000654 <I2C_WaitOnFlagUntilTimeout>:
{
 8000654:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000658:	4680      	mov	r8, r0
 800065a:	4617      	mov	r7, r2
 800065c:	461d      	mov	r5, r3
 800065e:	f3c1 4607 	ubfx	r6, r1, #16, #8
 8000662:	b28c      	uxth	r4, r1
 8000664:	f8d8 1000 	ldr.w	r1, [r8]
 8000668:	e009      	b.n	800067e <I2C_WaitOnFlagUntilTimeout+0x2a>
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 800066a:	6988      	ldr	r0, [r1, #24]
 800066c:	ea34 0300 	bics.w	r3, r4, r0
 8000670:	bf0c      	ite	eq
 8000672:	2001      	moveq	r0, #1
 8000674:	2000      	movne	r0, #0
 8000676:	42b8      	cmp	r0, r7
 8000678:	d10b      	bne.n	8000692 <I2C_WaitOnFlagUntilTimeout+0x3e>
    if(Timeout != HAL_MAX_DELAY)
 800067a:	1c6b      	adds	r3, r5, #1
 800067c:	d10c      	bne.n	8000698 <I2C_WaitOnFlagUntilTimeout+0x44>
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 800067e:	2e01      	cmp	r6, #1
 8000680:	d1f3      	bne.n	800066a <I2C_WaitOnFlagUntilTimeout+0x16>
 8000682:	694b      	ldr	r3, [r1, #20]
 8000684:	ea34 0303 	bics.w	r3, r4, r3
 8000688:	bf0c      	ite	eq
 800068a:	2001      	moveq	r0, #1
 800068c:	2000      	movne	r0, #0
 800068e:	42b8      	cmp	r0, r7
 8000690:	d0f3      	beq.n	800067a <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8000692:	2000      	movs	r0, #0
}
 8000694:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8000698:	b12d      	cbz	r5, 80006a6 <I2C_WaitOnFlagUntilTimeout+0x52>
 800069a:	f7ff fda1 	bl	80001e0 <HAL_GetTick>
 800069e:	9b06      	ldr	r3, [sp, #24]
 80006a0:	1ac0      	subs	r0, r0, r3
 80006a2:	4285      	cmp	r5, r0
 80006a4:	d2de      	bcs.n	8000664 <I2C_WaitOnFlagUntilTimeout+0x10>
        hi2c->PreviousState = I2C_STATE_NONE;
 80006a6:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 80006a8:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 80006aa:	f8c8 3030 	str.w	r3, [r8, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 80006ae:	f888 303c 	strb.w	r3, [r8, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 80006b2:	f888 203d 	strb.w	r2, [r8, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 80006b6:	2003      	movs	r0, #3
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80006b8:	f888 303e 	strb.w	r3, [r8, #62]	; 0x3e
 80006bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080006c0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 80006c0:	b570      	push	{r4, r5, r6, lr}
 80006c2:	4605      	mov	r5, r0
 80006c4:	460c      	mov	r4, r1
 80006c6:	4616      	mov	r6, r2

  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80006c8:	e008      	b.n	80006dc <I2C_WaitOnRXNEFlagUntilTimeout+0x1c>
  {
    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80006ca:	6951      	ldr	r1, [r2, #20]
 80006cc:	06c9      	lsls	r1, r1, #27
 80006ce:	d417      	bmi.n	8000700 <I2C_WaitOnRXNEFlagUntilTimeout+0x40>

      return HAL_ERROR;
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80006d0:	b15c      	cbz	r4, 80006ea <I2C_WaitOnRXNEFlagUntilTimeout+0x2a>
 80006d2:	f7ff fd85 	bl	80001e0 <HAL_GetTick>
 80006d6:	1b80      	subs	r0, r0, r6
 80006d8:	4284      	cmp	r4, r0
 80006da:	d306      	bcc.n	80006ea <I2C_WaitOnRXNEFlagUntilTimeout+0x2a>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80006dc:	682a      	ldr	r2, [r5, #0]
 80006de:	6953      	ldr	r3, [r2, #20]
 80006e0:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 80006e4:	d0f1      	beq.n	80006ca <I2C_WaitOnRXNEFlagUntilTimeout+0xa>
      __HAL_UNLOCK(hi2c);

      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 80006e6:	2000      	movs	r0, #0
}
 80006e8:	bd70      	pop	{r4, r5, r6, pc}
      hi2c->State= HAL_I2C_STATE_READY;
 80006ea:	2220      	movs	r2, #32
      __HAL_UNLOCK(hi2c);
 80006ec:	2100      	movs	r1, #0
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80006ee:	6c2b      	ldr	r3, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 80006f0:	f885 103c 	strb.w	r1, [r5, #60]	; 0x3c
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80006f4:	4313      	orrs	r3, r2
 80006f6:	642b      	str	r3, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 80006f8:	2003      	movs	r0, #3
      hi2c->State= HAL_I2C_STATE_READY;
 80006fa:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
 80006fe:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000700:	f06f 0010 	mvn.w	r0, #16
      hi2c->State= HAL_I2C_STATE_READY;
 8000704:	2120      	movs	r1, #32
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000706:	6150      	str	r0, [r2, #20]
      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000708:	642b      	str	r3, [r5, #64]	; 0x40
      return HAL_ERROR;
 800070a:	2001      	movs	r0, #1
      hi2c->PreviousState = I2C_STATE_NONE;
 800070c:	632b      	str	r3, [r5, #48]	; 0x30
      __HAL_UNLOCK(hi2c);
 800070e:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
      hi2c->State= HAL_I2C_STATE_READY;
 8000712:	f885 103d 	strb.w	r1, [r5, #61]	; 0x3d
      return HAL_ERROR;
 8000716:	bd70      	pop	{r4, r5, r6, pc}

08000718 <I2C_WaitOnTXEFlagUntilTimeout>:
{    
 8000718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800071a:	4604      	mov	r4, r0
 800071c:	460e      	mov	r6, r1
 800071e:	4617      	mov	r7, r2
 8000720:	6820      	ldr	r0, [r4, #0]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8000722:	6943      	ldr	r3, [r0, #20]
 8000724:	f013 0380 	ands.w	r3, r3, #128	; 0x80
 8000728:	d123      	bne.n	8000772 <I2C_WaitOnTXEFlagUntilTimeout+0x5a>
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800072a:	6945      	ldr	r5, [r0, #20]
 800072c:	056a      	lsls	r2, r5, #21
 800072e:	d50c      	bpl.n	800074a <I2C_WaitOnTXEFlagUntilTimeout+0x32>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000730:	f46f 6580 	mvn.w	r5, #1024	; 0x400

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8000734:	2104      	movs	r1, #4
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 8000736:	2220      	movs	r2, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000738:	6145      	str	r5, [r0, #20]
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800073a:	6421      	str	r1, [r4, #64]	; 0x40
      return HAL_ERROR;
 800073c:	2001      	movs	r0, #1
    hi2c->PreviousState = I2C_STATE_NONE;
 800073e:	6323      	str	r3, [r4, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000740:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->State= HAL_I2C_STATE_READY;
 8000744:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
 8000748:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 800074a:	1c73      	adds	r3, r6, #1
 800074c:	d0e9      	beq.n	8000722 <I2C_WaitOnTXEFlagUntilTimeout+0xa>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800074e:	b126      	cbz	r6, 800075a <I2C_WaitOnTXEFlagUntilTimeout+0x42>
 8000750:	f7ff fd46 	bl	80001e0 <HAL_GetTick>
 8000754:	1bc0      	subs	r0, r0, r7
 8000756:	4286      	cmp	r6, r0
 8000758:	d2e2      	bcs.n	8000720 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        hi2c->State= HAL_I2C_STATE_READY;
 800075a:	2120      	movs	r1, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 800075c:	2200      	movs	r2, #0
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800075e:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8000760:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000764:	430b      	orrs	r3, r1
 8000766:	6423      	str	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8000768:	2003      	movs	r0, #3
        hi2c->PreviousState = I2C_STATE_NONE;
 800076a:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 800076c:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
 8000770:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return HAL_OK;      
 8000772:	2000      	movs	r0, #0
 8000774:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000776:	bf00      	nop

08000778 <I2C_RequestMemoryRead>:
{
 8000778:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800077c:	6804      	ldr	r4, [r0, #0]
{
 800077e:	b084      	sub	sp, #16
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8000780:	6825      	ldr	r5, [r4, #0]
{
 8000782:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8000784:	f445 6580 	orr.w	r5, r5, #1024	; 0x400
 8000788:	6025      	str	r5, [r4, #0]
  hi2c->Instance->CR1 |= I2C_CR1_START;
 800078a:	6825      	ldr	r5, [r4, #0]
{
 800078c:	4688      	mov	r8, r1
  hi2c->Instance->CR1 |= I2C_CR1_START;
 800078e:	f445 7580 	orr.w	r5, r5, #256	; 0x100
{
 8000792:	4691      	mov	r9, r2
 8000794:	469a      	mov	sl, r3
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8000796:	6025      	str	r5, [r4, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8000798:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800079a:	9600      	str	r6, [sp, #0]
 800079c:	2200      	movs	r2, #0
 800079e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
{
 80007a2:	4607      	mov	r7, r0
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80007a4:	f7ff ff56 	bl	8000654 <I2C_WaitOnFlagUntilTimeout>
 80007a8:	b118      	cbz	r0, 80007b2 <I2C_RequestMemoryRead+0x3a>
      return HAL_TIMEOUT;
 80007aa:	2003      	movs	r0, #3
}
 80007ac:	b004      	add	sp, #16
 80007ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80007b2:	683b      	ldr	r3, [r7, #0]
 80007b4:	fa5f f888 	uxtb.w	r8, r8
 80007b8:	f008 02fe 	and.w	r2, r8, #254	; 0xfe
 80007bc:	611a      	str	r2, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80007be:	492e      	ldr	r1, [pc, #184]	; (8000878 <I2C_RequestMemoryRead+0x100>)
 80007c0:	4633      	mov	r3, r6
 80007c2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80007c4:	4638      	mov	r0, r7
 80007c6:	f7ff fefd 	bl	80005c4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80007ca:	b120      	cbz	r0, 80007d6 <I2C_RequestMemoryRead+0x5e>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80007cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80007ce:	2b04      	cmp	r3, #4
 80007d0:	d1eb      	bne.n	80007aa <I2C_RequestMemoryRead+0x32>
      return HAL_ERROR;
 80007d2:	2001      	movs	r0, #1
 80007d4:	e7ea      	b.n	80007ac <I2C_RequestMemoryRead+0x34>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80007d6:	683b      	ldr	r3, [r7, #0]
 80007d8:	9003      	str	r0, [sp, #12]
 80007da:	6959      	ldr	r1, [r3, #20]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80007dc:	4632      	mov	r2, r6
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80007de:	9103      	str	r1, [sp, #12]
 80007e0:	699b      	ldr	r3, [r3, #24]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80007e2:	990c      	ldr	r1, [sp, #48]	; 0x30
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80007e4:	9303      	str	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80007e6:	4638      	mov	r0, r7
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80007e8:	9b03      	ldr	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80007ea:	f7ff ff95 	bl	8000718 <I2C_WaitOnTXEFlagUntilTimeout>
 80007ee:	b960      	cbnz	r0, 800080a <I2C_RequestMemoryRead+0x92>
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80007f0:	f1ba 0f01 	cmp.w	sl, #1
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80007f4:	683b      	ldr	r3, [r7, #0]
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80007f6:	d112      	bne.n	800081e <I2C_RequestMemoryRead+0xa6>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80007f8:	fa5f f289 	uxtb.w	r2, r9
 80007fc:	611a      	str	r2, [r3, #16]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80007fe:	4632      	mov	r2, r6
 8000800:	990c      	ldr	r1, [sp, #48]	; 0x30
 8000802:	4638      	mov	r0, r7
 8000804:	f7ff ff88 	bl	8000718 <I2C_WaitOnTXEFlagUntilTimeout>
 8000808:	b1c0      	cbz	r0, 800083c <I2C_RequestMemoryRead+0xc4>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800080a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800080c:	2b04      	cmp	r3, #4
 800080e:	d1cc      	bne.n	80007aa <I2C_RequestMemoryRead+0x32>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000810:	683a      	ldr	r2, [r7, #0]
      return HAL_ERROR;
 8000812:	2001      	movs	r0, #1
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000814:	6813      	ldr	r3, [r2, #0]
 8000816:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800081a:	6013      	str	r3, [r2, #0]
 800081c:	e7c6      	b.n	80007ac <I2C_RequestMemoryRead+0x34>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800081e:	ea4f 2219 	mov.w	r2, r9, lsr #8
 8000822:	611a      	str	r2, [r3, #16]
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000824:	990c      	ldr	r1, [sp, #48]	; 0x30
 8000826:	4632      	mov	r2, r6
 8000828:	4638      	mov	r0, r7
 800082a:	f7ff ff75 	bl	8000718 <I2C_WaitOnTXEFlagUntilTimeout>
 800082e:	2800      	cmp	r0, #0
 8000830:	d1eb      	bne.n	800080a <I2C_RequestMemoryRead+0x92>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8000832:	683a      	ldr	r2, [r7, #0]
 8000834:	fa5f f389 	uxtb.w	r3, r9
 8000838:	6113      	str	r3, [r2, #16]
 800083a:	e7e0      	b.n	80007fe <I2C_RequestMemoryRead+0x86>
  hi2c->Instance->CR1 |= I2C_CR1_START;
 800083c:	683c      	ldr	r4, [r7, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800083e:	4602      	mov	r2, r0
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8000840:	6821      	ldr	r1, [r4, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8000842:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8000844:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8000848:	6021      	str	r1, [r4, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800084a:	4638      	mov	r0, r7
 800084c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8000850:	9600      	str	r6, [sp, #0]
 8000852:	f7ff feff 	bl	8000654 <I2C_WaitOnFlagUntilTimeout>
 8000856:	2800      	cmp	r0, #0
 8000858:	d1a7      	bne.n	80007aa <I2C_RequestMemoryRead+0x32>
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800085a:	683a      	ldr	r2, [r7, #0]
 800085c:	f048 0801 	orr.w	r8, r8, #1
 8000860:	f8c2 8010 	str.w	r8, [r2, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8000864:	4633      	mov	r3, r6
 8000866:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8000868:	4903      	ldr	r1, [pc, #12]	; (8000878 <I2C_RequestMemoryRead+0x100>)
 800086a:	4638      	mov	r0, r7
 800086c:	f7ff feaa 	bl	80005c4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8000870:	2800      	cmp	r0, #0
 8000872:	d1ab      	bne.n	80007cc <I2C_RequestMemoryRead+0x54>
 8000874:	e79a      	b.n	80007ac <I2C_RequestMemoryRead+0x34>
 8000876:	bf00      	nop
 8000878:	00010002 	.word	0x00010002

0800087c <HAL_I2C_Init>:
  if(hi2c == NULL)
 800087c:	2800      	cmp	r0, #0
 800087e:	d07e      	beq.n	800097e <HAL_I2C_Init+0x102>
{
 8000880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(hi2c->State == HAL_I2C_STATE_RESET)
 8000882:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000886:	4604      	mov	r4, r0
 8000888:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800088c:	2b00      	cmp	r3, #0
 800088e:	d061      	beq.n	8000954 <HAL_I2C_Init+0xd8>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000890:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 8000892:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000894:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8000898:	6813      	ldr	r3, [r2, #0]
 800089a:	f023 0301 	bic.w	r3, r3, #1
 800089e:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80008a0:	f001 fe2c 	bl	80024fc <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80008a4:	6863      	ldr	r3, [r4, #4]
 80008a6:	4a37      	ldr	r2, [pc, #220]	; (8000984 <HAL_I2C_Init+0x108>)
 80008a8:	4293      	cmp	r3, r2
 80008aa:	d830      	bhi.n	800090e <HAL_I2C_Init+0x92>
 80008ac:	4a36      	ldr	r2, [pc, #216]	; (8000988 <HAL_I2C_Init+0x10c>)
 80008ae:	4290      	cmp	r0, r2
 80008b0:	d94e      	bls.n	8000950 <HAL_I2C_Init+0xd4>
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 80008b2:	005a      	lsls	r2, r3, #1
 80008b4:	1e43      	subs	r3, r0, #1
 80008b6:	fbb3 f3f2 	udiv	r3, r3, r2
 80008ba:	3301      	adds	r3, #1
 80008bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80008c0:	2b04      	cmp	r3, #4
 80008c2:	bf38      	it	cc
 80008c4:	2304      	movcc	r3, #4
  freqrange = I2C_FREQRANGE(pclk1);
 80008c6:	4a31      	ldr	r2, [pc, #196]	; (800098c <HAL_I2C_Init+0x110>)
 80008c8:	fba2 2000 	umull	r2, r0, r2, r0
  hi2c->Instance->CR2 = freqrange;
 80008cc:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 80008ce:	0c80      	lsrs	r0, r0, #18
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80008d0:	1c41      	adds	r1, r0, #1
  hi2c->Instance->CR2 = freqrange;
 80008d2:	6050      	str	r0, [r2, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80008d4:	6211      	str	r1, [r2, #32]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80008d6:	2100      	movs	r1, #0
  hi2c->State = HAL_I2C_STATE_READY;
 80008d8:	f04f 0e20 	mov.w	lr, #32
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80008dc:	69e0      	ldr	r0, [r4, #28]
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 80008de:	68e7      	ldr	r7, [r4, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80008e0:	6a26      	ldr	r6, [r4, #32]
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 80008e2:	6925      	ldr	r5, [r4, #16]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80008e4:	4306      	orrs	r6, r0
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 80008e6:	433d      	orrs	r5, r7
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 80008e8:	6960      	ldr	r0, [r4, #20]
 80008ea:	69a7      	ldr	r7, [r4, #24]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 80008ec:	61d3      	str	r3, [r2, #28]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 80008ee:	4338      	orrs	r0, r7
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80008f0:	6016      	str	r6, [r2, #0]
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 80008f2:	6095      	str	r5, [r2, #8]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 80008f4:	60d0      	str	r0, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 80008f6:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 80008f8:	4608      	mov	r0, r1
  __HAL_I2C_ENABLE(hi2c);
 80008fa:	f043 0301 	orr.w	r3, r3, #1
 80008fe:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000900:	6421      	str	r1, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000902:	f884 e03d 	strb.w	lr, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000906:	6321      	str	r1, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000908:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
  return HAL_OK;
 800090c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800090e:	4a20      	ldr	r2, [pc, #128]	; (8000990 <HAL_I2C_Init+0x114>)
 8000910:	4290      	cmp	r0, r2
 8000912:	d91d      	bls.n	8000950 <HAL_I2C_Init+0xd4>
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000914:	f44f 7196 	mov.w	r1, #300	; 0x12c
  freqrange = I2C_FREQRANGE(pclk1);
 8000918:	4d1c      	ldr	r5, [pc, #112]	; (800098c <HAL_I2C_Init+0x110>)
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 800091a:	4a1e      	ldr	r2, [pc, #120]	; (8000994 <HAL_I2C_Init+0x118>)
  freqrange = I2C_FREQRANGE(pclk1);
 800091c:	fba5 6500 	umull	r6, r5, r5, r0
 8000920:	0cad      	lsrs	r5, r5, #18
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000922:	fb01 f105 	mul.w	r1, r1, r5
 8000926:	fba2 2101 	umull	r2, r1, r2, r1
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 800092a:	68a6      	ldr	r6, [r4, #8]
  hi2c->Instance->CR2 = freqrange;
 800092c:	6822      	ldr	r2, [r4, #0]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 800092e:	0989      	lsrs	r1, r1, #6
 8000930:	3101      	adds	r1, #1
  hi2c->Instance->CR2 = freqrange;
 8000932:	6055      	str	r5, [r2, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000934:	6211      	str	r1, [r2, #32]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8000936:	b996      	cbnz	r6, 800095e <HAL_I2C_Init+0xe2>
 8000938:	3801      	subs	r0, #1
 800093a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800093e:	fbb0 f3f3 	udiv	r3, r0, r3
 8000942:	3301      	adds	r3, #1
 8000944:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000948:	b1bb      	cbz	r3, 800097a <HAL_I2C_Init+0xfe>
 800094a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800094e:	e7c2      	b.n	80008d6 <HAL_I2C_Init+0x5a>
    return HAL_ERROR;
 8000950:	2001      	movs	r0, #1
 8000952:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8000954:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8000958:	f003 fdf4 	bl	8004544 <HAL_I2C_MspInit>
 800095c:	e798      	b.n	8000890 <HAL_I2C_Init+0x14>
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 800095e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000962:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000966:	3801      	subs	r0, #1
 8000968:	fbb0 f3f3 	udiv	r3, r0, r3
 800096c:	3301      	adds	r3, #1
 800096e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000972:	b113      	cbz	r3, 800097a <HAL_I2C_Init+0xfe>
 8000974:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000978:	e7ad      	b.n	80008d6 <HAL_I2C_Init+0x5a>
 800097a:	2301      	movs	r3, #1
 800097c:	e7ab      	b.n	80008d6 <HAL_I2C_Init+0x5a>
    return HAL_ERROR;
 800097e:	2001      	movs	r0, #1
}
 8000980:	4770      	bx	lr
 8000982:	bf00      	nop
 8000984:	000186a0 	.word	0x000186a0
 8000988:	001e847f 	.word	0x001e847f
 800098c:	431bde83 	.word	0x431bde83
 8000990:	003d08ff 	.word	0x003d08ff
 8000994:	10624dd3 	.word	0x10624dd3

08000998 <HAL_I2C_Mem_Read>:
{
 8000998:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800099c:	4604      	mov	r4, r0
 800099e:	b086      	sub	sp, #24
 80009a0:	4699      	mov	r9, r3
 80009a2:	460d      	mov	r5, r1
 80009a4:	4617      	mov	r7, r2
 80009a6:	f8bd 803c 	ldrh.w	r8, [sp, #60]	; 0x3c
  tickstart = HAL_GetTick();
 80009aa:	f7ff fc19 	bl	80001e0 <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 80009ae:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80009b2:	2b20      	cmp	r3, #32
 80009b4:	d004      	beq.n	80009c0 <HAL_I2C_Mem_Read+0x28>
    return HAL_BUSY;
 80009b6:	2502      	movs	r5, #2
}
 80009b8:	4628      	mov	r0, r5
 80009ba:	b006      	add	sp, #24
 80009bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009c0:	4606      	mov	r6, r0
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80009c2:	9000      	str	r0, [sp, #0]
 80009c4:	2319      	movs	r3, #25
 80009c6:	2201      	movs	r2, #1
 80009c8:	4995      	ldr	r1, [pc, #596]	; (8000c20 <HAL_I2C_Mem_Read+0x288>)
 80009ca:	4620      	mov	r0, r4
 80009cc:	f7ff fe42 	bl	8000654 <I2C_WaitOnFlagUntilTimeout>
 80009d0:	2800      	cmp	r0, #0
 80009d2:	d1f0      	bne.n	80009b6 <HAL_I2C_Mem_Read+0x1e>
    __HAL_LOCK(hi2c);
 80009d4:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80009d8:	2b01      	cmp	r3, #1
 80009da:	d0ec      	beq.n	80009b6 <HAL_I2C_Mem_Read+0x1e>
 80009dc:	2301      	movs	r3, #1
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80009de:	6821      	ldr	r1, [r4, #0]
    __HAL_LOCK(hi2c);
 80009e0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80009e4:	680b      	ldr	r3, [r1, #0]
 80009e6:	07d8      	lsls	r0, r3, #31
 80009e8:	d403      	bmi.n	80009f2 <HAL_I2C_Mem_Read+0x5a>
      __HAL_I2C_ENABLE(hi2c);
 80009ea:	680b      	ldr	r3, [r1, #0]
 80009ec:	f043 0301 	orr.w	r3, r3, #1
 80009f0:	600b      	str	r3, [r1, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80009f2:	f04f 0e22 	mov.w	lr, #34	; 0x22
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80009f6:	2040      	movs	r0, #64	; 0x40
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80009f8:	f04f 0a00 	mov.w	sl, #0
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80009fc:	680a      	ldr	r2, [r1, #0]
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80009fe:	464b      	mov	r3, r9
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8000a00:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000a04:	600a      	str	r2, [r1, #0]
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000a06:	4a87      	ldr	r2, [pc, #540]	; (8000c24 <HAL_I2C_Mem_Read+0x28c>)
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000a08:	4629      	mov	r1, r5
    hi2c->pBuffPtr    = pData;
 8000a0a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8000a0c:	f884 e03d 	strb.w	lr, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8000a10:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000a14:	f8c4 a040 	str.w	sl, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8000a18:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000a1c:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8000a1e:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
    hi2c->pBuffPtr    = pData;
 8000a20:	6265      	str	r5, [r4, #36]	; 0x24
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000a22:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8000a24:	9601      	str	r6, [sp, #4]
 8000a26:	9500      	str	r5, [sp, #0]
 8000a28:	463a      	mov	r2, r7
    hi2c->XferSize    = hi2c->XferCount;
 8000a2a:	8520      	strh	r0, [r4, #40]	; 0x28
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000a2c:	4620      	mov	r0, r4
 8000a2e:	f7ff fea3 	bl	8000778 <I2C_RequestMemoryRead>
 8000a32:	4605      	mov	r5, r0
 8000a34:	b138      	cbz	r0, 8000a46 <HAL_I2C_Mem_Read+0xae>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000a36:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8000a38:	f884 a03c 	strb.w	sl, [r4, #60]	; 0x3c
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000a3c:	2b04      	cmp	r3, #4
 8000a3e:	f000 80c7 	beq.w	8000bd0 <HAL_I2C_Mem_Read+0x238>
              return HAL_TIMEOUT;
 8000a42:	2503      	movs	r5, #3
 8000a44:	e7b8      	b.n	80009b8 <HAL_I2C_Mem_Read+0x20>
    if(hi2c->XferSize == 0U)
 8000a46:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8000a48:	b99b      	cbnz	r3, 8000a72 <HAL_I2C_Mem_Read+0xda>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000a4a:	6823      	ldr	r3, [r4, #0]
 8000a4c:	9002      	str	r0, [sp, #8]
 8000a4e:	695a      	ldr	r2, [r3, #20]
 8000a50:	9202      	str	r2, [sp, #8]
 8000a52:	699a      	ldr	r2, [r3, #24]
 8000a54:	9202      	str	r2, [sp, #8]
 8000a56:	9a02      	ldr	r2, [sp, #8]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000a58:	681a      	ldr	r2, [r3, #0]
 8000a5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000a5e:	601a      	str	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000a60:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8000a62:	2220      	movs	r2, #32
    __HAL_UNLOCK(hi2c);
 8000a64:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->State = HAL_I2C_STATE_READY;
 8000a68:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000a6c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    return HAL_OK;
 8000a70:	e7a2      	b.n	80009b8 <HAL_I2C_Mem_Read+0x20>
    else if(hi2c->XferSize == 1U)
 8000a72:	2b01      	cmp	r3, #1
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8000a74:	6822      	ldr	r2, [r4, #0]
    else if(hi2c->XferSize == 1U)
 8000a76:	f000 80ad 	beq.w	8000bd4 <HAL_I2C_Mem_Read+0x23c>
    else if(hi2c->XferSize == 2U)
 8000a7a:	2b02      	cmp	r3, #2
 8000a7c:	f000 80bd 	beq.w	8000bfa <HAL_I2C_Mem_Read+0x262>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8000a80:	6811      	ldr	r1, [r2, #0]
 8000a82:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8000a86:	6011      	str	r1, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000a88:	9005      	str	r0, [sp, #20]
 8000a8a:	6951      	ldr	r1, [r2, #20]
 8000a8c:	9105      	str	r1, [sp, #20]
 8000a8e:	6992      	ldr	r2, [r2, #24]
 8000a90:	9205      	str	r2, [sp, #20]
 8000a92:	9a05      	ldr	r2, [sp, #20]
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8000a94:	4f64      	ldr	r7, [pc, #400]	; (8000c28 <HAL_I2C_Mem_Read+0x290>)
    while(hi2c->XferSize > 0U)
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d0e2      	beq.n	8000a60 <HAL_I2C_Mem_Read+0xc8>
      if(hi2c->XferSize <= 3U)
 8000a9a:	2b03      	cmp	r3, #3
 8000a9c:	d84b      	bhi.n	8000b36 <HAL_I2C_Mem_Read+0x19e>
        if(hi2c->XferSize== 1U)
 8000a9e:	2b01      	cmp	r3, #1
 8000aa0:	f000 8088 	beq.w	8000bb4 <HAL_I2C_Mem_Read+0x21c>
        else if(hi2c->XferSize == 2U)
 8000aa4:	2b02      	cmp	r3, #2
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8000aa6:	9600      	str	r6, [sp, #0]
 8000aa8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8000aaa:	f04f 0200 	mov.w	r2, #0
 8000aae:	4639      	mov	r1, r7
 8000ab0:	4620      	mov	r0, r4
        else if(hi2c->XferSize == 2U)
 8000ab2:	d067      	beq.n	8000b84 <HAL_I2C_Mem_Read+0x1ec>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8000ab4:	f7ff fdce 	bl	8000654 <I2C_WaitOnFlagUntilTimeout>
 8000ab8:	2800      	cmp	r0, #0
 8000aba:	d1c2      	bne.n	8000a42 <HAL_I2C_Mem_Read+0xaa>
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8000abc:	6821      	ldr	r1, [r4, #0]
 8000abe:	680b      	ldr	r3, [r1, #0]
 8000ac0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000ac4:	600b      	str	r3, [r1, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ac6:	b672      	cpsid	i
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8000ac8:	6822      	ldr	r2, [r4, #0]
 8000aca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000acc:	6912      	ldr	r2, [r2, #16]
 8000ace:	1c59      	adds	r1, r3, #1
 8000ad0:	6261      	str	r1, [r4, #36]	; 0x24
 8000ad2:	701a      	strb	r2, [r3, #0]
          hi2c->XferCount--;
 8000ad4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          hi2c->XferSize--;
 8000ad6:	8d21      	ldrh	r1, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8000ad8:	3b01      	subs	r3, #1
          hi2c->XferSize--;
 8000ada:	3901      	subs	r1, #1
          hi2c->XferCount--;
 8000adc:	b29b      	uxth	r3, r3
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8000ade:	9600      	str	r6, [sp, #0]
 8000ae0:	4602      	mov	r2, r0
          hi2c->XferSize--;
 8000ae2:	8521      	strh	r1, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8000ae4:	8563      	strh	r3, [r4, #42]	; 0x2a
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8000ae6:	4639      	mov	r1, r7
 8000ae8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8000aea:	4620      	mov	r0, r4
 8000aec:	f7ff fdb2 	bl	8000654 <I2C_WaitOnFlagUntilTimeout>
 8000af0:	2800      	cmp	r0, #0
 8000af2:	d1a6      	bne.n	8000a42 <HAL_I2C_Mem_Read+0xaa>
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000af4:	6823      	ldr	r3, [r4, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8000af6:	6a61      	ldr	r1, [r4, #36]	; 0x24
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000af8:	681a      	ldr	r2, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8000afa:	1c48      	adds	r0, r1, #1
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000afc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000b00:	601a      	str	r2, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8000b02:	691b      	ldr	r3, [r3, #16]
 8000b04:	6260      	str	r0, [r4, #36]	; 0x24
 8000b06:	700b      	strb	r3, [r1, #0]
          hi2c->XferCount--;
 8000b08:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          hi2c->XferSize--;
 8000b0a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8000b0c:	3b01      	subs	r3, #1
 8000b0e:	b29b      	uxth	r3, r3
          hi2c->XferSize--;
 8000b10:	3a01      	subs	r2, #1
          hi2c->XferCount--;
 8000b12:	8563      	strh	r3, [r4, #42]	; 0x2a
          hi2c->XferSize--;
 8000b14:	8522      	strh	r2, [r4, #40]	; 0x28
  __ASM volatile ("cpsie i" : : : "memory");
 8000b16:	b662      	cpsie	i
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8000b18:	6822      	ldr	r2, [r4, #0]
 8000b1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000b1c:	6912      	ldr	r2, [r2, #16]
 8000b1e:	1c59      	adds	r1, r3, #1
 8000b20:	6261      	str	r1, [r4, #36]	; 0x24
 8000b22:	701a      	strb	r2, [r3, #0]
          hi2c->XferCount--;
 8000b24:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          hi2c->XferSize--;
 8000b26:	8d23      	ldrh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8000b28:	3a01      	subs	r2, #1
          hi2c->XferSize--;
 8000b2a:	3b01      	subs	r3, #1
          hi2c->XferCount--;
 8000b2c:	b292      	uxth	r2, r2
          hi2c->XferSize--;
 8000b2e:	b29b      	uxth	r3, r3
          hi2c->XferCount--;
 8000b30:	8562      	strh	r2, [r4, #42]	; 0x2a
          hi2c->XferSize--;
 8000b32:	8523      	strh	r3, [r4, #40]	; 0x28
 8000b34:	e7af      	b.n	8000a96 <HAL_I2C_Mem_Read+0xfe>
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000b36:	4632      	mov	r2, r6
 8000b38:	9910      	ldr	r1, [sp, #64]	; 0x40
 8000b3a:	4620      	mov	r0, r4
 8000b3c:	f7ff fdc0 	bl	80006c0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8000b40:	2800      	cmp	r0, #0
 8000b42:	d141      	bne.n	8000bc8 <HAL_I2C_Mem_Read+0x230>
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8000b44:	6822      	ldr	r2, [r4, #0]
 8000b46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000b48:	6912      	ldr	r2, [r2, #16]
 8000b4a:	1c59      	adds	r1, r3, #1
 8000b4c:	6261      	str	r1, [r4, #36]	; 0x24
 8000b4e:	701a      	strb	r2, [r3, #0]
        hi2c->XferCount--;
 8000b50:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8000b52:	6821      	ldr	r1, [r4, #0]
        hi2c->XferCount--;
 8000b54:	3a01      	subs	r2, #1
 8000b56:	b292      	uxth	r2, r2
        hi2c->XferSize--;
 8000b58:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8000b5a:	8562      	strh	r2, [r4, #42]	; 0x2a
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8000b5c:	694a      	ldr	r2, [r1, #20]
        hi2c->XferSize--;
 8000b5e:	3b01      	subs	r3, #1
 8000b60:	b29b      	uxth	r3, r3
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8000b62:	0752      	lsls	r2, r2, #29
        hi2c->XferSize--;
 8000b64:	8523      	strh	r3, [r4, #40]	; 0x28
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8000b66:	d596      	bpl.n	8000a96 <HAL_I2C_Mem_Read+0xfe>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8000b68:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000b6a:	690a      	ldr	r2, [r1, #16]
 8000b6c:	1c59      	adds	r1, r3, #1
 8000b6e:	6261      	str	r1, [r4, #36]	; 0x24
 8000b70:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8000b72:	8d23      	ldrh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8000b74:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          hi2c->XferSize--;
 8000b76:	3b01      	subs	r3, #1
          hi2c->XferCount--;
 8000b78:	3a01      	subs	r2, #1
          hi2c->XferSize--;
 8000b7a:	b29b      	uxth	r3, r3
          hi2c->XferCount--;
 8000b7c:	b292      	uxth	r2, r2
          hi2c->XferSize--;
 8000b7e:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8000b80:	8562      	strh	r2, [r4, #42]	; 0x2a
 8000b82:	e788      	b.n	8000a96 <HAL_I2C_Mem_Read+0xfe>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8000b84:	f7ff fd66 	bl	8000654 <I2C_WaitOnFlagUntilTimeout>
 8000b88:	2800      	cmp	r0, #0
 8000b8a:	f47f af5a 	bne.w	8000a42 <HAL_I2C_Mem_Read+0xaa>
  __ASM volatile ("cpsid i" : : : "memory");
 8000b8e:	b672      	cpsid	i
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000b90:	6823      	ldr	r3, [r4, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8000b92:	6a61      	ldr	r1, [r4, #36]	; 0x24
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000b94:	681a      	ldr	r2, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8000b96:	1c48      	adds	r0, r1, #1
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000b98:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000b9c:	601a      	str	r2, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8000b9e:	691b      	ldr	r3, [r3, #16]
 8000ba0:	6260      	str	r0, [r4, #36]	; 0x24
 8000ba2:	700b      	strb	r3, [r1, #0]
          hi2c->XferCount--;
 8000ba4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          hi2c->XferSize--;
 8000ba6:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8000ba8:	3b01      	subs	r3, #1
          hi2c->XferSize--;
 8000baa:	3a01      	subs	r2, #1
          hi2c->XferCount--;
 8000bac:	b29b      	uxth	r3, r3
          hi2c->XferSize--;
 8000bae:	8522      	strh	r2, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8000bb0:	8563      	strh	r3, [r4, #42]	; 0x2a
 8000bb2:	e7b0      	b.n	8000b16 <HAL_I2C_Mem_Read+0x17e>
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8000bb4:	4632      	mov	r2, r6
 8000bb6:	9910      	ldr	r1, [sp, #64]	; 0x40
 8000bb8:	4620      	mov	r0, r4
 8000bba:	f7ff fd81 	bl	80006c0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8000bbe:	b918      	cbnz	r0, 8000bc8 <HAL_I2C_Mem_Read+0x230>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8000bc0:	6822      	ldr	r2, [r4, #0]
 8000bc2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000bc4:	6912      	ldr	r2, [r2, #16]
 8000bc6:	e7d1      	b.n	8000b6c <HAL_I2C_Mem_Read+0x1d4>
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8000bc8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000bca:	2b20      	cmp	r3, #32
 8000bcc:	f43f af39 	beq.w	8000a42 <HAL_I2C_Mem_Read+0xaa>
              return HAL_ERROR;
 8000bd0:	2501      	movs	r5, #1
 8000bd2:	e6f1      	b.n	80009b8 <HAL_I2C_Mem_Read+0x20>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8000bd4:	6813      	ldr	r3, [r2, #0]
 8000bd6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000bda:	6013      	str	r3, [r2, #0]
 8000bdc:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000bde:	6823      	ldr	r3, [r4, #0]
 8000be0:	9003      	str	r0, [sp, #12]
 8000be2:	695a      	ldr	r2, [r3, #20]
 8000be4:	9203      	str	r2, [sp, #12]
 8000be6:	699a      	ldr	r2, [r3, #24]
 8000be8:	9203      	str	r2, [sp, #12]
 8000bea:	9a03      	ldr	r2, [sp, #12]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000bec:	681a      	ldr	r2, [r3, #0]
 8000bee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000bf2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000bf4:	b662      	cpsie	i
 8000bf6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8000bf8:	e74c      	b.n	8000a94 <HAL_I2C_Mem_Read+0xfc>
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8000bfa:	6813      	ldr	r3, [r2, #0]
 8000bfc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000c00:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8000c02:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000c04:	6823      	ldr	r3, [r4, #0]
 8000c06:	9004      	str	r0, [sp, #16]
 8000c08:	695a      	ldr	r2, [r3, #20]
 8000c0a:	9204      	str	r2, [sp, #16]
 8000c0c:	699a      	ldr	r2, [r3, #24]
 8000c0e:	9204      	str	r2, [sp, #16]
 8000c10:	9a04      	ldr	r2, [sp, #16]
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8000c12:	681a      	ldr	r2, [r3, #0]
 8000c14:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000c18:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000c1a:	b662      	cpsie	i
 8000c1c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8000c1e:	e739      	b.n	8000a94 <HAL_I2C_Mem_Read+0xfc>
 8000c20:	00100002 	.word	0x00100002
 8000c24:	ffff0000 	.word	0xffff0000
 8000c28:	00010004 	.word	0x00010004

08000c2c <HAL_I2C_MasterTxCpltCallback>:
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop

08000c30 <HAL_I2C_MasterRxCpltCallback>:
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop

08000c34 <HAL_I2C_SlaveTxCpltCallback>:
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <HAL_I2C_SlaveRxCpltCallback>:
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop

08000c3c <HAL_I2C_AddrCallback>:
{
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <HAL_I2C_ListenCpltCallback>:
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop

08000c44 <HAL_I2C_MemTxCpltCallback>:
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <HAL_I2C_MemRxCpltCallback>:
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop

08000c4c <HAL_I2C_ErrorCallback>:
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop

08000c50 <HAL_I2C_AbortCpltCallback>:
{
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop

08000c54 <I2C_ITError>:
{
 8000c54:	b538      	push	{r3, r4, r5, lr}
  uint32_t CurrentState = hi2c->State;
 8000c56:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 8000c5a:	4604      	mov	r4, r0
  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8000c5c:	3b29      	subs	r3, #41	; 0x29
 8000c5e:	2b01      	cmp	r3, #1
 8000c60:	d94e      	bls.n	8000d00 <I2C_ITError+0xac>
    if((hi2c->State != HAL_I2C_STATE_ABORT) && ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) != I2C_CR2_DMAEN))
 8000c62:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000c66:	2b60      	cmp	r3, #96	; 0x60
 8000c68:	6803      	ldr	r3, [r0, #0]
 8000c6a:	d005      	beq.n	8000c78 <I2C_ITError+0x24>
 8000c6c:	685a      	ldr	r2, [r3, #4]
 8000c6e:	0515      	lsls	r5, r2, #20
      hi2c->State = HAL_I2C_STATE_READY;
 8000c70:	bf5c      	itt	pl
 8000c72:	2220      	movpl	r2, #32
 8000c74:	f880 203d 	strbpl.w	r2, [r0, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 8000c78:	2200      	movs	r2, #0
 8000c7a:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000c7c:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
  hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8000c80:	681a      	ldr	r2, [r3, #0]
 8000c82:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000c86:	601a      	str	r2, [r3, #0]
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8000c88:	685a      	ldr	r2, [r3, #4]
 8000c8a:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 8000c8e:	d014      	beq.n	8000cba <I2C_ITError+0x66>
    if(hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8000c90:	6b61      	ldr	r1, [r4, #52]	; 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8000c92:	685a      	ldr	r2, [r3, #4]
    if(hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8000c94:	f891 0021 	ldrb.w	r0, [r1, #33]	; 0x21
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8000c98:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    if(hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8000c9c:	2801      	cmp	r0, #1
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8000c9e:	605a      	str	r2, [r3, #4]
    if(hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8000ca0:	d035      	beq.n	8000d0e <I2C_ITError+0xba>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8000ca2:	4b3a      	ldr	r3, [pc, #232]	; (8000d8c <I2C_ITError+0x138>)
      if(HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8000ca4:	4608      	mov	r0, r1
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8000ca6:	634b      	str	r3, [r1, #52]	; 0x34
      if(HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8000ca8:	f7ff fb30 	bl	800030c <HAL_DMA_Abort_IT>
 8000cac:	2800      	cmp	r0, #0
 8000cae:	d160      	bne.n	8000d72 <I2C_ITError+0x11e>
  if((hi2c->State == HAL_I2C_STATE_LISTEN) && ((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF))
 8000cb0:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8000cb4:	2b28      	cmp	r3, #40	; 0x28
 8000cb6:	d013      	beq.n	8000ce0 <I2C_ITError+0x8c>
 8000cb8:	bd38      	pop	{r3, r4, r5, pc}
  else if(hi2c->State == HAL_I2C_STATE_ABORT)
 8000cba:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 8000cbe:	2960      	cmp	r1, #96	; 0x60
 8000cc0:	d042      	beq.n	8000d48 <I2C_ITError+0xf4>
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8000cc2:	695a      	ldr	r2, [r3, #20]
 8000cc4:	0652      	lsls	r2, r2, #25
 8000cc6:	d504      	bpl.n	8000cd2 <I2C_ITError+0x7e>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8000cc8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000cca:	691b      	ldr	r3, [r3, #16]
 8000ccc:	1c51      	adds	r1, r2, #1
 8000cce:	6261      	str	r1, [r4, #36]	; 0x24
 8000cd0:	7013      	strb	r3, [r2, #0]
    HAL_I2C_ErrorCallback(hi2c);
 8000cd2:	4620      	mov	r0, r4
 8000cd4:	f7ff ffba 	bl	8000c4c <HAL_I2C_ErrorCallback>
  if((hi2c->State == HAL_I2C_STATE_LISTEN) && ((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF))
 8000cd8:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8000cdc:	2b28      	cmp	r3, #40	; 0x28
 8000cde:	d1eb      	bne.n	8000cb8 <I2C_ITError+0x64>
 8000ce0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000ce2:	075b      	lsls	r3, r3, #29
 8000ce4:	d5e8      	bpl.n	8000cb8 <I2C_ITError+0x64>
    hi2c->PreviousState = I2C_STATE_NONE;
 8000ce6:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8000ce8:	2220      	movs	r2, #32
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000cea:	4929      	ldr	r1, [pc, #164]	; (8000d90 <I2C_ITError+0x13c>)
    HAL_I2C_ListenCpltCallback(hi2c);
 8000cec:	4620      	mov	r0, r4
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000cee:	62e1      	str	r1, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8000cf0:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8000cf2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000cf6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8000cfa:	f7ff ffa1 	bl	8000c40 <HAL_I2C_ListenCpltCallback>
 8000cfe:	bd38      	pop	{r3, r4, r5, pc}
    hi2c->PreviousState = I2C_STATE_NONE;
 8000d00:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8000d02:	2228      	movs	r2, #40	; 0x28
    hi2c->PreviousState = I2C_STATE_NONE;
 8000d04:	6303      	str	r3, [r0, #48]	; 0x30
 8000d06:	6803      	ldr	r3, [r0, #0]
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8000d08:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
 8000d0c:	e7b8      	b.n	8000c80 <I2C_ITError+0x2c>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8000d0e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000d10:	4a1e      	ldr	r2, [pc, #120]	; (8000d8c <I2C_ITError+0x138>)
      if(HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8000d12:	4618      	mov	r0, r3
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8000d14:	635a      	str	r2, [r3, #52]	; 0x34
      if(HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8000d16:	f7ff faf9 	bl	800030c <HAL_DMA_Abort_IT>
 8000d1a:	2800      	cmp	r0, #0
 8000d1c:	d0c8      	beq.n	8000cb0 <I2C_ITError+0x5c>
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8000d1e:	6823      	ldr	r3, [r4, #0]
 8000d20:	695a      	ldr	r2, [r3, #20]
 8000d22:	0650      	lsls	r0, r2, #25
 8000d24:	d505      	bpl.n	8000d32 <I2C_ITError+0xde>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8000d26:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000d28:	691b      	ldr	r3, [r3, #16]
 8000d2a:	1c51      	adds	r1, r2, #1
 8000d2c:	6261      	str	r1, [r4, #36]	; 0x24
 8000d2e:	7013      	strb	r3, [r2, #0]
 8000d30:	6823      	ldr	r3, [r4, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8000d32:	2120      	movs	r1, #32
        __HAL_I2C_DISABLE(hi2c);
 8000d34:	681a      	ldr	r2, [r3, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8000d36:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        __HAL_I2C_DISABLE(hi2c);
 8000d38:	f022 0201 	bic.w	r2, r2, #1
 8000d3c:	601a      	str	r2, [r3, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8000d3e:	6b43      	ldr	r3, [r0, #52]	; 0x34
        hi2c->State = HAL_I2C_STATE_READY;
 8000d40:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8000d44:	4798      	blx	r3
 8000d46:	e7b3      	b.n	8000cb0 <I2C_ITError+0x5c>
    hi2c->State = HAL_I2C_STATE_READY;
 8000d48:	2120      	movs	r1, #32
 8000d4a:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000d4e:	6422      	str	r2, [r4, #64]	; 0x40
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8000d50:	695a      	ldr	r2, [r3, #20]
 8000d52:	0651      	lsls	r1, r2, #25
 8000d54:	d505      	bpl.n	8000d62 <I2C_ITError+0x10e>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8000d56:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000d58:	691b      	ldr	r3, [r3, #16]
 8000d5a:	1c51      	adds	r1, r2, #1
 8000d5c:	6261      	str	r1, [r4, #36]	; 0x24
 8000d5e:	7013      	strb	r3, [r2, #0]
 8000d60:	6823      	ldr	r3, [r4, #0]
    __HAL_I2C_DISABLE(hi2c);
 8000d62:	681a      	ldr	r2, [r3, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8000d64:	4620      	mov	r0, r4
    __HAL_I2C_DISABLE(hi2c);
 8000d66:	f022 0201 	bic.w	r2, r2, #1
 8000d6a:	601a      	str	r2, [r3, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8000d6c:	f7ff ff70 	bl	8000c50 <HAL_I2C_AbortCpltCallback>
 8000d70:	e79e      	b.n	8000cb0 <I2C_ITError+0x5c>
        hi2c->State = HAL_I2C_STATE_READY;
 8000d72:	2520      	movs	r5, #32
        __HAL_I2C_DISABLE(hi2c);
 8000d74:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8000d76:	6b60      	ldr	r0, [r4, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 8000d78:	6813      	ldr	r3, [r2, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8000d7a:	6b41      	ldr	r1, [r0, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 8000d7c:	f023 0301 	bic.w	r3, r3, #1
 8000d80:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8000d82:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8000d86:	4788      	blx	r1
 8000d88:	e792      	b.n	8000cb0 <I2C_ITError+0x5c>
 8000d8a:	bf00      	nop
 8000d8c:	080016c9 	.word	0x080016c9
 8000d90:	ffff0000 	.word	0xffff0000

08000d94 <HAL_I2C_EV_IRQHandler>:
{
 8000d94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d96:	4604      	mov	r4, r0
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8000d98:	6803      	ldr	r3, [r0, #0]
{
 8000d9a:	b08d      	sub	sp, #52	; 0x34
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8000d9c:	699d      	ldr	r5, [r3, #24]
  uint32_t sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8000d9e:	6959      	ldr	r1, [r3, #20]
  uint32_t itsources    = READ_REG(hi2c->Instance->CR2);
 8000da0:	6858      	ldr	r0, [r3, #4]
  uint32_t CurrentMode  = hi2c->Mode;
 8000da2:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8000da6:	b2d2      	uxtb	r2, r2
  if((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8000da8:	2a10      	cmp	r2, #16
 8000daa:	f000 808f 	beq.w	8000ecc <HAL_I2C_EV_IRQHandler+0x138>
 8000dae:	2a40      	cmp	r2, #64	; 0x40
 8000db0:	f000 808c 	beq.w	8000ecc <HAL_I2C_EV_IRQHandler+0x138>
    if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8000db4:	4a8e      	ldr	r2, [pc, #568]	; (8000ff0 <HAL_I2C_EV_IRQHandler+0x25c>)
 8000db6:	400a      	ands	r2, r1
 8000db8:	b31a      	cbz	r2, 8000e02 <HAL_I2C_EV_IRQHandler+0x6e>
 8000dba:	0582      	lsls	r2, r0, #22
 8000dbc:	f100 8202 	bmi.w	80011c4 <HAL_I2C_EV_IRQHandler+0x430>
    else if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8000dc0:	4a8c      	ldr	r2, [pc, #560]	; (8000ff4 <HAL_I2C_EV_IRQHandler+0x260>)
 8000dc2:	402a      	ands	r2, r5
 8000dc4:	2a00      	cmp	r2, #0
 8000dc6:	f000 80f9 	beq.w	8000fbc <HAL_I2C_EV_IRQHandler+0x228>
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8000dca:	4a8b      	ldr	r2, [pc, #556]	; (8000ff8 <HAL_I2C_EV_IRQHandler+0x264>)
 8000dcc:	400a      	ands	r2, r1
 8000dce:	2a00      	cmp	r2, #0
 8000dd0:	f040 81b3 	bne.w	800113a <HAL_I2C_EV_IRQHandler+0x3a6>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8000dd4:	4a89      	ldr	r2, [pc, #548]	; (8000ffc <HAL_I2C_EV_IRQHandler+0x268>)
 8000dd6:	400a      	ands	r2, r1
 8000dd8:	2a00      	cmp	r2, #0
 8000dda:	f000 80d4 	beq.w	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
 8000dde:	0586      	lsls	r6, r0, #22
 8000de0:	f140 80d1 	bpl.w	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
  if(hi2c->XferCount != 0U)
 8000de4:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8000de6:	b292      	uxth	r2, r2
 8000de8:	2a00      	cmp	r2, #0
 8000dea:	f000 80cc 	beq.w	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8000dee:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000df0:	1c51      	adds	r1, r2, #1
 8000df2:	6261      	str	r1, [r4, #36]	; 0x24
 8000df4:	7812      	ldrb	r2, [r2, #0]
 8000df6:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 8000df8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000dfa:	3b01      	subs	r3, #1
 8000dfc:	b29b      	uxth	r3, r3
 8000dfe:	8563      	strh	r3, [r4, #42]	; 0x2a
 8000e00:	e0c1      	b.n	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
    else if(((sr1itflags & I2C_FLAG_STOPF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8000e02:	4f7f      	ldr	r7, [pc, #508]	; (8001000 <HAL_I2C_EV_IRQHandler+0x26c>)
 8000e04:	400f      	ands	r7, r1
 8000e06:	2f00      	cmp	r7, #0
 8000e08:	d0da      	beq.n	8000dc0 <HAL_I2C_EV_IRQHandler+0x2c>
 8000e0a:	0586      	lsls	r6, r0, #22
 8000e0c:	d5d8      	bpl.n	8000dc0 <HAL_I2C_EV_IRQHandler+0x2c>
  uint32_t CurrentState = hi2c->State;
 8000e0e:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8000e12:	6858      	ldr	r0, [r3, #4]
 8000e14:	461e      	mov	r6, r3
 8000e16:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 8000e1a:	6058      	str	r0, [r3, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8000e1c:	920b      	str	r2, [sp, #44]	; 0x2c
 8000e1e:	695a      	ldr	r2, [r3, #20]
  uint32_t CurrentState = hi2c->State;
 8000e20:	b2c9      	uxtb	r1, r1
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8000e22:	920b      	str	r2, [sp, #44]	; 0x2c
 8000e24:	681a      	ldr	r2, [r3, #0]
 8000e26:	f042 0201 	orr.w	r2, r2, #1
 8000e2a:	601a      	str	r2, [r3, #0]
 8000e2c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8000e2e:	681a      	ldr	r2, [r3, #0]
 8000e30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000e34:	601a      	str	r2, [r3, #0]
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8000e36:	685a      	ldr	r2, [r3, #4]
 8000e38:	0510      	lsls	r0, r2, #20
 8000e3a:	d50e      	bpl.n	8000e5a <HAL_I2C_EV_IRQHandler+0xc6>
    if((hi2c->State == HAL_I2C_STATE_BUSY_RX) || (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8000e3c:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8000e40:	2a22      	cmp	r2, #34	; 0x22
 8000e42:	f000 824e 	beq.w	80012e2 <HAL_I2C_EV_IRQHandler+0x54e>
 8000e46:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8000e4a:	2a2a      	cmp	r2, #42	; 0x2a
 8000e4c:	f000 8249 	beq.w	80012e2 <HAL_I2C_EV_IRQHandler+0x54e>
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8000e50:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000e52:	6812      	ldr	r2, [r2, #0]
 8000e54:	6852      	ldr	r2, [r2, #4]
 8000e56:	b292      	uxth	r2, r2
 8000e58:	8562      	strh	r2, [r4, #42]	; 0x2a
  if(hi2c->XferCount != 0U)
 8000e5a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8000e5c:	b292      	uxth	r2, r2
 8000e5e:	b1e2      	cbz	r2, 8000e9a <HAL_I2C_EV_IRQHandler+0x106>
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8000e60:	695a      	ldr	r2, [r3, #20]
 8000e62:	0752      	lsls	r2, r2, #29
 8000e64:	d509      	bpl.n	8000e7a <HAL_I2C_EV_IRQHandler+0xe6>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8000e66:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000e68:	691b      	ldr	r3, [r3, #16]
 8000e6a:	1c50      	adds	r0, r2, #1
 8000e6c:	6260      	str	r0, [r4, #36]	; 0x24
 8000e6e:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 8000e70:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000e72:	6826      	ldr	r6, [r4, #0]
 8000e74:	3b01      	subs	r3, #1
 8000e76:	b29b      	uxth	r3, r3
 8000e78:	8563      	strh	r3, [r4, #42]	; 0x2a
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8000e7a:	6973      	ldr	r3, [r6, #20]
 8000e7c:	065b      	lsls	r3, r3, #25
 8000e7e:	d508      	bpl.n	8000e92 <HAL_I2C_EV_IRQHandler+0xfe>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8000e80:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000e82:	6932      	ldr	r2, [r6, #16]
 8000e84:	1c58      	adds	r0, r3, #1
 8000e86:	6260      	str	r0, [r4, #36]	; 0x24
 8000e88:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8000e8a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000e8c:	3b01      	subs	r3, #1
 8000e8e:	b29b      	uxth	r3, r3
 8000e90:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000e92:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000e94:	f043 0304 	orr.w	r3, r3, #4
 8000e98:	6423      	str	r3, [r4, #64]	; 0x40
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8000e9a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	f040 8233 	bne.w	8001308 <HAL_I2C_EV_IRQHandler+0x574>
    if((CurrentState == HAL_I2C_STATE_LISTEN ) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN) || \
 8000ea2:	f1a1 0228 	sub.w	r2, r1, #40	; 0x28
 8000ea6:	2a02      	cmp	r2, #2
 8000ea8:	f240 81e6 	bls.w	8001278 <HAL_I2C_EV_IRQHandler+0x4e4>
      if((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8000eac:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000eae:	2b22      	cmp	r3, #34	; 0x22
 8000eb0:	d001      	beq.n	8000eb6 <HAL_I2C_EV_IRQHandler+0x122>
 8000eb2:	2922      	cmp	r1, #34	; 0x22
 8000eb4:	d167      	bne.n	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
        hi2c->PreviousState = I2C_STATE_NONE;
 8000eb6:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8000eb8:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8000eba:	6323      	str	r3, [r4, #48]	; 0x30
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8000ebc:	4620      	mov	r0, r4
        hi2c->State = HAL_I2C_STATE_READY;
 8000ebe:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8000ec2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8000ec6:	f7ff feb7 	bl	8000c38 <HAL_I2C_SlaveRxCpltCallback>
 8000eca:	e05c      	b.n	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
    if(((sr1itflags & I2C_FLAG_SB) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8000ecc:	f011 1f01 	tst.w	r1, #65537	; 0x10001
 8000ed0:	d043      	beq.n	8000f5a <HAL_I2C_EV_IRQHandler+0x1c6>
 8000ed2:	0586      	lsls	r6, r0, #22
 8000ed4:	f100 815f 	bmi.w	8001196 <HAL_I2C_EV_IRQHandler+0x402>
    else if(((sr1itflags & I2C_FLAG_ADD10) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8000ed8:	4a4a      	ldr	r2, [pc, #296]	; (8001004 <HAL_I2C_EV_IRQHandler+0x270>)
 8000eda:	400a      	ands	r2, r1
 8000edc:	2a00      	cmp	r2, #0
 8000ede:	d054      	beq.n	8000f8a <HAL_I2C_EV_IRQHandler+0x1f6>
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8000ee0:	4a44      	ldr	r2, [pc, #272]	; (8000ff4 <HAL_I2C_EV_IRQHandler+0x260>)
 8000ee2:	402a      	ands	r2, r5
 8000ee4:	2a00      	cmp	r2, #0
 8000ee6:	d044      	beq.n	8000f72 <HAL_I2C_EV_IRQHandler+0x1de>
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8000ee8:	4a43      	ldr	r2, [pc, #268]	; (8000ff8 <HAL_I2C_EV_IRQHandler+0x264>)
 8000eea:	400a      	ands	r2, r1
 8000eec:	2a00      	cmp	r2, #0
 8000eee:	f000 808d 	beq.w	800100c <HAL_I2C_EV_IRQHandler+0x278>
 8000ef2:	0547      	lsls	r7, r0, #21
 8000ef4:	f140 808a 	bpl.w	800100c <HAL_I2C_EV_IRQHandler+0x278>
 8000ef8:	4a40      	ldr	r2, [pc, #256]	; (8000ffc <HAL_I2C_EV_IRQHandler+0x268>)
 8000efa:	400a      	ands	r2, r1
 8000efc:	2a00      	cmp	r2, #0
 8000efe:	f040 8089 	bne.w	8001014 <HAL_I2C_EV_IRQHandler+0x280>
  uint32_t CurrentState       = hi2c->State;
 8000f02:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8000f06:	8d25      	ldrh	r5, [r4, #40]	; 0x28
  uint32_t CurrentMode        = hi2c->Mode;
 8000f08:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  uint32_t CurrentState       = hi2c->State;
 8000f0c:	b2d2      	uxtb	r2, r2
  uint32_t CurrentMode        = hi2c->Mode;
 8000f0e:	b2c9      	uxtb	r1, r1
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8000f10:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8000f12:	2d00      	cmp	r5, #0
 8000f14:	f040 8202 	bne.w	800131c <HAL_I2C_EV_IRQHandler+0x588>
 8000f18:	2a21      	cmp	r2, #33	; 0x21
 8000f1a:	f000 8248 	beq.w	80013ae <HAL_I2C_EV_IRQHandler+0x61a>
  else if((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8000f1e:	2940      	cmp	r1, #64	; 0x40
 8000f20:	d131      	bne.n	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
    ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8000f22:	2a22      	cmp	r2, #34	; 0x22
 8000f24:	d12f      	bne.n	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
    if(hi2c->XferCount == 0U)
 8000f26:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8000f28:	b292      	uxth	r2, r2
 8000f2a:	2a00      	cmp	r2, #0
 8000f2c:	f000 822d 	beq.w	800138a <HAL_I2C_EV_IRQHandler+0x5f6>
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8000f30:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8000f34:	2a40      	cmp	r2, #64	; 0x40
 8000f36:	f47f af5a 	bne.w	8000dee <HAL_I2C_EV_IRQHandler+0x5a>
        if(hi2c->EventCount == 0)
 8000f3a:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8000f3c:	2a00      	cmp	r2, #0
 8000f3e:	f040 82b1 	bne.w	80014a4 <HAL_I2C_EV_IRQHandler+0x710>
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8000f42:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8000f44:	2a01      	cmp	r2, #1
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8000f46:	6ca2      	ldr	r2, [r4, #72]	; 0x48
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8000f48:	f000 82f9 	beq.w	800153e <HAL_I2C_EV_IRQHandler+0x7aa>
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8000f4c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8000f50:	611a      	str	r2, [r3, #16]
            hi2c->EventCount++;
 8000f52:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000f54:	3301      	adds	r3, #1
 8000f56:	6523      	str	r3, [r4, #80]	; 0x50
 8000f58:	e015      	b.n	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
    else if(((sr1itflags & I2C_FLAG_ADD10) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8000f5a:	4a2a      	ldr	r2, [pc, #168]	; (8001004 <HAL_I2C_EV_IRQHandler+0x270>)
 8000f5c:	400a      	ands	r2, r1
 8000f5e:	b1a2      	cbz	r2, 8000f8a <HAL_I2C_EV_IRQHandler+0x1f6>
 8000f60:	0582      	lsls	r2, r0, #22
 8000f62:	d5bd      	bpl.n	8000ee0 <HAL_I2C_EV_IRQHandler+0x14c>
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8000f64:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8000f66:	b2d2      	uxtb	r2, r2
 8000f68:	611a      	str	r2, [r3, #16]
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8000f6a:	4a22      	ldr	r2, [pc, #136]	; (8000ff4 <HAL_I2C_EV_IRQHandler+0x260>)
 8000f6c:	402a      	ands	r2, r5
 8000f6e:	2a00      	cmp	r2, #0
 8000f70:	d1ba      	bne.n	8000ee8 <HAL_I2C_EV_IRQHandler+0x154>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8000f72:	4a25      	ldr	r2, [pc, #148]	; (8001008 <HAL_I2C_EV_IRQHandler+0x274>)
 8000f74:	400a      	ands	r2, r1
 8000f76:	2a00      	cmp	r2, #0
 8000f78:	d178      	bne.n	800106c <HAL_I2C_EV_IRQHandler+0x2d8>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8000f7a:	4a20      	ldr	r2, [pc, #128]	; (8000ffc <HAL_I2C_EV_IRQHandler+0x268>)
 8000f7c:	400a      	ands	r2, r1
 8000f7e:	b112      	cbz	r2, 8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
 8000f80:	0581      	lsls	r1, r0, #22
 8000f82:	f100 8139 	bmi.w	80011f8 <HAL_I2C_EV_IRQHandler+0x464>
}
 8000f86:	b00d      	add	sp, #52	; 0x34
 8000f88:	bdf0      	pop	{r4, r5, r6, r7, pc}
    else if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8000f8a:	4a19      	ldr	r2, [pc, #100]	; (8000ff0 <HAL_I2C_EV_IRQHandler+0x25c>)
 8000f8c:	400a      	ands	r2, r1
 8000f8e:	2a00      	cmp	r2, #0
 8000f90:	d0a6      	beq.n	8000ee0 <HAL_I2C_EV_IRQHandler+0x14c>
 8000f92:	0587      	lsls	r7, r0, #22
 8000f94:	d5a4      	bpl.n	8000ee0 <HAL_I2C_EV_IRQHandler+0x14c>
  uint32_t CurrentMode        = hi2c->Mode;
 8000f96:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8000f9a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
  uint32_t Prev_State         = hi2c->PreviousState;
 8000f9c:	f8d4 e030 	ldr.w	lr, [r4, #48]	; 0x30
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8000fa0:	f894 603d 	ldrb.w	r6, [r4, #61]	; 0x3d
  uint32_t CurrentMode        = hi2c->Mode;
 8000fa4:	b2d2      	uxtb	r2, r2
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8000fa6:	2e22      	cmp	r6, #34	; 0x22
 8000fa8:	f000 817e 	beq.w	80012a8 <HAL_I2C_EV_IRQHandler+0x514>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000fac:	2200      	movs	r2, #0
 8000fae:	920a      	str	r2, [sp, #40]	; 0x28
 8000fb0:	695a      	ldr	r2, [r3, #20]
 8000fb2:	920a      	str	r2, [sp, #40]	; 0x28
 8000fb4:	699a      	ldr	r2, [r3, #24]
 8000fb6:	920a      	str	r2, [sp, #40]	; 0x28
 8000fb8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8000fba:	e791      	b.n	8000ee0 <HAL_I2C_EV_IRQHandler+0x14c>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8000fbc:	4a12      	ldr	r2, [pc, #72]	; (8001008 <HAL_I2C_EV_IRQHandler+0x274>)
 8000fbe:	400a      	ands	r2, r1
 8000fc0:	2a00      	cmp	r2, #0
 8000fc2:	f040 808b 	bne.w	80010dc <HAL_I2C_EV_IRQHandler+0x348>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8000fc6:	4a0d      	ldr	r2, [pc, #52]	; (8000ffc <HAL_I2C_EV_IRQHandler+0x268>)
 8000fc8:	400a      	ands	r2, r1
 8000fca:	2a00      	cmp	r2, #0
 8000fcc:	d0db      	beq.n	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
 8000fce:	0582      	lsls	r2, r0, #22
 8000fd0:	d5d9      	bpl.n	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
  if(hi2c->XferCount != 0U)
 8000fd2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8000fd4:	b292      	uxth	r2, r2
 8000fd6:	2a00      	cmp	r2, #0
 8000fd8:	d0d5      	beq.n	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8000fda:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000fdc:	691b      	ldr	r3, [r3, #16]
 8000fde:	1c51      	adds	r1, r2, #1
 8000fe0:	6261      	str	r1, [r4, #36]	; 0x24
 8000fe2:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 8000fe4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000fe6:	3b01      	subs	r3, #1
 8000fe8:	b29b      	uxth	r3, r3
 8000fea:	8563      	strh	r3, [r4, #42]	; 0x2a
}
 8000fec:	e7cb      	b.n	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
 8000fee:	bf00      	nop
 8000ff0:	00010002 	.word	0x00010002
 8000ff4:	00100004 	.word	0x00100004
 8000ff8:	00010080 	.word	0x00010080
 8000ffc:	00010004 	.word	0x00010004
 8001000:	00010010 	.word	0x00010010
 8001004:	00010008 	.word	0x00010008
 8001008:	00010040 	.word	0x00010040
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 800100c:	4aa4      	ldr	r2, [pc, #656]	; (80012a0 <HAL_I2C_EV_IRQHandler+0x50c>)
 800100e:	400a      	ands	r2, r1
 8001010:	2a00      	cmp	r2, #0
 8001012:	d0b8      	beq.n	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
 8001014:	0586      	lsls	r6, r0, #22
 8001016:	d5b6      	bpl.n	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001018:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800101a:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 800101e:	2a21      	cmp	r2, #33	; 0x21
 8001020:	d1b1      	bne.n	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
    if(hi2c->XferCount != 0U)
 8001022:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001024:	b292      	uxth	r2, r2
 8001026:	2a00      	cmp	r2, #0
 8001028:	f47f aee1 	bne.w	8000dee <HAL_I2C_EV_IRQHandler+0x5a>
      if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800102c:	2904      	cmp	r1, #4
 800102e:	d005      	beq.n	800103c <HAL_I2C_EV_IRQHandler+0x2a8>
 8001030:	2908      	cmp	r1, #8
 8001032:	d003      	beq.n	800103c <HAL_I2C_EV_IRQHandler+0x2a8>
 8001034:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 8001038:	f040 81ac 	bne.w	8001394 <HAL_I2C_EV_IRQHandler+0x600>
        hi2c->PreviousState = I2C_STATE_NONE;
 800103c:	2100      	movs	r1, #0
        hi2c->State = HAL_I2C_STATE_READY;
 800103e:	2020      	movs	r0, #32
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001040:	685a      	ldr	r2, [r3, #4]
 8001042:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001046:	605a      	str	r2, [r3, #4]
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001048:	681a      	ldr	r2, [r3, #0]
 800104a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800104e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8001050:	6321      	str	r1, [r4, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8001052:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8001056:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800105a:	4620      	mov	r0, r4
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 800105c:	2b40      	cmp	r3, #64	; 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800105e:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8001062:	f000 81c1 	beq.w	80013e8 <HAL_I2C_EV_IRQHandler+0x654>
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8001066:	f7ff fde1 	bl	8000c2c <HAL_I2C_MasterTxCpltCallback>
 800106a:	e78c      	b.n	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 800106c:	0545      	lsls	r5, r0, #21
 800106e:	d584      	bpl.n	8000f7a <HAL_I2C_EV_IRQHandler+0x1e6>
 8001070:	4a8b      	ldr	r2, [pc, #556]	; (80012a0 <HAL_I2C_EV_IRQHandler+0x50c>)
 8001072:	400a      	ands	r2, r1
 8001074:	2a00      	cmp	r2, #0
 8001076:	d183      	bne.n	8000f80 <HAL_I2C_EV_IRQHandler+0x1ec>
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001078:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 800107c:	2a22      	cmp	r2, #34	; 0x22
 800107e:	d182      	bne.n	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
    tmp = hi2c->XferCount;
 8001080:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001082:	b292      	uxth	r2, r2
    if(tmp > 3U)
 8001084:	2a03      	cmp	r2, #3
 8001086:	d8a8      	bhi.n	8000fda <HAL_I2C_EV_IRQHandler+0x246>
    else if((tmp == 2U) || (tmp == 3U))
 8001088:	3a02      	subs	r2, #2
 800108a:	2a01      	cmp	r2, #1
      if(hi2c->XferOptions != I2C_NEXT_FRAME)
 800108c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    else if((tmp == 2U) || (tmp == 3U))
 800108e:	f240 8171 	bls.w	8001374 <HAL_I2C_EV_IRQHandler+0x5e0>
      hi2c->State = HAL_I2C_STATE_READY;
 8001092:	2520      	movs	r5, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 8001094:	2100      	movs	r1, #0
      if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8001096:	2a02      	cmp	r2, #2
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001098:	681a      	ldr	r2, [r3, #0]
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800109a:	6a60      	ldr	r0, [r4, #36]	; 0x24
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800109c:	bf14      	ite	ne
 800109e:	f422 6280 	bicne.w	r2, r2, #1024	; 0x400
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80010a2:	f442 6280 	orreq.w	r2, r2, #1024	; 0x400
 80010a6:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80010a8:	685a      	ldr	r2, [r3, #4]
 80010aa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80010ae:	605a      	str	r2, [r3, #4]
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80010b0:	691b      	ldr	r3, [r3, #16]
 80010b2:	1c42      	adds	r2, r0, #1
 80010b4:	6262      	str	r2, [r4, #36]	; 0x24
 80010b6:	7003      	strb	r3, [r0, #0]
      hi2c->XferCount--;
 80010b8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80010ba:	3b01      	subs	r3, #1
 80010bc:	b29b      	uxth	r3, r3
 80010be:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 80010c0:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 80010c4:	6321      	str	r1, [r4, #48]	; 0x30
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80010c6:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_MemRxCpltCallback(hi2c);
 80010ca:	4620      	mov	r0, r4
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80010cc:	2b40      	cmp	r3, #64	; 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80010ce:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80010d2:	f000 814c 	beq.w	800136e <HAL_I2C_EV_IRQHandler+0x5da>
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80010d6:	f7ff fdab 	bl	8000c30 <HAL_I2C_MasterRxCpltCallback>
 80010da:	e754      	b.n	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 80010dc:	0545      	lsls	r5, r0, #21
 80010de:	f57f af72 	bpl.w	8000fc6 <HAL_I2C_EV_IRQHandler+0x232>
 80010e2:	4a6f      	ldr	r2, [pc, #444]	; (80012a0 <HAL_I2C_EV_IRQHandler+0x50c>)
 80010e4:	400a      	ands	r2, r1
 80010e6:	2a00      	cmp	r2, #0
 80010e8:	f47f af71 	bne.w	8000fce <HAL_I2C_EV_IRQHandler+0x23a>
  uint32_t CurrentState = hi2c->State;
 80010ec:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
  if(hi2c->XferCount != 0U)
 80010f0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
  uint32_t CurrentState = hi2c->State;
 80010f2:	b2c9      	uxtb	r1, r1
  if(hi2c->XferCount != 0U)
 80010f4:	b292      	uxth	r2, r2
 80010f6:	2a00      	cmp	r2, #0
 80010f8:	f43f af45 	beq.w	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80010fc:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80010fe:	691b      	ldr	r3, [r3, #16]
 8001100:	1c50      	adds	r0, r2, #1
 8001102:	6260      	str	r0, [r4, #36]	; 0x24
 8001104:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 8001106:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001108:	3b01      	subs	r3, #1
 800110a:	b29b      	uxth	r3, r3
 800110c:	8563      	strh	r3, [r4, #42]	; 0x2a
    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800110e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001110:	b29b      	uxth	r3, r3
 8001112:	2b00      	cmp	r3, #0
 8001114:	f47f af37 	bne.w	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
 8001118:	292a      	cmp	r1, #42	; 0x2a
 800111a:	f47f af34 	bne.w	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800111e:	2522      	movs	r5, #34	; 0x22
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8001120:	2128      	movs	r1, #40	; 0x28
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001122:	6822      	ldr	r2, [r4, #0]
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8001124:	4620      	mov	r0, r4
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001126:	6853      	ldr	r3, [r2, #4]
 8001128:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800112c:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800112e:	6325      	str	r5, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8001130:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8001134:	f7ff fd80 	bl	8000c38 <HAL_I2C_SlaveRxCpltCallback>
 8001138:	e725      	b.n	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 800113a:	0547      	lsls	r7, r0, #21
 800113c:	f57f ae4a 	bpl.w	8000dd4 <HAL_I2C_EV_IRQHandler+0x40>
 8001140:	4a57      	ldr	r2, [pc, #348]	; (80012a0 <HAL_I2C_EV_IRQHandler+0x50c>)
 8001142:	400a      	ands	r2, r1
 8001144:	2a00      	cmp	r2, #0
 8001146:	f47f ae4a 	bne.w	8000dde <HAL_I2C_EV_IRQHandler+0x4a>
  uint32_t CurrentState = hi2c->State;
 800114a:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
  if(hi2c->XferCount != 0U)
 800114e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
  uint32_t CurrentState = hi2c->State;
 8001150:	b2c9      	uxtb	r1, r1
  if(hi2c->XferCount != 0U)
 8001152:	b292      	uxth	r2, r2
 8001154:	2a00      	cmp	r2, #0
 8001156:	f43f af16 	beq.w	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800115a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800115c:	1c50      	adds	r0, r2, #1
 800115e:	6260      	str	r0, [r4, #36]	; 0x24
 8001160:	7812      	ldrb	r2, [r2, #0]
 8001162:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 8001164:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001166:	3a01      	subs	r2, #1
 8001168:	b292      	uxth	r2, r2
 800116a:	8562      	strh	r2, [r4, #42]	; 0x2a
    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800116c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800116e:	b292      	uxth	r2, r2
 8001170:	2a00      	cmp	r2, #0
 8001172:	f47f af08 	bne.w	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
 8001176:	2929      	cmp	r1, #41	; 0x29
 8001178:	f47f af05 	bne.w	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800117c:	2521      	movs	r5, #33	; 0x21
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800117e:	2128      	movs	r1, #40	; 0x28
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001180:	685a      	ldr	r2, [r3, #4]
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8001182:	4620      	mov	r0, r4
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001184:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001188:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800118a:	6325      	str	r5, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800118c:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8001190:	f7ff fd50 	bl	8000c34 <HAL_I2C_SlaveTxCpltCallback>
 8001194:	e6f7      	b.n	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
  if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8001196:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 800119a:	2a40      	cmp	r2, #64	; 0x40
 800119c:	d064      	beq.n	8001268 <HAL_I2C_EV_IRQHandler+0x4d4>
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800119e:	6922      	ldr	r2, [r4, #16]
 80011a0:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 80011a4:	d01c      	beq.n	80011e0 <HAL_I2C_EV_IRQHandler+0x44c>
      if(hi2c->EventCount == 0U)
 80011a6:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80011a8:	2a00      	cmp	r2, #0
 80011aa:	d071      	beq.n	8001290 <HAL_I2C_EV_IRQHandler+0x4fc>
      else if(hi2c->EventCount == 1U)
 80011ac:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80011ae:	2a01      	cmp	r2, #1
 80011b0:	f47f ae96 	bne.w	8000ee0 <HAL_I2C_EV_IRQHandler+0x14c>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80011b4:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80011b6:	11d2      	asrs	r2, r2, #7
 80011b8:	f002 0206 	and.w	r2, r2, #6
 80011bc:	f042 02f1 	orr.w	r2, r2, #241	; 0xf1
 80011c0:	611a      	str	r2, [r3, #16]
 80011c2:	e68d      	b.n	8000ee0 <HAL_I2C_EV_IRQHandler+0x14c>
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
 80011c4:	6999      	ldr	r1, [r3, #24]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 80011c6:	699b      	ldr	r3, [r3, #24]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
 80011c8:	f081 0104 	eor.w	r1, r1, #4
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 80011cc:	061f      	lsls	r7, r3, #24
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80011ce:	f3c1 0180 	ubfx	r1, r1, #2, #1
    SlaveAddrCode = hi2c->Init.OwnAddress1;
 80011d2:	bf54      	ite	pl
 80011d4:	89a2      	ldrhpl	r2, [r4, #12]
    SlaveAddrCode = hi2c->Init.OwnAddress2;
 80011d6:	8b22      	ldrhmi	r2, [r4, #24]
  HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80011d8:	4620      	mov	r0, r4
 80011da:	f7ff fd2f 	bl	8000c3c <HAL_I2C_AddrCallback>
 80011de:	e6d2      	b.n	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX) 
 80011e0:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80011e4:	2a21      	cmp	r2, #33	; 0x21
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80011e6:	6c62      	ldr	r2, [r4, #68]	; 0x44
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80011e8:	bf16      	itet	ne
 80011ea:	f042 0201 	orrne.w	r2, r2, #1
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80011ee:	f002 02fe 	andeq.w	r2, r2, #254	; 0xfe
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80011f2:	b2d2      	uxtbne	r2, r2
 80011f4:	611a      	str	r2, [r3, #16]
 80011f6:	e673      	b.n	8000ee0 <HAL_I2C_EV_IRQHandler+0x14c>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80011f8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if(hi2c->XferCount == 3U)
 80011fa:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80011fc:	b292      	uxth	r2, r2
 80011fe:	2a03      	cmp	r2, #3
 8001200:	d075      	beq.n	80012ee <HAL_I2C_EV_IRQHandler+0x55a>
  else if(hi2c->XferCount == 2U)
 8001202:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001204:	b292      	uxth	r2, r2
 8001206:	2a02      	cmp	r2, #2
 8001208:	f47f aee7 	bne.w	8000fda <HAL_I2C_EV_IRQHandler+0x246>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800120c:	2904      	cmp	r1, #4
 800120e:	f000 8089 	beq.w	8001324 <HAL_I2C_EV_IRQHandler+0x590>
 8001212:	2908      	cmp	r1, #8
 8001214:	f000 8086 	beq.w	8001324 <HAL_I2C_EV_IRQHandler+0x590>
 8001218:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 800121c:	f000 8082 	beq.w	8001324 <HAL_I2C_EV_IRQHandler+0x590>
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001220:	681a      	ldr	r2, [r3, #0]
      if(CurrentXferOptions != I2C_NEXT_FRAME)
 8001222:	2902      	cmp	r1, #2
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001224:	bf14      	ite	ne
 8001226:	f422 6280 	bicne.w	r2, r2, #1024	; 0x400
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800122a:	f442 6280 	orreq.w	r2, r2, #1024	; 0x400
 800122e:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8001230:	685a      	ldr	r2, [r3, #4]
 8001232:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001236:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001238:	2020      	movs	r0, #32
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800123a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800123c:	691b      	ldr	r3, [r3, #16]
 800123e:	1c55      	adds	r5, r2, #1
 8001240:	6265      	str	r5, [r4, #36]	; 0x24
 8001242:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 8001244:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001246:	6822      	ldr	r2, [r4, #0]
    hi2c->XferCount--;
 8001248:	3b01      	subs	r3, #1
 800124a:	b29b      	uxth	r3, r3
 800124c:	8563      	strh	r3, [r4, #42]	; 0x2a
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800124e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001250:	6912      	ldr	r2, [r2, #16]
 8001252:	1c5d      	adds	r5, r3, #1
 8001254:	6265      	str	r5, [r4, #36]	; 0x24
 8001256:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8001258:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->PreviousState = I2C_STATE_NONE;
 800125a:	2100      	movs	r1, #0
    hi2c->XferCount--;
 800125c:	3b01      	subs	r3, #1
 800125e:	b29b      	uxth	r3, r3
 8001260:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->State = HAL_I2C_STATE_READY;
 8001262:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
 8001266:	e72d      	b.n	80010c4 <HAL_I2C_EV_IRQHandler+0x330>
    if(hi2c->EventCount == 0U)
 8001268:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800126a:	2a00      	cmp	r2, #0
 800126c:	d150      	bne.n	8001310 <HAL_I2C_EV_IRQHandler+0x57c>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800126e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001270:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001274:	611a      	str	r2, [r3, #16]
 8001276:	e633      	b.n	8000ee0 <HAL_I2C_EV_IRQHandler+0x14c>
      hi2c->State = HAL_I2C_STATE_READY;
 8001278:	2220      	movs	r2, #32
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800127a:	490a      	ldr	r1, [pc, #40]	; (80012a4 <HAL_I2C_EV_IRQHandler+0x510>)
      HAL_I2C_ListenCpltCallback(hi2c);
 800127c:	4620      	mov	r0, r4
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800127e:	62e1      	str	r1, [r4, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8001280:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8001282:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001286:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800128a:	f7ff fcd9 	bl	8000c40 <HAL_I2C_ListenCpltCallback>
 800128e:	e67a      	b.n	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8001290:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001292:	11d2      	asrs	r2, r2, #7
 8001294:	f002 0206 	and.w	r2, r2, #6
 8001298:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 800129c:	611a      	str	r2, [r3, #16]
 800129e:	e61f      	b.n	8000ee0 <HAL_I2C_EV_IRQHandler+0x14c>
 80012a0:	00010004 	.word	0x00010004
 80012a4:	ffff0000 	.word	0xffff0000
    if((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80012a8:	6d26      	ldr	r6, [r4, #80]	; 0x50
 80012aa:	b916      	cbnz	r6, 80012b2 <HAL_I2C_EV_IRQHandler+0x51e>
 80012ac:	2a40      	cmp	r2, #64	; 0x40
 80012ae:	f000 80b9 	beq.w	8001424 <HAL_I2C_EV_IRQHandler+0x690>
    else if((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80012b2:	6d26      	ldr	r6, [r4, #80]	; 0x50
 80012b4:	b926      	cbnz	r6, 80012c0 <HAL_I2C_EV_IRQHandler+0x52c>
 80012b6:	6922      	ldr	r2, [r4, #16]
 80012b8:	f5b2 4f40 	cmp.w	r2, #49152	; 0xc000
 80012bc:	f000 80b9 	beq.w	8001432 <HAL_I2C_EV_IRQHandler+0x69e>
      if(hi2c->XferCount == 0U)
 80012c0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80012c2:	b292      	uxth	r2, r2
 80012c4:	2a00      	cmp	r2, #0
 80012c6:	d136      	bne.n	8001336 <HAL_I2C_EV_IRQHandler+0x5a2>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80012c8:	9202      	str	r2, [sp, #8]
 80012ca:	695a      	ldr	r2, [r3, #20]
 80012cc:	9202      	str	r2, [sp, #8]
 80012ce:	699a      	ldr	r2, [r3, #24]
 80012d0:	9202      	str	r2, [sp, #8]
 80012d2:	9a02      	ldr	r2, [sp, #8]
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80012d4:	681a      	ldr	r2, [r3, #0]
 80012d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80012da:	601a      	str	r2, [r3, #0]
      hi2c->EventCount = 0U;
 80012dc:	2200      	movs	r2, #0
 80012de:	6522      	str	r2, [r4, #80]	; 0x50
 80012e0:	e5fe      	b.n	8000ee0 <HAL_I2C_EV_IRQHandler+0x14c>
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 80012e2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80012e4:	6812      	ldr	r2, [r2, #0]
 80012e6:	6852      	ldr	r2, [r2, #4]
 80012e8:	b292      	uxth	r2, r2
 80012ea:	8562      	strh	r2, [r4, #42]	; 0x2a
 80012ec:	e5b5      	b.n	8000e5a <HAL_I2C_EV_IRQHandler+0xc6>
    if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80012ee:	2904      	cmp	r1, #4
 80012f0:	d005      	beq.n	80012fe <HAL_I2C_EV_IRQHandler+0x56a>
 80012f2:	2908      	cmp	r1, #8
 80012f4:	d003      	beq.n	80012fe <HAL_I2C_EV_IRQHandler+0x56a>
 80012f6:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 80012fa:	f47f ae6e 	bne.w	8000fda <HAL_I2C_EV_IRQHandler+0x246>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001304:	601a      	str	r2, [r3, #0]
 8001306:	e668      	b.n	8000fda <HAL_I2C_EV_IRQHandler+0x246>
    I2C_ITError(hi2c);
 8001308:	4620      	mov	r0, r4
 800130a:	f7ff fca3 	bl	8000c54 <I2C_ITError>
 800130e:	e63a      	b.n	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8001310:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001312:	f042 0201 	orr.w	r2, r2, #1
 8001316:	b2d2      	uxtb	r2, r2
 8001318:	611a      	str	r2, [r3, #16]
 800131a:	e5e1      	b.n	8000ee0 <HAL_I2C_EV_IRQHandler+0x14c>
  else if((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800131c:	2a21      	cmp	r2, #33	; 0x21
 800131e:	f47f adfe 	bne.w	8000f1e <HAL_I2C_EV_IRQHandler+0x18a>
 8001322:	e600      	b.n	8000f26 <HAL_I2C_EV_IRQHandler+0x192>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8001324:	685a      	ldr	r2, [r3, #4]
 8001326:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800132a:	605a      	str	r2, [r3, #4]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001332:	601a      	str	r2, [r3, #0]
 8001334:	e780      	b.n	8001238 <HAL_I2C_EV_IRQHandler+0x4a4>
      else if(hi2c->XferCount == 1U)   
 8001336:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001338:	b292      	uxth	r2, r2
 800133a:	2a01      	cmp	r2, #1
 800133c:	d057      	beq.n	80013ee <HAL_I2C_EV_IRQHandler+0x65a>
      else if(hi2c->XferCount == 2U)
 800133e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001340:	b292      	uxth	r2, r2
 8001342:	2a02      	cmp	r2, #2
 8001344:	f000 8083 	beq.w	800144e <HAL_I2C_EV_IRQHandler+0x6ba>
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001348:	681a      	ldr	r2, [r3, #0]
 800134a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800134e:	601a      	str	r2, [r3, #0]
        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8001350:	685a      	ldr	r2, [r3, #4]
 8001352:	0512      	lsls	r2, r2, #20
 8001354:	d503      	bpl.n	800135e <HAL_I2C_EV_IRQHandler+0x5ca>
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 8001356:	685a      	ldr	r2, [r3, #4]
 8001358:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800135c:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800135e:	2200      	movs	r2, #0
 8001360:	9209      	str	r2, [sp, #36]	; 0x24
 8001362:	695a      	ldr	r2, [r3, #20]
 8001364:	9209      	str	r2, [sp, #36]	; 0x24
 8001366:	699a      	ldr	r2, [r3, #24]
 8001368:	9209      	str	r2, [sp, #36]	; 0x24
 800136a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800136c:	e7b6      	b.n	80012dc <HAL_I2C_EV_IRQHandler+0x548>
      HAL_I2C_MemRxCpltCallback(hi2c);
 800136e:	f7ff fc6b 	bl	8000c48 <HAL_I2C_MemRxCpltCallback>
 8001372:	e608      	b.n	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
      if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8001374:	2a02      	cmp	r2, #2
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001376:	681a      	ldr	r2, [r3, #0]
      if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8001378:	f000 80d2 	beq.w	8001520 <HAL_I2C_EV_IRQHandler+0x78c>
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800137c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001380:	601a      	str	r2, [r3, #0]
        hi2c->Instance->CR1 |= I2C_CR1_POS;
 8001382:	681a      	ldr	r2, [r3, #0]
 8001384:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001388:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800138a:	685a      	ldr	r2, [r3, #4]
 800138c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001390:	605a      	str	r2, [r3, #4]
 8001392:	e5f8      	b.n	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8001394:	2611      	movs	r6, #17
        hi2c->State = HAL_I2C_STATE_READY;
 8001396:	2520      	movs	r5, #32
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001398:	6859      	ldr	r1, [r3, #4]
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800139a:	4620      	mov	r0, r4
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800139c:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 80013a0:	6059      	str	r1, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80013a2:	6326      	str	r6, [r4, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80013a4:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80013a8:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
 80013ac:	e65b      	b.n	8001066 <HAL_I2C_EV_IRQHandler+0x2d2>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80013ae:	2804      	cmp	r0, #4
 80013b0:	d005      	beq.n	80013be <HAL_I2C_EV_IRQHandler+0x62a>
 80013b2:	2808      	cmp	r0, #8
 80013b4:	d003      	beq.n	80013be <HAL_I2C_EV_IRQHandler+0x62a>
 80013b6:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 80013ba:	f040 8084 	bne.w	80014c6 <HAL_I2C_EV_IRQHandler+0x732>
      hi2c->PreviousState = I2C_STATE_NONE;
 80013be:	2200      	movs	r2, #0
      hi2c->State = HAL_I2C_STATE_READY;
 80013c0:	2020      	movs	r0, #32
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80013c2:	6859      	ldr	r1, [r3, #4]
 80013c4:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 80013c8:	6059      	str	r1, [r3, #4]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80013ca:	6819      	ldr	r1, [r3, #0]
 80013cc:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 80013d0:	6019      	str	r1, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80013d2:	6322      	str	r2, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80013d4:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80013d8:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
        HAL_I2C_MemTxCpltCallback(hi2c);
 80013dc:	4620      	mov	r0, r4
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80013de:	2b40      	cmp	r3, #64	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80013e0:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80013e4:	f47f ae3f 	bne.w	8001066 <HAL_I2C_EV_IRQHandler+0x2d2>
          HAL_I2C_MemTxCpltCallback(hi2c);
 80013e8:	f7ff fc2c 	bl	8000c44 <HAL_I2C_MemTxCpltCallback>
 80013ec:	e5cb      	b.n	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
        if(CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80013ee:	f517 3f80 	cmn.w	r7, #65536	; 0x10000
 80013f2:	d077      	beq.n	80014e4 <HAL_I2C_EV_IRQHandler+0x750>
        else if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80013f4:	2f04      	cmp	r7, #4
 80013f6:	d045      	beq.n	8001484 <HAL_I2C_EV_IRQHandler+0x6f0>
 80013f8:	2f08      	cmp	r7, #8
 80013fa:	d043      	beq.n	8001484 <HAL_I2C_EV_IRQHandler+0x6f0>
          && (Prev_State != I2C_STATE_MASTER_BUSY_RX))
 80013fc:	f1be 0f12 	cmp.w	lr, #18
 8001400:	d040      	beq.n	8001484 <HAL_I2C_EV_IRQHandler+0x6f0>
          if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8001402:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001404:	2a02      	cmp	r2, #2
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	bf14      	ite	ne
 800140a:	f422 6280 	bicne.w	r2, r2, #1024	; 0x400
            hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800140e:	f442 6280 	orreq.w	r2, r2, #1024	; 0x400
 8001412:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001414:	2200      	movs	r2, #0
 8001416:	9205      	str	r2, [sp, #20]
 8001418:	695a      	ldr	r2, [r3, #20]
 800141a:	9205      	str	r2, [sp, #20]
 800141c:	699a      	ldr	r2, [r3, #24]
 800141e:	9205      	str	r2, [sp, #20]
 8001420:	9a05      	ldr	r2, [sp, #20]
 8001422:	e75b      	b.n	80012dc <HAL_I2C_EV_IRQHandler+0x548>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001424:	9600      	str	r6, [sp, #0]
 8001426:	695a      	ldr	r2, [r3, #20]
 8001428:	9200      	str	r2, [sp, #0]
 800142a:	699a      	ldr	r2, [r3, #24]
 800142c:	9200      	str	r2, [sp, #0]
 800142e:	9a00      	ldr	r2, [sp, #0]
 8001430:	e556      	b.n	8000ee0 <HAL_I2C_EV_IRQHandler+0x14c>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001432:	9601      	str	r6, [sp, #4]
 8001434:	695a      	ldr	r2, [r3, #20]
 8001436:	9201      	str	r2, [sp, #4]
 8001438:	699a      	ldr	r2, [r3, #24]
 800143a:	9201      	str	r2, [sp, #4]
 800143c:	9a01      	ldr	r2, [sp, #4]
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001444:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8001446:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001448:	3201      	adds	r2, #1
 800144a:	6522      	str	r2, [r4, #80]	; 0x50
 800144c:	e548      	b.n	8000ee0 <HAL_I2C_EV_IRQHandler+0x14c>
        if(hi2c->XferOptions != I2C_NEXT_FRAME)
 800144e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001450:	2600      	movs	r6, #0
        if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8001452:	2a02      	cmp	r2, #2
          hi2c->Instance->CR1 |= I2C_CR1_POS;
 8001454:	681a      	ldr	r2, [r3, #0]
        if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8001456:	d059      	beq.n	800150c <HAL_I2C_EV_IRQHandler+0x778>
          hi2c->Instance->CR1 |= I2C_CR1_POS;
 8001458:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800145c:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800145e:	9607      	str	r6, [sp, #28]
 8001460:	695a      	ldr	r2, [r3, #20]
 8001462:	9207      	str	r2, [sp, #28]
 8001464:	699a      	ldr	r2, [r3, #24]
 8001466:	9207      	str	r2, [sp, #28]
 8001468:	9a07      	ldr	r2, [sp, #28]
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001470:	601a      	str	r2, [r3, #0]
        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8001472:	685a      	ldr	r2, [r3, #4]
 8001474:	0516      	lsls	r6, r2, #20
 8001476:	f57f af31 	bpl.w	80012dc <HAL_I2C_EV_IRQHandler+0x548>
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 800147a:	685a      	ldr	r2, [r3, #4]
 800147c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001480:	605a      	str	r2, [r3, #4]
 8001482:	e72b      	b.n	80012dc <HAL_I2C_EV_IRQHandler+0x548>
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001484:	2600      	movs	r6, #0
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001486:	681a      	ldr	r2, [r3, #0]
 8001488:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800148c:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800148e:	9606      	str	r6, [sp, #24]
 8001490:	695a      	ldr	r2, [r3, #20]
 8001492:	9206      	str	r2, [sp, #24]
 8001494:	699a      	ldr	r2, [r3, #24]
 8001496:	9206      	str	r2, [sp, #24]
 8001498:	9a06      	ldr	r2, [sp, #24]
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800149a:	681a      	ldr	r2, [r3, #0]
 800149c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80014a0:	601a      	str	r2, [r3, #0]
 80014a2:	e71b      	b.n	80012dc <HAL_I2C_EV_IRQHandler+0x548>
        else if(hi2c->EventCount == 1)
 80014a4:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80014a6:	2a01      	cmp	r2, #1
 80014a8:	d04f      	beq.n	800154a <HAL_I2C_EV_IRQHandler+0x7b6>
        else if(hi2c->EventCount == 2)
 80014aa:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80014ac:	2a02      	cmp	r2, #2
 80014ae:	f47f ad6a 	bne.w	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
          if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80014b2:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80014b6:	2a22      	cmp	r2, #34	; 0x22
 80014b8:	d04e      	beq.n	8001558 <HAL_I2C_EV_IRQHandler+0x7c4>
          else if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80014ba:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80014be:	2a21      	cmp	r2, #33	; 0x21
 80014c0:	f47f ad61 	bne.w	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
 80014c4:	e493      	b.n	8000dee <HAL_I2C_EV_IRQHandler+0x5a>
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80014c6:	2611      	movs	r6, #17
      hi2c->State = HAL_I2C_STATE_READY;
 80014c8:	2120      	movs	r1, #32
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80014ca:	685a      	ldr	r2, [r3, #4]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80014cc:	4620      	mov	r0, r4
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80014ce:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80014d2:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80014d4:	6326      	str	r6, [r4, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80014d6:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80014da:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80014de:	f7ff fba5 	bl	8000c2c <HAL_I2C_MasterTxCpltCallback>
 80014e2:	e550      	b.n	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80014ea:	601a      	str	r2, [r3, #0]
          if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80014ec:	685a      	ldr	r2, [r3, #4]
 80014ee:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 80014f2:	d019      	beq.n	8001528 <HAL_I2C_EV_IRQHandler+0x794>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80014f4:	2600      	movs	r6, #0
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80014fc:	601a      	str	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80014fe:	9603      	str	r6, [sp, #12]
 8001500:	695a      	ldr	r2, [r3, #20]
 8001502:	9203      	str	r2, [sp, #12]
 8001504:	699a      	ldr	r2, [r3, #24]
 8001506:	9203      	str	r2, [sp, #12]
 8001508:	9a03      	ldr	r2, [sp, #12]
 800150a:	e6e7      	b.n	80012dc <HAL_I2C_EV_IRQHandler+0x548>
          hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800150c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001510:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001512:	9608      	str	r6, [sp, #32]
 8001514:	695a      	ldr	r2, [r3, #20]
 8001516:	9208      	str	r2, [sp, #32]
 8001518:	699a      	ldr	r2, [r3, #24]
 800151a:	9208      	str	r2, [sp, #32]
 800151c:	9a08      	ldr	r2, [sp, #32]
 800151e:	e7a8      	b.n	8001472 <HAL_I2C_EV_IRQHandler+0x6de>
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001520:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001524:	601a      	str	r2, [r3, #0]
 8001526:	e730      	b.n	800138a <HAL_I2C_EV_IRQHandler+0x5f6>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001528:	9204      	str	r2, [sp, #16]
 800152a:	695a      	ldr	r2, [r3, #20]
 800152c:	9204      	str	r2, [sp, #16]
 800152e:	699a      	ldr	r2, [r3, #24]
 8001530:	9204      	str	r2, [sp, #16]
 8001532:	9a04      	ldr	r2, [sp, #16]
            hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001534:	681a      	ldr	r2, [r3, #0]
 8001536:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800153a:	601a      	str	r2, [r3, #0]
 800153c:	e6ce      	b.n	80012dc <HAL_I2C_EV_IRQHandler+0x548>
 800153e:	b2d2      	uxtb	r2, r2
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8001540:	611a      	str	r2, [r3, #16]
            hi2c->EventCount += 2;
 8001542:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001544:	3302      	adds	r3, #2
 8001546:	6523      	str	r3, [r4, #80]	; 0x50
 8001548:	e51d      	b.n	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800154a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800154c:	b2d2      	uxtb	r2, r2
 800154e:	611a      	str	r2, [r3, #16]
          hi2c->EventCount++;
 8001550:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001552:	3301      	adds	r3, #1
 8001554:	6523      	str	r3, [r4, #80]	; 0x50
 8001556:	e516      	b.n	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
            hi2c->Instance->CR1 |= I2C_CR1_START;
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800155e:	601a      	str	r2, [r3, #0]
 8001560:	e511      	b.n	8000f86 <HAL_I2C_EV_IRQHandler+0x1f2>
 8001562:	bf00      	nop

08001564 <HAL_I2C_ER_IRQHandler>:
{
 8001564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8001566:	6803      	ldr	r3, [r0, #0]
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8001568:	4955      	ldr	r1, [pc, #340]	; (80016c0 <HAL_I2C_ER_IRQHandler+0x15c>)
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800156a:	695d      	ldr	r5, [r3, #20]
{
 800156c:	4604      	mov	r4, r0
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 800156e:	420d      	tst	r5, r1
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8001570:	685a      	ldr	r2, [r3, #4]
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8001572:	d028      	beq.n	80015c6 <HAL_I2C_ER_IRQHandler+0x62>
 8001574:	05d6      	lsls	r6, r2, #23
 8001576:	d526      	bpl.n	80015c6 <HAL_I2C_ER_IRQHandler+0x62>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001578:	f46f 7080 	mvn.w	r0, #256	; 0x100
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800157c:	6c21      	ldr	r1, [r4, #64]	; 0x40
  if(((sr1itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 800157e:	f415 3f81 	tst.w	r5, #66048	; 0x10200
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8001582:	f041 0101 	orr.w	r1, r1, #1
 8001586:	6421      	str	r1, [r4, #64]	; 0x40
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001588:	6158      	str	r0, [r3, #20]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 800158a:	6819      	ldr	r1, [r3, #0]
 800158c:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 8001590:	6019      	str	r1, [r3, #0]
  if(((sr1itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8001592:	d047      	beq.n	8001624 <HAL_I2C_ER_IRQHandler+0xc0>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001594:	f46f 7000 	mvn.w	r0, #512	; 0x200
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8001598:	6c21      	ldr	r1, [r4, #64]	; 0x40
  if(((sr1itflags & I2C_FLAG_AF) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 800159a:	f415 3f82 	tst.w	r5, #66560	; 0x10400
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800159e:	f041 0102 	orr.w	r1, r1, #2
 80015a2:	6421      	str	r1, [r4, #64]	; 0x40
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80015a4:	6158      	str	r0, [r3, #20]
  if(((sr1itflags & I2C_FLAG_AF) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 80015a6:	d123      	bne.n	80015f0 <HAL_I2C_ER_IRQHandler+0x8c>
  if(((sr1itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 80015a8:	f415 3f84 	tst.w	r5, #67584	; 0x10800
 80015ac:	d008      	beq.n	80015c0 <HAL_I2C_ER_IRQHandler+0x5c>
 80015ae:	05d2      	lsls	r2, r2, #23
 80015b0:	d506      	bpl.n	80015c0 <HAL_I2C_ER_IRQHandler+0x5c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80015b2:	f46f 6100 	mvn.w	r1, #2048	; 0x800
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80015b6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80015b8:	f042 0208 	orr.w	r2, r2, #8
 80015bc:	6422      	str	r2, [r4, #64]	; 0x40
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80015be:	6159      	str	r1, [r3, #20]
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80015c0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80015c2:	b95b      	cbnz	r3, 80015dc <HAL_I2C_ER_IRQHandler+0x78>
 80015c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if(((sr1itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 80015c6:	f415 3f81 	tst.w	r5, #66048	; 0x10200
 80015ca:	d00c      	beq.n	80015e6 <HAL_I2C_ER_IRQHandler+0x82>
 80015cc:	05d0      	lsls	r0, r2, #23
 80015ce:	d4e1      	bmi.n	8001594 <HAL_I2C_ER_IRQHandler+0x30>
  if(((sr1itflags & I2C_FLAG_AF) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 80015d0:	f415 3f82 	tst.w	r5, #66560	; 0x10400
 80015d4:	d0e8      	beq.n	80015a8 <HAL_I2C_ER_IRQHandler+0x44>
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80015d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d0f3      	beq.n	80015c4 <HAL_I2C_ER_IRQHandler+0x60>
    I2C_ITError(hi2c);
 80015dc:	4620      	mov	r0, r4
}
 80015de:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    I2C_ITError(hi2c);
 80015e2:	f7ff bb37 	b.w	8000c54 <I2C_ITError>
  if(((sr1itflags & I2C_FLAG_AF) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 80015e6:	f415 3f82 	tst.w	r5, #66560	; 0x10400
 80015ea:	d0dd      	beq.n	80015a8 <HAL_I2C_ER_IRQHandler+0x44>
 80015ec:	05d1      	lsls	r1, r2, #23
 80015ee:	d5e7      	bpl.n	80015c0 <HAL_I2C_ER_IRQHandler+0x5c>
    tmp1 = hi2c->Mode;
 80015f0:	f894 003e 	ldrb.w	r0, [r4, #62]	; 0x3e
    tmp2 = hi2c->XferCount;
 80015f4:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
    tmp3 = hi2c->State;
 80015f6:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80015fa:	2820      	cmp	r0, #32
    tmp2 = hi2c->XferCount;
 80015fc:	b292      	uxth	r2, r2
    tmp3 = hi2c->State;
 80015fe:	b2c9      	uxtb	r1, r1
    tmp4 = hi2c->PreviousState;
 8001600:	6b26      	ldr	r6, [r4, #48]	; 0x30
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8001602:	d013      	beq.n	800162c <HAL_I2C_ER_IRQHandler+0xc8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001604:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001606:	f042 0204 	orr.w	r2, r2, #4
 800160a:	6422      	str	r2, [r4, #64]	; 0x40
      if(hi2c->Mode == HAL_I2C_MODE_MASTER)
 800160c:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8001610:	2a10      	cmp	r2, #16
 8001612:	d036      	beq.n	8001682 <HAL_I2C_ER_IRQHandler+0x11e>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001614:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001618:	615a      	str	r2, [r3, #20]
  if(((sr1itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 800161a:	f415 3f84 	tst.w	r5, #67584	; 0x10800
 800161e:	d0cf      	beq.n	80015c0 <HAL_I2C_ER_IRQHandler+0x5c>
 8001620:	6823      	ldr	r3, [r4, #0]
 8001622:	e7c6      	b.n	80015b2 <HAL_I2C_ER_IRQHandler+0x4e>
  if(((sr1itflags & I2C_FLAG_AF) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8001624:	f415 3f82 	tst.w	r5, #66560	; 0x10400
 8001628:	d1e2      	bne.n	80015f0 <HAL_I2C_ER_IRQHandler+0x8c>
 800162a:	e7bd      	b.n	80015a8 <HAL_I2C_ER_IRQHandler+0x44>
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800162c:	2a00      	cmp	r2, #0
 800162e:	d1e9      	bne.n	8001604 <HAL_I2C_ER_IRQHandler+0xa0>
 8001630:	f001 02f7 	and.w	r2, r1, #247	; 0xf7
 8001634:	2a21      	cmp	r2, #33	; 0x21
 8001636:	d003      	beq.n	8001640 <HAL_I2C_ER_IRQHandler+0xdc>
      ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8001638:	2928      	cmp	r1, #40	; 0x28
 800163a:	d1e3      	bne.n	8001604 <HAL_I2C_ER_IRQHandler+0xa0>
      ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800163c:	2e21      	cmp	r6, #33	; 0x21
 800163e:	d1e1      	bne.n	8001604 <HAL_I2C_ER_IRQHandler+0xa0>
  uint32_t CurrentState       = hi2c->State;
 8001640:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001644:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  uint32_t CurrentState       = hi2c->State;
 8001646:	b2d2      	uxtb	r2, r2
  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8001648:	2904      	cmp	r1, #4
 800164a:	d01f      	beq.n	800168c <HAL_I2C_ER_IRQHandler+0x128>
 800164c:	2908      	cmp	r1, #8
 800164e:	d01d      	beq.n	800168c <HAL_I2C_ER_IRQHandler+0x128>
  else if(CurrentState == HAL_I2C_STATE_BUSY_TX)
 8001650:	2a21      	cmp	r2, #33	; 0x21
 8001652:	d1df      	bne.n	8001614 <HAL_I2C_ER_IRQHandler+0xb0>
    hi2c->State = HAL_I2C_STATE_READY;
 8001654:	2620      	movs	r6, #32
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001656:	2000      	movs	r0, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001658:	f46f 6180 	mvn.w	r1, #1024	; 0x400
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800165c:	4f19      	ldr	r7, [pc, #100]	; (80016c4 <HAL_I2C_ER_IRQHandler+0x160>)
 800165e:	62e7      	str	r7, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001660:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8001662:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001666:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800166a:	685a      	ldr	r2, [r3, #4]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800166c:	4620      	mov	r0, r4
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800166e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001672:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001674:	6159      	str	r1, [r3, #20]
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001676:	681a      	ldr	r2, [r3, #0]
 8001678:	400a      	ands	r2, r1
 800167a:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800167c:	f7ff fada 	bl	8000c34 <HAL_I2C_SlaveTxCpltCallback>
 8001680:	e7cb      	b.n	800161a <HAL_I2C_ER_IRQHandler+0xb6>
        SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001688:	601a      	str	r2, [r3, #0]
 800168a:	e7c3      	b.n	8001614 <HAL_I2C_ER_IRQHandler+0xb0>
  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800168c:	2a28      	cmp	r2, #40	; 0x28
 800168e:	d1df      	bne.n	8001650 <HAL_I2C_ER_IRQHandler+0xec>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001690:	f46f 6780 	mvn.w	r7, #1024	; 0x400
    hi2c->PreviousState = I2C_STATE_NONE;
 8001694:	2100      	movs	r1, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001696:	2620      	movs	r6, #32
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001698:	4a0a      	ldr	r2, [pc, #40]	; (80016c4 <HAL_I2C_ER_IRQHandler+0x160>)
    HAL_I2C_ListenCpltCallback(hi2c);
 800169a:	4620      	mov	r0, r4
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800169c:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800169e:	685a      	ldr	r2, [r3, #4]
 80016a0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80016a4:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80016a6:	615f      	str	r7, [r3, #20]
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80016a8:	681a      	ldr	r2, [r3, #0]
 80016aa:	403a      	ands	r2, r7
 80016ac:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 80016ae:	6321      	str	r1, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 80016b0:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80016b4:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 80016b8:	f7ff fac2 	bl	8000c40 <HAL_I2C_ListenCpltCallback>
 80016bc:	e7ad      	b.n	800161a <HAL_I2C_ER_IRQHandler+0xb6>
 80016be:	bf00      	nop
 80016c0:	00010100 	.word	0x00010100
 80016c4:	ffff0000 	.word	0xffff0000

080016c8 <I2C_DMAAbort>:
{
 80016c8:	b538      	push	{r3, r4, r5, lr}
  hi2c->XferCount = 0U;
 80016ca:	2300      	movs	r3, #0
  I2C_HandleTypeDef* hi2c = ( I2C_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80016cc:	6a40      	ldr	r0, [r0, #36]	; 0x24
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80016ce:	6802      	ldr	r2, [r0, #0]
  hi2c->hdmatx->XferAbortCallback = NULL;
 80016d0:	6b45      	ldr	r5, [r0, #52]	; 0x34
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80016d2:	6811      	ldr	r1, [r2, #0]
  hi2c->hdmarx->XferAbortCallback = NULL;
 80016d4:	6b84      	ldr	r4, [r0, #56]	; 0x38
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80016d6:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80016da:	6011      	str	r1, [r2, #0]
  hi2c->XferCount = 0U;
 80016dc:	8543      	strh	r3, [r0, #42]	; 0x2a
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 80016de:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
  hi2c->hdmatx->XferAbortCallback = NULL;
 80016e2:	636b      	str	r3, [r5, #52]	; 0x34
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 80016e4:	2960      	cmp	r1, #96	; 0x60
    hi2c->State = HAL_I2C_STATE_READY;
 80016e6:	f04f 0120 	mov.w	r1, #32
  hi2c->hdmarx->XferAbortCallback = NULL;
 80016ea:	6363      	str	r3, [r4, #52]	; 0x34
    hi2c->State = HAL_I2C_STATE_READY;
 80016ec:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80016f0:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 80016f4:	d006      	beq.n	8001704 <I2C_DMAAbort+0x3c>
    __HAL_I2C_DISABLE(hi2c);
 80016f6:	6813      	ldr	r3, [r2, #0]
 80016f8:	f023 0301 	bic.w	r3, r3, #1
 80016fc:	6013      	str	r3, [r2, #0]
    HAL_I2C_ErrorCallback(hi2c);
 80016fe:	f7ff faa5 	bl	8000c4c <HAL_I2C_ErrorCallback>
 8001702:	bd38      	pop	{r3, r4, r5, pc}
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001704:	6403      	str	r3, [r0, #64]	; 0x40
    __HAL_I2C_DISABLE(hi2c);
 8001706:	6813      	ldr	r3, [r2, #0]
 8001708:	f023 0301 	bic.w	r3, r3, #1
 800170c:	6013      	str	r3, [r2, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 800170e:	f7ff fa9f 	bl	8000c50 <HAL_I2C_AbortCpltCallback>
 8001712:	bd38      	pop	{r3, r4, r5, pc}

08001714 <HAL_PCD_Init>:
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
  uint32_t index = 0U;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 8001714:	2800      	cmp	r0, #0
 8001716:	d067      	beq.n	80017e8 <HAL_PCD_Init+0xd4>
{
 8001718:	b5f0      	push	{r4, r5, r6, r7, lr}
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if(hpcd->State == HAL_PCD_STATE_RESET)
 800171a:	f890 3429 	ldrb.w	r3, [r0, #1065]	; 0x429
{
 800171e:	b087      	sub	sp, #28
 8001720:	4605      	mov	r5, r0
  if(hpcd->State == HAL_PCD_STATE_RESET)
 8001722:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001726:	2b00      	cmp	r3, #0
 8001728:	d059      	beq.n	80017de <HAL_PCD_Init+0xca>

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
  }
  
  hpcd->State = HAL_PCD_STATE_BUSY;
 800172a:	2303      	movs	r3, #3
  
  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);

  /*Init the Core (common init.) */
  USB_CoreInit(hpcd->Instance, hpcd->Init);
 800172c:	462e      	mov	r6, r5
  hpcd->State = HAL_PCD_STATE_BUSY;
 800172e:	f885 3429 	strb.w	r3, [r5, #1065]	; 0x429
  __HAL_PCD_DISABLE(hpcd);
 8001732:	6828      	ldr	r0, [r5, #0]
 8001734:	f001 f98c 	bl	8002a50 <USB_DisableGlobalInt>
  USB_CoreInit(hpcd->Instance, hpcd->Init);
 8001738:	f856 eb10 	ldr.w	lr, [r6], #16
 800173c:	466c      	mov	r4, sp
 800173e:	4637      	mov	r7, r6
 8001740:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8001742:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	1d2f      	adds	r7, r5, #4
 8001748:	6023      	str	r3, [r4, #0]
 800174a:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800174e:	4670      	mov	r0, lr
 8001750:	f001 f96c 	bl	8002a2c <USB_CoreInit>
 
  /* Force Device Mode*/
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 8001754:	2100      	movs	r1, #0
 8001756:	6828      	ldr	r0, [r5, #0]
 8001758:	f001 f984 	bl	8002a64 <USB_SetCurrentMode>
 
  /* Init endpoints structures */
  for (index = 0U; index < 15U ; index++)
 800175c:	2100      	movs	r1, #0
 800175e:	462b      	mov	r3, r5
    /* Init ep structure */
    hpcd->IN_ep[index].is_in = 1U;
    hpcd->IN_ep[index].num = index;
    hpcd->IN_ep[index].tx_fifo_num = index;
    /* Control until ep is actvated */
    hpcd->IN_ep[index].type = EP_TYPE_CTRL;
 8001760:	4608      	mov	r0, r1
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 8001762:	462a      	mov	r2, r5
    hpcd->IN_ep[index].is_in = 1U;
 8001764:	2401      	movs	r4, #1
    hpcd->IN_ep[index].num = index;
 8001766:	f882 1028 	strb.w	r1, [r2, #40]	; 0x28
    hpcd->IN_ep[index].tx_fifo_num = index;
 800176a:	8691      	strh	r1, [r2, #52]	; 0x34
  for (index = 0U; index < 15U ; index++)
 800176c:	3101      	adds	r1, #1
 800176e:	290f      	cmp	r1, #15
    hpcd->IN_ep[index].is_in = 1U;
 8001770:	f882 4029 	strb.w	r4, [r2, #41]	; 0x29
    hpcd->IN_ep[index].type = EP_TYPE_CTRL;
 8001774:	f882 002b 	strb.w	r0, [r2, #43]	; 0x2b
    hpcd->IN_ep[index].maxpacket =  0U;
 8001778:	6390      	str	r0, [r2, #56]	; 0x38
    hpcd->IN_ep[index].xfer_buff = 0U;
 800177a:	63d0      	str	r0, [r2, #60]	; 0x3c
    hpcd->IN_ep[index].xfer_len = 0U;
 800177c:	6410      	str	r0, [r2, #64]	; 0x40
 800177e:	f102 0220 	add.w	r2, r2, #32
  for (index = 0U; index < 15U ; index++)
 8001782:	d1f0      	bne.n	8001766 <HAL_PCD_Init+0x52>
 8001784:	2200      	movs	r2, #0
  }
 
  for (index = 0U; index < 15U ; index++)
  {
    hpcd->OUT_ep[index].is_in = 0U;
 8001786:	4614      	mov	r4, r2
    hpcd->OUT_ep[index].num = index;
 8001788:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
    hpcd->IN_ep[index].tx_fifo_num = index;
 800178c:	869a      	strh	r2, [r3, #52]	; 0x34
  for (index = 0U; index < 15U ; index++)
 800178e:	3201      	adds	r2, #1
 8001790:	2a0f      	cmp	r2, #15
    hpcd->OUT_ep[index].is_in = 0U;
 8001792:	f883 4229 	strb.w	r4, [r3, #553]	; 0x229
    /* Control until ep is activated */
    hpcd->OUT_ep[index].type = EP_TYPE_CTRL;
 8001796:	f883 422b 	strb.w	r4, [r3, #555]	; 0x22b
    hpcd->OUT_ep[index].maxpacket = 0U;
 800179a:	f8c3 4238 	str.w	r4, [r3, #568]	; 0x238
    hpcd->OUT_ep[index].xfer_buff = 0U;
 800179e:	f8c3 423c 	str.w	r4, [r3, #572]	; 0x23c
    hpcd->OUT_ep[index].xfer_len = 0U;
 80017a2:	f8c3 4240 	str.w	r4, [r3, #576]	; 0x240
 80017a6:	f103 0320 	add.w	r3, r3, #32
  for (index = 0U; index < 15U ; index++)
 80017aa:	d1ed      	bne.n	8001788 <HAL_PCD_Init+0x74>
  }
  
  /* Init Device */
  USB_DevInit(hpcd->Instance, hpcd->Init);
 80017ac:	46ee      	mov	lr, sp
 80017ae:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80017b0:	f8d5 c000 	ldr.w	ip, [r5]
 80017b4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80017b8:	6833      	ldr	r3, [r6, #0]
 80017ba:	4660      	mov	r0, ip
 80017bc:	f8ce 3000 	str.w	r3, [lr]
 80017c0:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 80017c4:	f001 f950 	bl	8002a68 <USB_DevInit>
  
  hpcd->USB_Address = 0U;
  hpcd->State= HAL_PCD_STATE_READY;
 80017c8:	2301      	movs	r3, #1
  hpcd->USB_Address = 0U;
 80017ca:	f885 4024 	strb.w	r4, [r5, #36]	; 0x24
  
  USB_DevDisconnect (hpcd->Instance);  
 80017ce:	6828      	ldr	r0, [r5, #0]
  hpcd->State= HAL_PCD_STATE_READY;
 80017d0:	f885 3429 	strb.w	r3, [r5, #1065]	; 0x429
  USB_DevDisconnect (hpcd->Instance);  
 80017d4:	f001 fd78 	bl	80032c8 <USB_DevDisconnect>
  return HAL_OK;
 80017d8:	2000      	movs	r0, #0
}
 80017da:	b007      	add	sp, #28
 80017dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hpcd->Lock = HAL_UNLOCKED;
 80017de:	f880 2428 	strb.w	r2, [r0, #1064]	; 0x428
    HAL_PCD_MspInit(hpcd);
 80017e2:	f003 f82b 	bl	800483c <HAL_PCD_MspInit>
 80017e6:	e7a0      	b.n	800172a <HAL_PCD_Init+0x16>
    return HAL_ERROR;
 80017e8:	2001      	movs	r0, #1
 80017ea:	4770      	bx	lr

080017ec <HAL_PCD_Start>:
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
  __HAL_LOCK(hpcd);
 80017ec:	f890 2428 	ldrb.w	r2, [r0, #1064]	; 0x428
 80017f0:	2a01      	cmp	r2, #1
 80017f2:	d101      	bne.n	80017f8 <HAL_PCD_Start+0xc>
 80017f4:	2002      	movs	r0, #2
 80017f6:	4770      	bx	lr
 80017f8:	2101      	movs	r1, #1
{
 80017fa:	b510      	push	{r4, lr}
 80017fc:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 80017fe:	f880 1428 	strb.w	r1, [r0, #1064]	; 0x428
  HAL_PCDEx_SetConnectionState (hpcd, 1);
 8001802:	f003 f94d 	bl	8004aa0 <HAL_PCDEx_SetConnectionState>
  USB_DevConnect (hpcd->Instance);
 8001806:	6820      	ldr	r0, [r4, #0]
 8001808:	f001 fd5c 	bl	80032c4 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 800180c:	6820      	ldr	r0, [r4, #0]
 800180e:	f001 f915 	bl	8002a3c <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8001812:	2000      	movs	r0, #0
 8001814:	f884 0428 	strb.w	r0, [r4, #1064]	; 0x428
  return HAL_OK;
 8001818:	bd10      	pop	{r4, pc}
 800181a:	bf00      	nop

0800181c <HAL_PCD_SetAddress>:
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
  __HAL_LOCK(hpcd);
 800181c:	f890 2428 	ldrb.w	r2, [r0, #1064]	; 0x428
 8001820:	2a01      	cmp	r2, #1
 8001822:	d101      	bne.n	8001828 <HAL_PCD_SetAddress+0xc>
 8001824:	2002      	movs	r0, #2
 8001826:	4770      	bx	lr
{
 8001828:	b510      	push	{r4, lr}
 800182a:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 800182c:	2201      	movs	r2, #1
  hpcd->USB_Address = address;
 800182e:	f884 1024 	strb.w	r1, [r4, #36]	; 0x24
  __HAL_LOCK(hpcd);
 8001832:	f880 2428 	strb.w	r2, [r0, #1064]	; 0x428
  USB_SetDevAddress(hpcd->Instance, address);
 8001836:	6800      	ldr	r0, [r0, #0]
 8001838:	f001 fd3e 	bl	80032b8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800183c:	2000      	movs	r0, #0
 800183e:	f884 0428 	strb.w	r0, [r4, #1064]	; 0x428
 8001842:	bd10      	pop	{r4, pc}

08001844 <HAL_PCD_EP_Open>:
  * @param  ep_mps: endpoint max packet size
  * @param  ep_type: endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8001844:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep = NULL;
  
  if ((ep_addr & 0x80U) == 0x80U)
 8001846:	b24c      	sxtb	r4, r1
 8001848:	2c00      	cmp	r4, #0
{
 800184a:	4605      	mov	r5, r0
  if ((ep_addr & 0x80U) == 0x80U)
 800184c:	db19      	blt.n	8001882 <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 800184e:	eb00 1041 	add.w	r0, r0, r1, lsl #5
 8001852:	f500 700a 	add.w	r0, r0, #552	; 0x228
  }
  ep->num   = ep_addr & 0x7FU;
  
  ep->is_in = (0x80U & ep_addr) != 0U;
 8001856:	0fe4      	lsrs	r4, r4, #31
 8001858:	7044      	strb	r4, [r0, #1]
  ep->num   = ep_addr & 0x7FU;
 800185a:	7001      	strb	r1, [r0, #0]
  ep->maxpacket = ep_mps;
  ep->type = ep_type;
 800185c:	70c3      	strb	r3, [r0, #3]
    
  __HAL_LOCK(hpcd);
 800185e:	f895 3428 	ldrb.w	r3, [r5, #1064]	; 0x428
  ep->maxpacket = ep_mps;
 8001862:	6102      	str	r2, [r0, #16]
  __HAL_LOCK(hpcd);
 8001864:	2b01      	cmp	r3, #1
 8001866:	d101      	bne.n	800186c <HAL_PCD_EP_Open+0x28>
 8001868:	2002      	movs	r0, #2
  USB_ActivateEndpoint(hpcd->Instance , ep);
  __HAL_UNLOCK(hpcd);
  return ret;
}
 800186a:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd);
 800186c:	2301      	movs	r3, #1
  USB_ActivateEndpoint(hpcd->Instance , ep);
 800186e:	4601      	mov	r1, r0
  __HAL_LOCK(hpcd);
 8001870:	f885 3428 	strb.w	r3, [r5, #1064]	; 0x428
  USB_ActivateEndpoint(hpcd->Instance , ep);
 8001874:	6828      	ldr	r0, [r5, #0]
 8001876:	f001 f911 	bl	8002a9c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800187a:	2000      	movs	r0, #0
 800187c:	f885 0428 	strb.w	r0, [r5, #1064]	; 0x428
  return ret;
 8001880:	bd38      	pop	{r3, r4, r5, pc}
 8001882:	f001 017f 	and.w	r1, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8001886:	eb00 1041 	add.w	r0, r0, r1, lsl #5
 800188a:	3028      	adds	r0, #40	; 0x28
 800188c:	e7e3      	b.n	8001856 <HAL_PCD_EP_Open+0x12>
 800188e:	bf00      	nop

08001890 <HAL_PCD_EP_Close>:
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
  PCD_EPTypeDef *ep = NULL;
  
  if ((ep_addr & 0x80U) == 0x80U)
 8001890:	b24a      	sxtb	r2, r1
 8001892:	2a00      	cmp	r2, #0
{  
 8001894:	b510      	push	{r4, lr}
 8001896:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 8001898:	db17      	blt.n	80018ca <HAL_PCD_EP_Close+0x3a>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 800189a:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 800189e:	f503 730a 	add.w	r3, r3, #552	; 0x228
  }
  ep->num   = ep_addr & 0x7FU;
  
  ep->is_in = (0x80U & ep_addr) != 0U;
 80018a2:	0fd2      	lsrs	r2, r2, #31
 80018a4:	705a      	strb	r2, [r3, #1]
  ep->num   = ep_addr & 0x7FU;
 80018a6:	7019      	strb	r1, [r3, #0]
  
  __HAL_LOCK(hpcd);
 80018a8:	f894 2428 	ldrb.w	r2, [r4, #1064]	; 0x428
 80018ac:	2a01      	cmp	r2, #1
 80018ae:	d101      	bne.n	80018b4 <HAL_PCD_EP_Close+0x24>
 80018b0:	2002      	movs	r0, #2
  USB_DeactivateEndpoint(hpcd->Instance , ep);
  __HAL_UNLOCK(hpcd);
  return HAL_OK;
}
 80018b2:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 80018b4:	2201      	movs	r2, #1
  USB_DeactivateEndpoint(hpcd->Instance , ep);
 80018b6:	4619      	mov	r1, r3
  __HAL_LOCK(hpcd);
 80018b8:	f884 2428 	strb.w	r2, [r4, #1064]	; 0x428
  USB_DeactivateEndpoint(hpcd->Instance , ep);
 80018bc:	6820      	ldr	r0, [r4, #0]
 80018be:	f001 fa85 	bl	8002dcc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80018c2:	2000      	movs	r0, #0
 80018c4:	f884 0428 	strb.w	r0, [r4, #1064]	; 0x428
  return HAL_OK;
 80018c8:	bd10      	pop	{r4, pc}
 80018ca:	f001 017f 	and.w	r1, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 80018ce:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 80018d2:	3328      	adds	r3, #40	; 0x28
 80018d4:	e7e5      	b.n	80018a2 <HAL_PCD_EP_Close+0x12>
 80018d6:	bf00      	nop

080018d8 <HAL_PCD_EP_Receive>:
  * @param  pBuf: pointer to the reception buffer
  * @param  len: amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80018d8:	b570      	push	{r4, r5, r6, lr}
  ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
  ep->xfer_len = len;
  ep->xfer_count = 0U;
 80018da:	2600      	movs	r6, #0
 80018dc:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 80018e0:	014d      	lsls	r5, r1, #5
  ep->xfer_buff = pBuf;  
 80018e2:	1944      	adds	r4, r0, r5
  ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 80018e4:	f505 750a 	add.w	r5, r5, #552	; 0x228
  ep->is_in = 0U;
  ep->num = ep_addr & 0x7FU;
 80018e8:	f884 1228 	strb.w	r1, [r4, #552]	; 0x228
  ep->xfer_buff = pBuf;  
 80018ec:	f8c4 223c 	str.w	r2, [r4, #572]	; 0x23c
  {
    USB_EP0StartXfer(hpcd->Instance , ep);
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep);
 80018f0:	1941      	adds	r1, r0, r5
  ep->xfer_len = len;
 80018f2:	f8c4 3240 	str.w	r3, [r4, #576]	; 0x240
    USB_EPStartXfer(hpcd->Instance , ep);
 80018f6:	6800      	ldr	r0, [r0, #0]
  ep->xfer_count = 0U;
 80018f8:	f8c4 6244 	str.w	r6, [r4, #580]	; 0x244
  ep->is_in = 0U;
 80018fc:	f884 6229 	strb.w	r6, [r4, #553]	; 0x229
    USB_EPStartXfer(hpcd->Instance , ep);
 8001900:	f001 fb42 	bl	8002f88 <USB_EPStartXfer>
  }

  return HAL_OK;
}
 8001904:	4630      	mov	r0, r6
 8001906:	bd70      	pop	{r4, r5, r6, pc}

08001908 <HAL_PCD_EP_GetRxCount>:
  * @param  ep_addr: endpoint address
  * @retval Data Size
  */
uint16_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  return hpcd->OUT_ep[ep_addr & 0xF].xfer_count;
 8001908:	f001 010f 	and.w	r1, r1, #15
 800190c:	eb00 1141 	add.w	r1, r0, r1, lsl #5
}
 8001910:	f8b1 0244 	ldrh.w	r0, [r1, #580]	; 0x244
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop

08001918 <HAL_PCD_EP_Transmit>:
  * @param  pBuf: pointer to the transmission buffer
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  ep = &hpcd->IN_ep[ep_addr & 0x7FU];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
  ep->xfer_len = len;
  ep->xfer_count = 0U;
 800191a:	2600      	movs	r6, #0
  ep->is_in = 1U;
 800191c:	2701      	movs	r7, #1
 800191e:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8001922:	014d      	lsls	r5, r1, #5
  ep->xfer_buff = pBuf;  
 8001924:	1944      	adds	r4, r0, r5
  ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8001926:	3528      	adds	r5, #40	; 0x28
  ep->num = ep_addr & 0x7FU;
 8001928:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
  ep->xfer_buff = pBuf;  
 800192c:	63e2      	str	r2, [r4, #60]	; 0x3c
  {
    USB_EP0StartXfer(hpcd->Instance , ep);
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep);
 800192e:	1941      	adds	r1, r0, r5
  ep->xfer_len = len;
 8001930:	6423      	str	r3, [r4, #64]	; 0x40
    USB_EPStartXfer(hpcd->Instance , ep);
 8001932:	6800      	ldr	r0, [r0, #0]
  ep->is_in = 1U;
 8001934:	f884 7029 	strb.w	r7, [r4, #41]	; 0x29
  ep->xfer_count = 0U;
 8001938:	6466      	str	r6, [r4, #68]	; 0x44
    USB_EPStartXfer(hpcd->Instance , ep);
 800193a:	f001 fb25 	bl	8002f88 <USB_EPStartXfer>
  }

  return HAL_OK;
}
 800193e:	4630      	mov	r0, r6
 8001940:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001942:	bf00      	nop

08001944 <HAL_PCD_IRQHandler>:
{ 
 8001944:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001948:	4604      	mov	r4, r0
 800194a:	b083      	sub	sp, #12
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 800194c:	6800      	ldr	r0, [r0, #0]
 800194e:	f001 fcbd 	bl	80032cc <USB_ReadInterrupts>
 8001952:	0402      	lsls	r2, r0, #16
 8001954:	d444      	bmi.n	80019e0 <HAL_PCD_IRQHandler+0x9c>
 8001956:	6820      	ldr	r0, [r4, #0]
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
 8001958:	f001 fcb8 	bl	80032cc <USB_ReadInterrupts>
 800195c:	0546      	lsls	r6, r0, #21
 800195e:	f100 81f4 	bmi.w	8001d4a <HAL_PCD_IRQHandler+0x406>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_PMAOVR))
 8001962:	6820      	ldr	r0, [r4, #0]
 8001964:	f001 fcb2 	bl	80032cc <USB_ReadInterrupts>
 8001968:	f410 4f80 	tst.w	r0, #16384	; 0x4000
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);    
 800196c:	6820      	ldr	r0, [r4, #0]
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_PMAOVR))
 800196e:	d007      	beq.n	8001980 <HAL_PCD_IRQHandler+0x3c>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);    
 8001970:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 8001974:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001978:	041b      	lsls	r3, r3, #16
 800197a:	0c1b      	lsrs	r3, r3, #16
 800197c:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ERR))
 8001980:	f001 fca4 	bl	80032cc <USB_ReadInterrupts>
 8001984:	f410 5f00 	tst.w	r0, #8192	; 0x2000
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR); 
 8001988:	6820      	ldr	r0, [r4, #0]
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ERR))
 800198a:	d007      	beq.n	800199c <HAL_PCD_IRQHandler+0x58>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR); 
 800198c:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 8001990:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001994:	041b      	lsls	r3, r3, #16
 8001996:	0c1b      	lsrs	r3, r3, #16
 8001998:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP))
 800199c:	f001 fc96 	bl	80032cc <USB_ReadInterrupts>
 80019a0:	04c5      	lsls	r5, r0, #19
 80019a2:	f100 81b4 	bmi.w	8001d0e <HAL_PCD_IRQHandler+0x3ca>
 80019a6:	6820      	ldr	r0, [r4, #0]
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SUSP))
 80019a8:	f001 fc90 	bl	80032cc <USB_ReadInterrupts>
 80019ac:	0500      	lsls	r0, r0, #20
 80019ae:	f100 818d 	bmi.w	8001ccc <HAL_PCD_IRQHandler+0x388>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SOF))
 80019b2:	6820      	ldr	r0, [r4, #0]
 80019b4:	f001 fc8a 	bl	80032cc <USB_ReadInterrupts>
 80019b8:	0582      	lsls	r2, r0, #22
 80019ba:	f100 817a 	bmi.w	8001cb2 <HAL_PCD_IRQHandler+0x36e>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ESOF))
 80019be:	6820      	ldr	r0, [r4, #0]
 80019c0:	f001 fc84 	bl	80032cc <USB_ReadInterrupts>
 80019c4:	05c3      	lsls	r3, r0, #23
 80019c6:	d508      	bpl.n	80019da <HAL_PCD_IRQHandler+0x96>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF); 
 80019c8:	6822      	ldr	r2, [r4, #0]
 80019ca:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80019ce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80019d2:	041b      	lsls	r3, r3, #16
 80019d4:	0c1b      	lsrs	r3, r3, #16
 80019d6:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
}
 80019da:	b003      	add	sp, #12
 80019dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
  PCD_EPTypeDef *ep = NULL;
  uint16_t count = 0;
  uint8_t epindex = 0;
  __IO uint16_t wIstr = 0;  
 80019e0:	2300      	movs	r3, #0
 80019e2:	6820      	ldr	r0, [r4, #0]
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
      {
        ep = &hpcd->IN_ep[epindex];
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80019e4:	f8df 8490 	ldr.w	r8, [pc, #1168]	; 8001e78 <HAL_PCD_IRQHandler+0x534>
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80019e8:	f8df a490 	ldr.w	sl, [pc, #1168]	; 8001e7c <HAL_PCD_IRQHandler+0x538>
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80019ec:	f8df b490 	ldr.w	fp, [pc, #1168]	; 8001e80 <HAL_PCD_IRQHandler+0x53c>
  __IO uint16_t wIstr = 0;  
 80019f0:	f8ad 3004 	strh.w	r3, [sp, #4]
  __IO uint16_t wEPVal = 0;
 80019f4:	f8ad 3006 	strh.w	r3, [sp, #6]
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0)
 80019f8:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 80019fc:	b29b      	uxth	r3, r3
 80019fe:	041f      	lsls	r7, r3, #16
 8001a00:	f8ad 3004 	strh.w	r3, [sp, #4]
 8001a04:	d5a8      	bpl.n	8001958 <HAL_PCD_IRQHandler+0x14>
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001a06:	f8bd 5004 	ldrh.w	r5, [sp, #4]
    if (epindex == 0)
 8001a0a:	f015 050f 	ands.w	r5, r5, #15
 8001a0e:	d152      	bne.n	8001ab6 <HAL_PCD_IRQHandler+0x172>
      if ((wIstr & USB_ISTR_DIR) == 0)
 8001a10:	f8bd 1004 	ldrh.w	r1, [sp, #4]
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001a14:	8803      	ldrh	r3, [r0, #0]
      if ((wIstr & USB_ISTR_DIR) == 0)
 8001a16:	f011 0110 	ands.w	r1, r1, #16
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001a1a:	b29b      	uxth	r3, r3
      if ((wIstr & USB_ISTR_DIR) == 0)
 8001a1c:	f000 8092 	beq.w	8001b44 <HAL_PCD_IRQHandler+0x200>
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001a20:	f8ad 3006 	strh.w	r3, [sp, #6]
        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001a24:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8001a28:	051b      	lsls	r3, r3, #20
 8001a2a:	f100 8122 	bmi.w	8001c72 <HAL_PCD_IRQHandler+0x32e>
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001a2e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8001a32:	041f      	lsls	r7, r3, #16
 8001a34:	d5e0      	bpl.n	80019f8 <HAL_PCD_IRQHandler+0xb4>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001a36:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001a3a:	8802      	ldrh	r2, [r0, #0]
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001a40:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001a44:	f894 2228 	ldrb.w	r2, [r4, #552]	; 0x228
 8001a48:	b29b      	uxth	r3, r3
 8001a4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001a4e:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8001a52:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8001a56:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001a5a:	f8c4 3244 	str.w	r3, [r4, #580]	; 0x244
          if (ep->xfer_count != 0U)
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	f040 81f0 	bne.w	8001e44 <HAL_PCD_IRQHandler+0x500>
           HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8001a64:	2100      	movs	r1, #0
 8001a66:	4620      	mov	r0, r4
 8001a68:	f002 ff0c 	bl	8004884 <HAL_PCD_DataOutStageCallback>
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8001a6c:	6820      	ldr	r0, [r4, #0]
 8001a6e:	f8d4 1238 	ldr.w	r1, [r4, #568]	; 0x238
 8001a72:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001a76:	293e      	cmp	r1, #62	; 0x3e
 8001a78:	b29b      	uxth	r3, r3
 8001a7a:	f500 6580 	add.w	r5, r0, #1024	; 0x400
 8001a7e:	f103 0306 	add.w	r3, r3, #6
 8001a82:	f240 81b9 	bls.w	8001df8 <HAL_PCD_IRQHandler+0x4b4>
 8001a86:	f3c1 124f 	ubfx	r2, r1, #5, #16
 8001a8a:	06ce      	lsls	r6, r1, #27
 8001a8c:	bf04      	itt	eq
 8001a8e:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8001a92:	b292      	uxtheq	r2, r2
 8001a94:	ea4b 2282 	orr.w	r2, fp, r2, lsl #10
 8001a98:	b292      	uxth	r2, r2
 8001a9a:	f845 2013 	str.w	r2, [r5, r3, lsl #1]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8001a9e:	8803      	ldrh	r3, [r0, #0]
 8001aa0:	b29b      	uxth	r3, r3
 8001aa2:	ea03 030a 	and.w	r3, r3, sl
 8001aa6:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8001aaa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001aae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ab2:	8003      	strh	r3, [r0, #0]
 8001ab4:	e7a0      	b.n	80019f8 <HAL_PCD_IRQHandler+0xb4>
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8001ab6:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
 8001aba:	b29b      	uxth	r3, r3
 8001abc:	f8ad 3006 	strh.w	r3, [sp, #6]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001ac0:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8001ac4:	041a      	lsls	r2, r3, #16
 8001ac6:	d467      	bmi.n	8001b98 <HAL_PCD_IRQHandler+0x254>
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8001ac8:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8001acc:	061b      	lsls	r3, r3, #24
 8001ace:	d593      	bpl.n	80019f8 <HAL_PCD_IRQHandler+0xb4>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8001ad0:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0U)
 8001ad4:	016e      	lsls	r6, r5, #5
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8001ad6:	b29b      	uxth	r3, r3
 8001ad8:	ea03 0308 	and.w	r3, r3, r8
 8001adc:	f820 3025 	strh.w	r3, [r0, r5, lsl #2]
        if (ep->doublebuffer == 0U)
 8001ae0:	19a1      	adds	r1, r4, r6
 8001ae2:	f891 3032 	ldrb.w	r3, [r1, #50]	; 0x32
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	f040 80a1 	bne.w	8001c2e <HAL_PCD_IRQHandler+0x2ea>
        {
          ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001aec:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001af0:	f891 2028 	ldrb.w	r2, [r1, #40]	; 0x28
 8001af4:	b29b      	uxth	r3, r3
 8001af6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001afa:	3302      	adds	r3, #2
 8001afc:	f500 6280 	add.w	r2, r0, #1024	; 0x400
 8001b00:	f852 3013 	ldr.w	r3, [r2, r3, lsl #1]
 8001b04:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001b08:	644b      	str	r3, [r1, #68]	; 0x44
          if (ep->xfer_count != 0U)
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	f040 816c 	bne.w	8001de8 <HAL_PCD_IRQHandler+0x4a4>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001b10:	4426      	add	r6, r4
 8001b12:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001b16:	f896 1028 	ldrb.w	r1, [r6, #40]	; 0x28
 8001b1a:	b29b      	uxth	r3, r3
 8001b1c:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8001b20:	3302      	adds	r3, #2
 8001b22:	f852 1013 	ldr.w	r1, [r2, r3, lsl #1]
        ep->xfer_buff+=ep->xfer_count;
 8001b26:	6bf2      	ldr	r2, [r6, #60]	; 0x3c
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001b28:	f3c1 0109 	ubfx	r1, r1, #0, #10
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 8001b2c:	6c33      	ldr	r3, [r6, #64]	; 0x40
        ep->xfer_buff+=ep->xfer_count;
 8001b2e:	440a      	add	r2, r1
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001b30:	6471      	str	r1, [r6, #68]	; 0x44
        ep->xfer_buff+=ep->xfer_count;
 8001b32:	63f2      	str	r2, [r6, #60]	; 0x3c
        {
          /* TX COMPLETE */
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001b34:	f896 1028 	ldrb.w	r1, [r6, #40]	; 0x28
 8001b38:	4620      	mov	r0, r4
        if (ep->xfer_len == 0U)
 8001b3a:	bb4b      	cbnz	r3, 8001b90 <HAL_PCD_IRQHandler+0x24c>
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001b3c:	f002 feaa 	bl	8004894 <HAL_PCD_DataInStageCallback>
 8001b40:	6820      	ldr	r0, [r4, #0]
 8001b42:	e759      	b.n	80019f8 <HAL_PCD_IRQHandler+0xb4>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001b44:	ea03 0308 	and.w	r3, r3, r8
 8001b48:	8003      	strh	r3, [r0, #0]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001b4a:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001b4e:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 8001b52:	b29b      	uxth	r3, r3
 8001b54:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001b58:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 8001b5c:	f8d0 3404 	ldr.w	r3, [r0, #1028]	; 0x404
        ep->xfer_buff += ep->xfer_count;
 8001b60:	6be2      	ldr	r2, [r4, #60]	; 0x3c
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001b62:	f3c3 0309 	ubfx	r3, r3, #0, #10
        ep->xfer_buff += ep->xfer_count;
 8001b66:	441a      	add	r2, r3
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001b68:	6463      	str	r3, [r4, #68]	; 0x44
        ep->xfer_buff += ep->xfer_count;
 8001b6a:	63e2      	str	r2, [r4, #60]	; 0x3c
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001b6c:	4620      	mov	r0, r4
 8001b6e:	f002 fe91 	bl	8004894 <HAL_PCD_DataInStageCallback>
        if((hpcd->USB_Address > 0U)&& ( ep->xfer_len == 0U))
 8001b72:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8001b76:	b16b      	cbz	r3, 8001b94 <HAL_PCD_IRQHandler+0x250>
 8001b78:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001b7a:	b95b      	cbnz	r3, 8001b94 <HAL_PCD_IRQHandler+0x250>
          hpcd->Instance->DADDR = (hpcd->USB_Address | USB_DADDR_EF);
 8001b7c:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
 8001b80:	6820      	ldr	r0, [r4, #0]
 8001b82:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001b86:	f8a0 204c 	strh.w	r2, [r0, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8001b8a:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8001b8e:	e733      	b.n	80019f8 <HAL_PCD_IRQHandler+0xb4>
        }
        else
        {
          HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8001b90:	f7ff fec2 	bl	8001918 <HAL_PCD_EP_Transmit>
 8001b94:	6820      	ldr	r0, [r4, #0]
 8001b96:	e72f      	b.n	80019f8 <HAL_PCD_IRQHandler+0xb4>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8001b98:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001b9c:	f830 2025 	ldrh.w	r2, [r0, r5, lsl #2]
        if (ep->doublebuffer == 0U)
 8001ba0:	016e      	lsls	r6, r5, #5
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	f820 3025 	strh.w	r3, [r0, r5, lsl #2]
        if (ep->doublebuffer == 0U)
 8001ba8:	eb04 0906 	add.w	r9, r4, r6
 8001bac:	f899 3232 	ldrb.w	r3, [r9, #562]	; 0x232
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	f000 80e8 	beq.w	8001d86 <HAL_PCD_IRQHandler+0x442>
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 8001bb6:	f899 3228 	ldrb.w	r3, [r9, #552]	; 0x228
 8001bba:	f830 1023 	ldrh.w	r1, [r0, r3, lsl #2]
 8001bbe:	eb00 0283 	add.w	r2, r0, r3, lsl #2
 8001bc2:	f411 4f80 	tst.w	r1, #16384	; 0x4000
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001bc6:	f8b0 1050 	ldrh.w	r1, [r0, #80]	; 0x50
 8001bca:	b289      	uxth	r1, r1
 8001bcc:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 8001bd0:	eb00 0343 	add.w	r3, r0, r3, lsl #1
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 8001bd4:	f000 811b 	beq.w	8001e0e <HAL_PCD_IRQHandler+0x4ca>
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001bd8:	f8d3 7404 	ldr.w	r7, [r3, #1028]	; 0x404
 8001bdc:	f3c7 0709 	ubfx	r7, r7, #0, #10
            if (count != 0U)
 8001be0:	2f00      	cmp	r7, #0
 8001be2:	f040 8145 	bne.w	8001e70 <HAL_PCD_IRQHandler+0x52c>
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
 8001be6:	f640 730f 	movw	r3, #3855	; 0xf0f
 8001bea:	8811      	ldrh	r1, [r2, #0]
 8001bec:	400b      	ands	r3, r1
 8001bee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001bf2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001bf6:	8013      	strh	r3, [r2, #0]
 8001bf8:	19a1      	adds	r1, r4, r6
        ep->xfer_count+=count;
 8001bfa:	f8d1 0244 	ldr.w	r0, [r1, #580]	; 0x244
        ep->xfer_buff+=count;
 8001bfe:	f8d1 223c 	ldr.w	r2, [r1, #572]	; 0x23c
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8001c02:	f8d1 3240 	ldr.w	r3, [r1, #576]	; 0x240
        ep->xfer_count+=count;
 8001c06:	4438      	add	r0, r7
        ep->xfer_buff+=count;
 8001c08:	443a      	add	r2, r7
        ep->xfer_count+=count;
 8001c0a:	f8c1 0244 	str.w	r0, [r1, #580]	; 0x244
        ep->xfer_buff+=count;
 8001c0e:	f8c1 223c 	str.w	r2, [r1, #572]	; 0x23c
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8001c12:	b123      	cbz	r3, 8001c1e <HAL_PCD_IRQHandler+0x2da>
 8001c14:	f8d1 0238 	ldr.w	r0, [r1, #568]	; 0x238
 8001c18:	4287      	cmp	r7, r0
 8001c1a:	f080 810c 	bcs.w	8001e36 <HAL_PCD_IRQHandler+0x4f2>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8001c1e:	4426      	add	r6, r4
 8001c20:	4620      	mov	r0, r4
 8001c22:	f896 1228 	ldrb.w	r1, [r6, #552]	; 0x228
 8001c26:	f002 fe2d 	bl	8004884 <HAL_PCD_DataOutStageCallback>
 8001c2a:	6820      	ldr	r0, [r4, #0]
 8001c2c:	e74c      	b.n	8001ac8 <HAL_PCD_IRQHandler+0x184>
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 8001c2e:	f891 2028 	ldrb.w	r2, [r1, #40]	; 0x28
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001c32:	eb04 1545 	add.w	r5, r4, r5, lsl #5
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 8001c36:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001c3a:	f013 0f40 	tst.w	r3, #64	; 0x40
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001c3e:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001c42:	b29b      	uxth	r3, r3
 8001c44:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 8001c48:	f000 80b5 	beq.w	8001db6 <HAL_PCD_IRQHandler+0x472>
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001c4c:	3302      	adds	r3, #2
 8001c4e:	f500 6280 	add.w	r2, r0, #1024	; 0x400
 8001c52:	f852 3013 	ldr.w	r3, [r2, r3, lsl #1]
 8001c56:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001c5a:	646b      	str	r3, [r5, #68]	; 0x44
            if (ep->xfer_count != 0U)
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	f000 80b4 	beq.w	8001dca <HAL_PCD_IRQHandler+0x486>
              USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, ep->xfer_count);
 8001c62:	8dca      	ldrh	r2, [r1, #46]	; 0x2e
 8001c64:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
 8001c66:	f001 fb37 	bl	80032d8 <USB_WritePMA>
 8001c6a:	6820      	ldr	r0, [r4, #0]
 8001c6c:	f500 6280 	add.w	r2, r0, #1024	; 0x400
 8001c70:	e0ab      	b.n	8001dca <HAL_PCD_IRQHandler+0x486>
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001c72:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001c76:	f894 2228 	ldrb.w	r2, [r4, #552]	; 0x228
 8001c7a:	b29b      	uxth	r3, r3
 8001c7c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001c80:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8001c84:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
          USB_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 8001c88:	f8b4 222c 	ldrh.w	r2, [r4, #556]	; 0x22c
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001c8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001c90:	f8c4 3244 	str.w	r3, [r4, #580]	; 0x244
          USB_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 8001c94:	f204 412c 	addw	r1, r4, #1068	; 0x42c
 8001c98:	f001 fb30 	bl	80032fc <USB_ReadPMA>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 8001c9c:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001ca0:	6822      	ldr	r2, [r4, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 8001ca2:	4620      	mov	r0, r4
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 8001ca4:	8811      	ldrh	r1, [r2, #0]
 8001ca6:	400b      	ands	r3, r1
 8001ca8:	8013      	strh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 8001caa:	f002 fde5 	bl	8004878 <HAL_PCD_SetupStageCallback>
 8001cae:	6820      	ldr	r0, [r4, #0]
 8001cb0:	e6a2      	b.n	80019f8 <HAL_PCD_IRQHandler+0xb4>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 8001cb2:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_SOFCallback(hpcd);
 8001cb4:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 8001cb6:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8001cba:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001cbe:	041b      	lsls	r3, r3, #16
 8001cc0:	0c1b      	lsrs	r3, r3, #16
 8001cc2:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 8001cc6:	f002 fded 	bl	80048a4 <HAL_PCD_SOFCallback>
 8001cca:	e678      	b.n	80019be <HAL_PCD_IRQHandler+0x7a>
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8001ccc:	6823      	ldr	r3, [r4, #0]
 8001cce:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
    if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP) == 0U)
 8001cd2:	4618      	mov	r0, r3
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8001cd4:	b292      	uxth	r2, r2
 8001cd6:	f042 0208 	orr.w	r2, r2, #8
 8001cda:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);  
 8001cde:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8001ce2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001ce6:	0412      	lsls	r2, r2, #16
 8001ce8:	0c12      	lsrs	r2, r2, #16
 8001cea:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8001cee:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 8001cf2:	b292      	uxth	r2, r2
 8001cf4:	f042 0204 	orr.w	r2, r2, #4
 8001cf8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP) == 0U)
 8001cfc:	f001 fae6 	bl	80032cc <USB_ReadInterrupts>
 8001d00:	04c1      	lsls	r1, r0, #19
 8001d02:	f53f ae56 	bmi.w	80019b2 <HAL_PCD_IRQHandler+0x6e>
      HAL_PCD_SuspendCallback(hpcd);
 8001d06:	4620      	mov	r0, r4
 8001d08:	f002 fdde 	bl	80048c8 <HAL_PCD_SuspendCallback>
 8001d0c:	e651      	b.n	80019b2 <HAL_PCD_IRQHandler+0x6e>
    hpcd->Instance->CNTR &= ~(USB_CNTR_LP_MODE);
 8001d0e:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_ResumeCallback(hpcd);
 8001d10:	4620      	mov	r0, r4
    hpcd->Instance->CNTR &= ~(USB_CNTR_LP_MODE);
 8001d12:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8001d16:	f023 0304 	bic.w	r3, r3, #4
 8001d1a:	041b      	lsls	r3, r3, #16
 8001d1c:	0c1b      	lsrs	r3, r3, #16
 8001d1e:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    hpcd->Instance->CNTR &= ~(USB_CNTR_FSUSP);
 8001d22:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8001d26:	f023 0308 	bic.w	r3, r3, #8
 8001d2a:	041b      	lsls	r3, r3, #16
 8001d2c:	0c1b      	lsrs	r3, r3, #16
 8001d2e:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    HAL_PCD_ResumeCallback(hpcd);
 8001d32:	f002 fdd9 	bl	80048e8 <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);     
 8001d36:	6820      	ldr	r0, [r4, #0]
 8001d38:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 8001d3c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001d40:	041b      	lsls	r3, r3, #16
 8001d42:	0c1b      	lsrs	r3, r3, #16
 8001d44:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 8001d48:	e62e      	b.n	80019a8 <HAL_PCD_IRQHandler+0x64>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001d4a:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_ResetCallback(hpcd);
 8001d4c:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001d4e:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8001d52:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001d56:	041b      	lsls	r3, r3, #16
 8001d58:	0c1b      	lsrs	r3, r3, #16
 8001d5a:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 8001d5e:	f002 fda5 	bl	80048ac <HAL_PCD_ResetCallback>
  __HAL_LOCK(hpcd);
 8001d62:	f894 3428 	ldrb.w	r3, [r4, #1064]	; 0x428
 8001d66:	2b01      	cmp	r3, #1
 8001d68:	f43f adfb 	beq.w	8001962 <HAL_PCD_IRQHandler+0x1e>
  hpcd->USB_Address = address;
 8001d6c:	2500      	movs	r5, #0
  __HAL_LOCK(hpcd);
 8001d6e:	2301      	movs	r3, #1
  hpcd->USB_Address = address;
 8001d70:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
  __HAL_LOCK(hpcd);
 8001d74:	f884 3428 	strb.w	r3, [r4, #1064]	; 0x428
  USB_SetDevAddress(hpcd->Instance, address);
 8001d78:	4629      	mov	r1, r5
 8001d7a:	6820      	ldr	r0, [r4, #0]
 8001d7c:	f001 fa9c 	bl	80032b8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001d80:	f884 5428 	strb.w	r5, [r4, #1064]	; 0x428
 8001d84:	e5ed      	b.n	8001962 <HAL_PCD_IRQHandler+0x1e>
          count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001d86:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001d8a:	f899 2228 	ldrb.w	r2, [r9, #552]	; 0x228
 8001d8e:	b29b      	uxth	r3, r3
 8001d90:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001d94:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8001d98:	f8d3 740c 	ldr.w	r7, [r3, #1036]	; 0x40c
 8001d9c:	f3c7 0709 	ubfx	r7, r7, #0, #10
          if (count != 0U)
 8001da0:	2f00      	cmp	r7, #0
 8001da2:	f43f af29 	beq.w	8001bf8 <HAL_PCD_IRQHandler+0x2b4>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8001da6:	463b      	mov	r3, r7
 8001da8:	f8b9 222c 	ldrh.w	r2, [r9, #556]	; 0x22c
 8001dac:	f8d9 123c 	ldr.w	r1, [r9, #572]	; 0x23c
 8001db0:	f001 faa4 	bl	80032fc <USB_ReadPMA>
 8001db4:	e720      	b.n	8001bf8 <HAL_PCD_IRQHandler+0x2b4>
            ep->xfer_count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001db6:	3306      	adds	r3, #6
 8001db8:	f500 6280 	add.w	r2, r0, #1024	; 0x400
 8001dbc:	f852 3013 	ldr.w	r3, [r2, r3, lsl #1]
 8001dc0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001dc4:	646b      	str	r3, [r5, #68]	; 0x44
            if (ep->xfer_count != 0U)
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d14a      	bne.n	8001e60 <HAL_PCD_IRQHandler+0x51c>
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
 8001dca:	f640 730f 	movw	r3, #3855	; 0xf0f
 8001dce:	19a1      	adds	r1, r4, r6
 8001dd0:	f891 1028 	ldrb.w	r1, [r1, #40]	; 0x28
 8001dd4:	f830 5021 	ldrh.w	r5, [r0, r1, lsl #2]
 8001dd8:	402b      	ands	r3, r5
 8001dda:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001dde:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001de2:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
 8001de6:	e693      	b.n	8001b10 <HAL_PCD_IRQHandler+0x1cc>
            USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 8001de8:	8d8a      	ldrh	r2, [r1, #44]	; 0x2c
 8001dea:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
 8001dec:	f001 fa74 	bl	80032d8 <USB_WritePMA>
 8001df0:	6820      	ldr	r0, [r4, #0]
 8001df2:	f500 6280 	add.w	r2, r0, #1024	; 0x400
 8001df6:	e68b      	b.n	8001b10 <HAL_PCD_IRQHandler+0x1cc>
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8001df8:	f3c1 024f 	ubfx	r2, r1, #1, #16
 8001dfc:	07c9      	lsls	r1, r1, #31
 8001dfe:	bf44      	itt	mi
 8001e00:	3201      	addmi	r2, #1
 8001e02:	b292      	uxthmi	r2, r2
 8001e04:	0292      	lsls	r2, r2, #10
 8001e06:	b292      	uxth	r2, r2
 8001e08:	f845 2013 	str.w	r2, [r5, r3, lsl #1]
 8001e0c:	e647      	b.n	8001a9e <HAL_PCD_IRQHandler+0x15a>
            count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001e0e:	f8d3 740c 	ldr.w	r7, [r3, #1036]	; 0x40c
 8001e12:	f3c7 0709 	ubfx	r7, r7, #0, #10
            if (count != 0U)
 8001e16:	2f00      	cmp	r7, #0
 8001e18:	f43f aee5 	beq.w	8001be6 <HAL_PCD_IRQHandler+0x2a2>
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8001e1c:	463b      	mov	r3, r7
 8001e1e:	f8b9 2230 	ldrh.w	r2, [r9, #560]	; 0x230
 8001e22:	f8d9 123c 	ldr.w	r1, [r9, #572]	; 0x23c
 8001e26:	f001 fa69 	bl	80032fc <USB_ReadPMA>
 8001e2a:	f899 3228 	ldrb.w	r3, [r9, #552]	; 0x228
 8001e2e:	6822      	ldr	r2, [r4, #0]
 8001e30:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8001e34:	e6d7      	b.n	8001be6 <HAL_PCD_IRQHandler+0x2a2>
          HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8001e36:	f891 1228 	ldrb.w	r1, [r1, #552]	; 0x228
 8001e3a:	4620      	mov	r0, r4
 8001e3c:	f7ff fd4c 	bl	80018d8 <HAL_PCD_EP_Receive>
 8001e40:	6820      	ldr	r0, [r4, #0]
 8001e42:	e641      	b.n	8001ac8 <HAL_PCD_IRQHandler+0x184>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 8001e44:	f8b4 222c 	ldrh.w	r2, [r4, #556]	; 0x22c
 8001e48:	f8d4 123c 	ldr.w	r1, [r4, #572]	; 0x23c
 8001e4c:	f001 fa56 	bl	80032fc <USB_ReadPMA>
            ep->xfer_buff+=ep->xfer_count;
 8001e50:	f8d4 323c 	ldr.w	r3, [r4, #572]	; 0x23c
 8001e54:	f8d4 2244 	ldr.w	r2, [r4, #580]	; 0x244
 8001e58:	4413      	add	r3, r2
 8001e5a:	f8c4 323c 	str.w	r3, [r4, #572]	; 0x23c
 8001e5e:	e601      	b.n	8001a64 <HAL_PCD_IRQHandler+0x120>
              USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, ep->xfer_count);
 8001e60:	8e0a      	ldrh	r2, [r1, #48]	; 0x30
 8001e62:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
 8001e64:	f001 fa38 	bl	80032d8 <USB_WritePMA>
 8001e68:	6820      	ldr	r0, [r4, #0]
 8001e6a:	f500 6280 	add.w	r2, r0, #1024	; 0x400
 8001e6e:	e7ac      	b.n	8001dca <HAL_PCD_IRQHandler+0x486>
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8001e70:	463b      	mov	r3, r7
 8001e72:	f8b9 222e 	ldrh.w	r2, [r9, #558]	; 0x22e
 8001e76:	e7d4      	b.n	8001e22 <HAL_PCD_IRQHandler+0x4de>
 8001e78:	ffff8f0f 	.word	0xffff8f0f
 8001e7c:	ffffbf8f 	.word	0xffffbf8f
 8001e80:	ffff8000 	.word	0xffff8000

08001e84 <HAL_PCD_EP_SetStall>:
{
 8001e84:	b538      	push	{r3, r4, r5, lr}
  if ((0x80U & ep_addr) == 0x80U)
 8001e86:	b24b      	sxtb	r3, r1
 8001e88:	2b00      	cmp	r3, #0
{
 8001e8a:	460c      	mov	r4, r1
 8001e8c:	4605      	mov	r5, r0
  if ((0x80U & ep_addr) == 0x80U)
 8001e8e:	db18      	blt.n	8001ec2 <HAL_PCD_EP_SetStall+0x3e>
    ep = &hpcd->OUT_ep[ep_addr];
 8001e90:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 8001e94:	f501 710a 	add.w	r1, r1, #552	; 0x228
  ep->is_stall = 1U;
 8001e98:	2201      	movs	r2, #1
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 8001e9a:	0fdb      	lsrs	r3, r3, #31
 8001e9c:	704b      	strb	r3, [r1, #1]
  ep->num   = ep_addr & 0x7FU;
 8001e9e:	700c      	strb	r4, [r1, #0]
  ep->is_stall = 1U;
 8001ea0:	708a      	strb	r2, [r1, #2]
  __HAL_LOCK(hpcd);
 8001ea2:	f895 3428 	ldrb.w	r3, [r5, #1064]	; 0x428
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d101      	bne.n	8001eae <HAL_PCD_EP_SetStall+0x2a>
 8001eaa:	2002      	movs	r0, #2
}
 8001eac:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd);
 8001eae:	f885 2428 	strb.w	r2, [r5, #1064]	; 0x428
  USB_EPSetStall(hpcd->Instance , ep);
 8001eb2:	6828      	ldr	r0, [r5, #0]
 8001eb4:	f001 f976 	bl	80031a4 <USB_EPSetStall>
  if((ep_addr & 0x7FU) == 0U)
 8001eb8:	b14c      	cbz	r4, 8001ece <HAL_PCD_EP_SetStall+0x4a>
  __HAL_UNLOCK(hpcd); 
 8001eba:	2000      	movs	r0, #0
 8001ebc:	f885 0428 	strb.w	r0, [r5, #1064]	; 0x428
  return HAL_OK;
 8001ec0:	bd38      	pop	{r3, r4, r5, pc}
 8001ec2:	f001 047f 	and.w	r4, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8001ec6:	eb00 1144 	add.w	r1, r0, r4, lsl #5
 8001eca:	3128      	adds	r1, #40	; 0x28
 8001ecc:	e7e4      	b.n	8001e98 <HAL_PCD_EP_SetStall+0x14>
    USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001ece:	f205 412c 	addw	r1, r5, #1068	; 0x42c
 8001ed2:	6828      	ldr	r0, [r5, #0]
 8001ed4:	f001 f9fe 	bl	80032d4 <USB_EP0_OutStart>
 8001ed8:	e7ef      	b.n	8001eba <HAL_PCD_EP_SetStall+0x36>
 8001eda:	bf00      	nop

08001edc <HAL_PCD_EP_ClrStall>:
  if ((0x80U & ep_addr) == 0x80U)
 8001edc:	b24a      	sxtb	r2, r1
 8001ede:	2a00      	cmp	r2, #0
{
 8001ee0:	b538      	push	{r3, r4, r5, lr}
 8001ee2:	4605      	mov	r5, r0
  if ((0x80U & ep_addr) == 0x80U)
 8001ee4:	db19      	blt.n	8001f1a <HAL_PCD_EP_ClrStall+0x3e>
    ep = &hpcd->OUT_ep[ep_addr];
 8001ee6:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8001eea:	f503 730a 	add.w	r3, r3, #552	; 0x228
  ep->is_stall = 0U;
 8001eee:	2400      	movs	r4, #0
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 8001ef0:	0fd2      	lsrs	r2, r2, #31
 8001ef2:	705a      	strb	r2, [r3, #1]
  ep->num   = ep_addr & 0x7FU;
 8001ef4:	7019      	strb	r1, [r3, #0]
  ep->is_stall = 0U;
 8001ef6:	709c      	strb	r4, [r3, #2]
  __HAL_LOCK(hpcd); 
 8001ef8:	f895 2428 	ldrb.w	r2, [r5, #1064]	; 0x428
 8001efc:	2a01      	cmp	r2, #1
 8001efe:	d101      	bne.n	8001f04 <HAL_PCD_EP_ClrStall+0x28>
 8001f00:	2002      	movs	r0, #2
}
 8001f02:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd); 
 8001f04:	2201      	movs	r2, #1
  USB_EPClearStall(hpcd->Instance , ep);
 8001f06:	4619      	mov	r1, r3
  __HAL_LOCK(hpcd); 
 8001f08:	f885 2428 	strb.w	r2, [r5, #1064]	; 0x428
  USB_EPClearStall(hpcd->Instance , ep);
 8001f0c:	6828      	ldr	r0, [r5, #0]
 8001f0e:	f001 f983 	bl	8003218 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 8001f12:	f885 4428 	strb.w	r4, [r5, #1064]	; 0x428
  return HAL_OK;
 8001f16:	4620      	mov	r0, r4
 8001f18:	bd38      	pop	{r3, r4, r5, pc}
 8001f1a:	f001 017f 	and.w	r1, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8001f1e:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8001f22:	3328      	adds	r3, #40	; 0x28
 8001f24:	e7e3      	b.n	8001eee <HAL_PCD_EP_ClrStall+0x12>
 8001f26:	bf00      	nop

08001f28 <HAL_PCDEx_PMAConfig>:

{
  PCD_EPTypeDef *ep = NULL;
  
  /* initialize ep structure*/
  if ((ep_addr & 0x80U) == 0x80U)
 8001f28:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001f2c:	d00c      	beq.n	8001f48 <HAL_PCDEx_PMAConfig+0x20>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8001f2e:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8001f32:	eb00 1041 	add.w	r0, r0, r1, lsl #5
 8001f36:	3028      	adds	r0, #40	; 0x28
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }
  
  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8001f38:	b162      	cbz	r2, 8001f54 <HAL_PCDEx_PMAConfig+0x2c>
    ep->pmaadress = (uint16_t)pmaadress;
  }
  else /*USB_DBL_BUF*/
  {
    /*Double Buffer Endpoint*/
    ep->doublebuffer = 1U;
 8001f3a:	2201      	movs	r2, #1
    /*Configure the PMA*/
    ep->pmaaddr0 =  pmaadress & 0x0000FFFFU;
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000U) >> 16U;
 8001f3c:	0c19      	lsrs	r1, r3, #16
    ep->pmaaddr0 =  pmaadress & 0x0000FFFFU;
 8001f3e:	80c3      	strh	r3, [r0, #6]
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000U) >> 16U;
 8001f40:	8101      	strh	r1, [r0, #8]
    ep->doublebuffer = 1U;
 8001f42:	7282      	strb	r2, [r0, #10]
  }
  
  return HAL_OK; 
}
 8001f44:	2000      	movs	r0, #0
 8001f46:	4770      	bx	lr
    ep = &hpcd->OUT_ep[ep_addr];
 8001f48:	eb00 1041 	add.w	r0, r0, r1, lsl #5
 8001f4c:	f500 700a 	add.w	r0, r0, #552	; 0x228
  if (ep_kind == PCD_SNG_BUF)
 8001f50:	2a00      	cmp	r2, #0
 8001f52:	d1f2      	bne.n	8001f3a <HAL_PCDEx_PMAConfig+0x12>
    ep->doublebuffer = 0U;
 8001f54:	7282      	strb	r2, [r0, #10]
    ep->pmaadress = (uint16_t)pmaadress;
 8001f56:	8083      	strh	r3, [r0, #4]
}
 8001f58:	2000      	movs	r0, #0
 8001f5a:	4770      	bx	lr

08001f5c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f60:	6803      	ldr	r3, [r0, #0]
{
 8001f62:	b082      	sub	sp, #8
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f64:	07dd      	lsls	r5, r3, #31
{
 8001f66:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f68:	d530      	bpl.n	8001fcc <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001f6a:	49ad      	ldr	r1, [pc, #692]	; (8002220 <HAL_RCC_OscConfig+0x2c4>)
 8001f6c:	684a      	ldr	r2, [r1, #4]
 8001f6e:	f002 020c 	and.w	r2, r2, #12
 8001f72:	2a04      	cmp	r2, #4
 8001f74:	f000 80fa 	beq.w	800216c <HAL_RCC_OscConfig+0x210>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f78:	684a      	ldr	r2, [r1, #4]
 8001f7a:	f002 020c 	and.w	r2, r2, #12
 8001f7e:	2a08      	cmp	r2, #8
 8001f80:	f000 80f0 	beq.w	8002164 <HAL_RCC_OscConfig+0x208>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f84:	6863      	ldr	r3, [r4, #4]
 8001f86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f8a:	f000 8174 	beq.w	8002276 <HAL_RCC_OscConfig+0x31a>
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	f000 8104 	beq.w	800219c <HAL_RCC_OscConfig+0x240>
 8001f94:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f98:	f000 81a9 	beq.w	80022ee <HAL_RCC_OscConfig+0x392>
 8001f9c:	4ba0      	ldr	r3, [pc, #640]	; (8002220 <HAL_RCC_OscConfig+0x2c4>)
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001fa4:	601a      	str	r2, [r3, #0]
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001fac:	601a      	str	r2, [r3, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fae:	f7fe f917 	bl	80001e0 <HAL_GetTick>
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fb2:	4d9b      	ldr	r5, [pc, #620]	; (8002220 <HAL_RCC_OscConfig+0x2c4>)
        tickstart = HAL_GetTick();
 8001fb4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fb6:	e005      	b.n	8001fc4 <HAL_RCC_OscConfig+0x68>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001fb8:	f7fe f912 	bl	80001e0 <HAL_GetTick>
 8001fbc:	1b80      	subs	r0, r0, r6
 8001fbe:	2864      	cmp	r0, #100	; 0x64
 8001fc0:	f200 8117 	bhi.w	80021f2 <HAL_RCC_OscConfig+0x296>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fc4:	682b      	ldr	r3, [r5, #0]
 8001fc6:	039a      	lsls	r2, r3, #14
 8001fc8:	d5f6      	bpl.n	8001fb8 <HAL_RCC_OscConfig+0x5c>
 8001fca:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fcc:	079f      	lsls	r7, r3, #30
 8001fce:	d528      	bpl.n	8002022 <HAL_RCC_OscConfig+0xc6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001fd0:	4a93      	ldr	r2, [pc, #588]	; (8002220 <HAL_RCC_OscConfig+0x2c4>)
 8001fd2:	6851      	ldr	r1, [r2, #4]
 8001fd4:	f011 0f0c 	tst.w	r1, #12
 8001fd8:	f000 80a9 	beq.w	800212e <HAL_RCC_OscConfig+0x1d2>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001fdc:	6851      	ldr	r1, [r2, #4]
 8001fde:	f001 010c 	and.w	r1, r1, #12
 8001fe2:	2908      	cmp	r1, #8
 8001fe4:	f000 809f 	beq.w	8002126 <HAL_RCC_OscConfig+0x1ca>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001fe8:	6923      	ldr	r3, [r4, #16]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	f000 8132 	beq.w	8002254 <HAL_RCC_OscConfig+0x2f8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	4b8c      	ldr	r3, [pc, #560]	; (8002224 <HAL_RCC_OscConfig+0x2c8>)
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ff4:	4d8a      	ldr	r5, [pc, #552]	; (8002220 <HAL_RCC_OscConfig+0x2c4>)
        __HAL_RCC_HSI_ENABLE();
 8001ff6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001ff8:	f7fe f8f2 	bl	80001e0 <HAL_GetTick>
 8001ffc:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ffe:	e005      	b.n	800200c <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002000:	f7fe f8ee 	bl	80001e0 <HAL_GetTick>
 8002004:	1b80      	subs	r0, r0, r6
 8002006:	2802      	cmp	r0, #2
 8002008:	f200 80f3 	bhi.w	80021f2 <HAL_RCC_OscConfig+0x296>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800200c:	682b      	ldr	r3, [r5, #0]
 800200e:	0798      	lsls	r0, r3, #30
 8002010:	d5f6      	bpl.n	8002000 <HAL_RCC_OscConfig+0xa4>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002012:	682b      	ldr	r3, [r5, #0]
 8002014:	6962      	ldr	r2, [r4, #20]
 8002016:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800201a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800201e:	602b      	str	r3, [r5, #0]
 8002020:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002022:	071a      	lsls	r2, r3, #28
 8002024:	d45d      	bmi.n	80020e2 <HAL_RCC_OscConfig+0x186>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002026:	075d      	lsls	r5, r3, #29
 8002028:	d53a      	bpl.n	80020a0 <HAL_RCC_OscConfig+0x144>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800202a:	4b7d      	ldr	r3, [pc, #500]	; (8002220 <HAL_RCC_OscConfig+0x2c4>)
 800202c:	69da      	ldr	r2, [r3, #28]
 800202e:	00d0      	lsls	r0, r2, #3
 8002030:	f100 80a6 	bmi.w	8002180 <HAL_RCC_OscConfig+0x224>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8002034:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8002036:	69da      	ldr	r2, [r3, #28]
 8002038:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800203c:	61da      	str	r2, [r3, #28]
 800203e:	69db      	ldr	r3, [r3, #28]
 8002040:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002044:	9300      	str	r3, [sp, #0]
 8002046:	9b00      	ldr	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002048:	4b77      	ldr	r3, [pc, #476]	; (8002228 <HAL_RCC_OscConfig+0x2cc>)
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	05d1      	lsls	r1, r2, #23
 800204e:	f140 80bf 	bpl.w	80021d0 <HAL_RCC_OscConfig+0x274>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002052:	68e3      	ldr	r3, [r4, #12]
 8002054:	2b01      	cmp	r3, #1
 8002056:	f000 8114 	beq.w	8002282 <HAL_RCC_OscConfig+0x326>
 800205a:	2b00      	cmp	r3, #0
 800205c:	f000 80cd 	beq.w	80021fa <HAL_RCC_OscConfig+0x29e>
 8002060:	2b05      	cmp	r3, #5
 8002062:	4b6f      	ldr	r3, [pc, #444]	; (8002220 <HAL_RCC_OscConfig+0x2c4>)
 8002064:	6a1a      	ldr	r2, [r3, #32]
 8002066:	f000 814f 	beq.w	8002308 <HAL_RCC_OscConfig+0x3ac>
 800206a:	f022 0201 	bic.w	r2, r2, #1
 800206e:	621a      	str	r2, [r3, #32]
 8002070:	6a1a      	ldr	r2, [r3, #32]
 8002072:	f022 0204 	bic.w	r2, r2, #4
 8002076:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002078:	f7fe f8b2 	bl	80001e0 <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800207c:	4e68      	ldr	r6, [pc, #416]	; (8002220 <HAL_RCC_OscConfig+0x2c4>)
      tickstart = HAL_GetTick();
 800207e:	4680      	mov	r8, r0
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002080:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002084:	e006      	b.n	8002094 <HAL_RCC_OscConfig+0x138>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002086:	f7fe f8ab 	bl	80001e0 <HAL_GetTick>
 800208a:	eba0 0008 	sub.w	r0, r0, r8
 800208e:	42b8      	cmp	r0, r7
 8002090:	f200 80af 	bhi.w	80021f2 <HAL_RCC_OscConfig+0x296>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002094:	6a33      	ldr	r3, [r6, #32]
 8002096:	079b      	lsls	r3, r3, #30
 8002098:	d5f5      	bpl.n	8002086 <HAL_RCC_OscConfig+0x12a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800209a:	2d00      	cmp	r5, #0
 800209c:	f040 80f7 	bne.w	800228e <HAL_RCC_OscConfig+0x332>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020a0:	69e3      	ldr	r3, [r4, #28]
 80020a2:	b1d3      	cbz	r3, 80020da <HAL_RCC_OscConfig+0x17e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020a4:	4d5e      	ldr	r5, [pc, #376]	; (8002220 <HAL_RCC_OscConfig+0x2c4>)
 80020a6:	686a      	ldr	r2, [r5, #4]
 80020a8:	f002 020c 	and.w	r2, r2, #12
 80020ac:	2a08      	cmp	r2, #8
 80020ae:	d045      	beq.n	800213c <HAL_RCC_OscConfig+0x1e0>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020b0:	2b02      	cmp	r3, #2
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020b2:	f04f 0200 	mov.w	r2, #0
 80020b6:	4b5d      	ldr	r3, [pc, #372]	; (800222c <HAL_RCC_OscConfig+0x2d0>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020b8:	f000 80ef 	beq.w	800229a <HAL_RCC_OscConfig+0x33e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020bc:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020be:	f7fe f88f 	bl	80001e0 <HAL_GetTick>
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020c2:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 80020c4:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020c6:	e005      	b.n	80020d4 <HAL_RCC_OscConfig+0x178>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020c8:	f7fe f88a 	bl	80001e0 <HAL_GetTick>
 80020cc:	1b40      	subs	r0, r0, r5
 80020ce:	2802      	cmp	r0, #2
 80020d0:	f200 808f 	bhi.w	80021f2 <HAL_RCC_OscConfig+0x296>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020d4:	6823      	ldr	r3, [r4, #0]
 80020d6:	019b      	lsls	r3, r3, #6
 80020d8:	d4f6      	bmi.n	80020c8 <HAL_RCC_OscConfig+0x16c>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80020da:	2000      	movs	r0, #0
}
 80020dc:	b002      	add	sp, #8
 80020de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020e2:	69a3      	ldr	r3, [r4, #24]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d02d      	beq.n	8002144 <HAL_RCC_OscConfig+0x1e8>
      __HAL_RCC_LSI_ENABLE();
 80020e8:	2201      	movs	r2, #1
 80020ea:	4b51      	ldr	r3, [pc, #324]	; (8002230 <HAL_RCC_OscConfig+0x2d4>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020ec:	4d4c      	ldr	r5, [pc, #304]	; (8002220 <HAL_RCC_OscConfig+0x2c4>)
      __HAL_RCC_LSI_ENABLE();
 80020ee:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80020f0:	f7fe f876 	bl	80001e0 <HAL_GetTick>
 80020f4:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020f6:	e004      	b.n	8002102 <HAL_RCC_OscConfig+0x1a6>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020f8:	f7fe f872 	bl	80001e0 <HAL_GetTick>
 80020fc:	1b80      	subs	r0, r0, r6
 80020fe:	2802      	cmp	r0, #2
 8002100:	d877      	bhi.n	80021f2 <HAL_RCC_OscConfig+0x296>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002102:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002104:	079b      	lsls	r3, r3, #30
 8002106:	d5f7      	bpl.n	80020f8 <HAL_RCC_OscConfig+0x19c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002108:	4b4a      	ldr	r3, [pc, #296]	; (8002234 <HAL_RCC_OscConfig+0x2d8>)
 800210a:	4a4b      	ldr	r2, [pc, #300]	; (8002238 <HAL_RCC_OscConfig+0x2dc>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	fba2 2303 	umull	r2, r3, r2, r3
 8002112:	0a5b      	lsrs	r3, r3, #9
 8002114:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8002116:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8002118:	9b01      	ldr	r3, [sp, #4]
 800211a:	1e5a      	subs	r2, r3, #1
 800211c:	9201      	str	r2, [sp, #4]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d1f9      	bne.n	8002116 <HAL_RCC_OscConfig+0x1ba>
 8002122:	6823      	ldr	r3, [r4, #0]
 8002124:	e77f      	b.n	8002026 <HAL_RCC_OscConfig+0xca>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002126:	6852      	ldr	r2, [r2, #4]
 8002128:	03d6      	lsls	r6, r2, #15
 800212a:	f53f af5d 	bmi.w	8001fe8 <HAL_RCC_OscConfig+0x8c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800212e:	4a3c      	ldr	r2, [pc, #240]	; (8002220 <HAL_RCC_OscConfig+0x2c4>)
 8002130:	6812      	ldr	r2, [r2, #0]
 8002132:	0795      	lsls	r5, r2, #30
 8002134:	d526      	bpl.n	8002184 <HAL_RCC_OscConfig+0x228>
 8002136:	6922      	ldr	r2, [r4, #16]
 8002138:	2a01      	cmp	r2, #1
 800213a:	d023      	beq.n	8002184 <HAL_RCC_OscConfig+0x228>
        return HAL_ERROR;
 800213c:	2001      	movs	r0, #1
}
 800213e:	b002      	add	sp, #8
 8002140:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8002144:	4a3a      	ldr	r2, [pc, #232]	; (8002230 <HAL_RCC_OscConfig+0x2d4>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002146:	4d36      	ldr	r5, [pc, #216]	; (8002220 <HAL_RCC_OscConfig+0x2c4>)
      __HAL_RCC_LSI_DISABLE();
 8002148:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800214a:	f7fe f849 	bl	80001e0 <HAL_GetTick>
 800214e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002150:	e004      	b.n	800215c <HAL_RCC_OscConfig+0x200>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002152:	f7fe f845 	bl	80001e0 <HAL_GetTick>
 8002156:	1b80      	subs	r0, r0, r6
 8002158:	2802      	cmp	r0, #2
 800215a:	d84a      	bhi.n	80021f2 <HAL_RCC_OscConfig+0x296>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800215c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800215e:	079f      	lsls	r7, r3, #30
 8002160:	d4f7      	bmi.n	8002152 <HAL_RCC_OscConfig+0x1f6>
 8002162:	e7de      	b.n	8002122 <HAL_RCC_OscConfig+0x1c6>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002164:	684a      	ldr	r2, [r1, #4]
 8002166:	03d0      	lsls	r0, r2, #15
 8002168:	f57f af0c 	bpl.w	8001f84 <HAL_RCC_OscConfig+0x28>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800216c:	4a2c      	ldr	r2, [pc, #176]	; (8002220 <HAL_RCC_OscConfig+0x2c4>)
 800216e:	6812      	ldr	r2, [r2, #0]
 8002170:	0391      	lsls	r1, r2, #14
 8002172:	f57f af2b 	bpl.w	8001fcc <HAL_RCC_OscConfig+0x70>
 8002176:	6862      	ldr	r2, [r4, #4]
 8002178:	2a00      	cmp	r2, #0
 800217a:	f47f af27 	bne.w	8001fcc <HAL_RCC_OscConfig+0x70>
 800217e:	e7dd      	b.n	800213c <HAL_RCC_OscConfig+0x1e0>
    FlagStatus       pwrclkchanged = RESET;
 8002180:	2500      	movs	r5, #0
 8002182:	e761      	b.n	8002048 <HAL_RCC_OscConfig+0xec>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002184:	4926      	ldr	r1, [pc, #152]	; (8002220 <HAL_RCC_OscConfig+0x2c4>)
 8002186:	6960      	ldr	r0, [r4, #20]
 8002188:	680a      	ldr	r2, [r1, #0]
 800218a:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800218e:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8002192:	600a      	str	r2, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002194:	071a      	lsls	r2, r3, #28
 8002196:	f57f af46 	bpl.w	8002026 <HAL_RCC_OscConfig+0xca>
 800219a:	e7a2      	b.n	80020e2 <HAL_RCC_OscConfig+0x186>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800219c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80021a0:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80021a4:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021a6:	461d      	mov	r5, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021a8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80021ac:	601a      	str	r2, [r3, #0]
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80021b4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80021b6:	f7fe f813 	bl	80001e0 <HAL_GetTick>
 80021ba:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021bc:	e004      	b.n	80021c8 <HAL_RCC_OscConfig+0x26c>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021be:	f7fe f80f 	bl	80001e0 <HAL_GetTick>
 80021c2:	1b80      	subs	r0, r0, r6
 80021c4:	2864      	cmp	r0, #100	; 0x64
 80021c6:	d814      	bhi.n	80021f2 <HAL_RCC_OscConfig+0x296>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021c8:	682b      	ldr	r3, [r5, #0]
 80021ca:	039b      	lsls	r3, r3, #14
 80021cc:	d4f7      	bmi.n	80021be <HAL_RCC_OscConfig+0x262>
 80021ce:	e6fc      	b.n	8001fca <HAL_RCC_OscConfig+0x6e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021d0:	681a      	ldr	r2, [r3, #0]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021d2:	461e      	mov	r6, r3
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80021d8:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80021da:	f7fe f801 	bl	80001e0 <HAL_GetTick>
 80021de:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021e0:	6833      	ldr	r3, [r6, #0]
 80021e2:	05da      	lsls	r2, r3, #23
 80021e4:	f53f af35 	bmi.w	8002052 <HAL_RCC_OscConfig+0xf6>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021e8:	f7fd fffa 	bl	80001e0 <HAL_GetTick>
 80021ec:	1bc0      	subs	r0, r0, r7
 80021ee:	2864      	cmp	r0, #100	; 0x64
 80021f0:	d9f6      	bls.n	80021e0 <HAL_RCC_OscConfig+0x284>
            return HAL_TIMEOUT;
 80021f2:	2003      	movs	r0, #3
}
 80021f4:	b002      	add	sp, #8
 80021f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021fa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80021fe:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002202:	6a1a      	ldr	r2, [r3, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002204:	461e      	mov	r6, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002206:	f022 0201 	bic.w	r2, r2, #1
 800220a:	621a      	str	r2, [r3, #32]
 800220c:	6a1a      	ldr	r2, [r3, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800220e:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002212:	f022 0204 	bic.w	r2, r2, #4
 8002216:	621a      	str	r2, [r3, #32]
      tickstart = HAL_GetTick();
 8002218:	f7fd ffe2 	bl	80001e0 <HAL_GetTick>
 800221c:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800221e:	e012      	b.n	8002246 <HAL_RCC_OscConfig+0x2ea>
 8002220:	40021000 	.word	0x40021000
 8002224:	42420000 	.word	0x42420000
 8002228:	40007000 	.word	0x40007000
 800222c:	42420060 	.word	0x42420060
 8002230:	42420480 	.word	0x42420480
 8002234:	20000128 	.word	0x20000128
 8002238:	10624dd3 	.word	0x10624dd3
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800223c:	f7fd ffd0 	bl	80001e0 <HAL_GetTick>
 8002240:	1bc0      	subs	r0, r0, r7
 8002242:	4540      	cmp	r0, r8
 8002244:	d8d5      	bhi.n	80021f2 <HAL_RCC_OscConfig+0x296>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002246:	6a33      	ldr	r3, [r6, #32]
 8002248:	0798      	lsls	r0, r3, #30
 800224a:	d4f7      	bmi.n	800223c <HAL_RCC_OscConfig+0x2e0>
    if(pwrclkchanged == SET)
 800224c:	2d00      	cmp	r5, #0
 800224e:	f43f af27 	beq.w	80020a0 <HAL_RCC_OscConfig+0x144>
 8002252:	e01c      	b.n	800228e <HAL_RCC_OscConfig+0x332>
        __HAL_RCC_HSI_DISABLE();
 8002254:	4a34      	ldr	r2, [pc, #208]	; (8002328 <HAL_RCC_OscConfig+0x3cc>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002256:	4d35      	ldr	r5, [pc, #212]	; (800232c <HAL_RCC_OscConfig+0x3d0>)
        __HAL_RCC_HSI_DISABLE();
 8002258:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800225a:	f7fd ffc1 	bl	80001e0 <HAL_GetTick>
 800225e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002260:	e004      	b.n	800226c <HAL_RCC_OscConfig+0x310>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002262:	f7fd ffbd 	bl	80001e0 <HAL_GetTick>
 8002266:	1b80      	subs	r0, r0, r6
 8002268:	2802      	cmp	r0, #2
 800226a:	d8c2      	bhi.n	80021f2 <HAL_RCC_OscConfig+0x296>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800226c:	682b      	ldr	r3, [r5, #0]
 800226e:	0799      	lsls	r1, r3, #30
 8002270:	d4f7      	bmi.n	8002262 <HAL_RCC_OscConfig+0x306>
 8002272:	6823      	ldr	r3, [r4, #0]
 8002274:	e6d5      	b.n	8002022 <HAL_RCC_OscConfig+0xc6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002276:	4a2d      	ldr	r2, [pc, #180]	; (800232c <HAL_RCC_OscConfig+0x3d0>)
 8002278:	6813      	ldr	r3, [r2, #0]
 800227a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800227e:	6013      	str	r3, [r2, #0]
 8002280:	e695      	b.n	8001fae <HAL_RCC_OscConfig+0x52>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002282:	4a2a      	ldr	r2, [pc, #168]	; (800232c <HAL_RCC_OscConfig+0x3d0>)
 8002284:	6a13      	ldr	r3, [r2, #32]
 8002286:	f043 0301 	orr.w	r3, r3, #1
 800228a:	6213      	str	r3, [r2, #32]
 800228c:	e6f4      	b.n	8002078 <HAL_RCC_OscConfig+0x11c>
      __HAL_RCC_PWR_CLK_DISABLE();
 800228e:	4a27      	ldr	r2, [pc, #156]	; (800232c <HAL_RCC_OscConfig+0x3d0>)
 8002290:	69d3      	ldr	r3, [r2, #28]
 8002292:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002296:	61d3      	str	r3, [r2, #28]
 8002298:	e702      	b.n	80020a0 <HAL_RCC_OscConfig+0x144>
        __HAL_RCC_PLL_DISABLE();
 800229a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800229c:	f7fd ffa0 	bl	80001e0 <HAL_GetTick>
 80022a0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022a2:	e004      	b.n	80022ae <HAL_RCC_OscConfig+0x352>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022a4:	f7fd ff9c 	bl	80001e0 <HAL_GetTick>
 80022a8:	1b80      	subs	r0, r0, r6
 80022aa:	2802      	cmp	r0, #2
 80022ac:	d8a1      	bhi.n	80021f2 <HAL_RCC_OscConfig+0x296>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022ae:	682b      	ldr	r3, [r5, #0]
 80022b0:	0199      	lsls	r1, r3, #6
 80022b2:	d4f7      	bmi.n	80022a4 <HAL_RCC_OscConfig+0x348>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80022b4:	6a22      	ldr	r2, [r4, #32]
 80022b6:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80022ba:	d02d      	beq.n	8002318 <HAL_RCC_OscConfig+0x3bc>
        __HAL_RCC_PLL_ENABLE();
 80022bc:	2501      	movs	r5, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022be:	4b1b      	ldr	r3, [pc, #108]	; (800232c <HAL_RCC_OscConfig+0x3d0>)
 80022c0:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80022c2:	6859      	ldr	r1, [r3, #4]
 80022c4:	4302      	orrs	r2, r0
 80022c6:	f421 1174 	bic.w	r1, r1, #3997696	; 0x3d0000
        __HAL_RCC_PLL_ENABLE();
 80022ca:	4819      	ldr	r0, [pc, #100]	; (8002330 <HAL_RCC_OscConfig+0x3d4>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022cc:	430a      	orrs	r2, r1
 80022ce:	605a      	str	r2, [r3, #4]
        __HAL_RCC_PLL_ENABLE();
 80022d0:	6005      	str	r5, [r0, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022d2:	461c      	mov	r4, r3
        tickstart = HAL_GetTick();
 80022d4:	f7fd ff84 	bl	80001e0 <HAL_GetTick>
 80022d8:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022da:	e004      	b.n	80022e6 <HAL_RCC_OscConfig+0x38a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022dc:	f7fd ff80 	bl	80001e0 <HAL_GetTick>
 80022e0:	1b40      	subs	r0, r0, r5
 80022e2:	2802      	cmp	r0, #2
 80022e4:	d885      	bhi.n	80021f2 <HAL_RCC_OscConfig+0x296>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022e6:	6823      	ldr	r3, [r4, #0]
 80022e8:	019a      	lsls	r2, r3, #6
 80022ea:	d5f7      	bpl.n	80022dc <HAL_RCC_OscConfig+0x380>
 80022ec:	e6f5      	b.n	80020da <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022ee:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80022f2:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80022fc:	601a      	str	r2, [r3, #0]
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002304:	601a      	str	r2, [r3, #0]
 8002306:	e652      	b.n	8001fae <HAL_RCC_OscConfig+0x52>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002308:	f042 0204 	orr.w	r2, r2, #4
 800230c:	621a      	str	r2, [r3, #32]
 800230e:	6a1a      	ldr	r2, [r3, #32]
 8002310:	f042 0201 	orr.w	r2, r2, #1
 8002314:	621a      	str	r2, [r3, #32]
 8002316:	e6af      	b.n	8002078 <HAL_RCC_OscConfig+0x11c>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002318:	686b      	ldr	r3, [r5, #4]
 800231a:	68a1      	ldr	r1, [r4, #8]
 800231c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8002320:	430b      	orrs	r3, r1
 8002322:	606b      	str	r3, [r5, #4]
 8002324:	e7ca      	b.n	80022bc <HAL_RCC_OscConfig+0x360>
 8002326:	bf00      	nop
 8002328:	42420000 	.word	0x42420000
 800232c:	40021000 	.word	0x40021000
 8002330:	42420060 	.word	0x42420060

08002334 <HAL_RCC_GetSysClockFreq>:
{
 8002334:	b570      	push	{r4, r5, r6, lr}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002336:	2601      	movs	r6, #1
 8002338:	2502      	movs	r5, #2
{
 800233a:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800233c:	4b15      	ldr	r3, [pc, #84]	; (8002394 <HAL_RCC_GetSysClockFreq+0x60>)
 800233e:	f10d 0e18 	add.w	lr, sp, #24
 8002342:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002344:	e90e 000f 	stmdb	lr, {r0, r1, r2, r3}
  tmpreg = RCC->CFGR;
 8002348:	4c13      	ldr	r4, [pc, #76]	; (8002398 <HAL_RCC_GetSysClockFreq+0x64>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800234a:	f88d 6004 	strb.w	r6, [sp, #4]
 800234e:	f88d 5005 	strb.w	r5, [sp, #5]
  tmpreg = RCC->CFGR;
 8002352:	6863      	ldr	r3, [r4, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8002354:	f003 020c 	and.w	r2, r3, #12
 8002358:	2a08      	cmp	r2, #8
 800235a:	d10b      	bne.n	8002374 <HAL_RCC_GetSysClockFreq+0x40>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800235c:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8002360:	4472      	add	r2, lr
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002362:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002364:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002368:	d407      	bmi.n	800237a <HAL_RCC_GetSysClockFreq+0x46>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800236a:	480c      	ldr	r0, [pc, #48]	; (800239c <HAL_RCC_GetSysClockFreq+0x68>)
 800236c:	fb00 f002 	mul.w	r0, r0, r2
}
 8002370:	b006      	add	sp, #24
 8002372:	bd70      	pop	{r4, r5, r6, pc}
      sysclockfreq = HSE_VALUE;
 8002374:	480a      	ldr	r0, [pc, #40]	; (80023a0 <HAL_RCC_GetSysClockFreq+0x6c>)
}
 8002376:	b006      	add	sp, #24
 8002378:	bd70      	pop	{r4, r5, r6, pc}
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800237a:	6863      	ldr	r3, [r4, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800237c:	4808      	ldr	r0, [pc, #32]	; (80023a0 <HAL_RCC_GetSysClockFreq+0x6c>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800237e:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002382:	fb00 f002 	mul.w	r0, r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002386:	4473      	add	r3, lr
 8002388:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800238c:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8002390:	b006      	add	sp, #24
 8002392:	bd70      	pop	{r4, r5, r6, pc}
 8002394:	08004bf4 	.word	0x08004bf4
 8002398:	40021000 	.word	0x40021000
 800239c:	003d0900 	.word	0x003d0900
 80023a0:	007a1200 	.word	0x007a1200

080023a4 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80023a4:	4a4e      	ldr	r2, [pc, #312]	; (80024e0 <HAL_RCC_ClockConfig+0x13c>)
 80023a6:	6813      	ldr	r3, [r2, #0]
 80023a8:	f003 0307 	and.w	r3, r3, #7
 80023ac:	428b      	cmp	r3, r1
 80023ae:	d20b      	bcs.n	80023c8 <HAL_RCC_ClockConfig+0x24>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023b0:	6813      	ldr	r3, [r2, #0]
 80023b2:	f023 0307 	bic.w	r3, r3, #7
 80023b6:	430b      	orrs	r3, r1
 80023b8:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80023ba:	6813      	ldr	r3, [r2, #0]
 80023bc:	f003 0307 	and.w	r3, r3, #7
 80023c0:	4299      	cmp	r1, r3
 80023c2:	d001      	beq.n	80023c8 <HAL_RCC_ClockConfig+0x24>
      return HAL_ERROR;
 80023c4:	2001      	movs	r0, #1
}
 80023c6:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023c8:	6803      	ldr	r3, [r0, #0]
{
 80023ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023ce:	079a      	lsls	r2, r3, #30
 80023d0:	d506      	bpl.n	80023e0 <HAL_RCC_ClockConfig+0x3c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023d2:	4c44      	ldr	r4, [pc, #272]	; (80024e4 <HAL_RCC_ClockConfig+0x140>)
 80023d4:	6885      	ldr	r5, [r0, #8]
 80023d6:	6862      	ldr	r2, [r4, #4]
 80023d8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80023dc:	432a      	orrs	r2, r5
 80023de:	6062      	str	r2, [r4, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023e0:	07df      	lsls	r7, r3, #31
 80023e2:	4606      	mov	r6, r0
 80023e4:	460c      	mov	r4, r1
 80023e6:	d522      	bpl.n	800242e <HAL_RCC_ClockConfig+0x8a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023e8:	6842      	ldr	r2, [r0, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023ea:	4b3e      	ldr	r3, [pc, #248]	; (80024e4 <HAL_RCC_ClockConfig+0x140>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023ec:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023ee:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023f0:	d072      	beq.n	80024d8 <HAL_RCC_ClockConfig+0x134>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023f2:	2a02      	cmp	r2, #2
 80023f4:	d06a      	beq.n	80024cc <HAL_RCC_ClockConfig+0x128>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023f6:	0799      	lsls	r1, r3, #30
 80023f8:	d529      	bpl.n	800244e <HAL_RCC_ClockConfig+0xaa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023fa:	4d3a      	ldr	r5, [pc, #232]	; (80024e4 <HAL_RCC_ClockConfig+0x140>)
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023fc:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002400:	686b      	ldr	r3, [r5, #4]
 8002402:	f023 0303 	bic.w	r3, r3, #3
 8002406:	4313      	orrs	r3, r2
 8002408:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 800240a:	f7fd fee9 	bl	80001e0 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800240e:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8002410:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002412:	2b01      	cmp	r3, #1
 8002414:	d049      	beq.n	80024aa <HAL_RCC_ClockConfig+0x106>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002416:	2b02      	cmp	r3, #2
 8002418:	d105      	bne.n	8002426 <HAL_RCC_ClockConfig+0x82>
 800241a:	e051      	b.n	80024c0 <HAL_RCC_ClockConfig+0x11c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800241c:	f7fd fee0 	bl	80001e0 <HAL_GetTick>
 8002420:	1bc0      	subs	r0, r0, r7
 8002422:	4540      	cmp	r0, r8
 8002424:	d855      	bhi.n	80024d2 <HAL_RCC_ClockConfig+0x12e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002426:	686b      	ldr	r3, [r5, #4]
 8002428:	f013 0f0c 	tst.w	r3, #12
 800242c:	d1f6      	bne.n	800241c <HAL_RCC_ClockConfig+0x78>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800242e:	4a2c      	ldr	r2, [pc, #176]	; (80024e0 <HAL_RCC_ClockConfig+0x13c>)
 8002430:	6813      	ldr	r3, [r2, #0]
 8002432:	f003 0307 	and.w	r3, r3, #7
 8002436:	429c      	cmp	r4, r3
 8002438:	d20c      	bcs.n	8002454 <HAL_RCC_ClockConfig+0xb0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800243a:	6813      	ldr	r3, [r2, #0]
 800243c:	f023 0307 	bic.w	r3, r3, #7
 8002440:	4323      	orrs	r3, r4
 8002442:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002444:	6813      	ldr	r3, [r2, #0]
 8002446:	f003 0307 	and.w	r3, r3, #7
 800244a:	429c      	cmp	r4, r3
 800244c:	d002      	beq.n	8002454 <HAL_RCC_ClockConfig+0xb0>
      return HAL_ERROR;
 800244e:	2001      	movs	r0, #1
 8002450:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002454:	6833      	ldr	r3, [r6, #0]
 8002456:	075a      	lsls	r2, r3, #29
 8002458:	d506      	bpl.n	8002468 <HAL_RCC_ClockConfig+0xc4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800245a:	4922      	ldr	r1, [pc, #136]	; (80024e4 <HAL_RCC_ClockConfig+0x140>)
 800245c:	68f0      	ldr	r0, [r6, #12]
 800245e:	684a      	ldr	r2, [r1, #4]
 8002460:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002464:	4302      	orrs	r2, r0
 8002466:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002468:	071b      	lsls	r3, r3, #28
 800246a:	d507      	bpl.n	800247c <HAL_RCC_ClockConfig+0xd8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800246c:	4a1d      	ldr	r2, [pc, #116]	; (80024e4 <HAL_RCC_ClockConfig+0x140>)
 800246e:	6931      	ldr	r1, [r6, #16]
 8002470:	6853      	ldr	r3, [r2, #4]
 8002472:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002476:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800247a:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800247c:	f7ff ff5a 	bl	8002334 <HAL_RCC_GetSysClockFreq>
 8002480:	4b18      	ldr	r3, [pc, #96]	; (80024e4 <HAL_RCC_ClockConfig+0x140>)
 8002482:	4919      	ldr	r1, [pc, #100]	; (80024e8 <HAL_RCC_ClockConfig+0x144>)
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	4a19      	ldr	r2, [pc, #100]	; (80024ec <HAL_RCC_ClockConfig+0x148>)
 8002488:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800248c:	5ccb      	ldrb	r3, [r1, r3]
 800248e:	fa20 f303 	lsr.w	r3, r0, r3
  HAL_InitTick (TICK_INT_PRIORITY);
 8002492:	2000      	movs	r0, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002494:	6013      	str	r3, [r2, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002496:	f7fd fe61 	bl	800015c <HAL_InitTick>
  return HAL_OK;
 800249a:	2000      	movs	r0, #0
}
 800249c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024a0:	f7fd fe9e 	bl	80001e0 <HAL_GetTick>
 80024a4:	1bc0      	subs	r0, r0, r7
 80024a6:	4540      	cmp	r0, r8
 80024a8:	d813      	bhi.n	80024d2 <HAL_RCC_ClockConfig+0x12e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80024aa:	686b      	ldr	r3, [r5, #4]
 80024ac:	f003 030c 	and.w	r3, r3, #12
 80024b0:	2b04      	cmp	r3, #4
 80024b2:	d1f5      	bne.n	80024a0 <HAL_RCC_ClockConfig+0xfc>
 80024b4:	e7bb      	b.n	800242e <HAL_RCC_ClockConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024b6:	f7fd fe93 	bl	80001e0 <HAL_GetTick>
 80024ba:	1bc0      	subs	r0, r0, r7
 80024bc:	4540      	cmp	r0, r8
 80024be:	d808      	bhi.n	80024d2 <HAL_RCC_ClockConfig+0x12e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024c0:	686b      	ldr	r3, [r5, #4]
 80024c2:	f003 030c 	and.w	r3, r3, #12
 80024c6:	2b08      	cmp	r3, #8
 80024c8:	d1f5      	bne.n	80024b6 <HAL_RCC_ClockConfig+0x112>
 80024ca:	e7b0      	b.n	800242e <HAL_RCC_ClockConfig+0x8a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024cc:	0198      	lsls	r0, r3, #6
 80024ce:	d494      	bmi.n	80023fa <HAL_RCC_ClockConfig+0x56>
 80024d0:	e7bd      	b.n	800244e <HAL_RCC_ClockConfig+0xaa>
          return HAL_TIMEOUT;
 80024d2:	2003      	movs	r0, #3
 80024d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024d8:	039d      	lsls	r5, r3, #14
 80024da:	d48e      	bmi.n	80023fa <HAL_RCC_ClockConfig+0x56>
 80024dc:	e7b7      	b.n	800244e <HAL_RCC_ClockConfig+0xaa>
 80024de:	bf00      	nop
 80024e0:	40022000 	.word	0x40022000
 80024e4:	40021000 	.word	0x40021000
 80024e8:	08005164 	.word	0x08005164
 80024ec:	20000128 	.word	0x20000128

080024f0 <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 80024f0:	4b01      	ldr	r3, [pc, #4]	; (80024f8 <HAL_RCC_GetHCLKFreq+0x8>)
}
 80024f2:	6818      	ldr	r0, [r3, #0]
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	20000128 	.word	0x20000128

080024fc <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80024fc:	4b04      	ldr	r3, [pc, #16]	; (8002510 <HAL_RCC_GetPCLK1Freq+0x14>)
 80024fe:	4905      	ldr	r1, [pc, #20]	; (8002514 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002500:	685b      	ldr	r3, [r3, #4]
  return SystemCoreClock;
 8002502:	4a05      	ldr	r2, [pc, #20]	; (8002518 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002504:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002508:	5ccb      	ldrb	r3, [r1, r3]
 800250a:	6810      	ldr	r0, [r2, #0]
}    
 800250c:	40d8      	lsrs	r0, r3
 800250e:	4770      	bx	lr
 8002510:	40021000 	.word	0x40021000
 8002514:	08005174 	.word	0x08005174
 8002518:	20000128 	.word	0x20000128

0800251c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800251c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002520:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002522:	6800      	ldr	r0, [r0, #0]
{
 8002524:	b082      	sub	sp, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002526:	07c3      	lsls	r3, r0, #31
 8002528:	d527      	bpl.n	800257a <HAL_RCCEx_PeriphCLKConfig+0x5e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800252a:	4b3b      	ldr	r3, [pc, #236]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
 800252c:	69da      	ldr	r2, [r3, #28]
 800252e:	00d7      	lsls	r7, r2, #3
 8002530:	d53b      	bpl.n	80025aa <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002532:	4b3a      	ldr	r3, [pc, #232]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x100>)
    FlagStatus       pwrclkchanged = RESET;
 8002534:	2500      	movs	r5, #0
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	05d6      	lsls	r6, r2, #23
 800253a:	d544      	bpl.n	80025c6 <HAL_RCCEx_PeriphCLKConfig+0xaa>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800253c:	4a36      	ldr	r2, [pc, #216]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
 800253e:	6a13      	ldr	r3, [r2, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002540:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002544:	d00f      	beq.n	8002566 <HAL_RCCEx_PeriphCLKConfig+0x4a>
 8002546:	6861      	ldr	r1, [r4, #4]
 8002548:	f401 7040 	and.w	r0, r1, #768	; 0x300
 800254c:	4283      	cmp	r3, r0
 800254e:	d00b      	beq.n	8002568 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002550:	2701      	movs	r7, #1
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002552:	2600      	movs	r6, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002554:	6a13      	ldr	r3, [r2, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8002556:	4932      	ldr	r1, [pc, #200]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x104>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002558:	f423 7040 	bic.w	r0, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 800255c:	600f      	str	r7, [r1, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800255e:	600e      	str	r6, [r1, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002560:	07d9      	lsls	r1, r3, #31
      RCC->BDCR = temp_reg;
 8002562:	6210      	str	r0, [r2, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002564:	d446      	bmi.n	80025f4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
 8002566:	6861      	ldr	r1, [r4, #4]
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002568:	4a2b      	ldr	r2, [pc, #172]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
 800256a:	6a13      	ldr	r3, [r2, #32]
 800256c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002570:	430b      	orrs	r3, r1
 8002572:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002574:	2d00      	cmp	r5, #0
 8002576:	d138      	bne.n	80025ea <HAL_RCCEx_PeriphCLKConfig+0xce>
 8002578:	6820      	ldr	r0, [r4, #0]
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800257a:	0783      	lsls	r3, r0, #30
 800257c:	d40d      	bmi.n	800259a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800257e:	f010 0010 	ands.w	r0, r0, #16
 8002582:	d007      	beq.n	8002594 <HAL_RCCEx_PeriphCLKConfig+0x78>
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002584:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002586:	4a24      	ldr	r2, [pc, #144]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
 8002588:	68e1      	ldr	r1, [r4, #12]
 800258a:	6853      	ldr	r3, [r2, #4]
 800258c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002590:	430b      	orrs	r3, r1
 8002592:	6053      	str	r3, [r2, #4]
}
 8002594:	b002      	add	sp, #8
 8002596:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800259a:	4a1f      	ldr	r2, [pc, #124]	; (8002618 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
 800259c:	68a1      	ldr	r1, [r4, #8]
 800259e:	6853      	ldr	r3, [r2, #4]
 80025a0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80025a4:	430b      	orrs	r3, r1
 80025a6:	6053      	str	r3, [r2, #4]
 80025a8:	e7e9      	b.n	800257e <HAL_RCCEx_PeriphCLKConfig+0x62>
    __HAL_RCC_PWR_CLK_ENABLE();
 80025aa:	69da      	ldr	r2, [r3, #28]
      pwrclkchanged = SET;
 80025ac:	2501      	movs	r5, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 80025ae:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80025b2:	61da      	str	r2, [r3, #28]
 80025b4:	69db      	ldr	r3, [r3, #28]
 80025b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025ba:	9301      	str	r3, [sp, #4]
 80025bc:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025be:	4b17      	ldr	r3, [pc, #92]	; (800261c <HAL_RCCEx_PeriphCLKConfig+0x100>)
 80025c0:	681a      	ldr	r2, [r3, #0]
 80025c2:	05d6      	lsls	r6, r2, #23
 80025c4:	d4ba      	bmi.n	800253c <HAL_RCCEx_PeriphCLKConfig+0x20>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025c6:	681a      	ldr	r2, [r3, #0]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025c8:	461e      	mov	r6, r3
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80025ce:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80025d0:	f7fd fe06 	bl	80001e0 <HAL_GetTick>
 80025d4:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025d6:	6833      	ldr	r3, [r6, #0]
 80025d8:	05d8      	lsls	r0, r3, #23
 80025da:	d4af      	bmi.n	800253c <HAL_RCCEx_PeriphCLKConfig+0x20>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025dc:	f7fd fe00 	bl	80001e0 <HAL_GetTick>
 80025e0:	1bc0      	subs	r0, r0, r7
 80025e2:	2864      	cmp	r0, #100	; 0x64
 80025e4:	d9f7      	bls.n	80025d6 <HAL_RCCEx_PeriphCLKConfig+0xba>
          return HAL_TIMEOUT;
 80025e6:	2003      	movs	r0, #3
 80025e8:	e7d4      	b.n	8002594 <HAL_RCCEx_PeriphCLKConfig+0x78>
      __HAL_RCC_PWR_CLK_DISABLE();
 80025ea:	69d3      	ldr	r3, [r2, #28]
 80025ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025f0:	61d3      	str	r3, [r2, #28]
 80025f2:	e7c1      	b.n	8002578 <HAL_RCCEx_PeriphCLKConfig+0x5c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025f4:	4616      	mov	r6, r2
        tickstart = HAL_GetTick();
 80025f6:	f7fd fdf3 	bl	80001e0 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025fa:	f241 3788 	movw	r7, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80025fe:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002600:	e005      	b.n	800260e <HAL_RCCEx_PeriphCLKConfig+0xf2>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002602:	f7fd fded 	bl	80001e0 <HAL_GetTick>
 8002606:	eba0 0008 	sub.w	r0, r0, r8
 800260a:	42b8      	cmp	r0, r7
 800260c:	d8eb      	bhi.n	80025e6 <HAL_RCCEx_PeriphCLKConfig+0xca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800260e:	6a33      	ldr	r3, [r6, #32]
 8002610:	079a      	lsls	r2, r3, #30
 8002612:	d5f6      	bpl.n	8002602 <HAL_RCCEx_PeriphCLKConfig+0xe6>
 8002614:	e7a7      	b.n	8002566 <HAL_RCCEx_PeriphCLKConfig+0x4a>
 8002616:	bf00      	nop
 8002618:	40021000 	.word	0x40021000
 800261c:	40007000 	.word	0x40007000
 8002620:	42420440 	.word	0x42420440

08002624 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002624:	6803      	ldr	r3, [r0, #0]
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);

  /* Return function status */
  return HAL_OK;
}
 8002626:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002628:	68da      	ldr	r2, [r3, #12]
 800262a:	f042 0201 	orr.w	r2, r2, #1
 800262e:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	f042 0201 	orr.w	r2, r2, #1
 8002636:	601a      	str	r2, [r3, #0]
}
 8002638:	4770      	bx	lr
 800263a:	bf00      	nop

0800263c <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
  uint32_t tmpsmcr = 0U;

  /* Process Locked */
  __HAL_LOCK(htim);
 800263c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002640:	2b01      	cmp	r3, #1
 8002642:	d040      	beq.n	80026c6 <HAL_TIM_ConfigClockSource+0x8a>

  htim->State = HAL_TIM_STATE_BUSY;
 8002644:	2202      	movs	r2, #2
{
 8002646:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(htim);
 8002648:	2501      	movs	r5, #1

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800264a:	6803      	ldr	r3, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800264c:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8002650:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;

  switch (sClockSourceConfig->ClockSource)
 8002652:	680c      	ldr	r4, [r1, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002654:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002658:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  switch (sClockSourceConfig->ClockSource)
 800265c:	2c40      	cmp	r4, #64	; 0x40
  __HAL_LOCK(htim);
 800265e:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
  htim->Instance->SMCR = tmpsmcr;
 8002662:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8002664:	d073      	beq.n	800274e <HAL_TIM_ConfigClockSource+0x112>
 8002666:	d918      	bls.n	800269a <HAL_TIM_ConfigClockSource+0x5e>
 8002668:	2c70      	cmp	r4, #112	; 0x70
 800266a:	d060      	beq.n	800272e <HAL_TIM_ConfigClockSource+0xf2>
 800266c:	d92d      	bls.n	80026ca <HAL_TIM_ConfigClockSource+0x8e>
 800266e:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 8002672:	d057      	beq.n	8002724 <HAL_TIM_ConfigClockSource+0xe8>
 8002674:	f5b4 5f00 	cmp.w	r4, #8192	; 0x2000
 8002678:	d11c      	bne.n	80026b4 <HAL_TIM_ConfigClockSource+0x78>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800267a:	688a      	ldr	r2, [r1, #8]
 800267c:	684d      	ldr	r5, [r1, #4]
 800267e:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 8002680:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002682:	432a      	orrs	r2, r5
 8002684:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002688:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800268c:	430a      	orrs	r2, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800268e:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002690:	689a      	ldr	r2, [r3, #8]
 8002692:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002696:	609a      	str	r2, [r3, #8]
    break;
 8002698:	e00c      	b.n	80026b4 <HAL_TIM_ConfigClockSource+0x78>
  switch (sClockSourceConfig->ClockSource)
 800269a:	2c10      	cmp	r4, #16
 800269c:	d032      	beq.n	8002704 <HAL_TIM_ConfigClockSource+0xc8>
 800269e:	d938      	bls.n	8002712 <HAL_TIM_ConfigClockSource+0xd6>
 80026a0:	2c20      	cmp	r4, #32
 80026a2:	d06c      	beq.n	800277e <HAL_TIM_ConfigClockSource+0x142>
 80026a4:	2c30      	cmp	r4, #48	; 0x30
 80026a6:	d105      	bne.n	80026b4 <HAL_TIM_ConfigClockSource+0x78>
   tmpsmcr = TIMx->SMCR;
 80026a8:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80026aa:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80026ae:	f042 0237 	orr.w	r2, r2, #55	; 0x37
   TIMx->SMCR = tmpsmcr;
 80026b2:	609a      	str	r2, [r3, #8]
  __HAL_UNLOCK(htim);
 80026b4:	2300      	movs	r3, #0
}
 80026b6:	bcf0      	pop	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_READY;
 80026b8:	2201      	movs	r2, #1
  __HAL_UNLOCK(htim);
 80026ba:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_READY;
 80026be:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  return HAL_OK;
 80026c2:	4618      	mov	r0, r3
}
 80026c4:	4770      	bx	lr
  __HAL_LOCK(htim);
 80026c6:	2002      	movs	r0, #2
 80026c8:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 80026ca:	2c50      	cmp	r4, #80	; 0x50
 80026cc:	d05e      	beq.n	800278c <HAL_TIM_ConfigClockSource+0x150>
 80026ce:	2c60      	cmp	r4, #96	; 0x60
 80026d0:	d1f0      	bne.n	80026b4 <HAL_TIM_ConfigClockSource+0x78>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80026d2:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80026d4:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80026d6:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 80026da:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80026dc:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80026de:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80026e0:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80026e2:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80026e6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80026ea:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80026ee:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80026f2:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80026f4:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80026f6:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80026f8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80026fc:	f042 0267 	orr.w	r2, r2, #103	; 0x67
   TIMx->SMCR = tmpsmcr;
 8002700:	609a      	str	r2, [r3, #8]
 8002702:	e7d7      	b.n	80026b4 <HAL_TIM_ConfigClockSource+0x78>
   tmpsmcr = TIMx->SMCR;
 8002704:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002706:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800270a:	f042 0217 	orr.w	r2, r2, #23
   TIMx->SMCR = tmpsmcr;
 800270e:	609a      	str	r2, [r3, #8]
 8002710:	e7d0      	b.n	80026b4 <HAL_TIM_ConfigClockSource+0x78>
  switch (sClockSourceConfig->ClockSource)
 8002712:	2c00      	cmp	r4, #0
 8002714:	d1ce      	bne.n	80026b4 <HAL_TIM_ConfigClockSource+0x78>
   tmpsmcr = TIMx->SMCR;
 8002716:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002718:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800271c:	f042 0207 	orr.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 8002720:	609a      	str	r2, [r3, #8]
 8002722:	e7c7      	b.n	80026b4 <HAL_TIM_ConfigClockSource+0x78>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002724:	689a      	ldr	r2, [r3, #8]
 8002726:	f022 0207 	bic.w	r2, r2, #7
 800272a:	609a      	str	r2, [r3, #8]
    break;
 800272c:	e7c2      	b.n	80026b4 <HAL_TIM_ConfigClockSource+0x78>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800272e:	688a      	ldr	r2, [r1, #8]
 8002730:	684d      	ldr	r5, [r1, #4]
 8002732:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 8002734:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002736:	432a      	orrs	r2, r5
 8002738:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800273c:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002740:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 8002742:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8002744:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002746:	f042 0277 	orr.w	r2, r2, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800274a:	609a      	str	r2, [r3, #8]
    break;
 800274c:	e7b2      	b.n	80026b4 <HAL_TIM_ConfigClockSource+0x78>
  tmpccer = TIMx->CCER;
 800274e:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002750:	6a1e      	ldr	r6, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002752:	684c      	ldr	r4, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002754:	f026 0601 	bic.w	r6, r6, #1
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002758:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800275a:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800275c:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800275e:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002762:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002766:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 800276a:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 800276c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800276e:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8002770:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002772:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002776:	f042 0247 	orr.w	r2, r2, #71	; 0x47
   TIMx->SMCR = tmpsmcr;
 800277a:	609a      	str	r2, [r3, #8]
 800277c:	e79a      	b.n	80026b4 <HAL_TIM_ConfigClockSource+0x78>
   tmpsmcr = TIMx->SMCR;
 800277e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002780:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002784:	f042 0227 	orr.w	r2, r2, #39	; 0x27
   TIMx->SMCR = tmpsmcr;
 8002788:	609a      	str	r2, [r3, #8]
 800278a:	e793      	b.n	80026b4 <HAL_TIM_ConfigClockSource+0x78>
  tmpccer = TIMx->CCER;
 800278c:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800278e:	6a1e      	ldr	r6, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002790:	684c      	ldr	r4, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002792:	f026 0601 	bic.w	r6, r6, #1
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002796:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002798:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800279a:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800279c:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80027a0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80027a4:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 80027a8:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 80027aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80027ac:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80027ae:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80027b0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80027b4:	f042 0257 	orr.w	r2, r2, #87	; 0x57
   TIMx->SMCR = tmpsmcr;
 80027b8:	609a      	str	r2, [r3, #8]
 80027ba:	e77b      	b.n	80026b4 <HAL_TIM_ConfigClockSource+0x78>

080027bc <HAL_TIM_PeriodElapsedCallback>:
 80027bc:	4770      	bx	lr
 80027be:	bf00      	nop

080027c0 <HAL_TIM_OC_DelayElapsedCallback>:
 80027c0:	4770      	bx	lr
 80027c2:	bf00      	nop

080027c4 <HAL_TIM_IC_CaptureCallback>:
 80027c4:	4770      	bx	lr
 80027c6:	bf00      	nop

080027c8 <HAL_TIM_PWM_PulseFinishedCallback>:
 80027c8:	4770      	bx	lr
 80027ca:	bf00      	nop

080027cc <HAL_TIM_TriggerCallback>:
 80027cc:	4770      	bx	lr
 80027ce:	bf00      	nop

080027d0 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80027d0:	6803      	ldr	r3, [r0, #0]
{
 80027d2:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80027d4:	691a      	ldr	r2, [r3, #16]
{
 80027d6:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80027d8:	0791      	lsls	r1, r2, #30
 80027da:	d502      	bpl.n	80027e2 <HAL_TIM_IRQHandler+0x12>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80027dc:	68da      	ldr	r2, [r3, #12]
 80027de:	0792      	lsls	r2, r2, #30
 80027e0:	d462      	bmi.n	80028a8 <HAL_TIM_IRQHandler+0xd8>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80027e2:	691a      	ldr	r2, [r3, #16]
 80027e4:	0750      	lsls	r0, r2, #29
 80027e6:	d502      	bpl.n	80027ee <HAL_TIM_IRQHandler+0x1e>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80027e8:	68da      	ldr	r2, [r3, #12]
 80027ea:	0751      	lsls	r1, r2, #29
 80027ec:	d449      	bmi.n	8002882 <HAL_TIM_IRQHandler+0xb2>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80027ee:	691a      	ldr	r2, [r3, #16]
 80027f0:	0712      	lsls	r2, r2, #28
 80027f2:	d502      	bpl.n	80027fa <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80027f4:	68da      	ldr	r2, [r3, #12]
 80027f6:	0710      	lsls	r0, r2, #28
 80027f8:	d431      	bmi.n	800285e <HAL_TIM_IRQHandler+0x8e>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80027fa:	691a      	ldr	r2, [r3, #16]
 80027fc:	06d2      	lsls	r2, r2, #27
 80027fe:	d502      	bpl.n	8002806 <HAL_TIM_IRQHandler+0x36>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8002800:	68da      	ldr	r2, [r3, #12]
 8002802:	06d0      	lsls	r0, r2, #27
 8002804:	d418      	bmi.n	8002838 <HAL_TIM_IRQHandler+0x68>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002806:	691a      	ldr	r2, [r3, #16]
 8002808:	07d1      	lsls	r1, r2, #31
 800280a:	d502      	bpl.n	8002812 <HAL_TIM_IRQHandler+0x42>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800280c:	68da      	ldr	r2, [r3, #12]
 800280e:	07d2      	lsls	r2, r2, #31
 8002810:	d46b      	bmi.n	80028ea <HAL_TIM_IRQHandler+0x11a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002812:	691a      	ldr	r2, [r3, #16]
 8002814:	0610      	lsls	r0, r2, #24
 8002816:	d502      	bpl.n	800281e <HAL_TIM_IRQHandler+0x4e>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002818:	68da      	ldr	r2, [r3, #12]
 800281a:	0611      	lsls	r1, r2, #24
 800281c:	d46d      	bmi.n	80028fa <HAL_TIM_IRQHandler+0x12a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800281e:	691a      	ldr	r2, [r3, #16]
 8002820:	0652      	lsls	r2, r2, #25
 8002822:	d502      	bpl.n	800282a <HAL_TIM_IRQHandler+0x5a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002824:	68da      	ldr	r2, [r3, #12]
 8002826:	0650      	lsls	r0, r2, #25
 8002828:	d457      	bmi.n	80028da <HAL_TIM_IRQHandler+0x10a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800282a:	691a      	ldr	r2, [r3, #16]
 800282c:	0691      	lsls	r1, r2, #26
 800282e:	d502      	bpl.n	8002836 <HAL_TIM_IRQHandler+0x66>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002830:	68da      	ldr	r2, [r3, #12]
 8002832:	0692      	lsls	r2, r2, #26
 8002834:	d449      	bmi.n	80028ca <HAL_TIM_IRQHandler+0xfa>
 8002836:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002838:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800283c:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800283e:	6119      	str	r1, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002840:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8002842:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002844:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002848:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800284a:	d161      	bne.n	8002910 <HAL_TIM_IRQHandler+0x140>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800284c:	f7ff ffb8 	bl	80027c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002850:	4620      	mov	r0, r4
 8002852:	f7ff ffb9 	bl	80027c8 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002856:	2200      	movs	r2, #0
 8002858:	6823      	ldr	r3, [r4, #0]
 800285a:	7722      	strb	r2, [r4, #28]
 800285c:	e7d3      	b.n	8002806 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800285e:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002862:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002864:	6119      	str	r1, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002866:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8002868:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800286a:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800286c:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800286e:	d155      	bne.n	800291c <HAL_TIM_IRQHandler+0x14c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002870:	f7ff ffa6 	bl	80027c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002874:	4620      	mov	r0, r4
 8002876:	f7ff ffa7 	bl	80027c8 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800287a:	2200      	movs	r2, #0
 800287c:	6823      	ldr	r3, [r4, #0]
 800287e:	7722      	strb	r2, [r4, #28]
 8002880:	e7bb      	b.n	80027fa <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002882:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002886:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002888:	6119      	str	r1, [r3, #16]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800288a:	699b      	ldr	r3, [r3, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 800288c:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800288e:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002892:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002894:	d13f      	bne.n	8002916 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002896:	f7ff ff93 	bl	80027c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800289a:	4620      	mov	r0, r4
 800289c:	f7ff ff94 	bl	80027c8 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028a0:	2200      	movs	r2, #0
 80028a2:	6823      	ldr	r3, [r4, #0]
 80028a4:	7722      	strb	r2, [r4, #28]
 80028a6:	e7a2      	b.n	80027ee <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80028a8:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80028ac:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80028ae:	6119      	str	r1, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028b0:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80028b2:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028b4:	079b      	lsls	r3, r3, #30
 80028b6:	d128      	bne.n	800290a <HAL_TIM_IRQHandler+0x13a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80028b8:	f7ff ff82 	bl	80027c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028bc:	4620      	mov	r0, r4
 80028be:	f7ff ff83 	bl	80027c8 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028c2:	2200      	movs	r2, #0
 80028c4:	6823      	ldr	r3, [r4, #0]
 80028c6:	7722      	strb	r2, [r4, #28]
 80028c8:	e78b      	b.n	80027e2 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80028ca:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80028ce:	4620      	mov	r0, r4
}
 80028d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80028d4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80028d6:	f000 b8a5 	b.w	8002a24 <HAL_TIMEx_CommutationCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80028da:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 80028de:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80028e0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80028e2:	f7ff ff73 	bl	80027cc <HAL_TIM_TriggerCallback>
 80028e6:	6823      	ldr	r3, [r4, #0]
 80028e8:	e79f      	b.n	800282a <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80028ea:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 80028ee:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80028f0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80028f2:	f7ff ff63 	bl	80027bc <HAL_TIM_PeriodElapsedCallback>
 80028f6:	6823      	ldr	r3, [r4, #0]
 80028f8:	e78b      	b.n	8002812 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80028fa:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 80028fe:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002900:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002902:	f000 f891 	bl	8002a28 <HAL_TIMEx_BreakCallback>
 8002906:	6823      	ldr	r3, [r4, #0]
 8002908:	e789      	b.n	800281e <HAL_TIM_IRQHandler+0x4e>
          HAL_TIM_IC_CaptureCallback(htim);
 800290a:	f7ff ff5b 	bl	80027c4 <HAL_TIM_IC_CaptureCallback>
 800290e:	e7d8      	b.n	80028c2 <HAL_TIM_IRQHandler+0xf2>
        HAL_TIM_IC_CaptureCallback(htim);
 8002910:	f7ff ff58 	bl	80027c4 <HAL_TIM_IC_CaptureCallback>
 8002914:	e79f      	b.n	8002856 <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_IC_CaptureCallback(htim);
 8002916:	f7ff ff55 	bl	80027c4 <HAL_TIM_IC_CaptureCallback>
 800291a:	e7c1      	b.n	80028a0 <HAL_TIM_IRQHandler+0xd0>
        HAL_TIM_IC_CaptureCallback(htim);
 800291c:	f7ff ff52 	bl	80027c4 <HAL_TIM_IC_CaptureCallback>
 8002920:	e7ab      	b.n	800287a <HAL_TIM_IRQHandler+0xaa>
 8002922:	bf00      	nop

08002924 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002924:	4a1d      	ldr	r2, [pc, #116]	; (800299c <TIM_Base_SetConfig+0x78>)
  tmpcr1 = TIMx->CR1;
 8002926:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002928:	4290      	cmp	r0, r2
 800292a:	d021      	beq.n	8002970 <TIM_Base_SetConfig+0x4c>
 800292c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
{
 8002930:	b430      	push	{r4, r5}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002932:	d014      	beq.n	800295e <TIM_Base_SetConfig+0x3a>
 8002934:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002938:	4290      	cmp	r0, r2
 800293a:	d010      	beq.n	800295e <TIM_Base_SetConfig+0x3a>
 800293c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002940:	4290      	cmp	r0, r2
 8002942:	d00c      	beq.n	800295e <TIM_Base_SetConfig+0x3a>
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8002944:	694d      	ldr	r5, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8002946:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 800294a:	432b      	orrs	r3, r5
  TIMx->ARR = (uint32_t)Structure->Period ;
 800294c:	688c      	ldr	r4, [r1, #8]
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800294e:	680a      	ldr	r2, [r1, #0]
  TIMx->CR1 = tmpcr1;
 8002950:	6003      	str	r3, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 8002952:	2301      	movs	r3, #1
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002954:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002956:	6282      	str	r2, [r0, #40]	; 0x28
}
 8002958:	bc30      	pop	{r4, r5}
  TIMx->EGR = TIM_EGR_UG;
 800295a:	6143      	str	r3, [r0, #20]
}
 800295c:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 800295e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002960:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002964:	4313      	orrs	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002966:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002968:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800296c:	4313      	orrs	r3, r2
 800296e:	e7e9      	b.n	8002944 <TIM_Base_SetConfig+0x20>
    tmpcr1 |= Structure->CounterMode;
 8002970:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002972:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002976:	4313      	orrs	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002978:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800297a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800297e:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8002980:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8002982:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8002986:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002988:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800298a:	688b      	ldr	r3, [r1, #8]
 800298c:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800298e:	680b      	ldr	r3, [r1, #0]
 8002990:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8002992:	690b      	ldr	r3, [r1, #16]
 8002994:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002996:	2301      	movs	r3, #1
 8002998:	6143      	str	r3, [r0, #20]
 800299a:	4770      	bx	lr
 800299c:	40012c00 	.word	0x40012c00

080029a0 <HAL_TIM_Base_Init>:
  if(htim == NULL)
 80029a0:	b1b8      	cbz	r0, 80029d2 <HAL_TIM_Base_Init+0x32>
  if(htim->State == HAL_TIM_STATE_RESET)
 80029a2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 80029a6:	b510      	push	{r4, lr}
  if(htim->State == HAL_TIM_STATE_RESET)
 80029a8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80029ac:	4604      	mov	r4, r0
 80029ae:	b15b      	cbz	r3, 80029c8 <HAL_TIM_Base_Init+0x28>
  htim->State= HAL_TIM_STATE_BUSY;
 80029b0:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029b2:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80029b4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029b8:	1d21      	adds	r1, r4, #4
 80029ba:	f7ff ffb3 	bl	8002924 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80029be:	2301      	movs	r3, #1
  return HAL_OK;
 80029c0:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80029c2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80029c6:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80029c8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80029cc:	f001 fdee 	bl	80045ac <HAL_TIM_Base_MspInit>
 80029d0:	e7ee      	b.n	80029b0 <HAL_TIM_Base_Init+0x10>
    return HAL_ERROR;
 80029d2:	2001      	movs	r0, #1
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop

080029d8 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 80029d8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80029dc:	2b01      	cmp	r3, #1
 80029de:	d01f      	beq.n	8002a20 <HAL_TIMEx_MasterConfigSynchronization+0x48>
 80029e0:	4602      	mov	r2, r0

  htim->State = HAL_TIM_STATE_BUSY;
 80029e2:	2002      	movs	r0, #2
{
 80029e4:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;

  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80029e6:	2500      	movs	r5, #0
  htim->State = HAL_TIM_STATE_READY;
 80029e8:	2601      	movs	r6, #1
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80029ea:	6813      	ldr	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80029ec:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80029f0:	685c      	ldr	r4, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80029f2:	f8d1 e000 	ldr.w	lr, [r1]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80029f6:	f024 0470 	bic.w	r4, r4, #112	; 0x70
 80029fa:	605c      	str	r4, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80029fc:	6858      	ldr	r0, [r3, #4]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80029fe:	684f      	ldr	r7, [r1, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002a00:	ea40 000e 	orr.w	r0, r0, lr
 8002a04:	6058      	str	r0, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002a06:	689c      	ldr	r4, [r3, #8]

  return HAL_OK;
 8002a08:	4628      	mov	r0, r5
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002a0a:	f024 0480 	bic.w	r4, r4, #128	; 0x80
 8002a0e:	609c      	str	r4, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002a10:	6899      	ldr	r1, [r3, #8]
 8002a12:	4339      	orrs	r1, r7
 8002a14:	6099      	str	r1, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 8002a16:	f882 603d 	strb.w	r6, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002a1a:	f882 503c 	strb.w	r5, [r2, #60]	; 0x3c
  return HAL_OK;
 8002a1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(htim);
 8002a20:	2002      	movs	r0, #2
 8002a22:	4770      	bx	lr

08002a24 <HAL_TIMEx_CommutationCallback>:
 8002a24:	4770      	bx	lr
 8002a26:	bf00      	nop

08002a28 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a28:	4770      	bx	lr
 8002a2a:	bf00      	nop

08002a2c <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8002a2c:	b084      	sub	sp, #16
 8002a2e:	a801      	add	r0, sp, #4
 8002a30:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8002a34:	b004      	add	sp, #16
 8002a36:	2000      	movs	r0, #0
 8002a38:	4770      	bx	lr
 8002a3a:	bf00      	nop

08002a3c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8002a3c:	4602      	mov	r2, r0
  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
     | USB_CNTR_SOFM | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8002a3e:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
  
  return HAL_OK;
}
 8002a42:	2000      	movs	r0, #0
  USBx->CNTR |= winterruptmask;
 8002a44:	b29b      	uxth	r3, r3
 8002a46:	f443 433f 	orr.w	r3, r3, #48896	; 0xbf00
 8002a4a:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
}
 8002a4e:	4770      	bx	lr

08002a50 <USB_DisableGlobalInt>:
  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8002a50:	f244 23ff 	movw	r3, #17151	; 0x42ff
{
 8002a54:	4602      	mov	r2, r0
  USBx->CNTR &= ~winterruptmask;
 8002a56:	f8b0 1040 	ldrh.w	r1, [r0, #64]	; 0x40
  
  return HAL_OK;
}
 8002a5a:	2000      	movs	r0, #0
  USBx->CNTR &= ~winterruptmask;
 8002a5c:	400b      	ands	r3, r1
 8002a5e:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
}
 8002a62:	4770      	bx	lr

08002a64 <USB_SetCurrentMode>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8002a64:	2000      	movs	r0, #0
 8002a66:	4770      	bx	lr

08002a68 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8002a68:	b084      	sub	sp, #16
 8002a6a:	b470      	push	{r4, r5, r6}
 8002a6c:	4604      	mov	r4, r0
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8002a6e:	2501      	movs	r5, #1
  
  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8002a70:	2000      	movs	r0, #0
  USBx->CNTR = USB_CNTR_FRES;
 8002a72:	f8a4 5040 	strh.w	r5, [r4, #64]	; 0x40
  USBx->CNTR = 0;
 8002a76:	f8a4 0040 	strh.w	r0, [r4, #64]	; 0x40
 
  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8002a7a:	f8a4 0044 	strh.w	r0, [r4, #68]	; 0x44
  
  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8002a7e:	f8a4 0050 	strh.w	r0, [r4, #80]	; 0x50
  USBx->CNTR |= winterruptmask;
 8002a82:	f8b4 5040 	ldrh.w	r5, [r4, #64]	; 0x40
{
 8002a86:	ae04      	add	r6, sp, #16
  USBx->CNTR |= winterruptmask;
 8002a88:	b2ad      	uxth	r5, r5
 8002a8a:	f445 453f 	orr.w	r5, r5, #48896	; 0xbf00
 8002a8e:	f8a4 5040 	strh.w	r5, [r4, #64]	; 0x40
{
 8002a92:	e886 000e 	stmia.w	r6, {r1, r2, r3}
  
  /* Enable USB Device Interrupt mask */
  USB_EnableGlobalInt(USBx);
    
  return HAL_OK;
}
 8002a96:	bc70      	pop	{r4, r5, r6}
 8002a98:	b004      	add	sp, #16
 8002a9a:	4770      	bx	lr

08002a9c <USB_ActivateEndpoint>:
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  /* initialize Endpoint */
  switch (ep->type)
 8002a9c:	78cb      	ldrb	r3, [r1, #3]
{
 8002a9e:	b470      	push	{r4, r5, r6}
  switch (ep->type)
 8002aa0:	2b03      	cmp	r3, #3
 8002aa2:	d810      	bhi.n	8002ac6 <USB_ActivateEndpoint+0x2a>
 8002aa4:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002aa8:	01590167 	.word	0x01590167
 8002aac:	014b0004 	.word	0x014b0004
  {
  case EP_TYPE_CTRL:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_CONTROL);
    break;
  case EP_TYPE_BULK:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_BULK);
 8002ab0:	780a      	ldrb	r2, [r1, #0]
 8002ab2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002ab6:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8002aba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002abe:	041b      	lsls	r3, r3, #16
 8002ac0:	0c1b      	lsrs	r3, r3, #16
 8002ac2:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    break;
  default:
      break;
  } 
  
  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8002ac6:	f640 740f 	movw	r4, #3855	; 0xf0f
 8002aca:	780a      	ldrb	r2, [r1, #0]
 8002acc:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002ad0:	f442 4500 	orr.w	r5, r2, #32768	; 0x8000
 8002ad4:	4023      	ands	r3, r4
 8002ad6:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8002ada:	432b      	orrs	r3, r5
 8002adc:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  
  if (ep->doublebuffer == 0) 
 8002ae0:	7a8b      	ldrb	r3, [r1, #10]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d134      	bne.n	8002b50 <USB_ActivateEndpoint+0xb4>
  {
    if (ep->is_in)
 8002ae6:	784b      	ldrb	r3, [r1, #1]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	f000 80e0 	beq.w	8002cae <USB_ActivateEndpoint+0x212>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8002aee:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8002af2:	780d      	ldrb	r5, [r1, #0]
 8002af4:	888a      	ldrh	r2, [r1, #4]
 8002af6:	b29b      	uxth	r3, r3
 8002af8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8002afc:	0852      	lsrs	r2, r2, #1
 8002afe:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8002b02:	0052      	lsls	r2, r2, #1
 8002b04:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002b08:	780d      	ldrb	r5, [r1, #0]
 8002b0a:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
 8002b0e:	eb00 0285 	add.w	r2, r0, r5, lsl #2
 8002b12:	065b      	lsls	r3, r3, #25
 8002b14:	d50b      	bpl.n	8002b2e <USB_ActivateEndpoint+0x92>
 8002b16:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
 8002b1a:	401c      	ands	r4, r3
 8002b1c:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 8002b20:	f044 04c0 	orr.w	r4, r4, #192	; 0xc0
 8002b24:	f820 4025 	strh.w	r4, [r0, r5, lsl #2]
 8002b28:	780a      	ldrb	r2, [r1, #0]
 8002b2a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
      /* Configure NAK status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK); 
 8002b2e:	8813      	ldrh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
    }
  }
  
  return HAL_OK;
}
 8002b30:	2000      	movs	r0, #0
 8002b32:	bc70      	pop	{r4, r5, r6}
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK); 
 8002b34:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002b38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002b3c:	041b      	lsls	r3, r3, #16
 8002b3e:	0c1b      	lsrs	r3, r3, #16
 8002b40:	f083 0320 	eor.w	r3, r3, #32
 8002b44:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b4c:	8013      	strh	r3, [r2, #0]
}
 8002b4e:	4770      	bx	lr
    PCD_SET_EP_DBUF(USBx, ep->num);
 8002b50:	f640 630f 	movw	r3, #3599	; 0xe0f
 8002b54:	780a      	ldrb	r2, [r1, #0]
 8002b56:	f500 6580 	add.w	r5, r0, #1024	; 0x400
 8002b5a:	f830 6022 	ldrh.w	r6, [r0, r2, lsl #2]
 8002b5e:	4033      	ands	r3, r6
 8002b60:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8002b64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b68:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num,ep->pmaaddr0, ep->pmaaddr1);
 8002b6c:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8002b70:	88ce      	ldrh	r6, [r1, #6]
 8002b72:	780b      	ldrb	r3, [r1, #0]
 8002b74:	b292      	uxth	r2, r2
 8002b76:	0876      	lsrs	r6, r6, #1
 8002b78:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8002b7c:	0076      	lsls	r6, r6, #1
 8002b7e:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8002b82:	f845 6012 	str.w	r6, [r5, r2, lsl #1]
 8002b86:	890a      	ldrh	r2, [r1, #8]
 8002b88:	780e      	ldrb	r6, [r1, #0]
 8002b8a:	b29b      	uxth	r3, r3
 8002b8c:	3304      	adds	r3, #4
 8002b8e:	0852      	lsrs	r2, r2, #1
 8002b90:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8002b94:	0052      	lsls	r2, r2, #1
 8002b96:	f845 2013 	str.w	r2, [r5, r3, lsl #1]
    if (ep->is_in==0)
 8002b9a:	784b      	ldrb	r3, [r1, #1]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d149      	bne.n	8002c34 <USB_ActivateEndpoint+0x198>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8002ba0:	780b      	ldrb	r3, [r1, #0]
 8002ba2:	f830 5023 	ldrh.w	r5, [r0, r3, lsl #2]
 8002ba6:	eb00 0283 	add.w	r2, r0, r3, lsl #2
 8002baa:	046d      	lsls	r5, r5, #17
 8002bac:	d50b      	bpl.n	8002bc6 <USB_ActivateEndpoint+0x12a>
 8002bae:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8002bb2:	4014      	ands	r4, r2
 8002bb4:	f444 4440 	orr.w	r4, r4, #49152	; 0xc000
 8002bb8:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 8002bbc:	f820 4023 	strh.w	r4, [r0, r3, lsl #2]
 8002bc0:	780a      	ldrb	r2, [r1, #0]
 8002bc2:	eb00 0282 	add.w	r2, r0, r2, lsl #2
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002bc6:	8813      	ldrh	r3, [r2, #0]
 8002bc8:	065e      	lsls	r6, r3, #25
 8002bca:	d50b      	bpl.n	8002be4 <USB_ActivateEndpoint+0x148>
 8002bcc:	f640 730f 	movw	r3, #3855	; 0xf0f
 8002bd0:	8814      	ldrh	r4, [r2, #0]
 8002bd2:	4023      	ands	r3, r4
 8002bd4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002bd8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002bdc:	8013      	strh	r3, [r2, #0]
 8002bde:	780a      	ldrb	r2, [r1, #0]
 8002be0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
      PCD_TX_DTOG(USBx, ep->num);
 8002be4:	f640 740f 	movw	r4, #3855	; 0xf0f
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8002be8:	f248 0580 	movw	r5, #32896	; 0x8080
      PCD_TX_DTOG(USBx, ep->num);
 8002bec:	8813      	ldrh	r3, [r2, #0]
 8002bee:	401c      	ands	r4, r3
 8002bf0:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 8002bf4:	f044 04c0 	orr.w	r4, r4, #192	; 0xc0
 8002bf8:	8014      	strh	r4, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8002bfa:	780a      	ldrb	r2, [r1, #0]
 8002bfc:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002c00:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002c04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c08:	041b      	lsls	r3, r3, #16
 8002c0a:	0c1b      	lsrs	r3, r3, #16
 8002c0c:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8002c10:	432b      	orrs	r3, r5
 8002c12:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8002c16:	780a      	ldrb	r2, [r1, #0]
 8002c18:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002c1c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002c20:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c24:	041b      	lsls	r3, r3, #16
 8002c26:	0c1b      	lsrs	r3, r3, #16
 8002c28:	432b      	orrs	r3, r5
 8002c2a:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
}
 8002c2e:	bc70      	pop	{r4, r5, r6}
 8002c30:	2000      	movs	r0, #0
 8002c32:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8002c34:	780b      	ldrb	r3, [r1, #0]
 8002c36:	f830 5023 	ldrh.w	r5, [r0, r3, lsl #2]
 8002c3a:	eb00 0283 	add.w	r2, r0, r3, lsl #2
 8002c3e:	046d      	lsls	r5, r5, #17
 8002c40:	d50b      	bpl.n	8002c5a <USB_ActivateEndpoint+0x1be>
 8002c42:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8002c46:	4014      	ands	r4, r2
 8002c48:	f444 4440 	orr.w	r4, r4, #49152	; 0xc000
 8002c4c:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 8002c50:	f820 4023 	strh.w	r4, [r0, r3, lsl #2]
 8002c54:	780a      	ldrb	r2, [r1, #0]
 8002c56:	eb00 0282 	add.w	r2, r0, r2, lsl #2
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002c5a:	8813      	ldrh	r3, [r2, #0]
 8002c5c:	065b      	lsls	r3, r3, #25
 8002c5e:	f100 8098 	bmi.w	8002d92 <USB_ActivateEndpoint+0x2f6>
      PCD_RX_DTOG(USBx, ep->num);
 8002c62:	f640 740f 	movw	r4, #3855	; 0xf0f
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8002c66:	f248 0580 	movw	r5, #32896	; 0x8080
      PCD_RX_DTOG(USBx, ep->num);
 8002c6a:	8813      	ldrh	r3, [r2, #0]
 8002c6c:	401c      	ands	r4, r3
 8002c6e:	f444 4440 	orr.w	r4, r4, #49152	; 0xc000
 8002c72:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 8002c76:	8014      	strh	r4, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8002c78:	780a      	ldrb	r2, [r1, #0]
 8002c7a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002c7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002c82:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c86:	041b      	lsls	r3, r3, #16
 8002c88:	0c1b      	lsrs	r3, r3, #16
 8002c8a:	432b      	orrs	r3, r5
 8002c8c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8002c90:	780a      	ldrb	r2, [r1, #0]
 8002c92:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002c96:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002c9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c9e:	041b      	lsls	r3, r3, #16
 8002ca0:	0c1b      	lsrs	r3, r3, #16
 8002ca2:	432b      	orrs	r3, r5
 8002ca4:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
}
 8002ca8:	bc70      	pop	{r4, r5, r6}
 8002caa:	2000      	movs	r0, #0
 8002cac:	4770      	bx	lr
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8002cae:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8002cb2:	888c      	ldrh	r4, [r1, #4]
 8002cb4:	780b      	ldrb	r3, [r1, #0]
 8002cb6:	b292      	uxth	r2, r2
 8002cb8:	3204      	adds	r2, #4
 8002cba:	0864      	lsrs	r4, r4, #1
 8002cbc:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8002cc0:	0064      	lsls	r4, r4, #1
 8002cc2:	f500 6580 	add.w	r5, r0, #1024	; 0x400
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8002cc6:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8002cca:	f845 4012 	str.w	r4, [r5, r2, lsl #1]
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8002cce:	690a      	ldr	r2, [r1, #16]
 8002cd0:	780c      	ldrb	r4, [r1, #0]
 8002cd2:	b29b      	uxth	r3, r3
 8002cd4:	3306      	adds	r3, #6
 8002cd6:	2a3e      	cmp	r2, #62	; 0x3e
 8002cd8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8002cdc:	d866      	bhi.n	8002dac <USB_ActivateEndpoint+0x310>
 8002cde:	f3c2 044f 	ubfx	r4, r2, #1, #16
 8002ce2:	07d2      	lsls	r2, r2, #31
 8002ce4:	bf44      	itt	mi
 8002ce6:	3401      	addmi	r4, #1
 8002ce8:	b2a4      	uxthmi	r4, r4
 8002cea:	02a4      	lsls	r4, r4, #10
 8002cec:	b2a4      	uxth	r4, r4
 8002cee:	f845 4013 	str.w	r4, [r5, r3, lsl #1]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8002cf2:	780c      	ldrb	r4, [r1, #0]
 8002cf4:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8002cf8:	eb00 0284 	add.w	r2, r0, r4, lsl #2
 8002cfc:	045e      	lsls	r6, r3, #17
 8002cfe:	d50d      	bpl.n	8002d1c <USB_ActivateEndpoint+0x280>
 8002d00:	f640 730f 	movw	r3, #3855	; 0xf0f
 8002d04:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 8002d08:	4013      	ands	r3, r2
 8002d0a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002d0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d12:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
 8002d16:	780a      	ldrb	r2, [r1, #0]
 8002d18:	eb00 0282 	add.w	r2, r0, r2, lsl #2
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8002d1c:	8813      	ldrh	r3, [r2, #0]
}
 8002d1e:	2000      	movs	r0, #0
 8002d20:	bc70      	pop	{r4, r5, r6}
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8002d22:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002d26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d2a:	041b      	lsls	r3, r3, #16
 8002d2c:	0c1b      	lsrs	r3, r3, #16
 8002d2e:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8002d32:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d3a:	8013      	strh	r3, [r2, #0]
}
 8002d3c:	4770      	bx	lr
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_INTERRUPT);
 8002d3e:	780a      	ldrb	r2, [r1, #0]
 8002d40:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002d44:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8002d48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d4c:	041b      	lsls	r3, r3, #16
 8002d4e:	0c1b      	lsrs	r3, r3, #16
 8002d50:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8002d54:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    break;
 8002d58:	e6b5      	b.n	8002ac6 <USB_ActivateEndpoint+0x2a>
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_ISOCHRONOUS);
 8002d5a:	780a      	ldrb	r2, [r1, #0]
 8002d5c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002d60:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8002d64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d68:	041b      	lsls	r3, r3, #16
 8002d6a:	0c1b      	lsrs	r3, r3, #16
 8002d6c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d70:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    break;
 8002d74:	e6a7      	b.n	8002ac6 <USB_ActivateEndpoint+0x2a>
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_CONTROL);
 8002d76:	780a      	ldrb	r2, [r1, #0]
 8002d78:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002d7c:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8002d80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d84:	041b      	lsls	r3, r3, #16
 8002d86:	0c1b      	lsrs	r3, r3, #16
 8002d88:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d8c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    break;
 8002d90:	e699      	b.n	8002ac6 <USB_ActivateEndpoint+0x2a>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002d92:	f640 730f 	movw	r3, #3855	; 0xf0f
 8002d96:	8814      	ldrh	r4, [r2, #0]
 8002d98:	4023      	ands	r3, r4
 8002d9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d9e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002da2:	8013      	strh	r3, [r2, #0]
 8002da4:	780a      	ldrb	r2, [r1, #0]
 8002da6:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8002daa:	e75a      	b.n	8002c62 <USB_ActivateEndpoint+0x1c6>
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8002dac:	f3c2 144f 	ubfx	r4, r2, #5, #16
 8002db0:	06d6      	lsls	r6, r2, #27
 8002db2:	bf04      	itt	eq
 8002db4:	f104 32ff 	addeq.w	r2, r4, #4294967295
 8002db8:	b294      	uxtheq	r4, r2
 8002dba:	4a03      	ldr	r2, [pc, #12]	; (8002dc8 <USB_ActivateEndpoint+0x32c>)
 8002dbc:	ea42 2284 	orr.w	r2, r2, r4, lsl #10
 8002dc0:	b292      	uxth	r2, r2
 8002dc2:	f845 2013 	str.w	r2, [r5, r3, lsl #1]
 8002dc6:	e794      	b.n	8002cf2 <USB_ActivateEndpoint+0x256>
 8002dc8:	ffff8000 	.word	0xffff8000

08002dcc <USB_DeactivateEndpoint>:
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0) 
 8002dcc:	7a8b      	ldrb	r3, [r1, #10]
{
 8002dce:	b430      	push	{r4, r5}
  if (ep->doublebuffer == 0) 
 8002dd0:	bb3b      	cbnz	r3, 8002e22 <USB_DeactivateEndpoint+0x56>
  {
    if (ep->is_in)
 8002dd2:	784b      	ldrb	r3, [r1, #1]
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002dd4:	780c      	ldrb	r4, [r1, #0]
    if (ep->is_in)
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	f000 80ae 	beq.w	8002f38 <USB_DeactivateEndpoint+0x16c>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002ddc:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8002de0:	eb00 0284 	add.w	r2, r0, r4, lsl #2
 8002de4:	065b      	lsls	r3, r3, #25
 8002de6:	d50d      	bpl.n	8002e04 <USB_DeactivateEndpoint+0x38>
 8002de8:	f640 730f 	movw	r3, #3855	; 0xf0f
 8002dec:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 8002df0:	4013      	ands	r3, r2
 8002df2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002df6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002dfa:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
 8002dfe:	780a      	ldrb	r2, [r1, #0]
 8002e00:	eb00 0282 	add.w	r2, r0, r2, lsl #2
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS); 
 8002e04:	8813      	ldrh	r3, [r2, #0]
 8002e06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002e0a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8002e0e:	041b      	lsls	r3, r3, #16
 8002e10:	0c1b      	lsrs	r3, r3, #16
 8002e12:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
    }
  }
  
  return HAL_OK;
}
 8002e1a:	2000      	movs	r0, #0
 8002e1c:	bc30      	pop	{r4, r5}
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8002e1e:	8013      	strh	r3, [r2, #0]
}
 8002e20:	4770      	bx	lr
    if (ep->is_in==0)
 8002e22:	784b      	ldrb	r3, [r1, #1]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d149      	bne.n	8002ebc <USB_DeactivateEndpoint+0xf0>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8002e28:	780b      	ldrb	r3, [r1, #0]
 8002e2a:	f830 4023 	ldrh.w	r4, [r0, r3, lsl #2]
 8002e2e:	eb00 0283 	add.w	r2, r0, r3, lsl #2
 8002e32:	0464      	lsls	r4, r4, #17
 8002e34:	d50d      	bpl.n	8002e52 <USB_DeactivateEndpoint+0x86>
 8002e36:	f640 720f 	movw	r2, #3855	; 0xf0f
 8002e3a:	f830 4023 	ldrh.w	r4, [r0, r3, lsl #2]
 8002e3e:	4022      	ands	r2, r4
 8002e40:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002e44:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002e48:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
 8002e4c:	780a      	ldrb	r2, [r1, #0]
 8002e4e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002e52:	8813      	ldrh	r3, [r2, #0]
 8002e54:	065d      	lsls	r5, r3, #25
 8002e56:	d50b      	bpl.n	8002e70 <USB_DeactivateEndpoint+0xa4>
 8002e58:	f640 730f 	movw	r3, #3855	; 0xf0f
 8002e5c:	8814      	ldrh	r4, [r2, #0]
 8002e5e:	4023      	ands	r3, r4
 8002e60:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e64:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002e68:	8013      	strh	r3, [r2, #0]
 8002e6a:	780a      	ldrb	r2, [r1, #0]
 8002e6c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
      PCD_TX_DTOG(USBx, ep->num);
 8002e70:	f640 740f 	movw	r4, #3855	; 0xf0f
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8002e74:	f248 0580 	movw	r5, #32896	; 0x8080
      PCD_TX_DTOG(USBx, ep->num);
 8002e78:	8813      	ldrh	r3, [r2, #0]
 8002e7a:	401c      	ands	r4, r3
 8002e7c:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 8002e80:	f044 04c0 	orr.w	r4, r4, #192	; 0xc0
 8002e84:	8014      	strh	r4, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8002e86:	780a      	ldrb	r2, [r1, #0]
 8002e88:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002e8c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002e90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e94:	041b      	lsls	r3, r3, #16
 8002e96:	0c1b      	lsrs	r3, r3, #16
 8002e98:	432b      	orrs	r3, r5
 8002e9a:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8002e9e:	780a      	ldrb	r2, [r1, #0]
 8002ea0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002ea4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002ea8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002eac:	041b      	lsls	r3, r3, #16
 8002eae:	0c1b      	lsrs	r3, r3, #16
 8002eb0:	432b      	orrs	r3, r5
 8002eb2:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
}
 8002eb6:	bc30      	pop	{r4, r5}
 8002eb8:	2000      	movs	r0, #0
 8002eba:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8002ebc:	780b      	ldrb	r3, [r1, #0]
 8002ebe:	f830 4023 	ldrh.w	r4, [r0, r3, lsl #2]
 8002ec2:	eb00 0283 	add.w	r2, r0, r3, lsl #2
 8002ec6:	0464      	lsls	r4, r4, #17
 8002ec8:	d50d      	bpl.n	8002ee6 <USB_DeactivateEndpoint+0x11a>
 8002eca:	f640 720f 	movw	r2, #3855	; 0xf0f
 8002ece:	f830 4023 	ldrh.w	r4, [r0, r3, lsl #2]
 8002ed2:	4022      	ands	r2, r4
 8002ed4:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002ed8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002edc:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
 8002ee0:	780a      	ldrb	r2, [r1, #0]
 8002ee2:	eb00 0282 	add.w	r2, r0, r2, lsl #2
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002ee6:	8813      	ldrh	r3, [r2, #0]
 8002ee8:	065b      	lsls	r3, r3, #25
 8002eea:	d43f      	bmi.n	8002f6c <USB_DeactivateEndpoint+0x1a0>
      PCD_RX_DTOG(USBx, ep->num);
 8002eec:	f640 740f 	movw	r4, #3855	; 0xf0f
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8002ef0:	f248 0580 	movw	r5, #32896	; 0x8080
      PCD_RX_DTOG(USBx, ep->num);
 8002ef4:	8813      	ldrh	r3, [r2, #0]
 8002ef6:	401c      	ands	r4, r3
 8002ef8:	f444 4440 	orr.w	r4, r4, #49152	; 0xc000
 8002efc:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 8002f00:	8014      	strh	r4, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8002f02:	780a      	ldrb	r2, [r1, #0]
 8002f04:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002f08:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002f0c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002f10:	041b      	lsls	r3, r3, #16
 8002f12:	0c1b      	lsrs	r3, r3, #16
 8002f14:	432b      	orrs	r3, r5
 8002f16:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8002f1a:	780a      	ldrb	r2, [r1, #0]
 8002f1c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002f20:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002f24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f28:	041b      	lsls	r3, r3, #16
 8002f2a:	0c1b      	lsrs	r3, r3, #16
 8002f2c:	432b      	orrs	r3, r5
 8002f2e:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
}
 8002f32:	bc30      	pop	{r4, r5}
 8002f34:	2000      	movs	r0, #0
 8002f36:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8002f38:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8002f3c:	eb00 0284 	add.w	r2, r0, r4, lsl #2
 8002f40:	045d      	lsls	r5, r3, #17
 8002f42:	d50d      	bpl.n	8002f60 <USB_DeactivateEndpoint+0x194>
 8002f44:	f640 730f 	movw	r3, #3855	; 0xf0f
 8002f48:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002f52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f56:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
 8002f5a:	780a      	ldrb	r2, [r1, #0]
 8002f5c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8002f60:	8813      	ldrh	r3, [r2, #0]
 8002f62:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002f66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f6a:	e750      	b.n	8002e0e <USB_DeactivateEndpoint+0x42>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002f6c:	f640 730f 	movw	r3, #3855	; 0xf0f
 8002f70:	8814      	ldrh	r4, [r2, #0]
 8002f72:	4023      	ands	r3, r4
 8002f74:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f78:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002f7c:	8013      	strh	r3, [r2, #0]
 8002f7e:	780a      	ldrb	r2, [r1, #0]
 8002f80:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8002f84:	e7b2      	b.n	8002eec <USB_DeactivateEndpoint+0x120>
 8002f86:	bf00      	nop

08002f88 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx , USB_EPTypeDef *ep)
{
 8002f88:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint16_t pmabuffer = 0;
  uint32_t len = ep->xfer_len;
  
  /* IN endpoint */
  if (ep->is_in == 1)
 8002f8a:	784c      	ldrb	r4, [r1, #1]
  uint32_t len = ep->xfer_len;
 8002f8c:	698b      	ldr	r3, [r1, #24]
  if (ep->is_in == 1)
 8002f8e:	2c01      	cmp	r4, #1
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8002f90:	690a      	ldr	r2, [r1, #16]
  if (ep->is_in == 1)
 8002f92:	d060      	beq.n	8003056 <USB_EPStartXfer+0xce>
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d830      	bhi.n	8002ffa <USB_EPStartXfer+0x72>
      ep->xfer_len-=len; 
    }
    else
    {
      len=ep->xfer_len;
      ep->xfer_len =0;
 8002f98:	2500      	movs	r5, #0
 8002f9a:	461a      	mov	r2, r3
    }
    
    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0) 
 8002f9c:	7a8b      	ldrb	r3, [r1, #10]
      ep->xfer_len =0;
 8002f9e:	618d      	str	r5, [r1, #24]
    if (ep->doublebuffer == 0) 
 8002fa0:	bb83      	cbnz	r3, 8003004 <USB_EPStartXfer+0x7c>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8002fa2:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8002fa6:	780c      	ldrb	r4, [r1, #0]
 8002fa8:	b29b      	uxth	r3, r3
 8002faa:	3306      	adds	r3, #6
 8002fac:	2a3e      	cmp	r2, #62	; 0x3e
 8002fae:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8002fb2:	f500 6580 	add.w	r5, r0, #1024	; 0x400
 8002fb6:	f240 8083 	bls.w	80030c0 <USB_EPStartXfer+0x138>
 8002fba:	f3c2 144f 	ubfx	r4, r2, #5, #16
 8002fbe:	06d6      	lsls	r6, r2, #27
 8002fc0:	bf04      	itt	eq
 8002fc2:	f104 32ff 	addeq.w	r2, r4, #4294967295
 8002fc6:	b294      	uxtheq	r4, r2
 8002fc8:	4a75      	ldr	r2, [pc, #468]	; (80031a0 <USB_EPStartXfer+0x218>)
 8002fca:	ea42 2284 	orr.w	r2, r2, r4, lsl #10
 8002fce:	b292      	uxth	r2, r2
 8002fd0:	f845 2013 	str.w	r2, [r5, r3, lsl #1]
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
    }
    
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8002fd4:	780a      	ldrb	r2, [r1, #0]
 8002fd6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002fda:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002fde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002fe2:	041b      	lsls	r3, r3, #16
 8002fe4:	0c1b      	lsrs	r3, r3, #16
 8002fe6:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8002fea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002fee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ff2:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  }
  
  return HAL_OK;
}
 8002ff6:	2000      	movs	r0, #0
 8002ff8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      ep->xfer_len-=len; 
 8002ffa:	1a9b      	subs	r3, r3, r2
 8002ffc:	618b      	str	r3, [r1, #24]
    if (ep->doublebuffer == 0) 
 8002ffe:	7a8b      	ldrb	r3, [r1, #10]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d0ce      	beq.n	8002fa2 <USB_EPStartXfer+0x1a>
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8003004:	2c00      	cmp	r4, #0
 8003006:	d1e5      	bne.n	8002fd4 <USB_EPStartXfer+0x4c>
 8003008:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 800300c:	780c      	ldrb	r4, [r1, #0]
 800300e:	b29b      	uxth	r3, r3
 8003010:	3302      	adds	r3, #2
 8003012:	2a3e      	cmp	r2, #62	; 0x3e
 8003014:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003018:	f500 6580 	add.w	r5, r0, #1024	; 0x400
 800301c:	f240 8095 	bls.w	800314a <USB_EPStartXfer+0x1c2>
 8003020:	f3c2 164f 	ubfx	r6, r2, #5, #16
 8003024:	06d7      	lsls	r7, r2, #27
 8003026:	bf04      	itt	eq
 8003028:	f106 34ff 	addeq.w	r4, r6, #4294967295
 800302c:	b2a6      	uxtheq	r6, r4
 800302e:	4c5c      	ldr	r4, [pc, #368]	; (80031a0 <USB_EPStartXfer+0x218>)
 8003030:	ea44 2486 	orr.w	r4, r4, r6, lsl #10
 8003034:	b2a4      	uxth	r4, r4
 8003036:	f845 4013 	str.w	r4, [r5, r3, lsl #1]
 800303a:	784b      	ldrb	r3, [r1, #1]
 800303c:	2b00      	cmp	r3, #0
 800303e:	f040 8092 	bne.w	8003166 <USB_EPStartXfer+0x1de>
 8003042:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8003046:	780a      	ldrb	r2, [r1, #0]
 8003048:	b29b      	uxth	r3, r3
 800304a:	3306      	adds	r3, #6
 800304c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003050:	f845 4013 	str.w	r4, [r5, r3, lsl #1]
 8003054:	e7be      	b.n	8002fd4 <USB_EPStartXfer+0x4c>
    if (ep->xfer_len > ep->maxpacket)
 8003056:	4293      	cmp	r3, r2
 8003058:	d83d      	bhi.n	80030d6 <USB_EPStartXfer+0x14e>
      ep->xfer_len =0;
 800305a:	2400      	movs	r4, #0
 800305c:	461a      	mov	r2, r3
    if (ep->doublebuffer == 0) 
 800305e:	7a8b      	ldrb	r3, [r1, #10]
      ep->xfer_len =0;
 8003060:	618c      	str	r4, [r1, #24]
    if (ep->doublebuffer == 0) 
 8003062:	2b00      	cmp	r3, #0
 8003064:	d13c      	bne.n	80030e0 <USB_EPStartXfer+0x158>
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t nbytes = (wNBytes + 1) >> 1;   /* nbytes = (wNBytes + 1) / 2 */
 8003066:	b296      	uxth	r6, r2
  uint32_t index = 0, temp1 = 0, temp2 = 0;
  uint16_t *pdwVal = NULL;
  
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8003068:	888f      	ldrh	r7, [r1, #4]
  uint32_t nbytes = (wNBytes + 1) >> 1;   /* nbytes = (wNBytes + 1) / 2 */
 800306a:	3601      	adds	r6, #1
 800306c:	f500 6e80 	add.w	lr, r0, #1024	; 0x400
  for (index = nbytes; index != 0; index--)
 8003070:	1076      	asrs	r6, r6, #1
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8003072:	eb0e 0747 	add.w	r7, lr, r7, lsl #1
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, len);
 8003076:	694c      	ldr	r4, [r1, #20]
  for (index = nbytes; index != 0; index--)
 8003078:	d006      	beq.n	8003088 <USB_EPStartXfer+0x100>
 800307a:	f834 5b02 	ldrh.w	r5, [r4], #2
  {
    temp1 = (uint16_t) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
    *pdwVal++ = temp2;
 800307e:	f827 5023 	strh.w	r5, [r7, r3, lsl #2]
 8003082:	3301      	adds	r3, #1
  for (index = nbytes; index != 0; index--)
 8003084:	429e      	cmp	r6, r3
 8003086:	d1f8      	bne.n	800307a <USB_EPStartXfer+0xf2>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8003088:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 800308c:	780c      	ldrb	r4, [r1, #0]
 800308e:	b29b      	uxth	r3, r3
 8003090:	3302      	adds	r3, #2
 8003092:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003096:	f84e 2013 	str.w	r2, [lr, r3, lsl #1]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800309a:	780a      	ldrb	r2, [r1, #0]
 800309c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80030a0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80030a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80030a8:	041b      	lsls	r3, r3, #16
 80030aa:	0c1b      	lsrs	r3, r3, #16
 80030ac:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 80030b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80030b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80030b8:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
}
 80030bc:	2000      	movs	r0, #0
 80030be:	bdf0      	pop	{r4, r5, r6, r7, pc}
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80030c0:	f3c2 044f 	ubfx	r4, r2, #1, #16
 80030c4:	07d2      	lsls	r2, r2, #31
 80030c6:	bf44      	itt	mi
 80030c8:	3401      	addmi	r4, #1
 80030ca:	b2a4      	uxthmi	r4, r4
 80030cc:	02a4      	lsls	r4, r4, #10
 80030ce:	b2a4      	uxth	r4, r4
 80030d0:	f845 4013 	str.w	r4, [r5, r3, lsl #1]
 80030d4:	e77e      	b.n	8002fd4 <USB_EPStartXfer+0x4c>
      ep->xfer_len-=len; 
 80030d6:	1a9b      	subs	r3, r3, r2
 80030d8:	618b      	str	r3, [r1, #24]
    if (ep->doublebuffer == 0) 
 80030da:	7a8b      	ldrb	r3, [r1, #10]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d0c2      	beq.n	8003066 <USB_EPStartXfer+0xde>
      if (PCD_GET_ENDPOINT(USBx, ep->num)& USB_EP_DTOG_TX)
 80030e0:	780c      	ldrb	r4, [r1, #0]
 80030e2:	f500 6680 	add.w	r6, r0, #1024	; 0x400
 80030e6:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 80030ea:	f013 0f40 	tst.w	r3, #64	; 0x40
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80030ee:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80030f2:	b29b      	uxth	r3, r3
 80030f4:	f103 0302 	add.w	r3, r3, #2
 80030f8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80030fc:	bf12      	itee	ne
 80030fe:	f846 2013 	strne.w	r2, [r6, r3, lsl #1]
        pmabuffer = ep->pmaaddr0;
 8003102:	88cc      	ldrheq	r4, [r1, #6]
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8003104:	f846 2013 	streq.w	r2, [r6, r3, lsl #1]
  uint32_t nbytes = (wNBytes + 1) >> 1;   /* nbytes = (wNBytes + 1) / 2 */
 8003108:	b292      	uxth	r2, r2
        pmabuffer = ep->pmaaddr1;
 800310a:	bf18      	it	ne
 800310c:	890c      	ldrhne	r4, [r1, #8]
  uint32_t nbytes = (wNBytes + 1) >> 1;   /* nbytes = (wNBytes + 1) / 2 */
 800310e:	3201      	adds	r2, #1
  for (index = nbytes; index != 0; index--)
 8003110:	1052      	asrs	r2, r2, #1
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8003112:	eb06 0644 	add.w	r6, r6, r4, lsl #1
  for (index = nbytes; index != 0; index--)
 8003116:	bf18      	it	ne
 8003118:	2300      	movne	r3, #0
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, len);
 800311a:	694c      	ldr	r4, [r1, #20]
  for (index = nbytes; index != 0; index--)
 800311c:	d006      	beq.n	800312c <USB_EPStartXfer+0x1a4>
 800311e:	f834 5b02 	ldrh.w	r5, [r4], #2
    *pdwVal++ = temp2;
 8003122:	f826 5023 	strh.w	r5, [r6, r3, lsl #2]
 8003126:	3301      	adds	r3, #1
  for (index = nbytes; index != 0; index--)
 8003128:	4293      	cmp	r3, r2
 800312a:	d1f8      	bne.n	800311e <USB_EPStartXfer+0x196>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 800312c:	784b      	ldrb	r3, [r1, #1]
 800312e:	bb3b      	cbnz	r3, 8003180 <USB_EPStartXfer+0x1f8>
 8003130:	f640 730f 	movw	r3, #3855	; 0xf0f
 8003134:	780a      	ldrb	r2, [r1, #0]
 8003136:	f830 4022 	ldrh.w	r4, [r0, r2, lsl #2]
 800313a:	4023      	ands	r3, r4
 800313c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003140:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003144:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8003148:	e7a7      	b.n	800309a <USB_EPStartXfer+0x112>
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800314a:	f3c2 044f 	ubfx	r4, r2, #1, #16
 800314e:	07d6      	lsls	r6, r2, #31
 8003150:	bf44      	itt	mi
 8003152:	3401      	addmi	r4, #1
 8003154:	b2a4      	uxthmi	r4, r4
 8003156:	02a4      	lsls	r4, r4, #10
 8003158:	b2a4      	uxth	r4, r4
 800315a:	f845 4013 	str.w	r4, [r5, r3, lsl #1]
 800315e:	784b      	ldrb	r3, [r1, #1]
 8003160:	2b00      	cmp	r3, #0
 8003162:	f43f af6e 	beq.w	8003042 <USB_EPStartXfer+0xba>
 8003166:	2b01      	cmp	r3, #1
 8003168:	f47f af34 	bne.w	8002fd4 <USB_EPStartXfer+0x4c>
 800316c:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8003170:	780c      	ldrb	r4, [r1, #0]
 8003172:	b29b      	uxth	r3, r3
 8003174:	3302      	adds	r3, #2
 8003176:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800317a:	f845 2013 	str.w	r2, [r5, r3, lsl #1]
 800317e:	e729      	b.n	8002fd4 <USB_EPStartXfer+0x4c>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8003180:	2b01      	cmp	r3, #1
 8003182:	d18a      	bne.n	800309a <USB_EPStartXfer+0x112>
 8003184:	f640 730f 	movw	r3, #3855	; 0xf0f
 8003188:	780a      	ldrb	r2, [r1, #0]
 800318a:	f830 4022 	ldrh.w	r4, [r0, r2, lsl #2]
 800318e:	4023      	ands	r3, r4
 8003190:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003194:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003198:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 800319c:	e77d      	b.n	800309a <USB_EPStartXfer+0x112>
 800319e:	bf00      	nop
 80031a0:	ffff8000 	.word	0xffff8000

080031a4 <USB_EPSetStall>:
  if (ep->num == 0)
 80031a4:	780a      	ldrb	r2, [r1, #0]
 80031a6:	b32a      	cbz	r2, 80031f4 <USB_EPSetStall+0x50>
    if (ep->is_in)
 80031a8:	784b      	ldrb	r3, [r1, #1]
 80031aa:	b98b      	cbnz	r3, 80031d0 <USB_EPSetStall+0x2c>
      PCD_SET_EP_RX_STATUS(USBx, ep->num , USB_EP_RX_STALL);
 80031ac:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80031b0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80031b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031b8:	041b      	lsls	r3, r3, #16
 80031ba:	0c1b      	lsrs	r3, r3, #16
 80031bc:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80031c0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80031c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031c8:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
}
 80031cc:	2000      	movs	r0, #0
 80031ce:	4770      	bx	lr
      PCD_SET_EP_TX_STATUS(USBx, ep->num , USB_EP_TX_STALL); 
 80031d0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80031d4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80031d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80031dc:	041b      	lsls	r3, r3, #16
 80031de:	0c1b      	lsrs	r3, r3, #16
 80031e0:	f083 0310 	eor.w	r3, r3, #16
 80031e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80031e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031ec:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
}
 80031f0:	2000      	movs	r0, #0
 80031f2:	4770      	bx	lr
    PCD_SET_EP_TXRX_STATUS(USBx, ep->num, USB_EP_RX_STALL, USB_EP_TX_STALL); 
 80031f4:	8803      	ldrh	r3, [r0, #0]
 80031f6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80031fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80031fe:	041b      	lsls	r3, r3, #16
 8003200:	0c1b      	lsrs	r3, r3, #16
 8003202:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8003206:	f083 0310 	eor.w	r3, r3, #16
 800320a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800320e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003212:	8003      	strh	r3, [r0, #0]
}
 8003214:	2000      	movs	r0, #0
 8003216:	4770      	bx	lr

08003218 <USB_EPClearStall>:
  if (ep->is_in)
 8003218:	784b      	ldrb	r3, [r1, #1]
{
 800321a:	b410      	push	{r4}
  if (ep->is_in)
 800321c:	b32b      	cbz	r3, 800326a <USB_EPClearStall+0x52>
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800321e:	780c      	ldrb	r4, [r1, #0]
 8003220:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8003224:	eb00 0284 	add.w	r2, r0, r4, lsl #2
 8003228:	065b      	lsls	r3, r3, #25
 800322a:	d50d      	bpl.n	8003248 <USB_EPClearStall+0x30>
 800322c:	f640 730f 	movw	r3, #3855	; 0xf0f
 8003230:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 8003234:	4013      	ands	r3, r2
 8003236:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800323a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800323e:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
 8003242:	780a      	ldrb	r2, [r1, #0]
 8003244:	eb00 0282 	add.w	r2, r0, r2, lsl #2
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8003248:	8813      	ldrh	r3, [r2, #0]
}
 800324a:	2000      	movs	r0, #0
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800324c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003250:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003254:	041b      	lsls	r3, r3, #16
 8003256:	0c1b      	lsrs	r3, r3, #16
 8003258:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 800325c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003260:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003264:	8013      	strh	r3, [r2, #0]
}
 8003266:	bc10      	pop	{r4}
 8003268:	4770      	bx	lr
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800326a:	780b      	ldrb	r3, [r1, #0]
 800326c:	f830 4023 	ldrh.w	r4, [r0, r3, lsl #2]
 8003270:	eb00 0283 	add.w	r2, r0, r3, lsl #2
 8003274:	0464      	lsls	r4, r4, #17
 8003276:	d50d      	bpl.n	8003294 <USB_EPClearStall+0x7c>
 8003278:	f640 720f 	movw	r2, #3855	; 0xf0f
 800327c:	f830 4023 	ldrh.w	r4, [r0, r3, lsl #2]
 8003280:	4022      	ands	r2, r4
 8003282:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003286:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800328a:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
 800328e:	780a      	ldrb	r2, [r1, #0]
 8003290:	eb00 0282 	add.w	r2, r0, r2, lsl #2
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003294:	8813      	ldrh	r3, [r2, #0]
}
 8003296:	2000      	movs	r0, #0
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003298:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800329c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032a0:	041b      	lsls	r3, r3, #16
 80032a2:	0c1b      	lsrs	r3, r3, #16
 80032a4:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 80032a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80032ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032b0:	8013      	strh	r3, [r2, #0]
}
 80032b2:	bc10      	pop	{r4}
 80032b4:	4770      	bx	lr
 80032b6:	bf00      	nop

080032b8 <USB_SetDevAddress>:
  if(address == 0) 
 80032b8:	b911      	cbnz	r1, 80032c0 <USB_SetDevAddress+0x8>
   USBx->DADDR = USB_DADDR_EF;
 80032ba:	2380      	movs	r3, #128	; 0x80
 80032bc:	f8a0 304c 	strh.w	r3, [r0, #76]	; 0x4c
}
 80032c0:	2000      	movs	r0, #0
 80032c2:	4770      	bx	lr

080032c4 <USB_DevConnect>:
 80032c4:	2000      	movs	r0, #0
 80032c6:	4770      	bx	lr

080032c8 <USB_DevDisconnect>:
}
 80032c8:	2000      	movs	r0, #0
 80032ca:	4770      	bx	lr

080032cc <USB_ReadInterrupts>:
  tmpreg = USBx->ISTR;
 80032cc:	f8b0 0044 	ldrh.w	r0, [r0, #68]	; 0x44
}
 80032d0:	b280      	uxth	r0, r0
 80032d2:	4770      	bx	lr

080032d4 <USB_EP0_OutStart>:
}
 80032d4:	2000      	movs	r0, #0
 80032d6:	4770      	bx	lr

080032d8 <USB_WritePMA>:
  uint32_t nbytes = (wNBytes + 1) >> 1;   /* nbytes = (wNBytes + 1) / 2 */
 80032d8:	3301      	adds	r3, #1
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 80032da:	f500 6080 	add.w	r0, r0, #1024	; 0x400
  for (index = nbytes; index != 0; index--)
 80032de:	105b      	asrs	r3, r3, #1
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 80032e0:	eb00 0242 	add.w	r2, r0, r2, lsl #1
  for (index = nbytes; index != 0; index--)
 80032e4:	d009      	beq.n	80032fa <USB_WritePMA+0x22>
{
 80032e6:	b430      	push	{r4, r5}
  for (index = nbytes; index != 0; index--)
 80032e8:	2400      	movs	r4, #0
 80032ea:	f831 5b02 	ldrh.w	r5, [r1], #2
    *pdwVal++ = temp2;
 80032ee:	f822 5024 	strh.w	r5, [r2, r4, lsl #2]
 80032f2:	3401      	adds	r4, #1
  for (index = nbytes; index != 0; index--)
 80032f4:	42a3      	cmp	r3, r4
 80032f6:	d1f8      	bne.n	80032ea <USB_WritePMA+0x12>
    pdwVal++;
    pbUsrBuf++;
  }
}
 80032f8:	bc30      	pop	{r4, r5}
 80032fa:	4770      	bx	lr

080032fc <USB_ReadPMA>:
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t nbytes = (wNBytes + 1) >> 1;/* /2*/
 80032fc:	3301      	adds	r3, #1
  uint32_t index = 0;
  uint32_t *pdwVal = NULL;
  
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 80032fe:	f500 6080 	add.w	r0, r0, #1024	; 0x400
  for (index = nbytes; index != 0; index--)
 8003302:	105b      	asrs	r3, r3, #1
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8003304:	eb00 0242 	add.w	r2, r0, r2, lsl #1
  for (index = nbytes; index != 0; index--)
 8003308:	d005      	beq.n	8003316 <USB_ReadPMA+0x1a>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 800330a:	f852 0b04 	ldr.w	r0, [r2], #4
  for (index = nbytes; index != 0; index--)
 800330e:	3b01      	subs	r3, #1
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 8003310:	f821 0b02 	strh.w	r0, [r1], #2
  for (index = nbytes; index != 0; index--)
 8003314:	d1f9      	bne.n	800330a <USB_ReadPMA+0xe>
 8003316:	4770      	bx	lr

08003318 <USBD_CDC_DataIn>:
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003318:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  if(pdev->pClassData != NULL)
 800331c:	b11b      	cbz	r3, 8003326 <USBD_CDC_DataIn+0xe>
  {
    
    hcdc->TxState = 0;
 800331e:	2000      	movs	r0, #0
 8003320:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214

    return USBD_OK;
 8003324:	4770      	bx	lr
  }
  else
  {
    return USBD_FAIL;
 8003326:	2002      	movs	r0, #2
  }
}
 8003328:	4770      	bx	lr
 800332a:	bf00      	nop

0800332c <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 800332c:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
{ 
 8003330:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003332:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8003336:	b15b      	cbz	r3, 8003350 <USBD_CDC_EP0_RxReady+0x24>
 8003338:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 800333c:	28ff      	cmp	r0, #255	; 0xff
 800333e:	d007      	beq.n	8003350 <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 8003346:	4621      	mov	r1, r4
 8003348:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      hcdc->CmdLength);
      hcdc->CmdOpCode = 0xFF; 
 800334a:	23ff      	movs	r3, #255	; 0xff
 800334c:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
      
  }
  return USBD_OK;
}
 8003350:	2000      	movs	r0, #0
 8003352:	bd10      	pop	{r4, pc}

08003354 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgFSDesc);
 8003354:	2343      	movs	r3, #67	; 0x43
 8003356:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 8003358:	4800      	ldr	r0, [pc, #0]	; (800335c <USBD_CDC_GetFSCfgDesc+0x8>)
 800335a:	4770      	bx	lr
 800335c:	20000040 	.word	0x20000040

08003360 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgHSDesc);
 8003360:	2343      	movs	r3, #67	; 0x43
 8003362:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 8003364:	4800      	ldr	r0, [pc, #0]	; (8003368 <USBD_CDC_GetHSCfgDesc+0x8>)
 8003366:	4770      	bx	lr
 8003368:	20000084 	.word	0x20000084

0800336c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 800336c:	2343      	movs	r3, #67	; 0x43
 800336e:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 8003370:	4800      	ldr	r0, [pc, #0]	; (8003374 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 8003372:	4770      	bx	lr
 8003374:	200000d4 	.word	0x200000d4

08003378 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 8003378:	230a      	movs	r3, #10
 800337a:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 800337c:	4800      	ldr	r0, [pc, #0]	; (8003380 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 800337e:	4770      	bx	lr
 8003380:	200000c8 	.word	0x200000c8

08003384 <USBD_CDC_DataOut>:
{      
 8003384:	b538      	push	{r3, r4, r5, lr}
 8003386:	4604      	mov	r4, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003388:	f8d0 5218 	ldr.w	r5, [r0, #536]	; 0x218
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 800338c:	f001 fb7c 	bl	8004a88 <USBD_LL_GetRxDataSize>
  if(pdev->pClassData != NULL)
 8003390:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8003394:	f8c5 020c 	str.w	r0, [r5, #524]	; 0x20c
  if(pdev->pClassData != NULL)
 8003398:	b14b      	cbz	r3, 80033ae <USBD_CDC_DataOut+0x2a>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800339a:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 800339e:	f505 7103 	add.w	r1, r5, #524	; 0x20c
 80033a2:	68db      	ldr	r3, [r3, #12]
 80033a4:	f8d5 0204 	ldr.w	r0, [r5, #516]	; 0x204
 80033a8:	4798      	blx	r3
    return USBD_OK;
 80033aa:	2000      	movs	r0, #0
 80033ac:	bd38      	pop	{r3, r4, r5, pc}
    return USBD_FAIL;
 80033ae:	2002      	movs	r0, #2
}
 80033b0:	bd38      	pop	{r3, r4, r5, pc}
 80033b2:	bf00      	nop

080033b4 <USBD_CDC_Setup>:
{
 80033b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80033b6:	780b      	ldrb	r3, [r1, #0]
{
 80033b8:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80033ba:	f013 0260 	ands.w	r2, r3, #96	; 0x60
 80033be:	d013      	beq.n	80033e8 <USBD_CDC_Setup+0x34>
 80033c0:	2a20      	cmp	r2, #32
 80033c2:	d10f      	bne.n	80033e4 <USBD_CDC_Setup+0x30>
    if (req->wLength)
 80033c4:	88ce      	ldrh	r6, [r1, #6]
 80033c6:	4605      	mov	r5, r0
 80033c8:	b326      	cbz	r6, 8003414 <USBD_CDC_Setup+0x60>
      if (req->bmRequest & 0x80)
 80033ca:	061b      	lsls	r3, r3, #24
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80033cc:	f8d0 7218 	ldr.w	r7, [r0, #536]	; 0x218
      if (req->bmRequest & 0x80)
 80033d0:	d413      	bmi.n	80033fa <USBD_CDC_Setup+0x46>
        hcdc->CmdOpCode = req->bRequest;
 80033d2:	784b      	ldrb	r3, [r1, #1]
        USBD_CtlPrepareRx (pdev, 
 80033d4:	4632      	mov	r2, r6
        hcdc->CmdOpCode = req->bRequest;
 80033d6:	f887 3200 	strb.w	r3, [r7, #512]	; 0x200
        hcdc->CmdLength = req->wLength;
 80033da:	f887 6201 	strb.w	r6, [r7, #513]	; 0x201
        USBD_CtlPrepareRx (pdev, 
 80033de:	4639      	mov	r1, r7
 80033e0:	f000 fc24 	bl	8003c2c <USBD_CtlPrepareRx>
}
 80033e4:	2000      	movs	r0, #0
 80033e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (req->bRequest)
 80033e8:	784b      	ldrb	r3, [r1, #1]
 80033ea:	2b0a      	cmp	r3, #10
 80033ec:	d1fa      	bne.n	80033e4 <USBD_CDC_Setup+0x30>
      USBD_CtlSendData (pdev,
 80033ee:	2201      	movs	r2, #1
 80033f0:	490c      	ldr	r1, [pc, #48]	; (8003424 <USBD_CDC_Setup+0x70>)
 80033f2:	f000 fc05 	bl	8003c00 <USBD_CtlSendData>
}
 80033f6:	2000      	movs	r0, #0
 80033f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80033fa:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
 80033fe:	4632      	mov	r2, r6
 8003400:	4639      	mov	r1, r7
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	7860      	ldrb	r0, [r4, #1]
 8003406:	4798      	blx	r3
          USBD_CtlSendData (pdev, 
 8003408:	88e2      	ldrh	r2, [r4, #6]
 800340a:	4639      	mov	r1, r7
 800340c:	4628      	mov	r0, r5
 800340e:	f000 fbf7 	bl	8003c00 <USBD_CtlSendData>
 8003412:	e7e7      	b.n	80033e4 <USBD_CDC_Setup+0x30>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8003414:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
 8003418:	4632      	mov	r2, r6
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	7848      	ldrb	r0, [r1, #1]
 800341e:	4798      	blx	r3
 8003420:	e7e0      	b.n	80033e4 <USBD_CDC_Setup+0x30>
 8003422:	bf00      	nop
 8003424:	2000018c 	.word	0x2000018c

08003428 <USBD_CDC_DeInit>:
{
 8003428:	b510      	push	{r4, lr}
 800342a:	4604      	mov	r4, r0
  USBD_LL_CloseEP(pdev,
 800342c:	2181      	movs	r1, #129	; 0x81
 800342e:	f001 fac7 	bl	80049c0 <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 8003432:	2101      	movs	r1, #1
 8003434:	4620      	mov	r0, r4
 8003436:	f001 fac3 	bl	80049c0 <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 800343a:	4620      	mov	r0, r4
 800343c:	2182      	movs	r1, #130	; 0x82
 800343e:	f001 fabf 	bl	80049c0 <USBD_LL_CloseEP>
  if(pdev->pClassData != NULL)
 8003442:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 8003446:	b153      	cbz	r3, 800345e <USBD_CDC_DeInit+0x36>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8003448:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8003450:	f8d4 0218 	ldr.w	r0, [r4, #536]	; 0x218
 8003454:	f001 fb22 	bl	8004a9c <USBD_static_free>
    pdev->pClassData = NULL;
 8003458:	2300      	movs	r3, #0
 800345a:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
}
 800345e:	2000      	movs	r0, #0
 8003460:	bd10      	pop	{r4, pc}
 8003462:	bf00      	nop

08003464 <USBD_CDC_Init>:
{
 8003464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8003466:	7c03      	ldrb	r3, [r0, #16]
{
 8003468:	4604      	mov	r4, r0
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 800346a:	bb73      	cbnz	r3, 80034ca <USBD_CDC_Init+0x66>
    USBD_LL_OpenEP(pdev,
 800346c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003470:	2202      	movs	r2, #2
 8003472:	2181      	movs	r1, #129	; 0x81
 8003474:	f001 fa94 	bl	80049a0 <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 8003478:	f44f 7300 	mov.w	r3, #512	; 0x200
 800347c:	2202      	movs	r2, #2
 800347e:	2101      	movs	r1, #1
 8003480:	4620      	mov	r0, r4
 8003482:	f001 fa8d 	bl	80049a0 <USBD_LL_OpenEP>
  USBD_LL_OpenEP(pdev,
 8003486:	2308      	movs	r3, #8
 8003488:	2203      	movs	r2, #3
 800348a:	2182      	movs	r1, #130	; 0x82
 800348c:	4620      	mov	r0, r4
 800348e:	f001 fa87 	bl	80049a0 <USBD_LL_OpenEP>
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 8003492:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8003496:	f001 fafd 	bl	8004a94 <USBD_static_malloc>
 800349a:	4605      	mov	r5, r0
 800349c:	f8c4 0218 	str.w	r0, [r4, #536]	; 0x218
  if(pdev->pClassData == NULL)
 80034a0:	b330      	cbz	r0, 80034f0 <USBD_CDC_Init+0x8c>
    hcdc->TxState =0;
 80034a2:	2600      	movs	r6, #0
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80034a4:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4798      	blx	r3
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 80034ac:	7c27      	ldrb	r7, [r4, #16]
      USBD_LL_PrepareReceive(pdev,
 80034ae:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
    hcdc->TxState =0;
 80034b2:	f8c5 6214 	str.w	r6, [r5, #532]	; 0x214
      USBD_LL_PrepareReceive(pdev,
 80034b6:	4620      	mov	r0, r4
    hcdc->RxState =0;
 80034b8:	f8c5 6218 	str.w	r6, [r5, #536]	; 0x218
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 80034bc:	b18f      	cbz	r7, 80034e2 <USBD_CDC_Init+0x7e>
      USBD_LL_PrepareReceive(pdev,
 80034be:	2340      	movs	r3, #64	; 0x40
 80034c0:	2101      	movs	r1, #1
 80034c2:	f001 fad3 	bl	8004a6c <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 80034c6:	4630      	mov	r0, r6
 80034c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    USBD_LL_OpenEP(pdev,
 80034ca:	2340      	movs	r3, #64	; 0x40
 80034cc:	2202      	movs	r2, #2
 80034ce:	2181      	movs	r1, #129	; 0x81
 80034d0:	f001 fa66 	bl	80049a0 <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 80034d4:	2340      	movs	r3, #64	; 0x40
 80034d6:	2202      	movs	r2, #2
 80034d8:	2101      	movs	r1, #1
 80034da:	4620      	mov	r0, r4
 80034dc:	f001 fa60 	bl	80049a0 <USBD_LL_OpenEP>
 80034e0:	e7d1      	b.n	8003486 <USBD_CDC_Init+0x22>
      USBD_LL_PrepareReceive(pdev,
 80034e2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80034e6:	2101      	movs	r1, #1
 80034e8:	f001 fac0 	bl	8004a6c <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 80034ec:	4638      	mov	r0, r7
 80034ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ret = 1; 
 80034f0:	2001      	movs	r0, #1
}
 80034f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080034f4 <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
  
  if(fops != NULL)
 80034f4:	b119      	cbz	r1, 80034fe <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData= fops;
 80034f6:	f8c0 121c 	str.w	r1, [r0, #540]	; 0x21c
    ret = USBD_OK;    
 80034fa:	2000      	movs	r0, #0
 80034fc:	4770      	bx	lr
  uint8_t  ret = USBD_FAIL;
 80034fe:	2002      	movs	r0, #2
  }
  
  return ret;
}
 8003500:	4770      	bx	lr
 8003502:	bf00      	nop

08003504 <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003504:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;  
  
  return USBD_OK;  
}
 8003508:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 800350a:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;  
 800350e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
 8003512:	4770      	bx	lr

08003514 <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  hcdc->RxBuffer = pbuff;
 8003514:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  return USBD_OK;
}
 8003518:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 800351a:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
}
 800351e:	4770      	bx	lr

08003520 <USBD_CDC_TransmitPacket>:
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003520:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
  
  if(pdev->pClassData != NULL)
 8003524:	b18a      	cbz	r2, 800354a <USBD_CDC_TransmitPacket+0x2a>
{      
 8003526:	b510      	push	{r4, lr}
  {
    if(hcdc->TxState == 0)
 8003528:	f8d2 4214 	ldr.w	r4, [r2, #532]	; 0x214
 800352c:	b10c      	cbz	r4, 8003532 <USBD_CDC_TransmitPacket+0x12>
      
      return USBD_OK;
    }
    else
    {
      return USBD_BUSY;
 800352e:	2001      	movs	r0, #1
  }
  else
  {
    return USBD_FAIL;
  }
}
 8003530:	bd10      	pop	{r4, pc}
      hcdc->TxState = 1;
 8003532:	2101      	movs	r1, #1
      USBD_LL_Transmit(pdev,
 8003534:	f8b2 3210 	ldrh.w	r3, [r2, #528]	; 0x210
      hcdc->TxState = 1;
 8003538:	f8c2 1214 	str.w	r1, [r2, #532]	; 0x214
      USBD_LL_Transmit(pdev,
 800353c:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
 8003540:	2181      	movs	r1, #129	; 0x81
 8003542:	f001 fa85 	bl	8004a50 <USBD_LL_Transmit>
      return USBD_OK;
 8003546:	4620      	mov	r0, r4
 8003548:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 800354a:	2002      	movs	r0, #2
 800354c:	4770      	bx	lr
 800354e:	bf00      	nop

08003550 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003550:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 8003554:	b18a      	cbz	r2, 800357a <USBD_CDC_ReceivePacket+0x2a>
{      
 8003556:	b510      	push	{r4, lr}
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8003558:	7c04      	ldrb	r4, [r0, #16]
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800355a:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 800355e:	b12c      	cbz	r4, 800356c <USBD_CDC_ReceivePacket+0x1c>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8003560:	2340      	movs	r3, #64	; 0x40
 8003562:	2101      	movs	r1, #1
 8003564:	f001 fa82 	bl	8004a6c <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8003568:	2000      	movs	r0, #0
 800356a:	bd10      	pop	{r4, pc}
      USBD_LL_PrepareReceive(pdev,
 800356c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003570:	2101      	movs	r1, #1
 8003572:	f001 fa7b 	bl	8004a6c <USBD_LL_PrepareReceive>
    return USBD_OK;
 8003576:	4620      	mov	r0, r4
 8003578:	bd10      	pop	{r4, pc}
  }
  else
  {
    return USBD_FAIL;
 800357a:	2002      	movs	r0, #2
 800357c:	4770      	bx	lr
 800357e:	bf00      	nop

08003580 <USBD_Init>:
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 8003580:	b188      	cbz	r0, 80035a6 <USBD_Init+0x26>
{
 8003582:	b508      	push	{r3, lr}
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8003584:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003588:	b113      	cbz	r3, 8003590 <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 800358a:	2300      	movs	r3, #0
 800358c:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8003590:	b109      	cbz	r1, 8003596 <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 8003592:	f8c0 1210 	str.w	r1, [r0, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8003596:	2301      	movs	r3, #1
  pdev->id = id;
 8003598:	7002      	strb	r2, [r0, #0]
  pdev->dev_state  = USBD_STATE_DEFAULT;
 800359a:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800359e:	f001 f9a7 	bl	80048f0 <USBD_LL_Init>
  
  return USBD_OK; 
 80035a2:	2000      	movs	r0, #0
 80035a4:	bd08      	pop	{r3, pc}
    return USBD_FAIL; 
 80035a6:	2002      	movs	r0, #2
 80035a8:	4770      	bx	lr
 80035aa:	bf00      	nop

080035ac <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 80035ac:	b119      	cbz	r1, 80035b6 <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80035ae:	f8c0 1214 	str.w	r1, [r0, #532]	; 0x214
    status = USBD_OK;
 80035b2:	2000      	movs	r0, #0
 80035b4:	4770      	bx	lr
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 80035b6:	2002      	movs	r0, #2
  }
  
  return status;
}
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop

080035bc <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 80035bc:	b508      	push	{r3, lr}
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 80035be:	f001 f9e1 	bl	8004984 <USBD_LL_Start>
  
  return USBD_OK;  
}
 80035c2:	2000      	movs	r0, #0
 80035c4:	bd08      	pop	{r3, pc}
 80035c6:	bf00      	nop

080035c8 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80035c8:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;
  
  if(pdev->pClass != NULL)
 80035ca:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80035ce:	b113      	cbz	r3, 80035d6 <USBD_SetClassConfig+0xe>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4798      	blx	r3
 80035d4:	b108      	cbz	r0, 80035da <USBD_SetClassConfig+0x12>
  USBD_StatusTypeDef   ret = USBD_FAIL;
 80035d6:	2002      	movs	r0, #2
 80035d8:	bd08      	pop	{r3, pc}
    {
      ret = USBD_OK;
    }
  }
  return ret; 
}
 80035da:	bd08      	pop	{r3, pc}

080035dc <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80035dc:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 80035de:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	4798      	blx	r3
  return USBD_OK;
}
 80035e6:	2000      	movs	r0, #0
 80035e8:	bd08      	pop	{r3, pc}
 80035ea:	bf00      	nop

080035ec <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80035ec:	b538      	push	{r3, r4, r5, lr}
 80035ee:	4604      	mov	r4, r0

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80035f0:	f500 7502 	add.w	r5, r0, #520	; 0x208
 80035f4:	4628      	mov	r0, r5
 80035f6:	f000 fac9 	bl	8003b8c <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 80035fa:	2001      	movs	r0, #1
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
 80035fc:	f894 1208 	ldrb.w	r1, [r4, #520]	; 0x208
  pdev->ep0_data_len = pdev->request.wLength;
 8003600:	f8b4 220e 	ldrh.w	r2, [r4, #526]	; 0x20e
  switch (pdev->request.bmRequest & 0x1F) 
 8003604:	f001 031f 	and.w	r3, r1, #31
 8003608:	4283      	cmp	r3, r0
  pdev->ep0_state = USBD_EP0_SETUP;
 800360a:	f8c4 01f4 	str.w	r0, [r4, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 800360e:	f8c4 21f8 	str.w	r2, [r4, #504]	; 0x1f8
  switch (pdev->request.bmRequest & 0x1F) 
 8003612:	d015      	beq.n	8003640 <USBD_LL_SetupStage+0x54>
 8003614:	d30e      	bcc.n	8003634 <USBD_LL_SetupStage+0x48>
 8003616:	2b02      	cmp	r3, #2
 8003618:	d006      	beq.n	8003628 <USBD_LL_SetupStage+0x3c>
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
    break;
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 800361a:	f001 0180 	and.w	r1, r1, #128	; 0x80
 800361e:	4620      	mov	r0, r4
 8003620:	f001 f9dc 	bl	80049dc <USBD_LL_StallEP>
    break;
  }  
  return USBD_OK;  
}
 8003624:	2000      	movs	r0, #0
 8003626:	bd38      	pop	{r3, r4, r5, pc}
    USBD_StdEPReq(pdev, &pdev->request);   
 8003628:	4629      	mov	r1, r5
 800362a:	4620      	mov	r0, r4
 800362c:	f000 fa46 	bl	8003abc <USBD_StdEPReq>
}
 8003630:	2000      	movs	r0, #0
 8003632:	bd38      	pop	{r3, r4, r5, pc}
    USBD_StdDevReq (pdev, &pdev->request);
 8003634:	4629      	mov	r1, r5
 8003636:	4620      	mov	r0, r4
 8003638:	f000 f8d4 	bl	80037e4 <USBD_StdDevReq>
}
 800363c:	2000      	movs	r0, #0
 800363e:	bd38      	pop	{r3, r4, r5, pc}
    USBD_StdItfReq(pdev, &pdev->request);
 8003640:	4629      	mov	r1, r5
 8003642:	4620      	mov	r0, r4
 8003644:	f000 fa1c 	bl	8003a80 <USBD_StdItfReq>
}
 8003648:	2000      	movs	r0, #0
 800364a:	bd38      	pop	{r3, r4, r5, pc}

0800364c <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 800364c:	b510      	push	{r4, lr}
 800364e:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 8003650:	b931      	cbnz	r1, 8003660 <USBD_LL_DataOutStage+0x14>
 8003652:	4613      	mov	r3, r2
  {
    pep = &pdev->ep_out[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8003654:	f8d0 21f4 	ldr.w	r2, [r0, #500]	; 0x1f4
 8003658:	2a03      	cmp	r2, #3
 800365a:	d00c      	beq.n	8003676 <USBD_LL_DataOutStage+0x2a>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum); 
  }  
  return USBD_OK;
}
 800365c:	2000      	movs	r0, #0
 800365e:	bd10      	pop	{r4, pc}
  else if((pdev->pClass->DataOut != NULL)&&
 8003660:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003664:	699b      	ldr	r3, [r3, #24]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d0f8      	beq.n	800365c <USBD_LL_DataOutStage+0x10>
 800366a:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 800366e:	2a03      	cmp	r2, #3
 8003670:	d1f4      	bne.n	800365c <USBD_LL_DataOutStage+0x10>
    pdev->pClass->DataOut(pdev, epnum); 
 8003672:	4798      	blx	r3
 8003674:	e7f2      	b.n	800365c <USBD_LL_DataOutStage+0x10>
      if(pep->rem_length > pep->maxpacket)
 8003676:	f8d0 110c 	ldr.w	r1, [r0, #268]	; 0x10c
 800367a:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
 800367e:	4291      	cmp	r1, r2
 8003680:	d80c      	bhi.n	800369c <USBD_LL_DataOutStage+0x50>
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8003682:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003686:	691b      	ldr	r3, [r3, #16]
 8003688:	b11b      	cbz	r3, 8003692 <USBD_LL_DataOutStage+0x46>
 800368a:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 800368e:	2a03      	cmp	r2, #3
 8003690:	d00f      	beq.n	80036b2 <USBD_LL_DataOutStage+0x66>
        USBD_CtlSendStatus(pdev);
 8003692:	4620      	mov	r0, r4
 8003694:	f000 fae2 	bl	8003c5c <USBD_CtlSendStatus>
}
 8003698:	2000      	movs	r0, #0
 800369a:	bd10      	pop	{r4, pc}
        pep->rem_length -=  pep->maxpacket;
 800369c:	1a89      	subs	r1, r1, r2
                            MIN(pep->rem_length ,pep->maxpacket));
 800369e:	428a      	cmp	r2, r1
 80036a0:	bf28      	it	cs
 80036a2:	460a      	movcs	r2, r1
        pep->rem_length -=  pep->maxpacket;
 80036a4:	f8c0 110c 	str.w	r1, [r0, #268]	; 0x10c
        USBD_CtlContinueRx (pdev, 
 80036a8:	b292      	uxth	r2, r2
 80036aa:	4619      	mov	r1, r3
 80036ac:	f000 face 	bl	8003c4c <USBD_CtlContinueRx>
 80036b0:	e7d4      	b.n	800365c <USBD_LL_DataOutStage+0x10>
          pdev->pClass->EP0_RxReady(pdev); 
 80036b2:	4798      	blx	r3
 80036b4:	e7ed      	b.n	8003692 <USBD_LL_DataOutStage+0x46>
 80036b6:	bf00      	nop

080036b8 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 80036b8:	b570      	push	{r4, r5, r6, lr}
 80036ba:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 80036bc:	b951      	cbnz	r1, 80036d4 <USBD_LL_DataInStage+0x1c>
 80036be:	4613      	mov	r3, r2
  {
    pep = &pdev->ep_in[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 80036c0:	f8d0 21f4 	ldr.w	r2, [r0, #500]	; 0x1f4
 80036c4:	2a02      	cmp	r2, #2
 80036c6:	d015      	beq.n	80036f4 <USBD_LL_DataInStage+0x3c>
          }          
          USBD_CtlReceiveStatus(pdev);
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 80036c8:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	d00c      	beq.n	80036ea <USBD_LL_DataInStage+0x32>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum); 
  }  
  return USBD_OK;
}
 80036d0:	2000      	movs	r0, #0
 80036d2:	bd70      	pop	{r4, r5, r6, pc}
  else if((pdev->pClass->DataIn != NULL)&& 
 80036d4:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80036d8:	695b      	ldr	r3, [r3, #20]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d0f8      	beq.n	80036d0 <USBD_LL_DataInStage+0x18>
 80036de:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 80036e2:	2a03      	cmp	r2, #3
 80036e4:	d1f4      	bne.n	80036d0 <USBD_LL_DataInStage+0x18>
    pdev->pClass->DataIn(pdev, epnum); 
 80036e6:	4798      	blx	r3
 80036e8:	e7f2      	b.n	80036d0 <USBD_LL_DataInStage+0x18>
      pdev->dev_test_mode = 0;
 80036ea:	2300      	movs	r3, #0
 80036ec:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
}
 80036f0:	2000      	movs	r0, #0
 80036f2:	bd70      	pop	{r4, r5, r6, pc}
      if(pep->rem_length > pep->maxpacket)
 80036f4:	69c6      	ldr	r6, [r0, #28]
 80036f6:	6a02      	ldr	r2, [r0, #32]
 80036f8:	4296      	cmp	r6, r2
 80036fa:	d823      	bhi.n	8003744 <USBD_LL_DataInStage+0x8c>
        if((pep->total_length % pep->maxpacket == 0) &&
 80036fc:	6983      	ldr	r3, [r0, #24]
 80036fe:	fbb3 f5f2 	udiv	r5, r3, r2
 8003702:	fb02 3515 	mls	r5, r2, r5, r3
 8003706:	b98d      	cbnz	r5, 800372c <USBD_LL_DataInStage+0x74>
 8003708:	429a      	cmp	r2, r3
 800370a:	d80f      	bhi.n	800372c <USBD_LL_DataInStage+0x74>
           (pep->total_length >= pep->maxpacket) &&
 800370c:	f8d0 21f8 	ldr.w	r2, [r0, #504]	; 0x1f8
 8003710:	4293      	cmp	r3, r2
 8003712:	d20b      	bcs.n	800372c <USBD_LL_DataInStage+0x74>
          USBD_CtlContinueSendData(pdev , NULL, 0);
 8003714:	462a      	mov	r2, r5
 8003716:	f000 fa81 	bl	8003c1c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 800371a:	f8c4 51f8 	str.w	r5, [r4, #504]	; 0x1f8
        USBD_LL_PrepareReceive (pdev,
 800371e:	462b      	mov	r3, r5
 8003720:	462a      	mov	r2, r5
 8003722:	4629      	mov	r1, r5
 8003724:	4620      	mov	r0, r4
 8003726:	f001 f9a1 	bl	8004a6c <USBD_LL_PrepareReceive>
 800372a:	e7cd      	b.n	80036c8 <USBD_LL_DataInStage+0x10>
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800372c:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003730:	68db      	ldr	r3, [r3, #12]
 8003732:	b11b      	cbz	r3, 800373c <USBD_LL_DataInStage+0x84>
 8003734:	f894 21fc 	ldrb.w	r2, [r4, #508]	; 0x1fc
 8003738:	2a03      	cmp	r2, #3
 800373a:	d00b      	beq.n	8003754 <USBD_LL_DataInStage+0x9c>
          USBD_CtlReceiveStatus(pdev);
 800373c:	4620      	mov	r0, r4
 800373e:	f000 fa99 	bl	8003c74 <USBD_CtlReceiveStatus>
 8003742:	e7c1      	b.n	80036c8 <USBD_LL_DataInStage+0x10>
        pep->rem_length -=  pep->maxpacket;
 8003744:	1ab2      	subs	r2, r6, r2
 8003746:	460d      	mov	r5, r1
 8003748:	61c2      	str	r2, [r0, #28]
        USBD_CtlContinueSendData (pdev, 
 800374a:	4619      	mov	r1, r3
 800374c:	b292      	uxth	r2, r2
 800374e:	f000 fa65 	bl	8003c1c <USBD_CtlContinueSendData>
 8003752:	e7e4      	b.n	800371e <USBD_LL_DataInStage+0x66>
            pdev->pClass->EP0_TxSent(pdev); 
 8003754:	4620      	mov	r0, r4
 8003756:	4798      	blx	r3
 8003758:	e7f0      	b.n	800373c <USBD_LL_DataInStage+0x84>
 800375a:	bf00      	nop

0800375c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 800375c:	b538      	push	{r3, r4, r5, lr}
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 800375e:	2200      	movs	r2, #0
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8003760:	2540      	movs	r5, #64	; 0x40
{
 8003762:	4604      	mov	r4, r0
  USBD_LL_OpenEP(pdev,
 8003764:	4611      	mov	r1, r2
 8003766:	462b      	mov	r3, r5
 8003768:	f001 f91a 	bl	80049a0 <USBD_LL_OpenEP>
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 800376c:	462b      	mov	r3, r5
 800376e:	2200      	movs	r2, #0
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8003770:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
  USBD_LL_OpenEP(pdev,
 8003774:	4620      	mov	r0, r4
 8003776:	2180      	movs	r1, #128	; 0x80
 8003778:	f001 f912 	bl	80049a0 <USBD_LL_OpenEP>
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800377c:	2201      	movs	r2, #1
  
  if (pdev->pClassData) 
 800377e:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8003782:	6225      	str	r5, [r4, #32]
  pdev->dev_state = USBD_STATE_DEFAULT;
 8003784:	f884 21fc 	strb.w	r2, [r4, #508]	; 0x1fc
  if (pdev->pClassData) 
 8003788:	b12b      	cbz	r3, 8003796 <USBD_LL_Reset+0x3a>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 800378a:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 800378e:	7921      	ldrb	r1, [r4, #4]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	4620      	mov	r0, r4
 8003794:	4798      	blx	r3
 
  
  return USBD_OK;
}
 8003796:	2000      	movs	r0, #0
 8003798:	bd38      	pop	{r3, r4, r5, pc}
 800379a:	bf00      	nop

0800379c <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 800379c:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 800379e:	2000      	movs	r0, #0
 80037a0:	4770      	bx	lr
 80037a2:	bf00      	nop

080037a4 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 80037a4:	4603      	mov	r3, r0
  pdev->dev_old_state =  pdev->dev_state;
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80037a6:	2204      	movs	r2, #4
  pdev->dev_old_state =  pdev->dev_state;
 80037a8:	f890 11fc 	ldrb.w	r1, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 80037ac:	2000      	movs	r0, #0
  pdev->dev_old_state =  pdev->dev_state;
 80037ae:	f883 11fd 	strb.w	r1, [r3, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80037b2:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
}
 80037b6:	4770      	bx	lr

080037b8 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 80037b8:	4603      	mov	r3, r0
  pdev->dev_state = pdev->dev_old_state;  
 80037ba:	f890 21fd 	ldrb.w	r2, [r0, #509]	; 0x1fd
  return USBD_OK;
}
 80037be:	2000      	movs	r0, #0
  pdev->dev_state = pdev->dev_old_state;  
 80037c0:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
}
 80037c4:	4770      	bx	lr
 80037c6:	bf00      	nop

080037c8 <USBD_LL_SOF>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 80037c8:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 80037cc:	2a03      	cmp	r2, #3
 80037ce:	d001      	beq.n	80037d4 <USBD_LL_SOF+0xc>
    {
      pdev->pClass->SOF(pdev);
    }
  }
  return USBD_OK;
}
 80037d0:	2000      	movs	r0, #0
 80037d2:	4770      	bx	lr
{
 80037d4:	b508      	push	{r3, lr}
    if(pdev->pClass->SOF != NULL)
 80037d6:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80037da:	69db      	ldr	r3, [r3, #28]
 80037dc:	b103      	cbz	r3, 80037e0 <USBD_LL_SOF+0x18>
      pdev->pClass->SOF(pdev);
 80037de:	4798      	blx	r3
}
 80037e0:	2000      	movs	r0, #0
 80037e2:	bd08      	pop	{r3, pc}

080037e4 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 80037e4:	b530      	push	{r4, r5, lr}
  USBD_StatusTypeDef ret = USBD_OK;  
  
  switch (req->bRequest) 
 80037e6:	784b      	ldrb	r3, [r1, #1]
{
 80037e8:	b083      	sub	sp, #12
 80037ea:	460d      	mov	r5, r1
 80037ec:	4604      	mov	r4, r0
  switch (req->bRequest) 
 80037ee:	2b09      	cmp	r3, #9
 80037f0:	d80b      	bhi.n	800380a <USBD_StdDevReq+0x26>
 80037f2:	e8df f003 	tbb	[pc, r3]
 80037f6:	4835      	.short	0x4835
 80037f8:	050a580a 	.word	0x050a580a
 80037fc:	157b0a65 	.word	0x157b0a65
static void USBD_SetAddress(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 8003800:	888b      	ldrh	r3, [r1, #4]
 8003802:	b913      	cbnz	r3, 800380a <USBD_StdDevReq+0x26>
 8003804:	88cb      	ldrh	r3, [r1, #6]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d07d      	beq.n	8003906 <USBD_StdDevReq+0x122>
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev , 0x80);
 800380a:	2180      	movs	r1, #128	; 0x80
 800380c:	4620      	mov	r0, r4
 800380e:	f001 f8e5 	bl	80049dc <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8003812:	4620      	mov	r0, r4
 8003814:	2100      	movs	r1, #0
 8003816:	f001 f8e1 	bl	80049dc <USBD_LL_StallEP>
}
 800381a:	2000      	movs	r0, #0
 800381c:	b003      	add	sp, #12
 800381e:	bd30      	pop	{r4, r5, pc}
  cfgidx = (uint8_t)(req->wValue);                 
 8003820:	7889      	ldrb	r1, [r1, #2]
 8003822:	4d96      	ldr	r5, [pc, #600]	; (8003a7c <USBD_StdDevReq+0x298>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8003824:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);                 
 8003826:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8003828:	d8ef      	bhi.n	800380a <USBD_StdDevReq+0x26>
    switch (pdev->dev_state) 
 800382a:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 800382e:	2b02      	cmp	r3, #2
 8003830:	f000 8087 	beq.w	8003942 <USBD_StdDevReq+0x15e>
 8003834:	2b03      	cmp	r3, #3
 8003836:	d1e8      	bne.n	800380a <USBD_StdDevReq+0x26>
      if (cfgidx == 0) 
 8003838:	2900      	cmp	r1, #0
 800383a:	f000 8114 	beq.w	8003a66 <USBD_StdDevReq+0x282>
      else  if (cfgidx != pdev->dev_config) 
 800383e:	6841      	ldr	r1, [r0, #4]
 8003840:	2901      	cmp	r1, #1
 8003842:	d009      	beq.n	8003858 <USBD_StdDevReq+0x74>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8003844:	b2c9      	uxtb	r1, r1
 8003846:	f7ff fec9 	bl	80035dc <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800384a:	7829      	ldrb	r1, [r5, #0]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 800384c:	4620      	mov	r0, r4
        pdev->dev_config = cfgidx;
 800384e:	6061      	str	r1, [r4, #4]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8003850:	f7ff feba 	bl	80035c8 <USBD_SetClassConfig>
 8003854:	2802      	cmp	r0, #2
 8003856:	d0d8      	beq.n	800380a <USBD_StdDevReq+0x26>
      USBD_CtlSendStatus(pdev);
 8003858:	4620      	mov	r0, r4
 800385a:	f000 f9ff 	bl	8003c5c <USBD_CtlSendStatus>
 800385e:	e7dc      	b.n	800381a <USBD_StdDevReq+0x36>
  switch (pdev->dev_state) 
 8003860:	2201      	movs	r2, #1
 8003862:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003866:	2103      	movs	r1, #3
 8003868:	3b02      	subs	r3, #2
 800386a:	4293      	cmp	r3, r2
 800386c:	d8cd      	bhi.n	800380a <USBD_StdDevReq+0x26>
    if (pdev->dev_remote_wakeup) 
 800386e:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 8003872:	60c2      	str	r2, [r0, #12]
    if (pdev->dev_remote_wakeup) 
 8003874:	b103      	cbz	r3, 8003878 <USBD_StdDevReq+0x94>
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 8003876:	60c1      	str	r1, [r0, #12]
    USBD_CtlSendData (pdev, 
 8003878:	2202      	movs	r2, #2
 800387a:	f104 010c 	add.w	r1, r4, #12
 800387e:	4620      	mov	r0, r4
 8003880:	f000 f9be 	bl	8003c00 <USBD_CtlSendData>
 8003884:	e7c9      	b.n	800381a <USBD_StdDevReq+0x36>
  switch (pdev->dev_state)
 8003886:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 800388a:	3b02      	subs	r3, #2
 800388c:	2b01      	cmp	r3, #1
 800388e:	d8bc      	bhi.n	800380a <USBD_StdDevReq+0x26>
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8003890:	884b      	ldrh	r3, [r1, #2]
 8003892:	2b01      	cmp	r3, #1
 8003894:	d1c1      	bne.n	800381a <USBD_StdDevReq+0x36>
      pdev->dev_remote_wakeup = 0; 
 8003896:	2200      	movs	r2, #0
      pdev->pClass->Setup (pdev, req);   
 8003898:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
      pdev->dev_remote_wakeup = 0; 
 800389c:	f8c0 2204 	str.w	r2, [r0, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	4798      	blx	r3
 80038a4:	e7d8      	b.n	8003858 <USBD_StdDevReq+0x74>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80038a6:	884b      	ldrh	r3, [r1, #2]
 80038a8:	2b01      	cmp	r3, #1
 80038aa:	d1b6      	bne.n	800381a <USBD_StdDevReq+0x36>
    pdev->pClass->Setup (pdev, req);   
 80038ac:	f8d0 2214 	ldr.w	r2, [r0, #532]	; 0x214
    pdev->dev_remote_wakeup = 1;  
 80038b0:	f8c0 3204 	str.w	r3, [r0, #516]	; 0x204
    pdev->pClass->Setup (pdev, req);   
 80038b4:	6893      	ldr	r3, [r2, #8]
 80038b6:	4798      	blx	r3
    USBD_CtlSendStatus(pdev);
 80038b8:	4620      	mov	r0, r4
 80038ba:	f000 f9cf 	bl	8003c5c <USBD_CtlSendStatus>
 80038be:	e7ac      	b.n	800381a <USBD_StdDevReq+0x36>
 80038c0:	884a      	ldrh	r2, [r1, #2]
  switch (req->wValue >> 8)
 80038c2:	0a13      	lsrs	r3, r2, #8
 80038c4:	3b01      	subs	r3, #1
 80038c6:	2b06      	cmp	r3, #6
 80038c8:	d89f      	bhi.n	800380a <USBD_StdDevReq+0x26>
 80038ca:	a101      	add	r1, pc, #4	; (adr r1, 80038d0 <USBD_StdDevReq+0xec>)
 80038cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80038d0:	080039b3 	.word	0x080039b3
 80038d4:	080039d5 	.word	0x080039d5
 80038d8:	080039c3 	.word	0x080039c3
 80038dc:	0800380b 	.word	0x0800380b
 80038e0:	0800380b 	.word	0x0800380b
 80038e4:	0800399d 	.word	0x0800399d
 80038e8:	0800395d 	.word	0x0800395d
  if (req->wLength != 1) 
 80038ec:	88ca      	ldrh	r2, [r1, #6]
 80038ee:	2a01      	cmp	r2, #1
 80038f0:	d18b      	bne.n	800380a <USBD_StdDevReq+0x26>
    switch (pdev->dev_state )  
 80038f2:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 80038f6:	2b02      	cmp	r3, #2
 80038f8:	d01c      	beq.n	8003934 <USBD_StdDevReq+0x150>
 80038fa:	2b03      	cmp	r3, #3
 80038fc:	d185      	bne.n	800380a <USBD_StdDevReq+0x26>
      USBD_CtlSendData (pdev, 
 80038fe:	1d01      	adds	r1, r0, #4
 8003900:	f000 f97e 	bl	8003c00 <USBD_CtlSendData>
 8003904:	e789      	b.n	800381a <USBD_StdDevReq+0x36>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8003906:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 800390a:	788d      	ldrb	r5, [r1, #2]
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 800390c:	2b03      	cmp	r3, #3
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 800390e:	f005 057f 	and.w	r5, r5, #127	; 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8003912:	f43f af7a 	beq.w	800380a <USBD_StdDevReq+0x26>
      pdev->dev_address = dev_addr;
 8003916:	f880 51fe 	strb.w	r5, [r0, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 800391a:	4629      	mov	r1, r5
 800391c:	f001 f88a 	bl	8004a34 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 8003920:	4620      	mov	r0, r4
 8003922:	f000 f99b 	bl	8003c5c <USBD_CtlSendStatus>
      if (dev_addr != 0) 
 8003926:	2d00      	cmp	r5, #0
 8003928:	f000 8090 	beq.w	8003a4c <USBD_StdDevReq+0x268>
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 800392c:	2302      	movs	r3, #2
 800392e:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
 8003932:	e772      	b.n	800381a <USBD_StdDevReq+0x36>
      pdev->dev_default_config = 0;
 8003934:	2300      	movs	r3, #0
 8003936:	4601      	mov	r1, r0
 8003938:	f841 3f08 	str.w	r3, [r1, #8]!
      USBD_CtlSendData (pdev, 
 800393c:	f000 f960 	bl	8003c00 <USBD_CtlSendData>
 8003940:	e76b      	b.n	800381a <USBD_StdDevReq+0x36>
      if (cfgidx) 
 8003942:	2900      	cmp	r1, #0
 8003944:	d088      	beq.n	8003858 <USBD_StdDevReq+0x74>
        pdev->dev_config = cfgidx;
 8003946:	2101      	movs	r1, #1
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8003948:	2303      	movs	r3, #3
        pdev->dev_config = cfgidx;
 800394a:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800394c:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8003950:	f7ff fe3a 	bl	80035c8 <USBD_SetClassConfig>
 8003954:	2802      	cmp	r0, #2
 8003956:	f47f af7f 	bne.w	8003858 <USBD_StdDevReq+0x74>
 800395a:	e756      	b.n	800380a <USBD_StdDevReq+0x26>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 800395c:	7c03      	ldrb	r3, [r0, #16]
 800395e:	2b00      	cmp	r3, #0
 8003960:	f47f af53 	bne.w	800380a <USBD_StdDevReq+0x26>
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8003964:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003968:	f10d 0006 	add.w	r0, sp, #6
 800396c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800396e:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8003970:	2307      	movs	r3, #7
 8003972:	7043      	strb	r3, [r0, #1]
  if((len != 0)&& (req->wLength != 0))
 8003974:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8003978:	2b00      	cmp	r3, #0
 800397a:	f43f af4e 	beq.w	800381a <USBD_StdDevReq+0x36>
 800397e:	88ea      	ldrh	r2, [r5, #6]
 8003980:	2a00      	cmp	r2, #0
 8003982:	f43f af4a 	beq.w	800381a <USBD_StdDevReq+0x36>
    len = MIN(len , req->wLength);
 8003986:	4293      	cmp	r3, r2
 8003988:	bf28      	it	cs
 800398a:	4613      	movcs	r3, r2
    USBD_CtlSendData (pdev, 
 800398c:	4601      	mov	r1, r0
 800398e:	461a      	mov	r2, r3
 8003990:	4620      	mov	r0, r4
    len = MIN(len , req->wLength);
 8003992:	f8ad 3006 	strh.w	r3, [sp, #6]
    USBD_CtlSendData (pdev, 
 8003996:	f000 f933 	bl	8003c00 <USBD_CtlSendData>
 800399a:	e73e      	b.n	800381a <USBD_StdDevReq+0x36>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 800399c:	7c03      	ldrb	r3, [r0, #16]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	f47f af33 	bne.w	800380a <USBD_StdDevReq+0x26>
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80039a4:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80039a8:	f10d 0006 	add.w	r0, sp, #6
 80039ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039ae:	4798      	blx	r3
 80039b0:	e7e0      	b.n	8003974 <USBD_StdDevReq+0x190>
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80039b2:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 80039b6:	f10d 0106 	add.w	r1, sp, #6
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	7c00      	ldrb	r0, [r0, #16]
 80039be:	4798      	blx	r3
 80039c0:	e7d8      	b.n	8003974 <USBD_StdDevReq+0x190>
    switch ((uint8_t)(req->wValue))
 80039c2:	b2d2      	uxtb	r2, r2
 80039c4:	2a05      	cmp	r2, #5
 80039c6:	f63f af20 	bhi.w	800380a <USBD_StdDevReq+0x26>
 80039ca:	e8df f002 	tbb	[pc, r2]
 80039ce:	1f27      	.short	0x1f27
 80039d0:	2f370f17 	.word	0x2f370f17
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 80039d4:	7c03      	ldrb	r3, [r0, #16]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d13c      	bne.n	8003a54 <USBD_StdDevReq+0x270>
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 80039da:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80039de:	f10d 0006 	add.w	r0, sp, #6
 80039e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039e4:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80039e6:	2302      	movs	r3, #2
 80039e8:	7043      	strb	r3, [r0, #1]
 80039ea:	e7c3      	b.n	8003974 <USBD_StdDevReq+0x190>
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80039ec:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 80039f0:	f10d 0106 	add.w	r1, sp, #6
 80039f4:	691b      	ldr	r3, [r3, #16]
 80039f6:	7c00      	ldrb	r0, [r0, #16]
 80039f8:	4798      	blx	r3
 80039fa:	e7bb      	b.n	8003974 <USBD_StdDevReq+0x190>
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80039fc:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003a00:	f10d 0106 	add.w	r1, sp, #6
 8003a04:	68db      	ldr	r3, [r3, #12]
 8003a06:	7c00      	ldrb	r0, [r0, #16]
 8003a08:	4798      	blx	r3
 8003a0a:	e7b3      	b.n	8003974 <USBD_StdDevReq+0x190>
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8003a0c:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003a10:	f10d 0106 	add.w	r1, sp, #6
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	7c00      	ldrb	r0, [r0, #16]
 8003a18:	4798      	blx	r3
 8003a1a:	e7ab      	b.n	8003974 <USBD_StdDevReq+0x190>
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8003a1c:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003a20:	f10d 0106 	add.w	r1, sp, #6
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	7c00      	ldrb	r0, [r0, #16]
 8003a28:	4798      	blx	r3
 8003a2a:	e7a3      	b.n	8003974 <USBD_StdDevReq+0x190>
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8003a2c:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003a30:	f10d 0106 	add.w	r1, sp, #6
 8003a34:	699b      	ldr	r3, [r3, #24]
 8003a36:	7c00      	ldrb	r0, [r0, #16]
 8003a38:	4798      	blx	r3
 8003a3a:	e79b      	b.n	8003974 <USBD_StdDevReq+0x190>
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8003a3c:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003a40:	f10d 0106 	add.w	r1, sp, #6
 8003a44:	695b      	ldr	r3, [r3, #20]
 8003a46:	7c00      	ldrb	r0, [r0, #16]
 8003a48:	4798      	blx	r3
 8003a4a:	e793      	b.n	8003974 <USBD_StdDevReq+0x190>
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
 8003a52:	e6e2      	b.n	800381a <USBD_StdDevReq+0x36>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8003a54:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003a58:	f10d 0006 	add.w	r0, sp, #6
 8003a5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a5e:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8003a60:	2302      	movs	r3, #2
 8003a62:	7043      	strb	r3, [r0, #1]
 8003a64:	e786      	b.n	8003974 <USBD_StdDevReq+0x190>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8003a66:	2302      	movs	r3, #2
        pdev->dev_config = cfgidx;          
 8003a68:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8003a6a:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        USBD_ClrClassConfig(pdev , cfgidx);
 8003a6e:	f7ff fdb5 	bl	80035dc <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 8003a72:	4620      	mov	r0, r4
 8003a74:	f000 f8f2 	bl	8003c5c <USBD_CtlSendStatus>
 8003a78:	e6cf      	b.n	800381a <USBD_StdDevReq+0x36>
 8003a7a:	bf00      	nop
 8003a7c:	2000018d 	.word	0x2000018d

08003a80 <USBD_StdItfReq>:
{
 8003a80:	b538      	push	{r3, r4, r5, lr}
  switch (pdev->dev_state) 
 8003a82:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
{
 8003a86:	4604      	mov	r4, r0
  switch (pdev->dev_state) 
 8003a88:	2b03      	cmp	r3, #3
 8003a8a:	d103      	bne.n	8003a94 <USBD_StdItfReq+0x14>
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 8003a8c:	790b      	ldrb	r3, [r1, #4]
 8003a8e:	460d      	mov	r5, r1
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d908      	bls.n	8003aa6 <USBD_StdItfReq+0x26>
  USBD_LL_StallEP(pdev , 0x80);
 8003a94:	2180      	movs	r1, #128	; 0x80
 8003a96:	f000 ffa1 	bl	80049dc <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8003a9a:	4620      	mov	r0, r4
 8003a9c:	2100      	movs	r1, #0
 8003a9e:	f000 ff9d 	bl	80049dc <USBD_LL_StallEP>
}
 8003aa2:	2000      	movs	r0, #0
 8003aa4:	bd38      	pop	{r3, r4, r5, pc}
      pdev->pClass->Setup (pdev, req); 
 8003aa6:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003aaa:	689b      	ldr	r3, [r3, #8]
 8003aac:	4798      	blx	r3
      if((req->wLength == 0)&& (ret == USBD_OK))
 8003aae:	88eb      	ldrh	r3, [r5, #6]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d1f6      	bne.n	8003aa2 <USBD_StdItfReq+0x22>
         USBD_CtlSendStatus(pdev);
 8003ab4:	4620      	mov	r0, r4
 8003ab6:	f000 f8d1 	bl	8003c5c <USBD_CtlSendStatus>
 8003aba:	e7f2      	b.n	8003aa2 <USBD_StdItfReq+0x22>

08003abc <USBD_StdEPReq>:
{
 8003abc:	b570      	push	{r4, r5, r6, lr}
  if ((req->bmRequest & 0x60) == 0x20)
 8003abe:	780b      	ldrb	r3, [r1, #0]
  ep_addr  = LOBYTE(req->wIndex);   
 8003ac0:	888a      	ldrh	r2, [r1, #4]
  if ((req->bmRequest & 0x60) == 0x20)
 8003ac2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8003ac6:	2b20      	cmp	r3, #32
{
 8003ac8:	4605      	mov	r5, r0
  if ((req->bmRequest & 0x60) == 0x20)
 8003aca:	d057      	beq.n	8003b7c <USBD_StdEPReq+0xc0>
  switch (req->bRequest) 
 8003acc:	784b      	ldrb	r3, [r1, #1]
 8003ace:	460c      	mov	r4, r1
 8003ad0:	2b01      	cmp	r3, #1
 8003ad2:	b2d6      	uxtb	r6, r2
 8003ad4:	d034      	beq.n	8003b40 <USBD_StdEPReq+0x84>
 8003ad6:	d319      	bcc.n	8003b0c <USBD_StdEPReq+0x50>
 8003ad8:	2b03      	cmp	r3, #3
 8003ada:	d115      	bne.n	8003b08 <USBD_StdEPReq+0x4c>
    switch (pdev->dev_state) 
 8003adc:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003ae0:	2b02      	cmp	r3, #2
 8003ae2:	d031      	beq.n	8003b48 <USBD_StdEPReq+0x8c>
 8003ae4:	2b03      	cmp	r3, #3
 8003ae6:	d140      	bne.n	8003b6a <USBD_StdEPReq+0xae>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8003ae8:	884b      	ldrh	r3, [r1, #2]
 8003aea:	b923      	cbnz	r3, 8003af6 <USBD_StdEPReq+0x3a>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8003aec:	0673      	lsls	r3, r6, #25
 8003aee:	d002      	beq.n	8003af6 <USBD_StdEPReq+0x3a>
          USBD_LL_StallEP(pdev , ep_addr);
 8003af0:	4631      	mov	r1, r6
 8003af2:	f000 ff73 	bl	80049dc <USBD_LL_StallEP>
          pdev->pClass->Setup (pdev, req);
 8003af6:	f8d5 3214 	ldr.w	r3, [r5, #532]	; 0x214
 8003afa:	4621      	mov	r1, r4
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	4628      	mov	r0, r5
 8003b00:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8003b02:	4628      	mov	r0, r5
 8003b04:	f000 f8aa 	bl	8003c5c <USBD_CtlSendStatus>
}
 8003b08:	2000      	movs	r0, #0
 8003b0a:	bd70      	pop	{r4, r5, r6, pc}
    switch (pdev->dev_state) 
 8003b0c:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003b10:	2b02      	cmp	r3, #2
 8003b12:	d019      	beq.n	8003b48 <USBD_StdEPReq+0x8c>
 8003b14:	2b03      	cmp	r3, #3
 8003b16:	d128      	bne.n	8003b6a <USBD_StdEPReq+0xae>
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8003b18:	f006 047f 	and.w	r4, r6, #127	; 0x7f
 8003b1c:	0613      	lsls	r3, r2, #24
 8003b1e:	eb00 1404 	add.w	r4, r0, r4, lsl #4
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8003b22:	4631      	mov	r1, r6
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8003b24:	bf4c      	ite	mi
 8003b26:	3414      	addmi	r4, #20
 8003b28:	f504 7482 	addpl.w	r4, r4, #260	; 0x104
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8003b2c:	f000 ff72 	bl	8004a14 <USBD_LL_IsStallEP>
 8003b30:	bb48      	cbnz	r0, 8003b86 <USBD_StdEPReq+0xca>
        pep->status = 0x0000;  
 8003b32:	6020      	str	r0, [r4, #0]
      USBD_CtlSendData (pdev,
 8003b34:	4621      	mov	r1, r4
 8003b36:	4628      	mov	r0, r5
 8003b38:	2202      	movs	r2, #2
 8003b3a:	f000 f861 	bl	8003c00 <USBD_CtlSendData>
      break;
 8003b3e:	e7e3      	b.n	8003b08 <USBD_StdEPReq+0x4c>
    switch (pdev->dev_state) 
 8003b40:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003b44:	2b02      	cmp	r3, #2
 8003b46:	d105      	bne.n	8003b54 <USBD_StdEPReq+0x98>
      if ((ep_addr & 0x7F) != 0x00) 
 8003b48:	0672      	lsls	r2, r6, #25
 8003b4a:	d0dd      	beq.n	8003b08 <USBD_StdEPReq+0x4c>
        USBD_LL_StallEP(pdev , ep_addr);
 8003b4c:	4631      	mov	r1, r6
 8003b4e:	f000 ff45 	bl	80049dc <USBD_LL_StallEP>
 8003b52:	e7d9      	b.n	8003b08 <USBD_StdEPReq+0x4c>
    switch (pdev->dev_state) 
 8003b54:	2b03      	cmp	r3, #3
 8003b56:	d108      	bne.n	8003b6a <USBD_StdEPReq+0xae>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8003b58:	884b      	ldrh	r3, [r1, #2]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d1d4      	bne.n	8003b08 <USBD_StdEPReq+0x4c>
        if ((ep_addr & 0x7F) != 0x00) 
 8003b5e:	0671      	lsls	r1, r6, #25
 8003b60:	d0cf      	beq.n	8003b02 <USBD_StdEPReq+0x46>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 8003b62:	4631      	mov	r1, r6
 8003b64:	f000 ff48 	bl	80049f8 <USBD_LL_ClearStallEP>
 8003b68:	e7c5      	b.n	8003af6 <USBD_StdEPReq+0x3a>
  USBD_LL_StallEP(pdev , 0x80);
 8003b6a:	2180      	movs	r1, #128	; 0x80
 8003b6c:	f000 ff36 	bl	80049dc <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8003b70:	4628      	mov	r0, r5
 8003b72:	2100      	movs	r1, #0
 8003b74:	f000 ff32 	bl	80049dc <USBD_LL_StallEP>
}
 8003b78:	2000      	movs	r0, #0
 8003b7a:	bd70      	pop	{r4, r5, r6, pc}
    pdev->pClass->Setup (pdev, req);
 8003b7c:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003b80:	689b      	ldr	r3, [r3, #8]
 8003b82:	4798      	blx	r3
    return USBD_OK;
 8003b84:	e7c0      	b.n	8003b08 <USBD_StdEPReq+0x4c>
        pep->status = 0x0001;     
 8003b86:	2301      	movs	r3, #1
 8003b88:	6023      	str	r3, [r4, #0]
 8003b8a:	e7d3      	b.n	8003b34 <USBD_StdEPReq+0x78>

08003b8c <USBD_ParseSetupRequest>:
  req->bmRequest     = *(uint8_t *)  (pdata);
 8003b8c:	780b      	ldrb	r3, [r1, #0]
 8003b8e:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8003b90:	784b      	ldrb	r3, [r1, #1]
 8003b92:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8003b94:	78ca      	ldrb	r2, [r1, #3]
 8003b96:	788b      	ldrb	r3, [r1, #2]
 8003b98:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003b9c:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8003b9e:	794a      	ldrb	r2, [r1, #5]
 8003ba0:	790b      	ldrb	r3, [r1, #4]
 8003ba2:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003ba6:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8003ba8:	79ca      	ldrb	r2, [r1, #7]
 8003baa:	798b      	ldrb	r3, [r1, #6]
 8003bac:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003bb0:	80c3      	strh	r3, [r0, #6]
 8003bb2:	4770      	bx	lr

08003bb4 <USBD_GetString>:
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
  uint8_t idx = 0;
  
  if (desc != NULL) 
 8003bb4:	b300      	cbz	r0, 8003bf8 <USBD_GetString+0x44>
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != '\0') 
 8003bb6:	7803      	ldrb	r3, [r0, #0]
{
 8003bb8:	b430      	push	{r4, r5}
    while (*buf != '\0') 
 8003bba:	b1f3      	cbz	r3, 8003bfa <USBD_GetString+0x46>
 8003bbc:	4604      	mov	r4, r0
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	f814 5f01 	ldrb.w	r5, [r4, #1]!
    {
        len++;
 8003bc4:	3301      	adds	r3, #1
 8003bc6:	b2db      	uxtb	r3, r3
    while (*buf != '\0') 
 8003bc8:	2d00      	cmp	r5, #0
 8003bca:	d1f9      	bne.n	8003bc0 <USBD_GetString+0xc>
 8003bcc:	005b      	lsls	r3, r3, #1
 8003bce:	3302      	adds	r3, #2
 8003bd0:	b2dc      	uxtb	r4, r3
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 8003bd2:	2503      	movs	r5, #3
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8003bd4:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *len;
 8003bd6:	700c      	strb	r4, [r1, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 8003bd8:	704d      	strb	r5, [r1, #1]
    while (*desc != '\0') 
 8003bda:	7804      	ldrb	r4, [r0, #0]
 8003bdc:	b15c      	cbz	r4, 8003bf6 <USBD_GetString+0x42>
 8003bde:	2302      	movs	r3, #2
      unicode[idx++] =  0x00;
 8003be0:	2500      	movs	r5, #0
      unicode[idx++] = *desc++;
 8003be2:	1c5a      	adds	r2, r3, #1
 8003be4:	b2d2      	uxtb	r2, r2
 8003be6:	54cc      	strb	r4, [r1, r3]
      unicode[idx++] =  0x00;
 8003be8:	548d      	strb	r5, [r1, r2]
    while (*desc != '\0') 
 8003bea:	f810 4f01 	ldrb.w	r4, [r0, #1]!
      unicode[idx++] =  0x00;
 8003bee:	3302      	adds	r3, #2
 8003bf0:	b2db      	uxtb	r3, r3
    while (*desc != '\0') 
 8003bf2:	2c00      	cmp	r4, #0
 8003bf4:	d1f5      	bne.n	8003be2 <USBD_GetString+0x2e>
}
 8003bf6:	bc30      	pop	{r4, r5}
 8003bf8:	4770      	bx	lr
    while (*buf != '\0') 
 8003bfa:	2402      	movs	r4, #2
 8003bfc:	4623      	mov	r3, r4
 8003bfe:	e7e8      	b.n	8003bd2 <USBD_GetString+0x1e>

08003c00 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8003c00:	b538      	push	{r3, r4, r5, lr}
 8003c02:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8003c04:	2502      	movs	r5, #2
  pdev->ep_in[0].total_length = len;
  pdev->ep_in[0].rem_length   = len;
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8003c06:	460a      	mov	r2, r1
  pdev->ep_in[0].total_length = len;
 8003c08:	6183      	str	r3, [r0, #24]
  pdev->ep_in[0].rem_length   = len;
 8003c0a:	61c3      	str	r3, [r0, #28]
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8003c0c:	f8c0 51f4 	str.w	r5, [r0, #500]	; 0x1f4
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8003c10:	2100      	movs	r1, #0
 8003c12:	f000 ff1d 	bl	8004a50 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8003c16:	2000      	movs	r0, #0
 8003c18:	bd38      	pop	{r3, r4, r5, pc}
 8003c1a:	bf00      	nop

08003c1c <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8003c1c:	b508      	push	{r3, lr}
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8003c1e:	4613      	mov	r3, r2
 8003c20:	460a      	mov	r2, r1
 8003c22:	2100      	movs	r1, #0
 8003c24:	f000 ff14 	bl	8004a50 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8003c28:	2000      	movs	r0, #0
 8003c2a:	bd08      	pop	{r3, pc}

08003c2c <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 8003c2c:	b538      	push	{r3, r4, r5, lr}
 8003c2e:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8003c30:	2503      	movs	r5, #3
  pdev->ep_out[0].total_length = len;
  pdev->ep_out[0].rem_length   = len;
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8003c32:	460a      	mov	r2, r1
  pdev->ep_out[0].total_length = len;
 8003c34:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
 8003c38:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8003c3c:	f8c0 51f4 	str.w	r5, [r0, #500]	; 0x1f4
  USBD_LL_PrepareReceive (pdev,
 8003c40:	2100      	movs	r1, #0
 8003c42:	f000 ff13 	bl	8004a6c <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
}
 8003c46:	2000      	movs	r0, #0
 8003c48:	bd38      	pop	{r3, r4, r5, pc}
 8003c4a:	bf00      	nop

08003c4c <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8003c4c:	b508      	push	{r3, lr}

  USBD_LL_PrepareReceive (pdev,
 8003c4e:	4613      	mov	r3, r2
 8003c50:	460a      	mov	r2, r1
 8003c52:	2100      	movs	r1, #0
 8003c54:	f000 ff0a 	bl	8004a6c <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
}
 8003c58:	2000      	movs	r0, #0
 8003c5a:	bd08      	pop	{r3, pc}

08003c5c <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8003c5c:	b508      	push	{r3, lr}

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8003c5e:	2204      	movs	r2, #4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8003c60:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8003c62:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8003c66:	4619      	mov	r1, r3
 8003c68:	461a      	mov	r2, r3
 8003c6a:	f000 fef1 	bl	8004a50 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8003c6e:	2000      	movs	r0, #0
 8003c70:	bd08      	pop	{r3, pc}
 8003c72:	bf00      	nop

08003c74 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 8003c74:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 8003c76:	2205      	movs	r2, #5
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8003c78:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 8003c7a:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  USBD_LL_PrepareReceive ( pdev,
 8003c7e:	4619      	mov	r1, r3
 8003c80:	461a      	mov	r2, r3
 8003c82:	f000 fef3 	bl	8004a6c <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
}
 8003c86:	2000      	movs	r0, #0
 8003c88:	bd08      	pop	{r3, pc}
 8003c8a:	bf00      	nop

08003c8c <_Error_Handler.constprop.0>:
  * @brief  This function is executed in case of error occurrence.
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
 8003c8c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
  {
	  /*PinReset(LEDB12_GPIO_Port, LEDB12_Pin);*/
	  HAL_GPIO_WritePin(LEDB12_GPIO_Port, LEDB12_Pin, GPIO_PIN_RESET);
 8003c8e:	4c04      	ldr	r4, [pc, #16]	; (8003ca0 <_Error_Handler.constprop.0+0x14>)
 8003c90:	2200      	movs	r2, #0
 8003c92:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c96:	4620      	mov	r0, r4
 8003c98:	f7fc fc8c 	bl	80005b4 <HAL_GPIO_WritePin>
 8003c9c:	e7f8      	b.n	8003c90 <_Error_Handler.constprop.0+0x4>
 8003c9e:	bf00      	nop
 8003ca0:	40010c00 	.word	0x40010c00

08003ca4 <SystemClock_Config>:
{
 8003ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003ca6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003caa:	2401      	movs	r4, #1
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003cac:	2100      	movs	r1, #0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003cae:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8003cb0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
{
 8003cb4:	b095      	sub	sp, #84	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003cb6:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003cb8:	940a      	str	r4, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003cba:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003cbc:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003cbe:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003cc0:	910c      	str	r1, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003cc2:	9511      	str	r5, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8003cc4:	9213      	str	r2, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003cc6:	f7fe f949 	bl	8001f5c <HAL_RCC_OscConfig>
 8003cca:	bb58      	cbnz	r0, 8003d24 <SystemClock_Config+0x80>
 8003ccc:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003cce:	270f      	movs	r7, #15
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 8003cd0:	2690      	movs	r6, #144	; 0x90
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 8003cd2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003cd6:	4621      	mov	r1, r4
 8003cd8:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003cda:	9506      	str	r5, [sp, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003cdc:	9308      	str	r3, [sp, #32]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003cde:	9705      	str	r7, [sp, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 8003ce0:	9607      	str	r6, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 8003ce2:	9209      	str	r2, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003ce4:	f7fe fb5e 	bl	80023a4 <HAL_RCC_ClockConfig>
 8003ce8:	b9e0      	cbnz	r0, 8003d24 <SystemClock_Config+0x80>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8003cea:	2210      	movs	r2, #16
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8003cec:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003cf0:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8003cf2:	9201      	str	r2, [sp, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8003cf4:	9304      	str	r3, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003cf6:	f7fe fc11 	bl	800251c <HAL_RCCEx_PeriphCLKConfig>
 8003cfa:	4604      	mov	r4, r0
 8003cfc:	b990      	cbnz	r0, 8003d24 <SystemClock_Config+0x80>
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8003cfe:	f7fe fbf7 	bl	80024f0 <HAL_RCC_GetHCLKFreq>
 8003d02:	4b09      	ldr	r3, [pc, #36]	; (8003d28 <SystemClock_Config+0x84>)
 8003d04:	fba3 3000 	umull	r3, r0, r3, r0
 8003d08:	0980      	lsrs	r0, r0, #6
 8003d0a:	f7fc fad5 	bl	80002b8 <HAL_SYSTICK_Config>
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8003d0e:	2004      	movs	r0, #4
 8003d10:	f7fc faea 	bl	80002e8 <HAL_SYSTICK_CLKSourceConfig>
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003d14:	4622      	mov	r2, r4
 8003d16:	4621      	mov	r1, r4
 8003d18:	f04f 30ff 	mov.w	r0, #4294967295
 8003d1c:	f7fc fa8a 	bl	8000234 <HAL_NVIC_SetPriority>
}
 8003d20:	b015      	add	sp, #84	; 0x54
 8003d22:	bdf0      	pop	{r4, r5, r6, r7, pc}
    _Error_Handler(__FILE__, __LINE__);
 8003d24:	f7ff ffb2 	bl	8003c8c <_Error_Handler.constprop.0>
 8003d28:	10624dd3 	.word	0x10624dd3

08003d2c <myputc>:
{
 8003d2c:	b538      	push	{r3, r4, r5, lr}
 8003d2e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003d32:	4c09      	ldr	r4, [pc, #36]	; (8003d58 <myputc+0x2c>)
 8003d34:	1d45      	adds	r5, r0, #5
 8003d36:	4425      	add	r5, r4
 8003d38:	4404      	add	r4, r0
		SendData( FontTable [symbol][i] );
 8003d3a:	f814 0b01 	ldrb.w	r0, [r4], #1
 8003d3e:	f000 fa3f 	bl	80041c0 <SendData>
	for(i=0; i<5; i++)
 8003d42:	42ac      	cmp	r4, r5
 8003d44:	d1f9      	bne.n	8003d3a <myputc+0xe>
	x_adr += 6;
 8003d46:	4a05      	ldr	r2, [pc, #20]	; (8003d5c <myputc+0x30>)
 8003d48:	7813      	ldrb	r3, [r2, #0]
 8003d4a:	3306      	adds	r3, #6
 8003d4c:	7013      	strb	r3, [r2, #0]
}
 8003d4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	XadressLCD();
 8003d52:	f000 ba89 	b.w	8004268 <XadressLCD>
 8003d56:	bf00      	nop
 8003d58:	08004c04 	.word	0x08004c04
 8003d5c:	20000456 	.word	0x20000456

08003d60 <main>:
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b094      	sub	sp, #80	; 0x50
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d64:	2701      	movs	r7, #1
  HAL_Init();
 8003d66:	f7fc fa1d 	bl	80001a4 <HAL_Init>
  SystemClock_Config();
 8003d6a:	f7ff ff9b 	bl	8003ca4 <SystemClock_Config>
  HAL_GPIO_WritePin(GPIOA, GND_Pin|LED_Pin|CLK_Pin|DIN_Pin 
 8003d6e:	2200      	movs	r2, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003d70:	4b86      	ldr	r3, [pc, #536]	; (8003f8c <main+0x22c>)
  HAL_GPIO_WritePin(GPIOA, GND_Pin|LED_Pin|CLK_Pin|DIN_Pin 
 8003d72:	21fb      	movs	r1, #251	; 0xfb
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003d74:	6998      	ldr	r0, [r3, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d76:	4615      	mov	r5, r2
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003d78:	f040 0020 	orr.w	r0, r0, #32
 8003d7c:	6198      	str	r0, [r3, #24]
 8003d7e:	699c      	ldr	r4, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, GND_Pin|LED_Pin|CLK_Pin|DIN_Pin 
 8003d80:	4883      	ldr	r0, [pc, #524]	; (8003f90 <main+0x230>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003d82:	f004 0420 	and.w	r4, r4, #32
 8003d86:	9405      	str	r4, [sp, #20]
 8003d88:	9c05      	ldr	r4, [sp, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d8a:	699c      	ldr	r4, [r3, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d8c:	f04f 0802 	mov.w	r8, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d90:	f044 0404 	orr.w	r4, r4, #4
 8003d94:	619c      	str	r4, [r3, #24]
 8003d96:	699c      	ldr	r4, [r3, #24]
  GPIO_InitStruct.Pin = LEDB12_Pin;
 8003d98:	f44f 5680 	mov.w	r6, #4096	; 0x1000
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d9c:	f004 0404 	and.w	r4, r4, #4
 8003da0:	9406      	str	r4, [sp, #24]
 8003da2:	9c06      	ldr	r4, [sp, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003da4:	699c      	ldr	r4, [r3, #24]
 8003da6:	f044 0408 	orr.w	r4, r4, #8
 8003daa:	619c      	str	r4, [r3, #24]
 8003dac:	699b      	ldr	r3, [r3, #24]
  htim2.Instance = TIM2;
 8003dae:	4c79      	ldr	r4, [pc, #484]	; (8003f94 <main+0x234>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003db0:	f003 0308 	and.w	r3, r3, #8
 8003db4:	9307      	str	r3, [sp, #28]
 8003db6:	9b07      	ldr	r3, [sp, #28]
  HAL_GPIO_WritePin(GPIOA, GND_Pin|LED_Pin|CLK_Pin|DIN_Pin 
 8003db8:	f7fc fbfc 	bl	80005b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(VCC_GPIO_Port, VCC_Pin, GPIO_PIN_SET);
 8003dbc:	463a      	mov	r2, r7
 8003dbe:	2104      	movs	r1, #4
 8003dc0:	4873      	ldr	r0, [pc, #460]	; (8003f90 <main+0x230>)
 8003dc2:	f7fc fbf7 	bl	80005b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LEDB12_GPIO_Port, LEDB12_Pin, GPIO_PIN_SET);
 8003dc6:	463a      	mov	r2, r7
 8003dc8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003dcc:	4872      	ldr	r0, [pc, #456]	; (8003f98 <main+0x238>)
 8003dce:	f7fc fbf1 	bl	80005b4 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GND_Pin|LED_Pin|VCC_Pin|CLK_Pin 
 8003dd2:	23ff      	movs	r3, #255	; 0xff
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dd4:	a910      	add	r1, sp, #64	; 0x40
 8003dd6:	486e      	ldr	r0, [pc, #440]	; (8003f90 <main+0x230>)
  GPIO_InitStruct.Pin = GND_Pin|LED_Pin|VCC_Pin|CLK_Pin 
 8003dd8:	9310      	str	r3, [sp, #64]	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003dda:	9711      	str	r7, [sp, #68]	; 0x44
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ddc:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dde:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003de2:	f7fc fadf 	bl	80003a4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin;
 8003de6:	f44f 5320 	mov.w	r3, #10240	; 0x2800
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003dea:	a910      	add	r1, sp, #64	; 0x40
 8003dec:	486a      	ldr	r0, [pc, #424]	; (8003f98 <main+0x238>)
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin;
 8003dee:	9310      	str	r3, [sp, #64]	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003df0:	9511      	str	r5, [sp, #68]	; 0x44
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003df2:	9712      	str	r7, [sp, #72]	; 0x48
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003df4:	f7fc fad6 	bl	80003a4 <HAL_GPIO_Init>
  HAL_GPIO_Init(LEDB12_GPIO_Port, &GPIO_InitStruct);
 8003df8:	a910      	add	r1, sp, #64	; 0x40
 8003dfa:	4867      	ldr	r0, [pc, #412]	; (8003f98 <main+0x238>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dfc:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e00:	9711      	str	r7, [sp, #68]	; 0x44
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e02:	9512      	str	r5, [sp, #72]	; 0x48
  GPIO_InitStruct.Pin = LEDB12_Pin;
 8003e04:	9610      	str	r6, [sp, #64]	; 0x40
  HAL_GPIO_Init(LEDB12_GPIO_Port, &GPIO_InitStruct);
 8003e06:	f7fc facd 	bl	80003a4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SDA1_Pin|SDA2_Pin;
 8003e0a:	f44f 7340 	mov.w	r3, #768	; 0x300
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e0e:	a910      	add	r1, sp, #64	; 0x40
 8003e10:	485f      	ldr	r0, [pc, #380]	; (8003f90 <main+0x230>)
  GPIO_InitStruct.Pin = SDA1_Pin|SDA2_Pin;
 8003e12:	9310      	str	r3, [sp, #64]	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e14:	9511      	str	r5, [sp, #68]	; 0x44
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003e16:	9712      	str	r7, [sp, #72]	; 0x48
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e18:	f7fc fac4 	bl	80003a4 <HAL_GPIO_Init>
  htim2.Instance = TIM2;
 8003e1c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  htim2.Init.Prescaler = 11;
 8003e20:	220b      	movs	r2, #11
  htim2.Init.Period = 65535;
 8003e22:	f64f 73ff 	movw	r3, #65535	; 0xffff
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003e26:	4620      	mov	r0, r4
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e28:	60a5      	str	r5, [r4, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e2a:	6125      	str	r5, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e2c:	61a5      	str	r5, [r4, #24]
  htim2.Init.Prescaler = 11;
 8003e2e:	e884 0006 	stmia.w	r4, {r1, r2}
  htim2.Init.Period = 65535;
 8003e32:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003e34:	f7fe fdb4 	bl	80029a0 <HAL_TIM_Base_Init>
 8003e38:	2800      	cmp	r0, #0
 8003e3a:	f040 80a5 	bne.w	8003f88 <main+0x228>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003e3e:	a910      	add	r1, sp, #64	; 0x40
 8003e40:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003e42:	9610      	str	r6, [sp, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003e44:	f7fe fbfa 	bl	800263c <HAL_TIM_ConfigClockSource>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	2800      	cmp	r0, #0
 8003e4c:	f040 809c 	bne.w	8003f88 <main+0x228>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003e50:	4620      	mov	r0, r4
 8003e52:	a90a      	add	r1, sp, #40	; 0x28
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003e54:	930a      	str	r3, [sp, #40]	; 0x28
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003e56:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003e58:	f7fe fdbe 	bl	80029d8 <HAL_TIMEx_MasterConfigSynchronization>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	2800      	cmp	r0, #0
 8003e60:	f040 8092 	bne.w	8003f88 <main+0x228>
  htim3.Init.Prescaler = 11999;
 8003e64:	f642 65df 	movw	r5, #11999	; 0x2edf
  htim3.Init.Period = 29;
 8003e68:	221d      	movs	r2, #29
  htim3.Instance = TIM3;
 8003e6a:	4c4c      	ldr	r4, [pc, #304]	; (8003f9c <main+0x23c>)
 8003e6c:	494c      	ldr	r1, [pc, #304]	; (8003fa0 <main+0x240>)
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003e6e:	4620      	mov	r0, r4
  htim3.Init.Prescaler = 11999;
 8003e70:	6065      	str	r5, [r4, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e72:	60a3      	str	r3, [r4, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e74:	6123      	str	r3, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e76:	61a3      	str	r3, [r4, #24]
  htim3.Instance = TIM3;
 8003e78:	6021      	str	r1, [r4, #0]
  htim3.Init.Period = 29;
 8003e7a:	60e2      	str	r2, [r4, #12]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003e7c:	f7fe fd90 	bl	80029a0 <HAL_TIM_Base_Init>
 8003e80:	2800      	cmp	r0, #0
 8003e82:	f040 8081 	bne.w	8003f88 <main+0x228>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003e86:	a914      	add	r1, sp, #80	; 0x50
 8003e88:	f841 6d20 	str.w	r6, [r1, #-32]!
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003e8c:	4620      	mov	r0, r4
 8003e8e:	f7fe fbd5 	bl	800263c <HAL_TIM_ConfigClockSource>
 8003e92:	4603      	mov	r3, r0
 8003e94:	2800      	cmp	r0, #0
 8003e96:	d177      	bne.n	8003f88 <main+0x228>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003e98:	2220      	movs	r2, #32
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003e9a:	4620      	mov	r0, r4
 8003e9c:	eb0d 0102 	add.w	r1, sp, r2
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ea0:	9309      	str	r3, [sp, #36]	; 0x24
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003ea2:	9208      	str	r2, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003ea4:	f7fe fd98 	bl	80029d8 <HAL_TIMEx_MasterConfigSynchronization>
 8003ea8:	4605      	mov	r5, r0
 8003eaa:	2800      	cmp	r0, #0
 8003eac:	d16c      	bne.n	8003f88 <main+0x228>
  MX_USB_DEVICE_Init();
 8003eae:	f000 fc69 	bl	8004784 <MX_USB_DEVICE_Init>
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003eb2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  hi2c1.Instance = I2C1;
 8003eb6:	4c3b      	ldr	r4, [pc, #236]	; (8003fa4 <main+0x244>)
 8003eb8:	4a3b      	ldr	r2, [pc, #236]	; (8003fa8 <main+0x248>)
  hi2c1.Init.ClockSpeed = 100000;
 8003eba:	4b3c      	ldr	r3, [pc, #240]	; (8003fac <main+0x24c>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003ebc:	4620      	mov	r0, r4
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003ebe:	6121      	str	r1, [r4, #16]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003ec0:	60a5      	str	r5, [r4, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003ec2:	60e5      	str	r5, [r4, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003ec4:	6165      	str	r5, [r4, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003ec6:	61a5      	str	r5, [r4, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003ec8:	61e5      	str	r5, [r4, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003eca:	6225      	str	r5, [r4, #32]
  hi2c1.Init.ClockSpeed = 100000;
 8003ecc:	e884 000c 	stmia.w	r4, {r2, r3}
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003ed0:	f7fc fcd4 	bl	800087c <HAL_I2C_Init>
 8003ed4:	2800      	cmp	r0, #0
 8003ed6:	d157      	bne.n	8003f88 <main+0x228>
  LCD_Init();
 8003ed8:	f000 f980 	bl	80041dc <LCD_Init>
  if( HAL_I2C_Mem_Read(&hi2c1, 0xEC, 0xD0, I2C_MEMADD_SIZE_8BIT, dataBME, 1, 0x10000)==HAL_OK )
 8003edc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003ee0:	4e33      	ldr	r6, [pc, #204]	; (8003fb0 <main+0x250>)
 8003ee2:	9202      	str	r2, [sp, #8]
 8003ee4:	9701      	str	r7, [sp, #4]
 8003ee6:	463b      	mov	r3, r7
 8003ee8:	4620      	mov	r0, r4
 8003eea:	9600      	str	r6, [sp, #0]
 8003eec:	22d0      	movs	r2, #208	; 0xd0
 8003eee:	21ec      	movs	r1, #236	; 0xec
 8003ef0:	f7fc fd52 	bl	8000998 <HAL_I2C_Mem_Read>
	  statusBME[0] = "Good";
 8003ef4:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 8003fb8 <main+0x258>
 8003ef8:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 8003fc0 <main+0x260>
  if( HAL_I2C_Mem_Read(&hi2c1, 0xEC, 0xD0, I2C_MEMADD_SIZE_8BIT, dataBME, 1, 0x10000)==HAL_OK )
 8003efc:	b908      	cbnz	r0, 8003f02 <main+0x1a2>
	  statusBME[0] = "Good";
 8003efe:	f889 8000 	strb.w	r8, [r9]
  HAL_TIM_Base_Start_IT(&htim3);
 8003f02:	4826      	ldr	r0, [pc, #152]	; (8003f9c <main+0x23c>)
 8003f04:	f7fe fb8e 	bl	8002624 <HAL_TIM_Base_Start_IT>
  LCD_RAM_Clr();
 8003f08:	f000 f9e6 	bl	80042d8 <LCD_RAM_Clr>
  SetXY(24,2);
 8003f0c:	2018      	movs	r0, #24
 8003f0e:	2102      	movs	r1, #2
 8003f10:	f000 f9d2 	bl	80042b8 <SetXY>
 8003f14:	20cf      	movs	r0, #207	; 0xcf
 8003f16:	4c27      	ldr	r4, [pc, #156]	; (8003fb4 <main+0x254>)
		myputc(*strng++);
 8003f18:	f7ff ff08 	bl	8003d2c <myputc>
	while(*strng)
 8003f1c:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8003f20:	2800      	cmp	r0, #0
 8003f22:	d1f9      	bne.n	8003f18 <main+0x1b8>
  HAL_Delay(3000);
 8003f24:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8003f28:	f7fc f960 	bl	80001ec <HAL_Delay>
  PrintFrame();
 8003f2c:	f000 fa0c 	bl	8004348 <PrintFrame>
  HAL_Delay(1000);	/*DHT2_ NEEDS 2S DELAY FOR INITIALIZATION*/
 8003f30:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003f34:	f7fc f95a 	bl	80001ec <HAL_Delay>
	  if( HAL_I2C_Mem_Read(&hi2c1, 0xEC, 0xD0, I2C_MEMADD_SIZE_8BIT, dataBME, 1, 0x10000)==HAL_OK )
 8003f38:	4f1a      	ldr	r7, [pc, #104]	; (8003fa4 <main+0x244>)
	  CDC_Transmit_FS(statusBME, strlen(statusBME));
 8003f3a:	4d1f      	ldr	r5, [pc, #124]	; (8003fb8 <main+0x258>)
	  CDC_Transmit_FS(dataBME, strlen(dataBME));
 8003f3c:	4c1c      	ldr	r4, [pc, #112]	; (8003fb0 <main+0x250>)
	  if( HAL_I2C_Mem_Read(&hi2c1, 0xEC, 0xD0, I2C_MEMADD_SIZE_8BIT, dataBME, 1, 0x10000)==HAL_OK )
 8003f3e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003f42:	2301      	movs	r3, #1
 8003f44:	9202      	str	r2, [sp, #8]
 8003f46:	9600      	str	r6, [sp, #0]
 8003f48:	9301      	str	r3, [sp, #4]
 8003f4a:	22d0      	movs	r2, #208	; 0xd0
 8003f4c:	21ec      	movs	r1, #236	; 0xec
 8003f4e:	4638      	mov	r0, r7
 8003f50:	f7fc fd22 	bl	8000998 <HAL_I2C_Mem_Read>
 8003f54:	b908      	cbnz	r0, 8003f5a <main+0x1fa>
	  	  statusBME[0] = "Good";
 8003f56:	f889 8000 	strb.w	r8, [r9]
	  HAL_Delay(500);
 8003f5a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003f5e:	f7fc f945 	bl	80001ec <HAL_Delay>
	  CDC_Transmit_FS(statusBME, strlen(statusBME));
 8003f62:	4628      	mov	r0, r5
 8003f64:	f7fc f8f2 	bl	800014c <strlen>
 8003f68:	b281      	uxth	r1, r0
 8003f6a:	4628      	mov	r0, r5
 8003f6c:	f000 fc4c 	bl	8004808 <CDC_Transmit_FS>
	  CDC_Transmit_FS("dataBME=", 8);
 8003f70:	2108      	movs	r1, #8
 8003f72:	4812      	ldr	r0, [pc, #72]	; (8003fbc <main+0x25c>)
 8003f74:	f000 fc48 	bl	8004808 <CDC_Transmit_FS>
	  CDC_Transmit_FS(dataBME, strlen(dataBME));
 8003f78:	4620      	mov	r0, r4
 8003f7a:	f7fc f8e7 	bl	800014c <strlen>
 8003f7e:	b281      	uxth	r1, r0
 8003f80:	4620      	mov	r0, r4
 8003f82:	f000 fc41 	bl	8004808 <CDC_Transmit_FS>
	  if( HAL_I2C_Mem_Read(&hi2c1, 0xEC, 0xD0, I2C_MEMADD_SIZE_8BIT, dataBME, 1, 0x10000)==HAL_OK )
 8003f86:	e7da      	b.n	8003f3e <main+0x1de>
    _Error_Handler(__FILE__, __LINE__);
 8003f88:	f7ff fe80 	bl	8003c8c <_Error_Handler.constprop.0>
 8003f8c:	40021000 	.word	0x40021000
 8003f90:	40010800 	.word	0x40010800
 8003f94:	2000045c 	.word	0x2000045c
 8003f98:	40010c00 	.word	0x40010c00
 8003f9c:	20000414 	.word	0x20000414
 8003fa0:	40000400 	.word	0x40000400
 8003fa4:	200003bc 	.word	0x200003bc
 8003fa8:	40005400 	.word	0x40005400
 8003fac:	000186a0 	.word	0x000186a0
 8003fb0:	20000118 	.word	0x20000118
 8003fb4:	08005154 	.word	0x08005154
 8003fb8:	20000120 	.word	0x20000120
 8003fbc:	08005104 	.word	0x08005104
 8003fc0:	0800515c 	.word	0x0800515c

08003fc4 <PrintVariable>:
{
 8003fc4:	b538      	push	{r3, r4, r5, lr}
	var %= 100;
 8003fc6:	2464      	movs	r4, #100	; 0x64
 8003fc8:	4b0f      	ldr	r3, [pc, #60]	; (8004008 <PrintVariable+0x44>)
	tens = var/10;
 8003fca:	4d10      	ldr	r5, [pc, #64]	; (800400c <PrintVariable+0x48>)
	var %= 100;
 8003fcc:	fba3 2300 	umull	r2, r3, r3, r0
 8003fd0:	095b      	lsrs	r3, r3, #5
 8003fd2:	fb04 0413 	mls	r4, r4, r3, r0
 8003fd6:	b2a4      	uxth	r4, r4
	myputc(hundreds+48);
 8003fd8:	f103 0030 	add.w	r0, r3, #48	; 0x30
	tens = var/10;
 8003fdc:	fba5 3504 	umull	r3, r5, r5, r4
	myputc(hundreds+48);
 8003fe0:	b2c0      	uxtb	r0, r0
	tens = var/10;
 8003fe2:	08ed      	lsrs	r5, r5, #3
	myputc(hundreds+48);
 8003fe4:	f7ff fea2 	bl	8003d2c <myputc>
	myputc(tens+48);
 8003fe8:	f105 0030 	add.w	r0, r5, #48	; 0x30
 8003fec:	b2c0      	uxtb	r0, r0
 8003fee:	f7ff fe9d 	bl	8003d2c <myputc>
	units = var%10;
 8003ff2:	eb05 0085 	add.w	r0, r5, r5, lsl #2
 8003ff6:	eba4 0040 	sub.w	r0, r4, r0, lsl #1
	myputc(units+48);
 8003ffa:	3030      	adds	r0, #48	; 0x30
 8003ffc:	b2c0      	uxtb	r0, r0
}
 8003ffe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	myputc(units+48);
 8004002:	f7ff be93 	b.w	8003d2c <myputc>
 8004006:	bf00      	nop
 8004008:	51eb851f 	.word	0x51eb851f
 800400c:	cccccccd 	.word	0xcccccccd

08004010 <Screen1>:
{
 8004010:	b510      	push	{r4, lr}
	LCD_RAM_Clr();
 8004012:	f000 f961 	bl	80042d8 <LCD_RAM_Clr>
 8004016:	2020      	movs	r0, #32
 8004018:	4c1c      	ldr	r4, [pc, #112]	; (800408c <Screen1+0x7c>)
		myputc(*strng++);
 800401a:	f7ff fe87 	bl	8003d2c <myputc>
	while(*strng)
 800401e:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8004022:	2800      	cmp	r0, #0
 8004024:	d1f9      	bne.n	800401a <Screen1+0xa>
	SetXY(0,1);
 8004026:	2101      	movs	r1, #1
 8004028:	f000 f946 	bl	80042b8 <SetXY>
 800402c:	20ee      	movs	r0, #238	; 0xee
 800402e:	4c18      	ldr	r4, [pc, #96]	; (8004090 <Screen1+0x80>)
		myputc(*strng++);
 8004030:	f7ff fe7c 	bl	8003d2c <myputc>
	while(*strng)
 8004034:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8004038:	2800      	cmp	r0, #0
 800403a:	d1f9      	bne.n	8004030 <Screen1+0x20>
	SetXY(0,2);
 800403c:	2102      	movs	r1, #2
 800403e:	f000 f93b 	bl	80042b8 <SetXY>
 8004042:	2020      	movs	r0, #32
 8004044:	4c13      	ldr	r4, [pc, #76]	; (8004094 <Screen1+0x84>)
		myputc(*strng++);
 8004046:	f7ff fe71 	bl	8003d2c <myputc>
	while(*strng)
 800404a:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 800404e:	2800      	cmp	r0, #0
 8004050:	d1f9      	bne.n	8004046 <Screen1+0x36>
	SetXY(0,3);
 8004052:	2103      	movs	r1, #3
 8004054:	f000 f930 	bl	80042b8 <SetXY>
 8004058:	2020      	movs	r0, #32
 800405a:	4c0f      	ldr	r4, [pc, #60]	; (8004098 <Screen1+0x88>)
		myputc(*strng++);
 800405c:	f7ff fe66 	bl	8003d2c <myputc>
	while(*strng)
 8004060:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8004064:	2800      	cmp	r0, #0
 8004066:	d1f9      	bne.n	800405c <Screen1+0x4c>
	SetXY(0,4);
 8004068:	2104      	movs	r1, #4
 800406a:	f000 f925 	bl	80042b8 <SetXY>
 800406e:	20f2      	movs	r0, #242	; 0xf2
 8004070:	4c0a      	ldr	r4, [pc, #40]	; (800409c <Screen1+0x8c>)
		myputc(*strng++);
 8004072:	f7ff fe5b 	bl	8003d2c <myputc>
	while(*strng)
 8004076:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 800407a:	2800      	cmp	r0, #0
 800407c:	d1f9      	bne.n	8004072 <Screen1+0x62>
	PrintVariable(timeouts);
 800407e:	4b08      	ldr	r3, [pc, #32]	; (80040a0 <Screen1+0x90>)
}
 8004080:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	PrintVariable(timeouts);
 8004084:	8818      	ldrh	r0, [r3, #0]
 8004086:	f7ff bf9d 	b.w	8003fc4 <PrintVariable>
 800408a:	bf00      	nop
 800408c:	08005118 	.word	0x08005118
 8004090:	08005124 	.word	0x08005124
 8004094:	08005130 	.word	0x08005130
 8004098:	0800513c 	.word	0x0800513c
 800409c:	08005148 	.word	0x08005148
 80040a0:	2000049c 	.word	0x2000049c

080040a4 <Switch0_1>:
{
 80040a4:	b508      	push	{r3, lr}
	SetXY(0,1);
 80040a6:	2101      	movs	r1, #1
 80040a8:	2000      	movs	r0, #0
 80040aa:	f000 f905 	bl	80042b8 <SetXY>
		myputc(*strng++);
 80040ae:	2020      	movs	r0, #32
 80040b0:	f7ff fe3c 	bl	8003d2c <myputc>
	SetXY(0,2);
 80040b4:	2000      	movs	r0, #0
 80040b6:	2102      	movs	r1, #2
 80040b8:	f000 f8fe 	bl	80042b8 <SetXY>
}
 80040bc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		myputc(*strng++);
 80040c0:	20ee      	movs	r0, #238	; 0xee
 80040c2:	f7ff be33 	b.w	8003d2c <myputc>
 80040c6:	bf00      	nop

080040c8 <Switch1_2>:
{
 80040c8:	b508      	push	{r3, lr}
	SetXY(0,2);
 80040ca:	2102      	movs	r1, #2
 80040cc:	2000      	movs	r0, #0
 80040ce:	f000 f8f3 	bl	80042b8 <SetXY>
		myputc(*strng++);
 80040d2:	2020      	movs	r0, #32
 80040d4:	f7ff fe2a 	bl	8003d2c <myputc>
	SetXY(0,3);
 80040d8:	2000      	movs	r0, #0
 80040da:	2103      	movs	r1, #3
 80040dc:	f000 f8ec 	bl	80042b8 <SetXY>
}
 80040e0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		myputc(*strng++);
 80040e4:	20ee      	movs	r0, #238	; 0xee
 80040e6:	f7ff be21 	b.w	8003d2c <myputc>
 80040ea:	bf00      	nop

080040ec <Switch2_0>:
{
 80040ec:	b508      	push	{r3, lr}
	SetXY(0,3);
 80040ee:	2103      	movs	r1, #3
 80040f0:	2000      	movs	r0, #0
 80040f2:	f000 f8e1 	bl	80042b8 <SetXY>
		myputc(*strng++);
 80040f6:	2020      	movs	r0, #32
 80040f8:	f7ff fe18 	bl	8003d2c <myputc>
	SetXY(0,1);
 80040fc:	2000      	movs	r0, #0
 80040fe:	2101      	movs	r1, #1
 8004100:	f000 f8da 	bl	80042b8 <SetXY>
}
 8004104:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		myputc(*strng++);
 8004108:	20ee      	movs	r0, #238	; 0xee
 800410a:	f7ff be0f 	b.w	8003d2c <myputc>
 800410e:	bf00      	nop

08004110 <_Error_Handler>:
{
 8004110:	b508      	push	{r3, lr}
	  HAL_GPIO_WritePin(LEDB12_GPIO_Port, LEDB12_Pin, GPIO_PIN_RESET);
 8004112:	4c04      	ldr	r4, [pc, #16]	; (8004124 <_Error_Handler+0x14>)
 8004114:	2200      	movs	r2, #0
 8004116:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800411a:	4620      	mov	r0, r4
 800411c:	f7fc fa4a 	bl	80005b4 <HAL_GPIO_WritePin>
 8004120:	e7f8      	b.n	8004114 <_Error_Handler+0x4>
 8004122:	bf00      	nop
 8004124:	40010c00 	.word	0x40010c00

08004128 <SendBitSet>:


extern uint8_t x_adr, y_adr;

void SendBitSet(void)
{
 8004128:	b510      	push	{r4, lr}
	/*PinReset(GPIOA, CLK_Pin);*/
	HAL_GPIO_WritePin(GPIOA, CLK_Pin, GPIO_PIN_RESET);
 800412a:	4c09      	ldr	r4, [pc, #36]	; (8004150 <SendBitSet+0x28>)
 800412c:	2200      	movs	r2, #0
 800412e:	4620      	mov	r0, r4
 8004130:	2108      	movs	r1, #8
 8004132:	f7fc fa3f 	bl	80005b4 <HAL_GPIO_WritePin>
	/*PinSet(GPIOA, DIN_Pin);*/
	HAL_GPIO_WritePin(GPIOA, DIN_Pin, GPIO_PIN_SET);
 8004136:	4620      	mov	r0, r4
 8004138:	2201      	movs	r2, #1
 800413a:	2110      	movs	r1, #16
 800413c:	f7fc fa3a 	bl	80005b4 <HAL_GPIO_WritePin>
	/*PinSet(GPIOA, CLK_Pin);*/
	HAL_GPIO_WritePin(GPIOA, CLK_Pin, GPIO_PIN_SET);
 8004140:	4620      	mov	r0, r4
}
 8004142:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(GPIOA, CLK_Pin, GPIO_PIN_SET);
 8004146:	2201      	movs	r2, #1
 8004148:	2108      	movs	r1, #8
 800414a:	f7fc ba33 	b.w	80005b4 <HAL_GPIO_WritePin>
 800414e:	bf00      	nop
 8004150:	40010800 	.word	0x40010800

08004154 <SendBitClr>:
void SendBitClr(void)
{
 8004154:	b510      	push	{r4, lr}
	/*PinReset(GPIOA, CLK_Pin);*/
	HAL_GPIO_WritePin(GPIOA, CLK_Pin, GPIO_PIN_RESET);
 8004156:	4c09      	ldr	r4, [pc, #36]	; (800417c <SendBitClr+0x28>)
 8004158:	2200      	movs	r2, #0
 800415a:	4620      	mov	r0, r4
 800415c:	2108      	movs	r1, #8
 800415e:	f7fc fa29 	bl	80005b4 <HAL_GPIO_WritePin>
	/*PinReset(GPIOA, DIN_Pin);*/
	HAL_GPIO_WritePin(GPIOA, DIN_Pin, GPIO_PIN_RESET);
 8004162:	4620      	mov	r0, r4
 8004164:	2200      	movs	r2, #0
 8004166:	2110      	movs	r1, #16
 8004168:	f7fc fa24 	bl	80005b4 <HAL_GPIO_WritePin>
	/*PinSet(GPIOA, CLK_Pin);*/
	HAL_GPIO_WritePin(GPIOA, CLK_Pin, GPIO_PIN_SET);
 800416c:	4620      	mov	r0, r4
}
 800416e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(GPIOA, CLK_Pin, GPIO_PIN_SET);
 8004172:	2201      	movs	r2, #1
 8004174:	2108      	movs	r1, #8
 8004176:	f7fc ba1d 	b.w	80005b4 <HAL_GPIO_WritePin>
 800417a:	bf00      	nop
 800417c:	40010800 	.word	0x40010800

08004180 <SendByte>:
void SendByte(uint8_t Byte)
{
 8004180:	b538      	push	{r3, r4, r5, lr}
	uint8_t i;
	/*PinReset(GPIOA, CE_Pin);*/
	HAL_GPIO_WritePin(GPIOA, CE_Pin, GPIO_PIN_RESET);
 8004182:	2200      	movs	r2, #0
{
 8004184:	4605      	mov	r5, r0
	HAL_GPIO_WritePin(GPIOA, CE_Pin, GPIO_PIN_RESET);
 8004186:	2140      	movs	r1, #64	; 0x40
 8004188:	480c      	ldr	r0, [pc, #48]	; (80041bc <SendByte+0x3c>)
 800418a:	f7fc fa13 	bl	80005b4 <HAL_GPIO_WritePin>
 800418e:	2407      	movs	r4, #7
 8004190:	e004      	b.n	800419c <SendByte+0x1c>
	for (i=7; i<=7; i--)
	{
		if ( Byte&(1<<i) )
			SendBitSet();
 8004192:	f7ff ffc9 	bl	8004128 <SendBitSet>
	for (i=7; i<=7; i--)
 8004196:	f114 34ff 	adds.w	r4, r4, #4294967295
 800419a:	d308      	bcc.n	80041ae <SendByte+0x2e>
		if ( Byte&(1<<i) )
 800419c:	fa45 f304 	asr.w	r3, r5, r4
 80041a0:	07db      	lsls	r3, r3, #31
 80041a2:	d4f6      	bmi.n	8004192 <SendByte+0x12>
		else
			SendBitClr();
 80041a4:	f7ff ffd6 	bl	8004154 <SendBitClr>
	for (i=7; i<=7; i--)
 80041a8:	f114 34ff 	adds.w	r4, r4, #4294967295
 80041ac:	d2f6      	bcs.n	800419c <SendByte+0x1c>
	}
	/*PinSet(GPIOA, CE_Pin);*/
	HAL_GPIO_WritePin(GPIOA, CE_Pin, GPIO_PIN_SET);
}
 80041ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_GPIO_WritePin(GPIOA, CE_Pin, GPIO_PIN_SET);
 80041b2:	2201      	movs	r2, #1
 80041b4:	2140      	movs	r1, #64	; 0x40
 80041b6:	4801      	ldr	r0, [pc, #4]	; (80041bc <SendByte+0x3c>)
 80041b8:	f7fc b9fc 	b.w	80005b4 <HAL_GPIO_WritePin>
 80041bc:	40010800 	.word	0x40010800

080041c0 <SendData>:
void SendData(uint8_t Data)
{
 80041c0:	b510      	push	{r4, lr}
 80041c2:	4604      	mov	r4, r0
	/*PinSet(GPIOA, DC_Pin);*/
	HAL_GPIO_WritePin(GPIOA, DC_Pin, GPIO_PIN_SET);
 80041c4:	2201      	movs	r2, #1
 80041c6:	4804      	ldr	r0, [pc, #16]	; (80041d8 <SendData+0x18>)
 80041c8:	2120      	movs	r1, #32
 80041ca:	f7fc f9f3 	bl	80005b4 <HAL_GPIO_WritePin>
	SendByte(Data);
 80041ce:	4620      	mov	r0, r4
}
 80041d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	SendByte(Data);
 80041d4:	f7ff bfd4 	b.w	8004180 <SendByte>
 80041d8:	40010800 	.word	0x40010800

080041dc <LCD_Init>:
	HAL_GPIO_WritePin(GPIOA, DC_Pin, GPIO_PIN_RESET);
	SendByte(Command);
}

void LCD_Init(void)
{
 80041dc:	b510      	push	{r4, lr}
	uint8_t Byte;
	uint16_t delay;

	/*PinSet(GPIOA, CE_Pin);*/
	HAL_GPIO_WritePin(GPIOA, CE_Pin, GPIO_PIN_SET);
 80041de:	4c21      	ldr	r4, [pc, #132]	; (8004264 <LCD_Init+0x88>)
 80041e0:	2201      	movs	r2, #1
 80041e2:	4620      	mov	r0, r4
 80041e4:	2140      	movs	r1, #64	; 0x40
 80041e6:	f7fc f9e5 	bl	80005b4 <HAL_GPIO_WritePin>

	/*PinReset(GPIOA, RST_Pin);*/
	HAL_GPIO_WritePin(GPIOA, RST_Pin, GPIO_PIN_RESET);
 80041ea:	4620      	mov	r0, r4
 80041ec:	2200      	movs	r2, #0
 80041ee:	2180      	movs	r1, #128	; 0x80
 80041f0:	f7fc f9e0 	bl	80005b4 <HAL_GPIO_WritePin>
		for (delay = 0xFFFF; delay !=0; delay--);

		//HAL_Delay(10);

	/*PinSet(GPIOA, RST_Pin);*/
	HAL_GPIO_WritePin(GPIOA, RST_Pin, GPIO_PIN_SET);
 80041f4:	4620      	mov	r0, r4
 80041f6:	2201      	movs	r2, #1
 80041f8:	2180      	movs	r1, #128	; 0x80
 80041fa:	f7fc f9db 	bl	80005b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, DC_Pin, GPIO_PIN_RESET);
 80041fe:	4620      	mov	r0, r4
 8004200:	2200      	movs	r2, #0
 8004202:	2120      	movs	r1, #32
 8004204:	f7fc f9d6 	bl	80005b4 <HAL_GPIO_WritePin>
	SendByte(Command);
 8004208:	2021      	movs	r0, #33	; 0x21
 800420a:	f7ff ffb9 	bl	8004180 <SendByte>
	HAL_GPIO_WritePin(GPIOA, DC_Pin, GPIO_PIN_RESET);
 800420e:	4620      	mov	r0, r4
 8004210:	2200      	movs	r2, #0
 8004212:	2120      	movs	r1, #32
 8004214:	f7fc f9ce 	bl	80005b4 <HAL_GPIO_WritePin>
	SendByte(Command);
 8004218:	2013      	movs	r0, #19
 800421a:	f7ff ffb1 	bl	8004180 <SendByte>
	HAL_GPIO_WritePin(GPIOA, DC_Pin, GPIO_PIN_RESET);
 800421e:	4620      	mov	r0, r4
 8004220:	2200      	movs	r2, #0
 8004222:	2120      	movs	r1, #32
 8004224:	f7fc f9c6 	bl	80005b4 <HAL_GPIO_WritePin>
	SendByte(Command);
 8004228:	2004      	movs	r0, #4
 800422a:	f7ff ffa9 	bl	8004180 <SendByte>
	HAL_GPIO_WritePin(GPIOA, DC_Pin, GPIO_PIN_RESET);
 800422e:	4620      	mov	r0, r4
 8004230:	2200      	movs	r2, #0
 8004232:	2120      	movs	r1, #32
 8004234:	f7fc f9be 	bl	80005b4 <HAL_GPIO_WritePin>
	SendByte(Command);
 8004238:	20c0      	movs	r0, #192	; 0xc0
 800423a:	f7ff ffa1 	bl	8004180 <SendByte>
	HAL_GPIO_WritePin(GPIOA, DC_Pin, GPIO_PIN_RESET);
 800423e:	4620      	mov	r0, r4
 8004240:	2200      	movs	r2, #0
 8004242:	2120      	movs	r1, #32
 8004244:	f7fc f9b6 	bl	80005b4 <HAL_GPIO_WritePin>
	SendByte(Command);
 8004248:	2020      	movs	r0, #32
 800424a:	f7ff ff99 	bl	8004180 <SendByte>
	HAL_GPIO_WritePin(GPIOA, DC_Pin, GPIO_PIN_RESET);
 800424e:	4620      	mov	r0, r4
 8004250:	2200      	movs	r2, #0
 8004252:	2120      	movs	r1, #32
 8004254:	f7fc f9ae 	bl	80005b4 <HAL_GPIO_WritePin>
	SendCom(Byte);
	Byte = 0b00100000;	// 
	SendCom(Byte);
	Byte = 0b00001100;	//  
	SendCom(Byte);
}
 8004258:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	SendByte(Command);
 800425c:	200c      	movs	r0, #12
 800425e:	f7ff bf8f 	b.w	8004180 <SendByte>
 8004262:	bf00      	nop
 8004264:	40010800 	.word	0x40010800

08004268 <XadressLCD>:

void XadressLCD(void)
{
 8004268:	b510      	push	{r4, lr}
	SendCom(0b10000000 + x_adr);
 800426a:	4b07      	ldr	r3, [pc, #28]	; (8004288 <XadressLCD+0x20>)
	HAL_GPIO_WritePin(GPIOA, DC_Pin, GPIO_PIN_RESET);
 800426c:	4807      	ldr	r0, [pc, #28]	; (800428c <XadressLCD+0x24>)
	SendCom(0b10000000 + x_adr);
 800426e:	781c      	ldrb	r4, [r3, #0]
	HAL_GPIO_WritePin(GPIOA, DC_Pin, GPIO_PIN_RESET);
 8004270:	2200      	movs	r2, #0
	SendCom(0b10000000 + x_adr);
 8004272:	f084 0480 	eor.w	r4, r4, #128	; 0x80
	HAL_GPIO_WritePin(GPIOA, DC_Pin, GPIO_PIN_RESET);
 8004276:	2120      	movs	r1, #32
 8004278:	f7fc f99c 	bl	80005b4 <HAL_GPIO_WritePin>
	SendByte(Command);
 800427c:	4620      	mov	r0, r4
}
 800427e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	SendByte(Command);
 8004282:	f7ff bf7d 	b.w	8004180 <SendByte>
 8004286:	bf00      	nop
 8004288:	20000456 	.word	0x20000456
 800428c:	40010800 	.word	0x40010800

08004290 <YadressLCD>:
void YadressLCD(void)
{
 8004290:	b510      	push	{r4, lr}
	SendCom(0b01000000 + y_adr);
 8004292:	4b07      	ldr	r3, [pc, #28]	; (80042b0 <YadressLCD+0x20>)
	HAL_GPIO_WritePin(GPIOA, DC_Pin, GPIO_PIN_RESET);
 8004294:	4807      	ldr	r0, [pc, #28]	; (80042b4 <YadressLCD+0x24>)
	SendCom(0b01000000 + y_adr);
 8004296:	781c      	ldrb	r4, [r3, #0]
	HAL_GPIO_WritePin(GPIOA, DC_Pin, GPIO_PIN_RESET);
 8004298:	2200      	movs	r2, #0
	SendCom(0b01000000 + y_adr);
 800429a:	3440      	adds	r4, #64	; 0x40
 800429c:	b2e4      	uxtb	r4, r4
	HAL_GPIO_WritePin(GPIOA, DC_Pin, GPIO_PIN_RESET);
 800429e:	2120      	movs	r1, #32
 80042a0:	f7fc f988 	bl	80005b4 <HAL_GPIO_WritePin>
	SendByte(Command);
 80042a4:	4620      	mov	r0, r4
}
 80042a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	SendByte(Command);
 80042aa:	f7ff bf69 	b.w	8004180 <SendByte>
 80042ae:	bf00      	nop
 80042b0:	20000458 	.word	0x20000458
 80042b4:	40010800 	.word	0x40010800

080042b8 <SetXY>:
void SetXY(uint8_t x, uint8_t y)
{
 80042b8:	b510      	push	{r4, lr}
 80042ba:	460c      	mov	r4, r1
	  x_adr = x;
 80042bc:	4b04      	ldr	r3, [pc, #16]	; (80042d0 <SetXY+0x18>)
 80042be:	7018      	strb	r0, [r3, #0]
	  XadressLCD();
 80042c0:	f7ff ffd2 	bl	8004268 <XadressLCD>
	  y_adr = y;
 80042c4:	4b03      	ldr	r3, [pc, #12]	; (80042d4 <SetXY+0x1c>)
 80042c6:	701c      	strb	r4, [r3, #0]
	  YadressLCD();
}
 80042c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  YadressLCD();
 80042cc:	f7ff bfe0 	b.w	8004290 <YadressLCD>
 80042d0:	20000456 	.word	0x20000456
 80042d4:	20000458 	.word	0x20000458

080042d8 <LCD_RAM_Clr>:

void LCD_RAM_Clr(void)
{
 80042d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t i;

	x_adr = 0;
 80042da:	2500      	movs	r5, #0
 80042dc:	4f17      	ldr	r7, [pc, #92]	; (800433c <LCD_RAM_Clr+0x64>)
	XadressLCD();
	y_adr = 0;
 80042de:	4e18      	ldr	r6, [pc, #96]	; (8004340 <LCD_RAM_Clr+0x68>)
	x_adr = 0;
 80042e0:	703d      	strb	r5, [r7, #0]
	YadressLCD();
 80042e2:	24fc      	movs	r4, #252	; 0xfc
	XadressLCD();
 80042e4:	f7ff ffc0 	bl	8004268 <XadressLCD>
	y_adr = 0;
 80042e8:	7035      	strb	r5, [r6, #0]
	YadressLCD();
 80042ea:	f7ff ffd1 	bl	8004290 <YadressLCD>
	HAL_GPIO_WritePin(GPIOA, DC_Pin, GPIO_PIN_SET);
 80042ee:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 80042f2:	f505 3584 	add.w	r5, r5, #67584	; 0x10800
 80042f6:	2201      	movs	r2, #1
 80042f8:	2120      	movs	r1, #32
 80042fa:	4628      	mov	r0, r5
 80042fc:	f7fc f95a 	bl	80005b4 <HAL_GPIO_WritePin>
	SendByte(Data);
 8004300:	2000      	movs	r0, #0
 8004302:	f7ff ff3d 	bl	8004180 <SendByte>
 8004306:	1e63      	subs	r3, r4, #1

	for (i=0; i<252; i++)
 8004308:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
 800430c:	d1f3      	bne.n	80042f6 <LCD_RAM_Clr+0x1e>
		SendData(0);
	x_adr = 0;
	y_adr = 3;
 800430e:	2303      	movs	r3, #3
	x_adr = 0;
 8004310:	703c      	strb	r4, [r7, #0]
	y_adr = 3;
 8004312:	7033      	strb	r3, [r6, #0]
	XadressLCD();
	YadressLCD();
 8004314:	24fc      	movs	r4, #252	; 0xfc
	XadressLCD();
 8004316:	f7ff ffa7 	bl	8004268 <XadressLCD>
	YadressLCD();
 800431a:	f7ff ffb9 	bl	8004290 <YadressLCD>
	HAL_GPIO_WritePin(GPIOA, DC_Pin, GPIO_PIN_SET);
 800431e:	4d09      	ldr	r5, [pc, #36]	; (8004344 <LCD_RAM_Clr+0x6c>)
 8004320:	2201      	movs	r2, #1
 8004322:	2120      	movs	r1, #32
 8004324:	4628      	mov	r0, r5
 8004326:	f7fc f945 	bl	80005b4 <HAL_GPIO_WritePin>
	SendByte(Data);
 800432a:	2000      	movs	r0, #0
 800432c:	f7ff ff28 	bl	8004180 <SendByte>
 8004330:	1e63      	subs	r3, r4, #1
	for (i=0; i<252; i++)
 8004332:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
 8004336:	d1f3      	bne.n	8004320 <LCD_RAM_Clr+0x48>
		SendData(0);
}
 8004338:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800433a:	bf00      	nop
 800433c:	20000456 	.word	0x20000456
 8004340:	20000458 	.word	0x20000458
 8004344:	40010800 	.word	0x40010800

08004348 <PrintFrame>:
void PrintFrame(void)
{
 8004348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t i;
	uint8_t byte;
	/*uint16_t delay;*/

	x_adr = 0;
 800434a:	2200      	movs	r2, #0
	y_adr = 3;
 800434c:	2303      	movs	r3, #3
	x_adr = 0;
 800434e:	4d52      	ldr	r5, [pc, #328]	; (8004498 <PrintFrame+0x150>)
	y_adr = 3;
 8004350:	4e52      	ldr	r6, [pc, #328]	; (800449c <PrintFrame+0x154>)
	x_adr = 0;
 8004352:	702a      	strb	r2, [r5, #0]
	y_adr = 3;
 8004354:	7033      	strb	r3, [r6, #0]
	XadressLCD();
	YadressLCD();
 8004356:	2454      	movs	r4, #84	; 0x54
	XadressLCD();
 8004358:	f7ff ff86 	bl	8004268 <XadressLCD>
	YadressLCD();
 800435c:	f7ff ff98 	bl	8004290 <YadressLCD>
	HAL_GPIO_WritePin(GPIOA, DC_Pin, GPIO_PIN_SET);
 8004360:	4f4f      	ldr	r7, [pc, #316]	; (80044a0 <PrintFrame+0x158>)
 8004362:	2201      	movs	r2, #1
 8004364:	2120      	movs	r1, #32
 8004366:	4638      	mov	r0, r7
 8004368:	f7fc f924 	bl	80005b4 <HAL_GPIO_WritePin>
	SendByte(Data);
 800436c:	2001      	movs	r0, #1
 800436e:	f7ff ff07 	bl	8004180 <SendByte>
 8004372:	1e63      	subs	r3, r4, #1
	for (i=0; i<84; i++)
 8004374:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
 8004378:	d1f3      	bne.n	8004362 <PrintFrame+0x1a>
	{
		byte = 1;
		SendData(byte);
	}
	x_adr = 0;
	y_adr = 5;
 800437a:	2305      	movs	r3, #5
	x_adr = 0;
 800437c:	702c      	strb	r4, [r5, #0]
	y_adr = 5;
 800437e:	7033      	strb	r3, [r6, #0]
	XadressLCD();
	YadressLCD();
 8004380:	2454      	movs	r4, #84	; 0x54
	XadressLCD();
 8004382:	f7ff ff71 	bl	8004268 <XadressLCD>
	YadressLCD();
 8004386:	f7ff ff83 	bl	8004290 <YadressLCD>
	HAL_GPIO_WritePin(GPIOA, DC_Pin, GPIO_PIN_SET);
 800438a:	4f45      	ldr	r7, [pc, #276]	; (80044a0 <PrintFrame+0x158>)
 800438c:	2201      	movs	r2, #1
 800438e:	2120      	movs	r1, #32
 8004390:	4638      	mov	r0, r7
 8004392:	f7fc f90f 	bl	80005b4 <HAL_GPIO_WritePin>
	SendByte(Data);
 8004396:	2080      	movs	r0, #128	; 0x80
 8004398:	f7ff fef2 	bl	8004180 <SendByte>
 800439c:	1e63      	subs	r3, r4, #1
	for (i=0; i<84; i++)
 800439e:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
 80043a2:	d1f3      	bne.n	800438c <PrintFrame+0x44>
	{
		byte = 0b10000000;
		SendData(byte);
	}

	x_adr = 0;
 80043a4:	702c      	strb	r4, [r5, #0]
	y_adr = 0;
 80043a6:	7034      	strb	r4, [r6, #0]
	XadressLCD();
 80043a8:	f7ff ff5e 	bl	8004268 <XadressLCD>
	YadressLCD();
 80043ac:	2454      	movs	r4, #84	; 0x54
 80043ae:	f7ff ff6f 	bl	8004290 <YadressLCD>
	HAL_GPIO_WritePin(GPIOA, DC_Pin, GPIO_PIN_SET);
 80043b2:	4f3b      	ldr	r7, [pc, #236]	; (80044a0 <PrintFrame+0x158>)
 80043b4:	2201      	movs	r2, #1
 80043b6:	2120      	movs	r1, #32
 80043b8:	4638      	mov	r0, r7
 80043ba:	f7fc f8fb 	bl	80005b4 <HAL_GPIO_WritePin>
	SendByte(Data);
 80043be:	2001      	movs	r0, #1
 80043c0:	f7ff fede 	bl	8004180 <SendByte>
 80043c4:	1e63      	subs	r3, r4, #1
	for (i=0; i<84; i++)
 80043c6:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
 80043ca:	d1f3      	bne.n	80043b4 <PrintFrame+0x6c>
		byte = 1;
		SendData(byte);
	}

	x_adr = 0;
	y_adr = 2;
 80043cc:	2302      	movs	r3, #2
	x_adr = 0;
 80043ce:	702c      	strb	r4, [r5, #0]
	y_adr = 2;
 80043d0:	7033      	strb	r3, [r6, #0]
	XadressLCD();
	YadressLCD();
 80043d2:	2454      	movs	r4, #84	; 0x54
	XadressLCD();
 80043d4:	f7ff ff48 	bl	8004268 <XadressLCD>
	YadressLCD();
 80043d8:	f7ff ff5a 	bl	8004290 <YadressLCD>
	HAL_GPIO_WritePin(GPIOA, DC_Pin, GPIO_PIN_SET);
 80043dc:	4f30      	ldr	r7, [pc, #192]	; (80044a0 <PrintFrame+0x158>)
 80043de:	2201      	movs	r2, #1
 80043e0:	2120      	movs	r1, #32
 80043e2:	4638      	mov	r0, r7
 80043e4:	f7fc f8e6 	bl	80005b4 <HAL_GPIO_WritePin>
	SendByte(Data);
 80043e8:	2080      	movs	r0, #128	; 0x80
 80043ea:	f7ff fec9 	bl	8004180 <SendByte>
 80043ee:	1e63      	subs	r3, r4, #1
	for (i=0; i<84; i++)
 80043f0:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
 80043f4:	d1f3      	bne.n	80043de <PrintFrame+0x96>
	HAL_GPIO_WritePin(GPIOA, DC_Pin, GPIO_PIN_RESET);
 80043f6:	4622      	mov	r2, r4
 80043f8:	2120      	movs	r1, #32
 80043fa:	4829      	ldr	r0, [pc, #164]	; (80044a0 <PrintFrame+0x158>)
 80043fc:	f7fc f8da 	bl	80005b4 <HAL_GPIO_WritePin>
	SendByte(Command);
 8004400:	2022      	movs	r0, #34	; 0x22
 8004402:	f7ff febd 	bl	8004180 <SendByte>
	SendCom(byte);

	x_adr = 0;
	y_adr = 0;
	XadressLCD();
	YadressLCD();
 8004406:	2706      	movs	r7, #6
	x_adr = 0;
 8004408:	702c      	strb	r4, [r5, #0]
	y_adr = 0;
 800440a:	7034      	strb	r4, [r6, #0]
	XadressLCD();
 800440c:	f7ff ff2c 	bl	8004268 <XadressLCD>
	YadressLCD();
 8004410:	f7ff ff3e 	bl	8004290 <YadressLCD>
	HAL_GPIO_WritePin(GPIOA, DC_Pin, GPIO_PIN_SET);
 8004414:	4c22      	ldr	r4, [pc, #136]	; (80044a0 <PrintFrame+0x158>)
 8004416:	2201      	movs	r2, #1
 8004418:	2120      	movs	r1, #32
 800441a:	4620      	mov	r0, r4
 800441c:	f7fc f8ca 	bl	80005b4 <HAL_GPIO_WritePin>
	SendByte(Data);
 8004420:	20ff      	movs	r0, #255	; 0xff
 8004422:	f7ff fead 	bl	8004180 <SendByte>
 8004426:	1e7b      	subs	r3, r7, #1
	for (i=0; i<6; i++)
 8004428:	f013 07ff 	ands.w	r7, r3, #255	; 0xff
 800442c:	d1f3      	bne.n	8004416 <PrintFrame+0xce>
	}

//	for (delay = 0xFFFF; delay !=0; delay--)
//			;

	x_adr = 83;
 800442e:	2353      	movs	r3, #83	; 0x53
	y_adr = 0;
 8004430:	7037      	strb	r7, [r6, #0]
	x_adr = 83;
 8004432:	702b      	strb	r3, [r5, #0]
	XadressLCD();
	YadressLCD();
 8004434:	2406      	movs	r4, #6
	XadressLCD();
 8004436:	f7ff ff17 	bl	8004268 <XadressLCD>
	YadressLCD();
 800443a:	f7ff ff29 	bl	8004290 <YadressLCD>
	HAL_GPIO_WritePin(GPIOA, DC_Pin, GPIO_PIN_SET);
 800443e:	4f18      	ldr	r7, [pc, #96]	; (80044a0 <PrintFrame+0x158>)
 8004440:	2201      	movs	r2, #1
 8004442:	2120      	movs	r1, #32
 8004444:	4638      	mov	r0, r7
 8004446:	f7fc f8b5 	bl	80005b4 <HAL_GPIO_WritePin>
	SendByte(Data);
 800444a:	20ff      	movs	r0, #255	; 0xff
 800444c:	f7ff fe98 	bl	8004180 <SendByte>
 8004450:	1e63      	subs	r3, r4, #1
	for (i=0; i<6; i++)
 8004452:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
 8004456:	d1f3      	bne.n	8004440 <PrintFrame+0xf8>
		SendData(byte);
	}

//	for (delay = 0xFFFF; delay !=0; delay--)
//			;
	x_adr = 64;
 8004458:	2340      	movs	r3, #64	; 0x40
	y_adr = 0;
 800445a:	7034      	strb	r4, [r6, #0]
	x_adr = 64;
 800445c:	702b      	strb	r3, [r5, #0]
	XadressLCD();
	YadressLCD();
 800445e:	2406      	movs	r4, #6
	XadressLCD();
 8004460:	f7ff ff02 	bl	8004268 <XadressLCD>
	YadressLCD();
 8004464:	f7ff ff14 	bl	8004290 <YadressLCD>
	HAL_GPIO_WritePin(GPIOA, DC_Pin, GPIO_PIN_SET);
 8004468:	4d0d      	ldr	r5, [pc, #52]	; (80044a0 <PrintFrame+0x158>)
 800446a:	2201      	movs	r2, #1
 800446c:	2120      	movs	r1, #32
 800446e:	4628      	mov	r0, r5
 8004470:	f7fc f8a0 	bl	80005b4 <HAL_GPIO_WritePin>
	SendByte(Data);
 8004474:	20ff      	movs	r0, #255	; 0xff
 8004476:	f7ff fe83 	bl	8004180 <SendByte>
 800447a:	1e62      	subs	r2, r4, #1
	for (i=0; i<6; i++)
 800447c:	f012 04ff 	ands.w	r4, r2, #255	; 0xff
 8004480:	d1f3      	bne.n	800446a <PrintFrame+0x122>
	HAL_GPIO_WritePin(GPIOA, DC_Pin, GPIO_PIN_RESET);
 8004482:	4622      	mov	r2, r4
 8004484:	4806      	ldr	r0, [pc, #24]	; (80044a0 <PrintFrame+0x158>)
 8004486:	2120      	movs	r1, #32
 8004488:	f7fc f894 	bl	80005b4 <HAL_GPIO_WritePin>
//	for (delay = 0xFFFF; delay !=0; delay--)
//			;

	byte = 0b00100000;	//horisontal adressation back
	SendCom(byte);
}
 800448c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	SendByte(Command);
 8004490:	2020      	movs	r0, #32
 8004492:	f7ff be75 	b.w	8004180 <SendByte>
 8004496:	bf00      	nop
 8004498:	20000456 	.word	0x20000456
 800449c:	20000458 	.word	0x20000458
 80044a0:	40010800 	.word	0x40010800

080044a4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80044a4:	4b25      	ldr	r3, [pc, #148]	; (800453c <HAL_MspInit+0x98>)
{
 80044a6:	b500      	push	{lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 80044a8:	699a      	ldr	r2, [r3, #24]
{
 80044aa:	b083      	sub	sp, #12
  __HAL_RCC_AFIO_CLK_ENABLE();
 80044ac:	f042 0201 	orr.w	r2, r2, #1
 80044b0:	619a      	str	r2, [r3, #24]
 80044b2:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80044b4:	2003      	movs	r0, #3
  __HAL_RCC_AFIO_CLK_ENABLE();
 80044b6:	f002 0201 	and.w	r2, r2, #1
 80044ba:	9200      	str	r2, [sp, #0]
 80044bc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80044be:	69da      	ldr	r2, [r3, #28]
 80044c0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80044c4:	61da      	str	r2, [r3, #28]
 80044c6:	69db      	ldr	r3, [r3, #28]
 80044c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044cc:	9301      	str	r3, [sp, #4]
 80044ce:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80044d0:	f7fb fe9e 	bl	8000210 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80044d4:	2200      	movs	r2, #0
 80044d6:	f06f 000b 	mvn.w	r0, #11
 80044da:	4611      	mov	r1, r2
 80044dc:	f7fb feaa 	bl	8000234 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80044e0:	2200      	movs	r2, #0
 80044e2:	f06f 000a 	mvn.w	r0, #10
 80044e6:	4611      	mov	r1, r2
 80044e8:	f7fb fea4 	bl	8000234 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80044ec:	2200      	movs	r2, #0
 80044ee:	f06f 0009 	mvn.w	r0, #9
 80044f2:	4611      	mov	r1, r2
 80044f4:	f7fb fe9e 	bl	8000234 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80044f8:	2200      	movs	r2, #0
 80044fa:	f06f 0004 	mvn.w	r0, #4
 80044fe:	4611      	mov	r1, r2
 8004500:	f7fb fe98 	bl	8000234 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8004504:	2200      	movs	r2, #0
 8004506:	f06f 0003 	mvn.w	r0, #3
 800450a:	4611      	mov	r1, r2
 800450c:	f7fb fe92 	bl	8000234 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8004510:	2200      	movs	r2, #0
 8004512:	f06f 0001 	mvn.w	r0, #1
 8004516:	4611      	mov	r1, r2
 8004518:	f7fb fe8c 	bl	8000234 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800451c:	2200      	movs	r2, #0
 800451e:	f04f 30ff 	mov.w	r0, #4294967295
 8004522:	4611      	mov	r1, r2
 8004524:	f7fb fe86 	bl	8000234 <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004528:	4a05      	ldr	r2, [pc, #20]	; (8004540 <HAL_MspInit+0x9c>)
 800452a:	6853      	ldr	r3, [r2, #4]
 800452c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8004530:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004534:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004536:	b003      	add	sp, #12
 8004538:	f85d fb04 	ldr.w	pc, [sp], #4
 800453c:	40021000 	.word	0x40021000
 8004540:	40010000 	.word	0x40010000

08004544 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 8004544:	6802      	ldr	r2, [r0, #0]
 8004546:	4b16      	ldr	r3, [pc, #88]	; (80045a0 <HAL_I2C_MspInit+0x5c>)
 8004548:	429a      	cmp	r2, r3
 800454a:	d000      	beq.n	800454e <HAL_I2C_MspInit+0xa>
 800454c:	4770      	bx	lr
{
 800454e:	b510      	push	{r4, lr}
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004550:	2212      	movs	r2, #18
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004552:	2303      	movs	r3, #3
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004554:	24c0      	movs	r4, #192	; 0xc0
{
 8004556:	b086      	sub	sp, #24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004558:	a902      	add	r1, sp, #8
 800455a:	4812      	ldr	r0, [pc, #72]	; (80045a4 <HAL_I2C_MspInit+0x60>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800455c:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800455e:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004560:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004562:	f7fb ff1f 	bl	80003a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8004566:	2200      	movs	r2, #0
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004568:	4b0f      	ldr	r3, [pc, #60]	; (80045a8 <HAL_I2C_MspInit+0x64>)
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800456a:	4611      	mov	r1, r2
    __HAL_RCC_I2C1_CLK_ENABLE();
 800456c:	69dc      	ldr	r4, [r3, #28]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800456e:	201f      	movs	r0, #31
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004570:	f444 1400 	orr.w	r4, r4, #2097152	; 0x200000
 8004574:	61dc      	str	r4, [r3, #28]
 8004576:	69db      	ldr	r3, [r3, #28]
 8004578:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800457c:	9301      	str	r3, [sp, #4]
 800457e:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8004580:	f7fb fe58 	bl	8000234 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8004584:	201f      	movs	r0, #31
 8004586:	f7fb fe8b 	bl	80002a0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800458a:	2200      	movs	r2, #0
 800458c:	2020      	movs	r0, #32
 800458e:	4611      	mov	r1, r2
 8004590:	f7fb fe50 	bl	8000234 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8004594:	2020      	movs	r0, #32
 8004596:	f7fb fe83 	bl	80002a0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800459a:	b006      	add	sp, #24
 800459c:	bd10      	pop	{r4, pc}
 800459e:	bf00      	nop
 80045a0:	40005400 	.word	0x40005400
 80045a4:	40010c00 	.word	0x40010c00
 80045a8:	40021000 	.word	0x40021000

080045ac <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80045ac:	b510      	push	{r4, lr}

  if(htim_base->Instance==TIM2)
 80045ae:	6803      	ldr	r3, [r0, #0]
{
 80045b0:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM2)
 80045b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045b6:	d004      	beq.n	80045c2 <HAL_TIM_Base_MspInit+0x16>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 80045b8:	4a12      	ldr	r2, [pc, #72]	; (8004604 <HAL_TIM_Base_MspInit+0x58>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d00e      	beq.n	80045dc <HAL_TIM_Base_MspInit+0x30>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80045be:	b002      	add	sp, #8
 80045c0:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 80045c2:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80045c6:	69da      	ldr	r2, [r3, #28]
 80045c8:	f042 0201 	orr.w	r2, r2, #1
 80045cc:	61da      	str	r2, [r3, #28]
 80045ce:	69db      	ldr	r3, [r3, #28]
 80045d0:	f003 0301 	and.w	r3, r3, #1
 80045d4:	9300      	str	r3, [sp, #0]
 80045d6:	9b00      	ldr	r3, [sp, #0]
}
 80045d8:	b002      	add	sp, #8
 80045da:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80045dc:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 80045de:	4b0a      	ldr	r3, [pc, #40]	; (8004608 <HAL_TIM_Base_MspInit+0x5c>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80045e0:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 80045e2:	69dc      	ldr	r4, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80045e4:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 80045e6:	f044 0402 	orr.w	r4, r4, #2
 80045ea:	61dc      	str	r4, [r3, #28]
 80045ec:	69db      	ldr	r3, [r3, #28]
 80045ee:	f003 0302 	and.w	r3, r3, #2
 80045f2:	9301      	str	r3, [sp, #4]
 80045f4:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80045f6:	f7fb fe1d 	bl	8000234 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80045fa:	201d      	movs	r0, #29
 80045fc:	f7fb fe50 	bl	80002a0 <HAL_NVIC_EnableIRQ>
}
 8004600:	e7dd      	b.n	80045be <HAL_TIM_Base_MspInit+0x12>
 8004602:	bf00      	nop
 8004604:	40000400 	.word	0x40000400
 8004608:	40021000 	.word	0x40021000

0800460c <NMI_Handler>:
 800460c:	4770      	bx	lr
 800460e:	bf00      	nop

08004610 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8004610:	e7fe      	b.n	8004610 <HardFault_Handler>
 8004612:	bf00      	nop

08004614 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8004614:	e7fe      	b.n	8004614 <MemManage_Handler>
 8004616:	bf00      	nop

08004618 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8004618:	e7fe      	b.n	8004618 <BusFault_Handler>
 800461a:	bf00      	nop

0800461c <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 800461c:	e7fe      	b.n	800461c <UsageFault_Handler>
 800461e:	bf00      	nop

08004620 <SVC_Handler>:
 8004620:	4770      	bx	lr
 8004622:	bf00      	nop

08004624 <DebugMon_Handler>:
 8004624:	4770      	bx	lr
 8004626:	bf00      	nop

08004628 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8004628:	4770      	bx	lr
 800462a:	bf00      	nop

0800462c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800462c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800462e:	f7fb fdcb 	bl	80001c8 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004632:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8004636:	f7fb be65 	b.w	8000304 <HAL_SYSTICK_IRQHandler>
 800463a:	bf00      	nop

0800463c <USB_LP_CAN1_RX0_IRQHandler>:
void USB_LP_CAN1_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800463c:	4801      	ldr	r0, [pc, #4]	; (8004644 <USB_LP_CAN1_RX0_IRQHandler+0x8>)
 800463e:	f7fd b981 	b.w	8001944 <HAL_PCD_IRQHandler>
 8004642:	bf00      	nop
 8004644:	200016c4 	.word	0x200016c4

08004648 <TIM3_IRQHandler>:

/**
* @brief This function handles TIM3 global interrupt.
*/
void TIM3_IRQHandler(void)
{
 8004648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800464a:	482e      	ldr	r0, [pc, #184]	; (8004704 <TIM3_IRQHandler+0xbc>)
 800464c:	f7fe f8c0 	bl	80027d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */


  if( HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin) == GPIO_PIN_RESET )
 8004650:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004654:	482c      	ldr	r0, [pc, #176]	; (8004708 <TIM3_IRQHandler+0xc0>)
 8004656:	f7fb ffa7 	bl	80005a8 <HAL_GPIO_ReadPin>
 800465a:	bb20      	cbnz	r0, 80046a6 <TIM3_IRQHandler+0x5e>
  {
	 /* polling button2 */
	  if( !but2 )		/*button is pressed just now*/
 800465c:	4c2b      	ldr	r4, [pc, #172]	; (800470c <TIM3_IRQHandler+0xc4>)
 800465e:	7823      	ldrb	r3, [r4, #0]
 8004660:	b343      	cbz	r3, 80046b4 <TIM3_IRQHandler+0x6c>
  }
  else if( but2 )		/*button was already pressed*/
	  but2 = 0;

  /* polling button1 */
  if( HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin) == GPIO_PIN_RESET )
 8004662:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004666:	4828      	ldr	r0, [pc, #160]	; (8004708 <TIM3_IRQHandler+0xc0>)
 8004668:	f7fb ff9e 	bl	80005a8 <HAL_GPIO_ReadPin>
 800466c:	b9a8      	cbnz	r0, 800469a <TIM3_IRQHandler+0x52>
  {
	  if( !but1 )
 800466e:	4c28      	ldr	r4, [pc, #160]	; (8004710 <TIM3_IRQHandler+0xc8>)
 8004670:	7825      	ldrb	r5, [r4, #0]
 8004672:	b9bd      	cbnz	r5, 80046a4 <TIM3_IRQHandler+0x5c>
	  {
		  switch(screen_state)
 8004674:	4b27      	ldr	r3, [pc, #156]	; (8004714 <TIM3_IRQHandler+0xcc>)
 8004676:	781e      	ldrb	r6, [r3, #0]
 8004678:	2e00      	cmp	r6, #0
 800467a:	d032      	beq.n	80046e2 <TIM3_IRQHandler+0x9a>
 800467c:	2e01      	cmp	r6, #1
 800467e:	d109      	bne.n	8004694 <TIM3_IRQHandler+0x4c>
		  {
		  case 0:
			  HAL_GPIO_TogglePin(LEDB12_GPIO_Port, LEDB12_Pin);
			  break;
		  case 1:
			  switch(menu_state)
 8004680:	4f25      	ldr	r7, [pc, #148]	; (8004718 <TIM3_IRQHandler+0xd0>)
 8004682:	783b      	ldrb	r3, [r7, #0]
 8004684:	2b01      	cmp	r3, #1
 8004686:	d038      	beq.n	80046fa <TIM3_IRQHandler+0xb2>
 8004688:	d333      	bcc.n	80046f2 <TIM3_IRQHandler+0xaa>
 800468a:	2b02      	cmp	r3, #2
 800468c:	d102      	bne.n	8004694 <TIM3_IRQHandler+0x4c>
			  case 1:
				  Switch1_2();
				  menu_state = 2;
				  break;
			  case 2:
				  Switch2_0();
 800468e:	f7ff fd2d 	bl	80040ec <Switch2_0>
				  menu_state = 0;
 8004692:	703d      	strb	r5, [r7, #0]
			  break;
		  default:
			  break;
		  }

		  but1 = 1;		/*flag of pressing button1*/
 8004694:	2301      	movs	r3, #1
 8004696:	7023      	strb	r3, [r4, #0]
 8004698:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	  }
  }
  else if(but1)
 800469a:	4b1d      	ldr	r3, [pc, #116]	; (8004710 <TIM3_IRQHandler+0xc8>)
 800469c:	781a      	ldrb	r2, [r3, #0]
 800469e:	b10a      	cbz	r2, 80046a4 <TIM3_IRQHandler+0x5c>
	  but1 = 0;
 80046a0:	2200      	movs	r2, #0
 80046a2:	701a      	strb	r2, [r3, #0]
 80046a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if( but2 )		/*button was already pressed*/
 80046a6:	4b19      	ldr	r3, [pc, #100]	; (800470c <TIM3_IRQHandler+0xc4>)
 80046a8:	781a      	ldrb	r2, [r3, #0]
 80046aa:	2a00      	cmp	r2, #0
 80046ac:	d0d9      	beq.n	8004662 <TIM3_IRQHandler+0x1a>
	  but2 = 0;
 80046ae:	2200      	movs	r2, #0
 80046b0:	701a      	strb	r2, [r3, #0]
 80046b2:	e7d6      	b.n	8004662 <TIM3_IRQHandler+0x1a>
		 switch(screen_state)
 80046b4:	4917      	ldr	r1, [pc, #92]	; (8004714 <TIM3_IRQHandler+0xcc>)
 80046b6:	780a      	ldrb	r2, [r1, #0]
 80046b8:	b162      	cbz	r2, 80046d4 <TIM3_IRQHandler+0x8c>
 80046ba:	2a01      	cmp	r2, #1
 80046bc:	d10e      	bne.n	80046dc <TIM3_IRQHandler+0x94>
			 switch(menu_state)
 80046be:	4a16      	ldr	r2, [pc, #88]	; (8004718 <TIM3_IRQHandler+0xd0>)
 80046c0:	7810      	ldrb	r0, [r2, #0]
 80046c2:	2802      	cmp	r0, #2
 80046c4:	d10a      	bne.n	80046dc <TIM3_IRQHandler+0x94>
				 screen_state = 0;
 80046c6:	700b      	strb	r3, [r1, #0]
				 menu_state = 0;
 80046c8:	7013      	strb	r3, [r2, #0]
				 LCD_RAM_Clr();	/* takes too much time for interrupt */
 80046ca:	f7ff fe05 	bl	80042d8 <LCD_RAM_Clr>
				 PrintFrame();	/*									 */
 80046ce:	f7ff fe3b 	bl	8004348 <PrintFrame>
				 break;
 80046d2:	e003      	b.n	80046dc <TIM3_IRQHandler+0x94>
			 screen_state = 1;
 80046d4:	2301      	movs	r3, #1
 80046d6:	700b      	strb	r3, [r1, #0]
			 Screen1();		/* takes too much time for interrupt */
 80046d8:	f7ff fc9a 	bl	8004010 <Screen1>
		  but2 = 1;		/*flag of pressing button2*/
 80046dc:	2301      	movs	r3, #1
 80046de:	7023      	strb	r3, [r4, #0]
 80046e0:	e7bf      	b.n	8004662 <TIM3_IRQHandler+0x1a>
			  HAL_GPIO_TogglePin(LEDB12_GPIO_Port, LEDB12_Pin);
 80046e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80046e6:	4808      	ldr	r0, [pc, #32]	; (8004708 <TIM3_IRQHandler+0xc0>)
 80046e8:	f7fb ff68 	bl	80005bc <HAL_GPIO_TogglePin>
		  but1 = 1;		/*flag of pressing button1*/
 80046ec:	2301      	movs	r3, #1
 80046ee:	7023      	strb	r3, [r4, #0]
 80046f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				  Switch0_1();
 80046f2:	f7ff fcd7 	bl	80040a4 <Switch0_1>
				  menu_state = 1;
 80046f6:	703e      	strb	r6, [r7, #0]
				  break;
 80046f8:	e7cc      	b.n	8004694 <TIM3_IRQHandler+0x4c>
				  Switch1_2();
 80046fa:	f7ff fce5 	bl	80040c8 <Switch1_2>
				  menu_state = 2;
 80046fe:	2302      	movs	r3, #2
 8004700:	703b      	strb	r3, [r7, #0]
				  break;
 8004702:	e7c7      	b.n	8004694 <TIM3_IRQHandler+0x4c>
 8004704:	20000414 	.word	0x20000414
 8004708:	40010c00 	.word	0x40010c00
 800470c:	20000410 	.word	0x20000410
 8004710:	200003ba 	.word	0x200003ba
 8004714:	200003b9 	.word	0x200003b9
 8004718:	20000457 	.word	0x20000457

0800471c <I2C1_EV_IRQHandler>:
void I2C1_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800471c:	4801      	ldr	r0, [pc, #4]	; (8004724 <I2C1_EV_IRQHandler+0x8>)
 800471e:	f7fc bb39 	b.w	8000d94 <HAL_I2C_EV_IRQHandler>
 8004722:	bf00      	nop
 8004724:	200003bc 	.word	0x200003bc

08004728 <I2C1_ER_IRQHandler>:
void I2C1_ER_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8004728:	4801      	ldr	r0, [pc, #4]	; (8004730 <I2C1_ER_IRQHandler+0x8>)
 800472a:	f7fc bf1b 	b.w	8001564 <HAL_I2C_ER_IRQHandler>
 800472e:	bf00      	nop
 8004730:	200003bc 	.word	0x200003bc

08004734 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004734:	b430      	push	{r4, r5}

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8004736:	f44f 051f 	mov.w	r5, #10420224	; 0x9f0000
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800473a:	f04f 6400 	mov.w	r4, #134217728	; 0x8000000
  RCC->CR |= 0x00000001U;
 800473e:	4b0e      	ldr	r3, [pc, #56]	; (8004778 <SystemInit+0x44>)
  RCC->CFGR &= 0xF8FF0000U;
 8004740:	4a0e      	ldr	r2, [pc, #56]	; (800477c <SystemInit+0x48>)
  RCC->CR |= 0x00000001U;
 8004742:	6819      	ldr	r1, [r3, #0]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8004744:	480e      	ldr	r0, [pc, #56]	; (8004780 <SystemInit+0x4c>)
  RCC->CR |= 0x00000001U;
 8004746:	f041 0101 	orr.w	r1, r1, #1
 800474a:	6019      	str	r1, [r3, #0]
  RCC->CFGR &= 0xF8FF0000U;
 800474c:	6859      	ldr	r1, [r3, #4]
 800474e:	400a      	ands	r2, r1
 8004750:	605a      	str	r2, [r3, #4]
  RCC->CR &= 0xFEF6FFFFU;
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8004758:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800475c:	601a      	str	r2, [r3, #0]
  RCC->CR &= 0xFFFBFFFFU;
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004764:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= 0xFF80FFFFU;
 8004766:	685a      	ldr	r2, [r3, #4]
 8004768:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 800476c:	605a      	str	r2, [r3, #4]
  RCC->CIR = 0x009F0000U;
 800476e:	609d      	str	r5, [r3, #8]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8004770:	6084      	str	r4, [r0, #8]
#endif 
}
 8004772:	bc30      	pop	{r4, r5}
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop
 8004778:	40021000 	.word	0x40021000
 800477c:	f8ff0000 	.word	0xf8ff0000
 8004780:	e000ed00 	.word	0xe000ed00

08004784 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8004784:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);
 8004786:	4c09      	ldr	r4, [pc, #36]	; (80047ac <MX_USB_DEVICE_Init+0x28>)
 8004788:	2200      	movs	r2, #0
 800478a:	4620      	mov	r0, r4
 800478c:	4908      	ldr	r1, [pc, #32]	; (80047b0 <MX_USB_DEVICE_Init+0x2c>)
 800478e:	f7fe fef7 	bl	8003580 <USBD_Init>

  USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC);
 8004792:	4620      	mov	r0, r4
 8004794:	4907      	ldr	r1, [pc, #28]	; (80047b4 <MX_USB_DEVICE_Init+0x30>)
 8004796:	f7fe ff09 	bl	80035ac <USBD_RegisterClass>

  USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS);
 800479a:	4620      	mov	r0, r4
 800479c:	4906      	ldr	r1, [pc, #24]	; (80047b8 <MX_USB_DEVICE_Init+0x34>)
 800479e:	f7fe fea9 	bl	80034f4 <USBD_CDC_RegisterInterface>

  USBD_Start(&hUsbDeviceFS);
 80047a2:	4620      	mov	r0, r4

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80047a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_Start(&hUsbDeviceFS);
 80047a8:	f7fe bf08 	b.w	80035bc <USBD_Start>
 80047ac:	200004a0 	.word	0x200004a0
 80047b0:	2000013c 	.word	0x2000013c
 80047b4:	20000008 	.word	0x20000008
 80047b8:	2000012c 	.word	0x2000012c

080047bc <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 80047bc:	2000      	movs	r0, #0
 80047be:	4770      	bx	lr

080047c0 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 80047c0:	2000      	movs	r0, #0
 80047c2:	4770      	bx	lr

080047c4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80047c4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80047c6:	4c05      	ldr	r4, [pc, #20]	; (80047dc <CDC_Receive_FS+0x18>)
 80047c8:	4601      	mov	r1, r0
 80047ca:	4620      	mov	r0, r4
 80047cc:	f7fe fea2 	bl	8003514 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80047d0:	4620      	mov	r0, r4
 80047d2:	f7fe febd 	bl	8003550 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
  /* USER CODE END 6 */
}
 80047d6:	2000      	movs	r0, #0
 80047d8:	bd10      	pop	{r4, pc}
 80047da:	bf00      	nop
 80047dc:	200004a0 	.word	0x200004a0

080047e0 <CDC_Init_FS>:
{
 80047e0:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80047e2:	4c06      	ldr	r4, [pc, #24]	; (80047fc <CDC_Init_FS+0x1c>)
 80047e4:	2200      	movs	r2, #0
 80047e6:	4620      	mov	r0, r4
 80047e8:	4905      	ldr	r1, [pc, #20]	; (8004800 <CDC_Init_FS+0x20>)
 80047ea:	f7fe fe8b 	bl	8003504 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80047ee:	4620      	mov	r0, r4
 80047f0:	4904      	ldr	r1, [pc, #16]	; (8004804 <CDC_Init_FS+0x24>)
 80047f2:	f7fe fe8f 	bl	8003514 <USBD_CDC_SetRxBuffer>
}
 80047f6:	2000      	movs	r0, #0
 80047f8:	bd10      	pop	{r4, pc}
 80047fa:	bf00      	nop
 80047fc:	200004a0 	.word	0x200004a0
 8004800:	20000ec4 	.word	0x20000ec4
 8004804:	200006c4 	.word	0x200006c4

08004808 <CDC_Transmit_FS>:
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8004808:	4b0b      	ldr	r3, [pc, #44]	; (8004838 <CDC_Transmit_FS+0x30>)
{
 800480a:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800480c:	f8d3 4218 	ldr.w	r4, [r3, #536]	; 0x218

  while(hcdc->TxState);	//MY CODE - KVV
 8004810:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8004814:	2b00      	cmp	r3, #0
 8004816:	d1fb      	bne.n	8004810 <CDC_Transmit_FS+0x8>

  if (hcdc->TxState != 0){
 8004818:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 800481c:	b10b      	cbz	r3, 8004822 <CDC_Transmit_FS+0x1a>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
  /* USER CODE END 7 */
  return result;
}
 800481e:	2001      	movs	r0, #1
 8004820:	bd10      	pop	{r4, pc}
 8004822:	460a      	mov	r2, r1
 8004824:	4601      	mov	r1, r0
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8004826:	4804      	ldr	r0, [pc, #16]	; (8004838 <CDC_Transmit_FS+0x30>)
 8004828:	f7fe fe6c 	bl	8003504 <USBD_CDC_SetTxBuffer>
}
 800482c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8004830:	4801      	ldr	r0, [pc, #4]	; (8004838 <CDC_Transmit_FS+0x30>)
 8004832:	f7fe be75 	b.w	8003520 <USBD_CDC_TransmitPacket>
 8004836:	bf00      	nop
 8004838:	200004a0 	.word	0x200004a0

0800483c <HAL_PCD_MspInit>:
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
  if(pcdHandle->Instance==USB)
 800483c:	6802      	ldr	r2, [r0, #0]
 800483e:	4b0d      	ldr	r3, [pc, #52]	; (8004874 <HAL_PCD_MspInit+0x38>)
 8004840:	429a      	cmp	r2, r3
 8004842:	d000      	beq.n	8004846 <HAL_PCD_MspInit+0xa>
 8004844:	4770      	bx	lr
  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8004846:	2200      	movs	r2, #0
    __HAL_RCC_USB_CLK_ENABLE();
 8004848:	f503 33da 	add.w	r3, r3, #111616	; 0x1b400
{
 800484c:	b510      	push	{r4, lr}
    __HAL_RCC_USB_CLK_ENABLE();
 800484e:	69dc      	ldr	r4, [r3, #28]
{
 8004850:	b082      	sub	sp, #8
    __HAL_RCC_USB_CLK_ENABLE();
 8004852:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
 8004856:	61dc      	str	r4, [r3, #28]
 8004858:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800485a:	4611      	mov	r1, r2
    __HAL_RCC_USB_CLK_ENABLE();
 800485c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004860:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8004862:	2014      	movs	r0, #20
    __HAL_RCC_USB_CLK_ENABLE();
 8004864:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8004866:	f7fb fce5 	bl	8000234 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800486a:	2014      	movs	r0, #20
 800486c:	f7fb fd18 	bl	80002a0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8004870:	b002      	add	sp, #8
 8004872:	bd10      	pop	{r4, pc}
 8004874:	40005c00 	.word	0x40005c00

08004878 <HAL_PCD_SetupStageCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8004878:	f200 412c 	addw	r1, r0, #1068	; 0x42c
 800487c:	f8d0 045c 	ldr.w	r0, [r0, #1116]	; 0x45c
 8004880:	f7fe beb4 	b.w	80035ec <USBD_LL_SetupStage>

08004884 <HAL_PCD_DataOutStageCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8004884:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8004888:	f8d3 223c 	ldr.w	r2, [r3, #572]	; 0x23c
 800488c:	f8d0 045c 	ldr.w	r0, [r0, #1116]	; 0x45c
 8004890:	f7fe bedc 	b.w	800364c <USBD_LL_DataOutStage>

08004894 <HAL_PCD_DataInStageCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8004894:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8004898:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800489a:	f8d0 045c 	ldr.w	r0, [r0, #1116]	; 0x45c
 800489e:	f7fe bf0b 	b.w	80036b8 <USBD_LL_DataInStage>
 80048a2:	bf00      	nop

080048a4 <HAL_PCD_SOFCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80048a4:	f8d0 045c 	ldr.w	r0, [r0, #1116]	; 0x45c
 80048a8:	f7fe bf8e 	b.w	80037c8 <USBD_LL_SOF>

080048ac <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 80048ac:	b510      	push	{r4, lr}
 80048ae:	4604      	mov	r4, r0
	
  default:
    speed = USBD_SPEED_FULL;
    break;    
  }
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80048b0:	2101      	movs	r1, #1
 80048b2:	f8d0 045c 	ldr.w	r0, [r0, #1116]	; 0x45c
 80048b6:	f7fe ff71 	bl	800379c <USBD_LL_SetSpeed>
  
  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80048ba:	f8d4 045c 	ldr.w	r0, [r4, #1116]	; 0x45c
}
 80048be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80048c2:	f7fe bf4b 	b.w	800375c <USBD_LL_Reset>
 80048c6:	bf00      	nop

080048c8 <HAL_PCD_SuspendCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 80048c8:	b510      	push	{r4, lr}
 80048ca:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80048cc:	f8d0 045c 	ldr.w	r0, [r0, #1116]	; 0x45c
 80048d0:	f7fe ff68 	bl	80037a4 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80048d4:	69a3      	ldr	r3, [r4, #24]
 80048d6:	b123      	cbz	r3, 80048e2 <HAL_PCD_SuspendCallback+0x1a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80048d8:	4a02      	ldr	r2, [pc, #8]	; (80048e4 <HAL_PCD_SuspendCallback+0x1c>)
 80048da:	6913      	ldr	r3, [r2, #16]
 80048dc:	f043 0306 	orr.w	r3, r3, #6
 80048e0:	6113      	str	r3, [r2, #16]
 80048e2:	bd10      	pop	{r4, pc}
 80048e4:	e000ed00 	.word	0xe000ed00

080048e8 <HAL_PCD_ResumeCallback>:
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80048e8:	f8d0 045c 	ldr.w	r0, [r0, #1116]	; 0x45c
 80048ec:	f7fe bf64 	b.w	80037b8 <USBD_LL_Resume>

080048f0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80048f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  hpcd_USB_FS.Instance = USB;
  hpcd_USB_FS.Init.dev_endpoints = 8;
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_8;
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80048f2:	2200      	movs	r2, #0
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80048f4:	2608      	movs	r6, #8
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80048f6:	2502      	movs	r5, #2
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_8;
 80048f8:	2103      	movs	r1, #3
  hpcd_USB_FS.pData = pdev;
 80048fa:	4b1f      	ldr	r3, [pc, #124]	; (8004978 <USBD_LL_Init+0x88>)
  hpcd_USB_FS.Instance = USB;
 80048fc:	4f1f      	ldr	r7, [pc, #124]	; (800497c <USBD_LL_Init+0x8c>)
  hpcd_USB_FS.pData = pdev;
 80048fe:	f8c3 045c 	str.w	r0, [r3, #1116]	; 0x45c
{
 8004902:	4604      	mov	r4, r0
  pdev->pData = &hpcd_USB_FS;
 8004904:	f8c0 3220 	str.w	r3, [r0, #544]	; 0x220
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8004908:	4618      	mov	r0, r3
  hpcd_USB_FS.Instance = USB;
 800490a:	601f      	str	r7, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800490c:	605e      	str	r6, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800490e:	609d      	str	r5, [r3, #8]
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_8;
 8004910:	60d9      	str	r1, [r3, #12]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8004912:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8004914:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8004916:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8004918:	f7fc fefc 	bl	8001714 <HAL_PCD_Init>
 800491c:	b120      	cbz	r0, 8004928 <USBD_LL_Init+0x38>
  {
    _Error_Handler(__FILE__, __LINE__);
 800491e:	f240 112b 	movw	r1, #299	; 0x12b
 8004922:	4817      	ldr	r0, [pc, #92]	; (8004980 <USBD_LL_Init+0x90>)
 8004924:	f7ff fbf4 	bl	8004110 <_Error_Handler>
  }

  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8004928:	2200      	movs	r2, #0
 800492a:	2318      	movs	r3, #24
 800492c:	4611      	mov	r1, r2
 800492e:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 8004932:	f7fd faf9 	bl	8001f28 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8004936:	2358      	movs	r3, #88	; 0x58
 8004938:	2200      	movs	r2, #0
 800493a:	2180      	movs	r1, #128	; 0x80
 800493c:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 8004940:	f7fd faf2 	bl	8001f28 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8004944:	23c0      	movs	r3, #192	; 0xc0
 8004946:	2200      	movs	r2, #0
 8004948:	2181      	movs	r1, #129	; 0x81
 800494a:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 800494e:	f7fd faeb 	bl	8001f28 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8004952:	f44f 7388 	mov.w	r3, #272	; 0x110
 8004956:	2200      	movs	r2, #0
 8004958:	2101      	movs	r1, #1
 800495a:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 800495e:	f7fd fae3 	bl	8001f28 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8004962:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 8004966:	f44f 7380 	mov.w	r3, #256	; 0x100
 800496a:	2200      	movs	r2, #0
 800496c:	2182      	movs	r1, #130	; 0x82
 800496e:	f7fd fadb 	bl	8001f28 <HAL_PCDEx_PMAConfig>
  return USBD_OK;
}
 8004972:	2000      	movs	r0, #0
 8004974:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004976:	bf00      	nop
 8004978:	200016c4 	.word	0x200016c4
 800497c:	40005c00 	.word	0x40005c00
 8004980:	08005180 	.word	0x08005180

08004984 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8004984:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8004986:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800498a:	f7fc ff2f 	bl	80017ec <HAL_PCD_Start>
 800498e:	2803      	cmp	r0, #3
 8004990:	bf9a      	itte	ls
 8004992:	4b02      	ldrls	r3, [pc, #8]	; (800499c <USBD_LL_Start+0x18>)
 8004994:	5c18      	ldrbls	r0, [r3, r0]
 8004996:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 8004998:	bd08      	pop	{r3, pc}
 800499a:	bf00      	nop
 800499c:	0800517c 	.word	0x0800517c

080049a0 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80049a0:	b510      	push	{r4, lr}
 80049a2:	461c      	mov	r4, r3
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80049a4:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80049a8:	4613      	mov	r3, r2
 80049aa:	4622      	mov	r2, r4
 80049ac:	f7fc ff4a 	bl	8001844 <HAL_PCD_EP_Open>
 80049b0:	2803      	cmp	r0, #3
 80049b2:	bf9a      	itte	ls
 80049b4:	4b01      	ldrls	r3, [pc, #4]	; (80049bc <USBD_LL_OpenEP+0x1c>)
 80049b6:	5c18      	ldrbls	r0, [r3, r0]
 80049b8:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 80049ba:	bd10      	pop	{r4, pc}
 80049bc:	0800517c 	.word	0x0800517c

080049c0 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80049c0:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80049c2:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80049c6:	f7fc ff63 	bl	8001890 <HAL_PCD_EP_Close>
 80049ca:	2803      	cmp	r0, #3
 80049cc:	bf9a      	itte	ls
 80049ce:	4b02      	ldrls	r3, [pc, #8]	; (80049d8 <USBD_LL_CloseEP+0x18>)
 80049d0:	5c18      	ldrbls	r0, [r3, r0]
 80049d2:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 80049d4:	bd08      	pop	{r3, pc}
 80049d6:	bf00      	nop
 80049d8:	0800517c 	.word	0x0800517c

080049dc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80049dc:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80049de:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80049e2:	f7fd fa4f 	bl	8001e84 <HAL_PCD_EP_SetStall>
 80049e6:	2803      	cmp	r0, #3
 80049e8:	bf9a      	itte	ls
 80049ea:	4b02      	ldrls	r3, [pc, #8]	; (80049f4 <USBD_LL_StallEP+0x18>)
 80049ec:	5c18      	ldrbls	r0, [r3, r0]
 80049ee:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 80049f0:	bd08      	pop	{r3, pc}
 80049f2:	bf00      	nop
 80049f4:	0800517c 	.word	0x0800517c

080049f8 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80049f8:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 80049fa:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80049fe:	f7fd fa6d 	bl	8001edc <HAL_PCD_EP_ClrStall>
 8004a02:	2803      	cmp	r0, #3
 8004a04:	bf9a      	itte	ls
 8004a06:	4b02      	ldrls	r3, [pc, #8]	; (8004a10 <USBD_LL_ClearStallEP+0x18>)
 8004a08:	5c18      	ldrbls	r0, [r3, r0]
 8004a0a:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 8004a0c:	bd08      	pop	{r3, pc}
 8004a0e:	bf00      	nop
 8004a10:	0800517c 	.word	0x0800517c

08004a14 <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
 8004a14:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8004a16:	f8d0 3220 	ldr.w	r3, [r0, #544]	; 0x220
  if((ep_addr & 0x80) == 0x80)
 8004a1a:	d404      	bmi.n	8004a26 <USBD_LL_IsStallEP+0x12>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8004a1c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8004a20:	f893 022a 	ldrb.w	r0, [r3, #554]	; 0x22a
  }
}
 8004a24:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8004a26:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8004a2a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8004a2e:	f893 002a 	ldrb.w	r0, [r3, #42]	; 0x2a
 8004a32:	4770      	bx	lr

08004a34 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8004a34:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8004a36:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8004a3a:	f7fc feef 	bl	800181c <HAL_PCD_SetAddress>
 8004a3e:	2803      	cmp	r0, #3
 8004a40:	bf9a      	itte	ls
 8004a42:	4b02      	ldrls	r3, [pc, #8]	; (8004a4c <USBD_LL_SetUSBAddress+0x18>)
 8004a44:	5c18      	ldrbls	r0, [r3, r0]
 8004a46:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8004a48:	bd08      	pop	{r3, pc}
 8004a4a:	bf00      	nop
 8004a4c:	0800517c 	.word	0x0800517c

08004a50 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8004a50:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8004a52:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8004a56:	f7fc ff5f 	bl	8001918 <HAL_PCD_EP_Transmit>
 8004a5a:	2803      	cmp	r0, #3
 8004a5c:	bf9a      	itte	ls
 8004a5e:	4b02      	ldrls	r3, [pc, #8]	; (8004a68 <USBD_LL_Transmit+0x18>)
 8004a60:	5c18      	ldrbls	r0, [r3, r0]
 8004a62:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;    
}
 8004a64:	bd08      	pop	{r3, pc}
 8004a66:	bf00      	nop
 8004a68:	0800517c 	.word	0x0800517c

08004a6c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8004a6c:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8004a6e:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8004a72:	f7fc ff31 	bl	80018d8 <HAL_PCD_EP_Receive>
 8004a76:	2803      	cmp	r0, #3
 8004a78:	bf9a      	itte	ls
 8004a7a:	4b02      	ldrls	r3, [pc, #8]	; (8004a84 <USBD_LL_PrepareReceive+0x18>)
 8004a7c:	5c18      	ldrbls	r0, [r3, r0]
 8004a7e:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 8004a80:	bd08      	pop	{r3, pc}
 8004a82:	bf00      	nop
 8004a84:	0800517c 	.word	0x0800517c

08004a88 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8004a88:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8004a8a:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8004a8e:	f7fc ff3b 	bl	8001908 <HAL_PCD_EP_GetRxCount>
}
 8004a92:	bd08      	pop	{r3, pc}

08004a94 <USBD_static_malloc>:
  */
void *USBD_static_malloc(uint32_t size)
{
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
}
 8004a94:	4800      	ldr	r0, [pc, #0]	; (8004a98 <USBD_static_malloc+0x4>)
 8004a96:	4770      	bx	lr
 8004a98:	20000190 	.word	0x20000190

08004a9c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8004a9c:	4770      	bx	lr
 8004a9e:	bf00      	nop

08004aa0 <HAL_PCDEx_SetConnectionState>:
  * @param hpcd: PCD handle
  * @param state: Connection state (0: disconnected / 1: connected)
  * @retval None
  */
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
{
 8004aa0:	4770      	bx	lr
 8004aa2:	bf00      	nop

08004aa4 <USBD_FS_DeviceDescriptor>:
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_FS_DeviceDesc);
 8004aa4:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 8004aa6:	4801      	ldr	r0, [pc, #4]	; (8004aac <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 8004aa8:	800b      	strh	r3, [r1, #0]
}
 8004aaa:	4770      	bx	lr
 8004aac:	20000158 	.word	0x20000158

08004ab0 <USBD_FS_LangIDStrDescriptor>:
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_LangIDDesc);
 8004ab0:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 8004ab2:	4801      	ldr	r0, [pc, #4]	; (8004ab8 <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 8004ab4:	800b      	strh	r3, [r1, #0]
}
 8004ab6:	4770      	bx	lr
 8004ab8:	2000016c 	.word	0x2000016c

08004abc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004abc:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8004abe:	4c04      	ldr	r4, [pc, #16]	; (8004ad0 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 8004ac0:	460a      	mov	r2, r1
 8004ac2:	4804      	ldr	r0, [pc, #16]	; (8004ad4 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8004ac4:	4621      	mov	r1, r4
 8004ac6:	f7ff f875 	bl	8003bb4 <USBD_GetString>
  return USBD_StrDesc;
}
 8004aca:	4620      	mov	r0, r4
 8004acc:	bd10      	pop	{r4, pc}
 8004ace:	bf00      	nop
 8004ad0:	20001b24 	.word	0x20001b24
 8004ad4:	080051b0 	.word	0x080051b0

08004ad8 <USBD_FS_ProductStrDescriptor>:
{
 8004ad8:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8004ada:	4c04      	ldr	r4, [pc, #16]	; (8004aec <USBD_FS_ProductStrDescriptor+0x14>)
 8004adc:	460a      	mov	r2, r1
 8004ade:	4804      	ldr	r0, [pc, #16]	; (8004af0 <USBD_FS_ProductStrDescriptor+0x18>)
 8004ae0:	4621      	mov	r1, r4
 8004ae2:	f7ff f867 	bl	8003bb4 <USBD_GetString>
}
 8004ae6:	4620      	mov	r0, r4
 8004ae8:	bd10      	pop	{r4, pc}
 8004aea:	bf00      	nop
 8004aec:	20001b24 	.word	0x20001b24
 8004af0:	080051c4 	.word	0x080051c4

08004af4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004af4:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
 8004af6:	4c04      	ldr	r4, [pc, #16]	; (8004b08 <USBD_FS_SerialStrDescriptor+0x14>)
 8004af8:	460a      	mov	r2, r1
 8004afa:	4804      	ldr	r0, [pc, #16]	; (8004b0c <USBD_FS_SerialStrDescriptor+0x18>)
 8004afc:	4621      	mov	r1, r4
 8004afe:	f7ff f859 	bl	8003bb4 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 8004b02:	4620      	mov	r0, r4
 8004b04:	bd10      	pop	{r4, pc}
 8004b06:	bf00      	nop
 8004b08:	20001b24 	.word	0x20001b24
 8004b0c:	080051dc 	.word	0x080051dc

08004b10 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004b10:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8004b12:	4c04      	ldr	r4, [pc, #16]	; (8004b24 <USBD_FS_ConfigStrDescriptor+0x14>)
 8004b14:	460a      	mov	r2, r1
 8004b16:	4804      	ldr	r0, [pc, #16]	; (8004b28 <USBD_FS_ConfigStrDescriptor+0x18>)
 8004b18:	4621      	mov	r1, r4
 8004b1a:	f7ff f84b 	bl	8003bb4 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 8004b1e:	4620      	mov	r0, r4
 8004b20:	bd10      	pop	{r4, pc}
 8004b22:	bf00      	nop
 8004b24:	20001b24 	.word	0x20001b24
 8004b28:	08005194 	.word	0x08005194

08004b2c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004b2c:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8004b2e:	4c04      	ldr	r4, [pc, #16]	; (8004b40 <USBD_FS_InterfaceStrDescriptor+0x14>)
 8004b30:	460a      	mov	r2, r1
 8004b32:	4804      	ldr	r0, [pc, #16]	; (8004b44 <USBD_FS_InterfaceStrDescriptor+0x18>)
 8004b34:	4621      	mov	r1, r4
 8004b36:	f7ff f83d 	bl	8003bb4 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 8004b3a:	4620      	mov	r0, r4
 8004b3c:	bd10      	pop	{r4, pc}
 8004b3e:	bf00      	nop
 8004b40:	20001b24 	.word	0x20001b24
 8004b44:	080051a0 	.word	0x080051a0

08004b48 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004b48:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8004b4a:	e003      	b.n	8004b54 <LoopCopyDataInit>

08004b4c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8004b4c:	4b0b      	ldr	r3, [pc, #44]	; (8004b7c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8004b4e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8004b50:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8004b52:	3104      	adds	r1, #4

08004b54 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8004b54:	480a      	ldr	r0, [pc, #40]	; (8004b80 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8004b56:	4b0b      	ldr	r3, [pc, #44]	; (8004b84 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8004b58:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8004b5a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8004b5c:	d3f6      	bcc.n	8004b4c <CopyDataInit>
  ldr r2, =_sbss
 8004b5e:	4a0a      	ldr	r2, [pc, #40]	; (8004b88 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8004b60:	e002      	b.n	8004b68 <LoopFillZerobss>

08004b62 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8004b62:	2300      	movs	r3, #0
  str r3, [r2], #4
 8004b64:	f842 3b04 	str.w	r3, [r2], #4

08004b68 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8004b68:	4b08      	ldr	r3, [pc, #32]	; (8004b8c <LoopFillZerobss+0x24>)
  cmp r2, r3
 8004b6a:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004b6c:	d3f9      	bcc.n	8004b62 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004b6e:	f7ff fde1 	bl	8004734 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004b72:	f000 f80f 	bl	8004b94 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004b76:	f7ff f8f3 	bl	8003d60 <main>
  bx lr
 8004b7a:	4770      	bx	lr
  ldr r3, =_sidata
 8004b7c:	080051f4 	.word	0x080051f4
  ldr r0, =_sdata
 8004b80:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8004b84:	20000170 	.word	0x20000170
  ldr r2, =_sbss
 8004b88:	20000170 	.word	0x20000170
  ldr r3, = _ebss
 8004b8c:	20001d24 	.word	0x20001d24

08004b90 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004b90:	e7fe      	b.n	8004b90 <ADC1_2_IRQHandler>
	...

08004b94 <__libc_init_array>:
 8004b94:	b570      	push	{r4, r5, r6, lr}
 8004b96:	2500      	movs	r5, #0
 8004b98:	4e0c      	ldr	r6, [pc, #48]	; (8004bcc <__libc_init_array+0x38>)
 8004b9a:	4c0d      	ldr	r4, [pc, #52]	; (8004bd0 <__libc_init_array+0x3c>)
 8004b9c:	1ba4      	subs	r4, r4, r6
 8004b9e:	10a4      	asrs	r4, r4, #2
 8004ba0:	42a5      	cmp	r5, r4
 8004ba2:	d109      	bne.n	8004bb8 <__libc_init_array+0x24>
 8004ba4:	f000 f81a 	bl	8004bdc <_init>
 8004ba8:	2500      	movs	r5, #0
 8004baa:	4e0a      	ldr	r6, [pc, #40]	; (8004bd4 <__libc_init_array+0x40>)
 8004bac:	4c0a      	ldr	r4, [pc, #40]	; (8004bd8 <__libc_init_array+0x44>)
 8004bae:	1ba4      	subs	r4, r4, r6
 8004bb0:	10a4      	asrs	r4, r4, #2
 8004bb2:	42a5      	cmp	r5, r4
 8004bb4:	d105      	bne.n	8004bc2 <__libc_init_array+0x2e>
 8004bb6:	bd70      	pop	{r4, r5, r6, pc}
 8004bb8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004bbc:	4798      	blx	r3
 8004bbe:	3501      	adds	r5, #1
 8004bc0:	e7ee      	b.n	8004ba0 <__libc_init_array+0xc>
 8004bc2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004bc6:	4798      	blx	r3
 8004bc8:	3501      	adds	r5, #1
 8004bca:	e7f2      	b.n	8004bb2 <__libc_init_array+0x1e>
 8004bcc:	080051ec 	.word	0x080051ec
 8004bd0:	080051ec 	.word	0x080051ec
 8004bd4:	080051ec 	.word	0x080051ec
 8004bd8:	080051f0 	.word	0x080051f0

08004bdc <_init>:
 8004bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bde:	bf00      	nop
 8004be0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004be2:	bc08      	pop	{r3}
 8004be4:	469e      	mov	lr, r3
 8004be6:	4770      	bx	lr

08004be8 <_fini>:
 8004be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bea:	bf00      	nop
 8004bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bee:	bc08      	pop	{r3}
 8004bf0:	469e      	mov	lr, r3
 8004bf2:	4770      	bx	lr
