<stg><name>relu_stage_0.1_Pipeline_l_S_j_0_j1</name>


<trans_list>

<trans id="49" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:1 %zext_ln65_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln65

]]></Node>
<StgValue><ssdm name="zext_ln65_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i7 0, i7 %j1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:0 %j1_1 = load i7 %j1

]]></Node>
<StgValue><ssdm name="j1_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1 %icmp_ln60 = icmp_eq  i7 %j1_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3 %add_ln60 = add i7 %j1_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4 %br_ln60 = br i1 %icmp_ln60, void %.split2, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="7">
<![CDATA[
.split2:0 %zext_ln60 = zext i7 %j1_1

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:7 %v18_addr = getelementptr i32 %v18, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="v18_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="6">
<![CDATA[
.split2:8 %v20 = load i6 %v18_addr

]]></Node>
<StgValue><ssdm name="v20"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split2:19 %store_ln60 = store i7 %add_ln60, i7 %j1

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="6">
<![CDATA[
.split2:8 %v20 = load i6 %v18_addr

]]></Node>
<StgValue><ssdm name="v20"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:15 %tmp_2 = fcmp_ogt  i32 %v20, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="7">
<![CDATA[
.split2:1 %zext_ln65_1 = zext i7 %j1_1

]]></Node>
<StgValue><ssdm name="zext_ln65_1"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2:2 %add_ln65 = add i12 %zext_ln65_read, i12 %zext_ln65_1

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="12">
<![CDATA[
.split2:3 %zext_ln65_2 = zext i12 %add_ln65

]]></Node>
<StgValue><ssdm name="zext_ln65_2"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:4 %v15_addr = getelementptr i32 %v15, i64 0, i64 %zext_ln65_2

]]></Node>
<StgValue><ssdm name="v15_addr"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split2:5 %specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22

]]></Node>
<StgValue><ssdm name="specpipeline_ln60"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:6 %specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln60"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
.split2:9 %bitcast_ln63 = bitcast i32 %v20

]]></Node>
<StgValue><ssdm name="bitcast_ln63"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:10 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln63, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="23" op_0_bw="32">
<![CDATA[
.split2:11 %trunc_ln63 = trunc i32 %bitcast_ln63

]]></Node>
<StgValue><ssdm name="trunc_ln63"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2:12 %icmp_ln63 = icmp_ne  i8 %tmp_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split2:13 %icmp_ln63_1 = icmp_eq  i23 %trunc_ln63, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:14 %or_ln63 = or i1 %icmp_ln63_1, i1 %icmp_ln63

]]></Node>
<StgValue><ssdm name="or_ln63"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:15 %tmp_2 = fcmp_ogt  i32 %v20, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:16 %v21 = and i1 %or_ln63, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="v21"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:17 %v22 = select i1 %v21, i32 %v20, i32 0

]]></Node>
<StgValue><ssdm name="v22"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split2:18 %store_ln65 = store i32 %v22, i12 %v15_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.split2:20 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="50" name="zext_ln65" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln65"/></StgValue>
</port>
<port id="51" name="v15" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="52" name="v18" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="54" from="StgValue_53" to="j1" fromId="53" toId="6">
</dataflow>
<dataflow id="56" from="_ssdm_op_Read.ap_auto.i12" to="zext_ln65_read" fromId="55" toId="7">
</dataflow>
<dataflow id="57" from="zext_ln65" to="zext_ln65_read" fromId="50" toId="7">
</dataflow>
<dataflow id="59" from="StgValue_58" to="store_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="60" from="j1" to="store_ln0" fromId="6" toId="8">
</dataflow>
<dataflow id="61" from="j1" to="j1_1" fromId="6" toId="10">
</dataflow>
<dataflow id="62" from="j1_1" to="icmp_ln60" fromId="10" toId="11">
</dataflow>
<dataflow id="64" from="StgValue_63" to="icmp_ln60" fromId="63" toId="11">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="65" toId="12">
</dataflow>
<dataflow id="68" from="StgValue_67" to="empty" fromId="67" toId="12">
</dataflow>
<dataflow id="69" from="StgValue_67" to="empty" fromId="67" toId="12">
</dataflow>
<dataflow id="70" from="StgValue_67" to="empty" fromId="67" toId="12">
</dataflow>
<dataflow id="71" from="j1_1" to="add_ln60" fromId="10" toId="13">
</dataflow>
<dataflow id="73" from="StgValue_72" to="add_ln60" fromId="72" toId="13">
</dataflow>
<dataflow id="74" from="icmp_ln60" to="br_ln60" fromId="11" toId="14">
</dataflow>
<dataflow id="75" from="j1_1" to="zext_ln60" fromId="10" toId="15">
</dataflow>
<dataflow id="76" from="v18" to="v18_addr" fromId="52" toId="16">
</dataflow>
<dataflow id="78" from="StgValue_77" to="v18_addr" fromId="77" toId="16">
</dataflow>
<dataflow id="79" from="zext_ln60" to="v18_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="80" from="v18_addr" to="v20" fromId="16" toId="17">
</dataflow>
<dataflow id="81" from="add_ln60" to="store_ln60" fromId="13" toId="18">
</dataflow>
<dataflow id="82" from="j1" to="store_ln60" fromId="6" toId="18">
</dataflow>
<dataflow id="83" from="v18_addr" to="v20" fromId="16" toId="19">
</dataflow>
<dataflow id="84" from="v20" to="tmp_2" fromId="19" toId="20">
</dataflow>
<dataflow id="86" from="StgValue_85" to="tmp_2" fromId="85" toId="20">
</dataflow>
<dataflow id="87" from="j1_1" to="zext_ln65_1" fromId="10" toId="21">
</dataflow>
<dataflow id="88" from="zext_ln65_read" to="add_ln65" fromId="7" toId="22">
</dataflow>
<dataflow id="89" from="zext_ln65_1" to="add_ln65" fromId="21" toId="22">
</dataflow>
<dataflow id="90" from="add_ln65" to="zext_ln65_2" fromId="22" toId="23">
</dataflow>
<dataflow id="91" from="v15" to="v15_addr" fromId="51" toId="24">
</dataflow>
<dataflow id="92" from="StgValue_77" to="v15_addr" fromId="77" toId="24">
</dataflow>
<dataflow id="93" from="zext_ln65_2" to="v15_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecPipeline" to="specpipeline_ln60" fromId="94" toId="25">
</dataflow>
<dataflow id="96" from="StgValue_53" to="specpipeline_ln60" fromId="53" toId="25">
</dataflow>
<dataflow id="98" from="StgValue_97" to="specpipeline_ln60" fromId="97" toId="25">
</dataflow>
<dataflow id="99" from="StgValue_97" to="specpipeline_ln60" fromId="97" toId="25">
</dataflow>
<dataflow id="100" from="StgValue_97" to="specpipeline_ln60" fromId="97" toId="25">
</dataflow>
<dataflow id="102" from="empty_22" to="specpipeline_ln60" fromId="101" toId="25">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecLoopName" to="specloopname_ln60" fromId="103" toId="26">
</dataflow>
<dataflow id="106" from="empty_16" to="specloopname_ln60" fromId="105" toId="26">
</dataflow>
<dataflow id="107" from="v20" to="bitcast_ln63" fromId="19" toId="27">
</dataflow>
<dataflow id="109" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_1" fromId="108" toId="28">
</dataflow>
<dataflow id="110" from="bitcast_ln63" to="tmp_1" fromId="27" toId="28">
</dataflow>
<dataflow id="112" from="StgValue_111" to="tmp_1" fromId="111" toId="28">
</dataflow>
<dataflow id="114" from="StgValue_113" to="tmp_1" fromId="113" toId="28">
</dataflow>
<dataflow id="115" from="bitcast_ln63" to="trunc_ln63" fromId="27" toId="29">
</dataflow>
<dataflow id="116" from="tmp_1" to="icmp_ln63" fromId="28" toId="30">
</dataflow>
<dataflow id="118" from="StgValue_117" to="icmp_ln63" fromId="117" toId="30">
</dataflow>
<dataflow id="119" from="trunc_ln63" to="icmp_ln63_1" fromId="29" toId="31">
</dataflow>
<dataflow id="121" from="StgValue_120" to="icmp_ln63_1" fromId="120" toId="31">
</dataflow>
<dataflow id="122" from="icmp_ln63_1" to="or_ln63" fromId="31" toId="32">
</dataflow>
<dataflow id="123" from="icmp_ln63" to="or_ln63" fromId="30" toId="32">
</dataflow>
<dataflow id="124" from="v20" to="tmp_2" fromId="19" toId="33">
</dataflow>
<dataflow id="125" from="StgValue_85" to="tmp_2" fromId="85" toId="33">
</dataflow>
<dataflow id="126" from="or_ln63" to="v21" fromId="32" toId="34">
</dataflow>
<dataflow id="127" from="tmp_2" to="v21" fromId="33" toId="34">
</dataflow>
<dataflow id="128" from="v21" to="v22" fromId="34" toId="35">
</dataflow>
<dataflow id="129" from="v20" to="v22" fromId="19" toId="35">
</dataflow>
<dataflow id="130" from="StgValue_85" to="v22" fromId="85" toId="35">
</dataflow>
<dataflow id="131" from="v22" to="store_ln65" fromId="35" toId="36">
</dataflow>
<dataflow id="132" from="v15_addr" to="store_ln65" fromId="24" toId="36">
</dataflow>
<dataflow id="133" from="icmp_ln60" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="134" from="icmp_ln60" to="StgValue_3" fromId="11" toId="3">
</dataflow>
</dataflows>


</stg>
