\hypertarget{class_o_p_t3101_registers}{}\section{O\+P\+T3101\+Registers Class Reference}
\label{class_o_p_t3101_registers}\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}


Class that enumerates all registers in O\+P\+T3101.  




{\ttfamily \#include $<$O\+P\+T3101\+Register\+Definition.\+h$>$}

\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_o_p_t3101_registers_a2a1e1326298b4b07e7c922ccc0ac0d85}{O\+P\+T3101\+Registers}} (void)
\begin{DoxyCompactList}\small\item\em Constructor for class \mbox{\hyperlink{class_o_p_t3101_registers}{O\+P\+T3101\+Registers}}. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_acd7195bc7b0e9f0ff1bef55b76209f61}{dig\+\_\+gpo\+\_\+sel0}}
\begin{DoxyCompactList}\small\item\em dig\+\_\+gpo\+\_\+sel0;Register Addresses\+: 11\mbox{[}3\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ada3dd63d8a141bf2ebb3593b80ac99d8}{dig\+\_\+gpo\+\_\+sel1}}
\begin{DoxyCompactList}\small\item\em dig\+\_\+gpo\+\_\+sel1;Register Addresses\+: 11\mbox{[}7\+:4\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aee93db1ca418596c4fe0225a329e4316}{dig\+\_\+gpo\+\_\+sel2}}
\begin{DoxyCompactList}\small\item\em dig\+\_\+gpo\+\_\+sel2;Register Addresses\+: 11\mbox{[}13\+:10\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a5bc564dfa966d9f0f4f68ef98e378305}{dis\+\_\+ovl\+\_\+gating}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+ovl\+\_\+gating;Register Addresses\+: 17\mbox{[}15\+:15\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ab115ec048574d0095fbe084be88936c9}{phase\+\_\+out}}
\begin{DoxyCompactList}\small\item\em phase\+\_\+out;Register Addresses\+: 8\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a228ab6e912760cc969dd4782db40db5b}{phase\+\_\+overflow}}
\begin{DoxyCompactList}\small\item\em phase\+\_\+overflow;Register Addresses\+: 8\mbox{[}16\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ad92bd09c7b71504a6d704738f947423b}{hdr\+\_\+mode}}
\begin{DoxyCompactList}\small\item\em hdr\+\_\+mode;Register Addresses\+: 8\mbox{[}17\+:17\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_af8dff0a66f3d0812d59ee8ac70213f65}{tx\+\_\+channel}}
\begin{DoxyCompactList}\small\item\em tx\+\_\+channel;Register Addresses\+: 8\mbox{[}19\+:18\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ab427247d50013b769b056112f8d06068}{frame\+\_\+status}}
\begin{DoxyCompactList}\small\item\em frame\+\_\+status;Register Addresses\+: 8\mbox{[}20\+:20\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a264e99791a65b5de4ffab4cdf628ba68}{mod\+\_\+freq}}
\begin{DoxyCompactList}\small\item\em mod\+\_\+freq;Register Addresses\+: 8\mbox{[}21\+:21\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a2eb6ec41e5d3e44a76e490d42198409b}{frame\+\_\+count0}}
\begin{DoxyCompactList}\small\item\em frame\+\_\+count0;Register Addresses\+: 8\mbox{[}23\+:23\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a501629ec4152d76e3c5fadc997a22e2d}{amp\+\_\+out}}
\begin{DoxyCompactList}\small\item\em amp\+\_\+out;Register Addresses\+: 9\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aec28c94802ec5e96c376c43501e68fed}{frame\+\_\+count1}}
\begin{DoxyCompactList}\small\item\em frame\+\_\+count1;Register Addresses\+: 9\mbox{[}17\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a805601dd7d269f4ff71d0d706468c19e}{sig\+\_\+ovl\+\_\+flag}}
\begin{DoxyCompactList}\small\item\em sig\+\_\+ovl\+\_\+flag;Register Addresses\+: 9\mbox{[}18\+:18\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a08680c4a650e6ea92f28617ebd151757}{dealias\+\_\+bin}}
\begin{DoxyCompactList}\small\item\em dealias\+\_\+bin;Register Addresses\+: 9\mbox{[}23\+:20\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a230eade1396a6b082c54c675d1ad9ed3}{frame\+\_\+count2}}
\begin{DoxyCompactList}\small\item\em frame\+\_\+count2;Register Addresses\+: 10\mbox{[}1\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a096c1c1a754ad15df12a9a3fda98fb00}{amb\+\_\+data}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+data;Register Addresses\+: 10\mbox{[}11\+:2\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a864b8c40d5fa5d8dcf7e5fd49bfa889a}{tmain}}
\begin{DoxyCompactList}\small\item\em tmain;Register Addresses\+: 10\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a7b68f2c8301673bf2329bf3d1c2068d7}{amplitude\+\_\+min\+\_\+thr}}
\begin{DoxyCompactList}\small\item\em amplitude\+\_\+min\+\_\+thr;Register Addresses\+: 16\mbox{[}23\+:16\mbox{]}, 17\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a19befaa619d0fb2f67f549afcc1a2182}{amb\+\_\+ovl\+\_\+flag}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+ovl\+\_\+flag;Register Addresses\+: 8\mbox{[}22\+:22\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a7897fc2401a047a6d200d99db4ac75d1}{phase\+\_\+overflow\+\_\+f2}}
\begin{DoxyCompactList}\small\item\em phase\+\_\+overflow\+\_\+f2;Register Addresses\+: 9\mbox{[}19\+:19\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aa5c53aaed040db50cd7897e52c82bfcb}{ref\+\_\+count\+\_\+limit}}
\begin{DoxyCompactList}\small\item\em ref\+\_\+count\+\_\+limit;Register Addresses\+: 15\mbox{[}14\+:0\mbox{]};this sets the limit of ref-\/clock count when meth1 is used. By programming this we no longer require frequencies which are multiples of powers of 2.;;The default is calculated for 32.\+768 Khz. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a3c3a3e1e1963a607ab8a1cffec6bcec6}{start\+\_\+freq\+\_\+calib}}
\begin{DoxyCompactList}\small\item\em start\+\_\+freq\+\_\+calib;Register Addresses\+: 15\mbox{[}16\+:16\mbox{]};starts the freq\+\_\+calib \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ae70492bca941ebe87c775a0d0d9bd93a}{sys\+\_\+clk\+\_\+divider}}
\begin{DoxyCompactList}\small\item\em sys\+\_\+clk\+\_\+divider;Register Addresses\+: 15\mbox{[}20\+:17\mbox{]};The divider can be set according to the ratio b/w ref\+\_\+clk and tg\+\_\+clk. The default is 2 which means default ref\+\_\+clk is assumed at 10 Mhz. ie 40\+Mhz/4 \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a13c46fadc99502c2ad89f32cd563c78a}{freq\+\_\+count\+\_\+read\+\_\+reg}}
\begin{DoxyCompactList}\small\item\em freq\+\_\+count\+\_\+read\+\_\+reg;Register Addresses\+: 16\mbox{[}14\+:0\mbox{]};read register which holds the value of freq\+\_\+loop. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_acbf519ef46a522fcd6d135ff241379dd}{freq\+\_\+count\+\_\+reg}}
\begin{DoxyCompactList}\small\item\em freq\+\_\+count\+\_\+reg;Register Addresses\+: 17\mbox{[}14\+:0\mbox{]};The register which is used for frequency correction when enable\+\_\+auto\+\_\+freq\+\_\+count = \textquotesingle{}0\textquotesingle{} \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a384de0ec9e78c1d29c095aa60820eb20}{en\+\_\+auto\+\_\+freq\+\_\+count}}
\begin{DoxyCompactList}\small\item\em en\+\_\+auto\+\_\+freq\+\_\+count;Register Addresses\+: 15\mbox{[}21\+:21\mbox{]};When this is \textquotesingle{}1\textquotesingle{} internally computed values is used. Else register value is used. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a2bb7d7d4ec062fa328510693777b181e}{en\+\_\+floop}}
\begin{DoxyCompactList}\small\item\em en\+\_\+floop;Register Addresses\+: 15\mbox{[}22\+:22\mbox{]};Enables the freq\+\_\+loop block. If this is \textquotesingle{}0\textquotesingle{}, the clock to the freq\+\_\+loop is gated. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ad4ff884a4bc5553ef01ae669b352edc4}{en\+\_\+freq\+\_\+corr}}
\begin{DoxyCompactList}\small\item\em en\+\_\+freq\+\_\+corr;Register Addresses\+: 15\mbox{[}23\+:23\mbox{]};This bit applies frequency correction on the phase data either from register or auto\+\_\+freq. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a352c55771c7a501d8e1d1be0db259f9a}{en\+\_\+cont\+\_\+fcalib}}
\begin{DoxyCompactList}\small\item\em en\+\_\+cont\+\_\+fcalib;Register Addresses\+: 16\mbox{[}15\+:15\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a79994294c8a143e3feda38b5fff07055}{monoshot\+\_\+bit}}
\begin{DoxyCompactList}\small\item\em monoshot\+\_\+bit;Register Addresses\+: 0\mbox{[}23\+:23\mbox{]};In monoshot mode the register to trigger a measurement. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a937fc19a767b3538e707dc40c4f55776}{monoshot\+\_\+mode}}
\begin{DoxyCompactList}\small\item\em monoshot\+\_\+mode;Register Addresses\+: 39\mbox{[}1\+:0\mbox{]};L\+SB\+: Enters monoshot mode.;;M\+SB\+: If this is set monoshot mode shutdown the oscclk. This has to be used together with monoshot\+\_\+mode. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a436cad843fc20b467f761f98cdd0d580}{powerup\+\_\+delay}}
\begin{DoxyCompactList}\small\item\em powerup\+\_\+delay;Register Addresses\+: 38\mbox{[}23\+:10\mbox{]};The synchronous counter delay after the ripple counter expires before ungating the clock. About 256$\ast$25ns$\ast$2$^\wedge$6 $\sim$ 400 us. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a5ee5ee7f63e585124a2f359f0de5f87c}{monoshot\+\_\+numframe}}
\begin{DoxyCompactList}\small\item\em monoshot\+\_\+numframe;Register Addresses\+: 39\mbox{[}7\+:2\mbox{]};The number of frames of TG to be run after a trigger before shutting down the TG. The default is kept as 6 allowing a led cycle. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ad6804e480f827776a0f1ab3372b4b395}{monoshot\+\_\+fz\+\_\+clkcnt}}
\begin{DoxyCompactList}\small\item\em monoshot\+\_\+fz\+\_\+clkcnt;Register Addresses\+: 39\mbox{[}23\+:8\mbox{]};The pix\+\_\+cnt at which a monoshot operation freezes. By default just freezes 100 cycles before a frame boundary. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a25bab68f6846563e68b329fc79e8d2c9}{en\+\_\+tx\+\_\+switch}}
\begin{DoxyCompactList}\small\item\em en\+\_\+tx\+\_\+switch;Register Addresses\+: 42\mbox{[}0\+:0\mbox{]};Enable switching of led drivers. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a304ebf6942564f0ee87e91b724d28725}{sel\+\_\+tx\+\_\+ch}}
\begin{DoxyCompactList}\small\item\em sel\+\_\+tx\+\_\+ch;Register Addresses\+: 42\mbox{[}2\+:1\mbox{]};choses the fix\+\_\+reg value when switching is disabled. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ae05cd36cb72da7a71b636a14ac28fa8a}{tx\+\_\+seq\+\_\+reg}}
\begin{DoxyCompactList}\small\item\em tx\+\_\+seq\+\_\+reg;Register Addresses\+: 42\mbox{[}14\+:3\mbox{]};Stores the sequence of led switching in this register.;2-\/1-\/0-\/2-\/1-\/0. The sequence will come as 0-\/1-\/2-\/0-\/1-\/2 \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a59efa795cb10c88ad0c35e64f5da5b8c}{en\+\_\+adaptive\+\_\+hdr}}
\begin{DoxyCompactList}\small\item\em en\+\_\+adaptive\+\_\+hdr;Register Addresses\+: 42\mbox{[}15\+:15\mbox{]};enable the adaptive hdr. The num\+\_\+avg\+\_\+frame in this case should be programmed one more than the normal case. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a85ea733d3ecddf5d3fd92a550aebc602}{sel\+\_\+hdr\+\_\+mode}}
\begin{DoxyCompactList}\small\item\em sel\+\_\+hdr\+\_\+mode;Register Addresses\+: 42\mbox{[}16\+:16\mbox{]};choses which current to use when enable\+\_\+adaptive\+\_\+hdr = \textquotesingle{}0\textquotesingle{} \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_acd6df660e813787d9d2ae99df5133166}{hdr\+\_\+thr\+\_\+low}}
\begin{DoxyCompactList}\small\item\em hdr\+\_\+thr\+\_\+low;Register Addresses\+: 44\mbox{[}15\+:0\mbox{]};The low threshold of the hysterisis loop. Equivalent to $\sim$64 confidence. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ab16a2263e007cef95441aac08fd8e4dd}{hdr\+\_\+thr\+\_\+high}}
\begin{DoxyCompactList}\small\item\em hdr\+\_\+thr\+\_\+high;Register Addresses\+: 43\mbox{[}15\+:0\mbox{]};the high threshold of the hyserisis loop. Default equivalent to confidence of 256 in 16 bit level. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a859c777ea6199f9d622ff017e34020cc}{illum\+\_\+scale\+\_\+l\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em illum\+\_\+scale\+\_\+l\+\_\+tx0;Register Addresses\+: 43\mbox{[}18\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a101ff3855c63d5e6ded77bd6a9614ecb}{illum\+\_\+dac\+\_\+l\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em illum\+\_\+dac\+\_\+l\+\_\+tx0;Register Addresses\+: 41\mbox{[}4\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a8fa23b509719062c47c69c06cc535e23}{illum\+\_\+scale\+\_\+h\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em illum\+\_\+scale\+\_\+h\+\_\+tx0;Register Addresses\+: 43\mbox{[}21\+:19\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a3b273a77372cdd60faf67f440fc88643}{illum\+\_\+dac\+\_\+h\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em illum\+\_\+dac\+\_\+h\+\_\+tx0;Register Addresses\+: 41\mbox{[}9\+:5\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a1011fcbea255739483a1bf093df3fe41}{illum\+\_\+scale\+\_\+l\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em illum\+\_\+scale\+\_\+l\+\_\+tx1;Register Addresses\+: 44\mbox{[}18\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a0684c4eab13b03fec4a40285abea3498}{illum\+\_\+dac\+\_\+l\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em illum\+\_\+dac\+\_\+l\+\_\+tx1;Register Addresses\+: 41\mbox{[}14\+:10\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_afa6729feab39dd93d966d11fa11f8f02}{illum\+\_\+scale\+\_\+h\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em illum\+\_\+scale\+\_\+h\+\_\+tx1;Register Addresses\+: 44\mbox{[}21\+:19\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a9c1ac7edc4f8160f3de285bbc9ad30c5}{illum\+\_\+dac\+\_\+h\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em illum\+\_\+dac\+\_\+h\+\_\+tx1;Register Addresses\+: 41\mbox{[}19\+:15\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a99b66171113470d64c4ff661b983db7e}{illum\+\_\+scale\+\_\+l\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em illum\+\_\+scale\+\_\+l\+\_\+tx2;Register Addresses\+: 185\mbox{[}20\+:18\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a17e9d4af3aca8c4c7e8691502522b965}{illum\+\_\+dac\+\_\+l\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em illum\+\_\+dac\+\_\+l\+\_\+tx2;Register Addresses\+: 41\mbox{[}23\+:20\mbox{]}, 42\mbox{[}23\+:23\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a4d219650c4b30544bb0324c821e136d5}{illum\+\_\+scale\+\_\+h\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em illum\+\_\+scale\+\_\+h\+\_\+tx2;Register Addresses\+: 185\mbox{[}23\+:21\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a72ddfb068412cdaa58147490bc037155}{illum\+\_\+dac\+\_\+h\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em illum\+\_\+dac\+\_\+h\+\_\+tx2;Register Addresses\+: 42\mbox{[}22\+:18\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a4def427ec474e4e0dacecdc15642d888}{amb\+\_\+adc\+\_\+in\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+adc\+\_\+in\+\_\+tx0;Register Addresses\+: 185\mbox{[}13\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aa0cd98341be161b1f631944818072316}{amb\+\_\+adc\+\_\+in\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+adc\+\_\+in\+\_\+tx1;Register Addresses\+: 185\mbox{[}15\+:14\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ad884a0663807d2299774a46487cb40ee}{amb\+\_\+adc\+\_\+in\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+adc\+\_\+in\+\_\+tx2;Register Addresses\+: 185\mbox{[}17\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a07d7e20955cbd473bd6eba64f532f1c5}{give\+\_\+dealias\+\_\+data}}
\begin{DoxyCompactList}\small\item\em give\+\_\+dealias\+\_\+data;Register Addresses\+: 184\mbox{[}20\+:20\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a232da339cdb131b831fdff595d85270c}{en\+\_\+dealias\+\_\+meas}}
\begin{DoxyCompactList}\small\item\em en\+\_\+dealias\+\_\+meas;Register Addresses\+: 64\mbox{[}0\+:0\mbox{]};enables dealias calculation.;Normally with enable\+\_\+dealiased\+\_\+measurement set and enable\+\_\+multi\+\_\+freq\+\_\+phase is unset a combined distance and kb is given out. In the normal phase register, phase of the high frequency itself is given.; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a161695952966e854642175f92bbd3ae6}{ncr\+\_\+config}}
\begin{DoxyCompactList}\small\item\em ncr\+\_\+config;Register Addresses\+: 64\mbox{[}21\+:21\mbox{]};option to chose ncr configuration, that is 6/7 (0) or 6/5 (1). Chooses higher frequency by default. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a2a875ef5db97ed494d2b9ff8d135d3b4}{alpha0\+\_\+dealias\+\_\+scale}}
\begin{DoxyCompactList}\small\item\em alpha0\+\_\+dealias\+\_\+scale;Register Addresses\+: 64\mbox{[}14\+:9\mbox{]};indicates the vector multiplication in intrinsic-\/xtalk component for the dealias frequency. Default is \textquotesingle{}1\textquotesingle{}. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_adc40199c2876c1455b1994c9ce1050a0}{beta0\+\_\+dealias\+\_\+scale}}
\begin{DoxyCompactList}\small\item\em beta0\+\_\+dealias\+\_\+scale;Register Addresses\+: 64\mbox{[}20\+:15\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a6e0490d84a9d525806f226e26261d708}{alpha1\+\_\+dealias\+\_\+scale}}
\begin{DoxyCompactList}\small\item\em alpha1\+\_\+dealias\+\_\+scale;Register Addresses\+: 65\mbox{[}5\+:0\mbox{]};indicates the vector multiplication in optical-\/xtalk component for the dealias frequency. Default is \textquotesingle{}1\textquotesingle{}. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ad1e9ac7d5df7991ef1b7f3a7c2b08b7b}{beta1\+\_\+dealias\+\_\+scale}}
\begin{DoxyCompactList}\small\item\em beta1\+\_\+dealias\+\_\+scale;Register Addresses\+: 65\mbox{[}11\+:6\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aadad890efb400dc11a81714a167f0fb9}{en\+\_\+multi\+\_\+freq\+\_\+phase}}
\begin{DoxyCompactList}\small\item\em en\+\_\+multi\+\_\+freq\+\_\+phase;Register Addresses\+: 64\mbox{[}22\+:22\mbox{]};With this bit set along with enable\+\_\+dealiased\+\_\+measurement, the usual phase register will have both the frequency information. The frequency of the phase will be indicated in one of the status bit. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ad0db66a039e2db4366a425625bafd68f}{temp\+\_\+avg\+\_\+main}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+avg\+\_\+main;Register Addresses\+: 3\mbox{[}23\+:22\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a9ab51119f9bf4af2ca08e61606899677}{dis\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth1}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth1;Register Addresses\+: 184\mbox{[}21\+:21\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a90eba53ebb9b8a8e9d324106905e4486}{en\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth2}}
\begin{DoxyCompactList}\small\item\em en\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth2;Register Addresses\+: 184\mbox{[}22\+:22\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a6aec1f1dcdba6a03e15b875514747c00}{en\+\_\+tx1\+\_\+on\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em en\+\_\+tx1\+\_\+on\+\_\+tx0;Register Addresses\+: 185\mbox{[}10\+:10\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ae6dad95a9a9dcc0475e3fa0b341aa0c9}{en\+\_\+tx2\+\_\+on\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em en\+\_\+tx2\+\_\+on\+\_\+tx0;Register Addresses\+: 185\mbox{[}11\+:11\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a318a282572480ca224337d59f66ad5d5}{clip\+\_\+mode\+\_\+fc}}
\begin{DoxyCompactList}\small\item\em clip\+\_\+mode\+\_\+fc;Register Addresses\+: 80\mbox{[}0\+:0\mbox{]};chooses either rounding off or clipping or wrap around when applying freq-\/correction. Default is kept as rounding. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a8fe822abe308283298bd3fbbc718bedc}{clip\+\_\+mode\+\_\+nl}}
\begin{DoxyCompactList}\small\item\em clip\+\_\+mode\+\_\+nl;Register Addresses\+: 80\mbox{[}1\+:1\mbox{]};chooses either rounding off or clipping or wrap around when applying harmonic correction. Default is kept as rounding. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aaa1fef08b55df1b2d7a8743e31c4dc74}{clip\+\_\+mode\+\_\+temp}}
\begin{DoxyCompactList}\small\item\em clip\+\_\+mode\+\_\+temp;Register Addresses\+: 80\mbox{[}2\+:2\mbox{]};chooses either rounding off or clipping or wrap around when applying temp correction. Default is kept as rounding. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a4b970776cd18ff32126be0411e2a3acf}{clip\+\_\+mode\+\_\+offset}}
\begin{DoxyCompactList}\small\item\em clip\+\_\+mode\+\_\+offset;Register Addresses\+: 80\mbox{[}3\+:3\mbox{]};chooses either rounding off or clipping or wrap around when applying offset. Default is kept as rounding. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a0204cc868b4e5930fb53478f73f83773}{disable\+\_\+syncing}}
\begin{DoxyCompactList}\small\item\em disable\+\_\+syncing;Register Addresses\+: 80\mbox{[}21\+:21\mbox{]};Normally calc clock and afe\+\_\+clk are synchronized to avoid reset to reset variation in spur levels. This option is to disable the syncing of dividers (of calc\+\_\+clk). The default is now changed to \textquotesingle{}1\textquotesingle{} because we don\textquotesingle{}t use divided clock for calc-\/clk from P\+G3\+P0 by default. If syncing is used frequency loop will have issues. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_abc76d3073b34202e3d2029f6777e63d3}{force\+\_\+en\+\_\+slave}}
\begin{DoxyCompactList}\small\item\em force\+\_\+en\+\_\+slave;Register Addresses\+: 0\mbox{[}22\+:22\mbox{]};Enable i2c slave for any address forcefully. That is whether auto\+\_\+load completed or not. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a6b339a3123e0f39c5598cc35d6f87162}{force\+\_\+en\+\_\+bypass}}
\begin{DoxyCompactList}\small\item\em force\+\_\+en\+\_\+bypass;Register Addresses\+: 0\mbox{[}21\+:21\mbox{]};This bit allows the slave to write directly to the efuse. This is gated with stop condition at the port level to avoid transition signals at scl/sda. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a0c481a59621a3bbcd5e54a33e83fdb28}{override\+\_\+clkgen\+\_\+reg}}
\begin{DoxyCompactList}\small\item\em override\+\_\+clkgen\+\_\+reg;Register Addresses\+: 80\mbox{[}22\+:22\mbox{]};Setting this register \textquotesingle{}1\textquotesingle{} allows user to independenly control tm\+\_\+clkgen(2\+:1) which controls dealias settings. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a9d737192cc86c4334c520e5dcc534947}{software\+\_\+reset}}
\begin{DoxyCompactList}\small\item\em software\+\_\+reset;Register Addresses\+: 0\mbox{[}0\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ae211b892794c64ec81136e48f0536ea4}{dis\+\_\+tg\+\_\+aconf}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+tg\+\_\+aconf;Register Addresses\+: 128\mbox{[}23\+:23\mbox{]};Some of the tg registers are automatically configured such as pdn$\ast$\+\_\+dyn\+\_\+tg signal, capture\+\_\+tg\+\_\+channel etc. if these signals need to be configured by user this bit may be used as an override. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a5e058ae7244daa3be323daa3282b8171}{capture\+\_\+clk\+\_\+cnt}}
\begin{DoxyCompactList}\small\item\em capture\+\_\+clk\+\_\+cnt;Register Addresses\+: 160\mbox{[}15\+:0\mbox{]};This is where early\+\_\+fvd/svd starts. early\+\_\+fvd only comes in the frame which is equal num\+\_\+avg. This is the subframe in which computation results comes up. Programm this to 10600 if planning to use lower frequency. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a5cb9d7749b80772a5c786912eaf1db91}{tg\+\_\+en}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+en;Register Addresses\+: 128\mbox{[}0\+:0\mbox{]};gates the tg\+\_\+clk with this bit. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ad50dd2b7c80d3da45925f0e510c22a99}{num\+\_\+sub\+\_\+frames}}
\begin{DoxyCompactList}\small\item\em num\+\_\+sub\+\_\+frames;Register Addresses\+: 159\mbox{[}11\+:0\mbox{]};The numbef of subframes in a frame. This number should be greater than or equal to num\+\_\+avg. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a4421cd64388f2af7ffcf6fe52e74a06a}{num\+\_\+avg\+\_\+sub\+\_\+frames}}
\begin{DoxyCompactList}\small\item\em num\+\_\+avg\+\_\+sub\+\_\+frames;Register Addresses\+: 159\mbox{[}23\+:12\mbox{]};The number of averages for the iq. Used in TG to generate early\+\_\+fvd and some other TG signals. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a25b67733b0c9dc171f8bc2893d1b99bb}{sub\+\_\+vd\+\_\+clk\+\_\+cnt}}
\begin{DoxyCompactList}\small\item\em sub\+\_\+vd\+\_\+clk\+\_\+cnt;Register Addresses\+: 128\mbox{[}16\+:1\mbox{]};the number of pixels in a subframe. In P\+G3\+P0 the default is changed to support 4ksps. The number is also made a multiple of 32+16. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a2af63a3f526f903e39856c598fece67c}{tg\+\_\+illumen\+\_\+start}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+illumen\+\_\+start;Register Addresses\+: 143\mbox{[}15\+:0\mbox{]};spare2\+\_\+tg. This is used for illum\+\_\+en. Enabled throughout a subframe. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a46954b0719efcf8149baf13d4b34d40c}{tg\+\_\+illumen\+\_\+end}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+illumen\+\_\+end;Register Addresses\+: 144\mbox{[}15\+:0\mbox{]};Ending after the 8192+ 250 samples apx. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a293592cb7a4cefc2b9db6e40b8d75bbc}{tg\+\_\+illumen\+\_\+mask\+\_\+start}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+illumen\+\_\+mask\+\_\+start;Register Addresses\+: 156\mbox{[}11\+:0\mbox{]};spare2\+\_\+mask. By default the mask is programmed till num\+\_\+avg\+\_\+iq only. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a43f4677b0d1e0ba15da82b7d896d8349}{tg\+\_\+illumen\+\_\+mask\+\_\+end}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+illumen\+\_\+mask\+\_\+end;Register Addresses\+: 156\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a97a31fa1615c491405813f985a52427f}{tg\+\_\+afe\+\_\+rst\+\_\+start}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+afe\+\_\+rst\+\_\+start;Register Addresses\+: 131\mbox{[}15\+:0\mbox{]};demod\+\_\+reset. Mask is programmed such that it comes every subframe. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_af170807207608e397f4e8a661cc68161}{tg\+\_\+afe\+\_\+rst\+\_\+end}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+afe\+\_\+rst\+\_\+end;Register Addresses\+: 132\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aa7e605c8b696f7ebbf39ca38269fa5fb}{tg\+\_\+seq\+\_\+int\+\_\+start}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+seq\+\_\+int\+\_\+start;Register Addresses\+: 133\mbox{[}15\+:0\mbox{]};interrupt. Only happens in first subframe due to the mask programming \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ab90cbacab0668a970a5ff91f476a7496}{tg\+\_\+seq\+\_\+int\+\_\+end}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+seq\+\_\+int\+\_\+end;Register Addresses\+: 134\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aae5d310de6a3870222106321e548b5a0}{tg\+\_\+capture\+\_\+start}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+capture\+\_\+start;Register Addresses\+: 135\mbox{[}15\+:0\mbox{]};capture\+\_\+tg\+\_\+channel. Internal TG signal. This signal need to be changed when you go to slower dealias mode. Program this to 11300 and 11800 \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aed4469099a9148f947df41aa86991b4c}{tg\+\_\+capture\+\_\+end}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+capture\+\_\+end;Register Addresses\+: 136\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ad8e5c7ee607fba0138fab34182e47c83}{tg\+\_\+ovl\+\_\+window\+\_\+start}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+ovl\+\_\+window\+\_\+start;Register Addresses\+: 137\mbox{[}15\+:0\mbox{]};ovl\+\_\+sample. During this time period only ovl is sampled. This exists for only for subframes till the num\+\_\+avg. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ab35d3589bd1db9149f621c33ea3624d6}{tg\+\_\+ovl\+\_\+window\+\_\+end}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+ovl\+\_\+window\+\_\+end;Register Addresses\+: 138\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a7ff5cef71891b055902c660ff8eedc20}{tg\+\_\+calc\+\_\+start}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+calc\+\_\+start;Register Addresses\+: 145\mbox{[}15\+:0\mbox{]};pdn\+\_\+dyn\+\_\+tg. This signal exists roughly from early\+\_\+fvd start till end of the computation. The mask is programmed such that this only comes in the num\+\_\+avg sub-\/frame. Programmed such that it will work even if the frequency changes in both direction. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a3d0b4360904c3375d958b5d80f14b591}{tg\+\_\+calc\+\_\+end}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+calc\+\_\+end;Register Addresses\+: 146\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_acc476f02740652cbbb2879dc7fc372b4}{tg\+\_\+dynpdn\+\_\+start}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+dynpdn\+\_\+start;Register Addresses\+: 147\mbox{[}15\+:0\mbox{]};pdn\+\_\+dyn1\+\_\+tg. Used to power down less power intensive digital blocks and analog if tm\+\_\+frame\+\_\+vd\+\_\+sub\+\_\+cnt greater than num\+\_\+avg\+\_\+iq. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a5f9e7026b200d2bcc0578376f30b9e16}{tg\+\_\+dynpdn\+\_\+end}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+dynpdn\+\_\+end;Register Addresses\+: 148\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a7dbacbd8033f00547b6b465a49895a90}{tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+start}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+start;Register Addresses\+: 151\mbox{[}11\+:0\mbox{]};interrupt. Comes only in first (num\+:0) subframe. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a3000807e764e22ef7ba00dd00a1c0198}{tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+end}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+end;Register Addresses\+: 151\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a4005716736ab2100c67ad96fd1ddb943}{tg\+\_\+capture\+\_\+mask\+\_\+start}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+capture\+\_\+mask\+\_\+start;Register Addresses\+: 152\mbox{[}11\+:0\mbox{]};capture\+\_\+tg\+\_\+channel. By default comes only in the num\+\_\+avg subchannel. This mask is configurable by user only if dis\+\_\+tg\+\_\+aconf = \textquotesingle{}1\textquotesingle{}. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a7b7451a76631c184d581daeaf8b3a6d3}{tg\+\_\+capture\+\_\+mask\+\_\+end}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+capture\+\_\+mask\+\_\+end;Register Addresses\+: 152\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a13d16e5bb5ca0aa673b9efefac75addc}{tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+start}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+start;Register Addresses\+: 153\mbox{[}11\+:0\mbox{]};ovl\+\_\+sample. This exits till num\+\_\+avg subframe. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a332feeb9d0d02a37ea3eaf3d28e463f9}{tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+end}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+end;Register Addresses\+: 153\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a6673834c3183fb9538a6345569196d7e}{tg\+\_\+calc\+\_\+mask\+\_\+start}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+calc\+\_\+mask\+\_\+start;Register Addresses\+: 157\mbox{[}11\+:0\mbox{]};Mask for pdn\+\_\+dyn\+\_\+tg. Only enabled during num\+\_\+avg subframe. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_adc9bcb1f45a6fda0447bce5bfa5074f0}{tg\+\_\+calc\+\_\+mask\+\_\+end}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+calc\+\_\+mask\+\_\+end;Register Addresses\+: 157\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a6830ce377ff973553d01d458d7fcae11}{tg\+\_\+dynpdn\+\_\+mask\+\_\+start}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+dynpdn\+\_\+mask\+\_\+start;Register Addresses\+: 158\mbox{[}11\+:0\mbox{]};Mask for pdn\+\_\+dyn1\+\_\+tg. Used to power down less power intensive digital blocks and analog if tm\+\_\+frame\+\_\+vd\+\_\+sub\+\_\+cnt greater than num\+\_\+avg\+\_\+iq. Enabled till num\+\_\+avg subframe. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_abb219a99926fa9a5beaaa2419b559274}{tg\+\_\+dynpdn\+\_\+mask\+\_\+end}}
\begin{DoxyCompactList}\small\item\em tg\+\_\+dynpdn\+\_\+mask\+\_\+end;Register Addresses\+: 158\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a627b97139ec13e02334d4183cacb35f8}{en\+\_\+sequencer}}
\begin{DoxyCompactList}\small\item\em en\+\_\+sequencer;Register Addresses\+: 20\mbox{[}16\+:16\mbox{]};clock gates the logic for sequencer normally. This bit is used to enable sequencer. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ac4898e42b8cad4381667be1ac1aef1db}{en\+\_\+processor\+\_\+values}}
\begin{DoxyCompactList}\small\item\em en\+\_\+processor\+\_\+values;Register Addresses\+: 20\mbox{[}17\+:17\mbox{]};Uses processor values instead of register values. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a32ff105833ca130e9aafdc69d33b14eb}{status\+\_\+in\+\_\+reg}}
\begin{DoxyCompactList}\small\item\em status\+\_\+in\+\_\+reg;Register Addresses\+: 20\mbox{[}18\+:18\mbox{]};the register is used to control the program flow in C\+PU \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ab7fb1c397a31af95e2d2248d03bef80e}{mux\+\_\+sel\+\_\+compin}}
\begin{DoxyCompactList}\small\item\em mux\+\_\+sel\+\_\+compin;Register Addresses\+: 19\mbox{[}2\+:0\mbox{]};choses the value used for comp\+\_\+a register in cpu.;Following are the choices.;phase\+\_\+out\+\_\+fsm;dealiased\+\_\+kb\+\_\+fsm;dealiased\+\_\+distance;confidence \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ad8affd7a16707855537343ba9e8fec4a}{compare\+\_\+reg1}}
\begin{DoxyCompactList}\small\item\em compare\+\_\+reg1;Register Addresses\+: 19\mbox{[}18\+:3\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a03aff32b62d1dc781221e978696651bb}{compare\+\_\+reg2}}
\begin{DoxyCompactList}\small\item\em compare\+\_\+reg2;Register Addresses\+: 20\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_afdd0ffaec2b6589f500f059bb54c249e}{dis\+\_\+interrupt}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+interrupt;Register Addresses\+: 20\mbox{[}19\+:19\mbox{]};Disables the interrupt which triggers processor. Does not clock gate processor though. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a996a3fec72692cb2d83981872a1e2bbf}{command0}}
\begin{DoxyCompactList}\small\item\em command0;Register Addresses\+: 21\mbox{[}11\+:0\mbox{]};N\+OP for 99 cycles \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a0245e363165029a02c847f8a7301da0a}{command1}}
\begin{DoxyCompactList}\small\item\em command1;Register Addresses\+: 21\mbox{[}23\+:12\mbox{]};enable intrinsic-\/xtalk \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aa53e9153cc8a4e8406e582ff3bf192af}{command2}}
\begin{DoxyCompactList}\small\item\em command2;Register Addresses\+: 22\mbox{[}11\+:0\mbox{]};disable intrinsic xtalk \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a44ac4302e9725d53ff34c580a975c49d}{command3}}
\begin{DoxyCompactList}\small\item\em command3;Register Addresses\+: 22\mbox{[}23\+:12\mbox{]};Direct go to the first line \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aa4043e52e1a051353cdf8550a85853e0}{command4}}
\begin{DoxyCompactList}\small\item\em command4;Register Addresses\+: 23\mbox{[}11\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a762c792d69a50391048fea3e6050d5cd}{command5}}
\begin{DoxyCompactList}\small\item\em command5;Register Addresses\+: 23\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aabe00c6eb9a94d907bab6a1f067d2ea7}{command6}}
\begin{DoxyCompactList}\small\item\em command6;Register Addresses\+: 24\mbox{[}11\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a2868f59017de96becd9c727e821f71bd}{command7}}
\begin{DoxyCompactList}\small\item\em command7;Register Addresses\+: 24\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a89c1c2fc309ba7978d45ece0bb19899d}{command8}}
\begin{DoxyCompactList}\small\item\em command8;Register Addresses\+: 25\mbox{[}11\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aebd52ec3504753c2abaa0e28f4b688ca}{command9}}
\begin{DoxyCompactList}\small\item\em command9;Register Addresses\+: 25\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a331f6fdaebe58dcd6c2e3877eee80e13}{command10}}
\begin{DoxyCompactList}\small\item\em command10;Register Addresses\+: 26\mbox{[}11\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a79da1f886e7e9c510887ed3f75e719e6}{command11}}
\begin{DoxyCompactList}\small\item\em command11;Register Addresses\+: 26\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a9fe700368c3c4de51684f63652e02b18}{command12}}
\begin{DoxyCompactList}\small\item\em command12;Register Addresses\+: 27\mbox{[}11\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a5b3ba31ab480cef6c4d6cafcb3ea67d6}{command13}}
\begin{DoxyCompactList}\small\item\em command13;Register Addresses\+: 27\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_abdd02aba9d572fb7391756d3f07cd07c}{command14}}
\begin{DoxyCompactList}\small\item\em command14;Register Addresses\+: 28\mbox{[}11\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ab271fc67300955f3e8fb05e7380e77ee}{command15}}
\begin{DoxyCompactList}\small\item\em command15;Register Addresses\+: 28\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a0b5bcf7b6eb5131529f3f822883aa8ce}{command16}}
\begin{DoxyCompactList}\small\item\em command16;Register Addresses\+: 29\mbox{[}11\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aafeb04050df7b1f570f73325902351e2}{command17}}
\begin{DoxyCompactList}\small\item\em command17;Register Addresses\+: 29\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a2eb8792ca03503a401fb06a819148383}{command18}}
\begin{DoxyCompactList}\small\item\em command18;Register Addresses\+: 30\mbox{[}11\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a53d63b3a25a0aef3934d16c166235d92}{command19}}
\begin{DoxyCompactList}\small\item\em command19;Register Addresses\+: 30\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a49bdd79b315c164e81ccd5f0545e76ac}{force\+\_\+scale\+\_\+val}}
\begin{DoxyCompactList}\small\item\em force\+\_\+scale\+\_\+val;Register Addresses\+: 46\mbox{[}2\+:0\mbox{]};Uses this scale value if disable\+\_\+auto\+\_\+scale is programmed. This scale value is also used during any xtalk calibration even if disable\+\_\+auto\+\_\+scale is not applied. Default is \textquotesingle{}0\textquotesingle{}, which means 24bit demod is taken as it is giving maximum accuracy. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ac4d3309f33897fd7b3750e166f32a934}{dis\+\_\+auto\+\_\+scale}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+auto\+\_\+scale;Register Addresses\+: 46\mbox{[}3\+:3\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a73a7ffc9accc55fceffd43472580d9d2}{disable\+\_\+conf\+\_\+rescale}}
\begin{DoxyCompactList}\small\item\em disable\+\_\+conf\+\_\+rescale;Register Addresses\+: 46\mbox{[}13\+:13\mbox{]};This a mostly a debug register.. When this is set auto\+\_\+scaled confidence doesn\textquotesingle{}t rescale back. Even when force\+\_\+scale\+\_\+val is there, it doesn\textquotesingle{}t rescale. This bit may be set along with force\+\_\+scale\+\_\+val to see the effect of confidence scaling. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a3b6ac9de3bd76e59cecdf40d5d29d452}{int\+\_\+xtalk\+\_\+calib}}
\begin{DoxyCompactList}\small\item\em int\+\_\+xtalk\+\_\+calib;Register Addresses\+: 46\mbox{[}4\+:4\mbox{]};Puts the device into intrinsic calibration mode. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a998237de51882bdbb1c5192045ed76de}{xtalk\+\_\+filt\+\_\+time\+\_\+const}}
\begin{DoxyCompactList}\small\item\em xtalk\+\_\+filt\+\_\+time\+\_\+const;Register Addresses\+: 46\mbox{[}23\+:20\mbox{]};Time constant during crosstalk filtering. Higher the time constant slower the filtering is. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a6b0e2c72ef5fc4113d7226786b644a97}{use\+\_\+xtalk\+\_\+filt\+\_\+int}}
\begin{DoxyCompactList}\small\item\em use\+\_\+xtalk\+\_\+filt\+\_\+int;Register Addresses\+: 46\mbox{[}5\+:5\mbox{]};Whehter to use filter or direct sampling for intrinsic crosstalk. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a5cb06f9ac11c7f0772bae4e99139bf36}{use\+\_\+xtalk\+\_\+reg\+\_\+int}}
\begin{DoxyCompactList}\small\item\em use\+\_\+xtalk\+\_\+reg\+\_\+int;Register Addresses\+: 46\mbox{[}6\+:6\mbox{]};Whether to use register or filter/sample for intrinsic. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a8e982a79b8a5b98ab4d5d3a81824fec3}{iq\+\_\+read\+\_\+data\+\_\+sel}}
\begin{DoxyCompactList}\small\item\em iq\+\_\+read\+\_\+data\+\_\+sel;Register Addresses\+: 46\mbox{[}11\+:9\mbox{]};mux used to chose which of the xtalk register is being read out.;;010 -- raw\+\_\+i/q;000 -- intrinsic\+\_\+xtalk;001 -- optical\+\_\+xtalk \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a0ae89b8b948bf035bfe7551a4701499b}{iphase\+\_\+xtalk}}
\begin{DoxyCompactList}\small\item\em iphase\+\_\+xtalk;Register Addresses\+: 59\mbox{[}23\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ad4347824ee5afdbdbe01e5043faca95c}{qphase\+\_\+xtalk}}
\begin{DoxyCompactList}\small\item\em qphase\+\_\+xtalk;Register Addresses\+: 60\mbox{[}23\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ab1fc1fee092157175f950f264117c425}{int\+\_\+xtalk\+\_\+reg\+\_\+scale}}
\begin{DoxyCompactList}\small\item\em int\+\_\+xtalk\+\_\+reg\+\_\+scale;Register Addresses\+: 46\mbox{[}16\+:14\mbox{]};allows scaling of the meaning of ixtalk register. 0-\/ 2$^\wedge$0, 2$^\wedge$1, 2$^\wedge$2, 2$^\wedge$3 etc. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ab58fcca1b375342bd44b6b1088e3238d}{iphase\+\_\+xtalk\+\_\+int\+\_\+reg}}
\begin{DoxyCompactList}\small\item\em iphase\+\_\+xtalk\+\_\+int\+\_\+reg;Register Addresses\+: 61\mbox{[}15\+:0\mbox{]};inphase component for intrinsic xtalk \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a066f2b307e53308779b547c3b4ee1ce8}{qphase\+\_\+xtalk\+\_\+int\+\_\+reg}}
\begin{DoxyCompactList}\small\item\em qphase\+\_\+xtalk\+\_\+int\+\_\+reg;Register Addresses\+: 62\mbox{[}15\+:0\mbox{]};quadrature component for intrinsic xtalk \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a40bd471704dd07e491df7aa972e53484}{illum\+\_\+xtalk\+\_\+calib}}
\begin{DoxyCompactList}\small\item\em illum\+\_\+xtalk\+\_\+calib;Register Addresses\+: 46\mbox{[}12\+:12\mbox{]};puts the device into optical calibration mode. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_af8b0b2d6abbb466f43e09e44351f7992}{illum\+\_\+xtalk\+\_\+reg\+\_\+scale}}
\begin{DoxyCompactList}\small\item\em illum\+\_\+xtalk\+\_\+reg\+\_\+scale;Register Addresses\+: 46\mbox{[}19\+:17\mbox{]};allows scaling of the meaning of oxtalk register. 0-\/ 2$^\wedge$0, 2$^\wedge$2, 2$^\wedge$4, 2$^\wedge$8. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ab7e048b48ce2dbfcc65b22d20d3cb561}{use\+\_\+xtalk\+\_\+filt\+\_\+illum}}
\begin{DoxyCompactList}\small\item\em use\+\_\+xtalk\+\_\+filt\+\_\+illum;Register Addresses\+: 46\mbox{[}7\+:7\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a5fd95ca60881d151fa12abad6d1a18ad}{use\+\_\+xtalk\+\_\+reg\+\_\+illum}}
\begin{DoxyCompactList}\small\item\em use\+\_\+xtalk\+\_\+reg\+\_\+illum;Register Addresses\+: 46\mbox{[}8\+:8\mbox{]};For optical default is to use the register values. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aa117142d0597c81b487d01279b0a3d3b}{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 47\mbox{[}15\+:0\mbox{]};inphase component of the xtalk for hdr0/led0 \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_acaf8a6849e1b0e8166cee03c47cc04cd}{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 48\mbox{[}15\+:0\mbox{]};quadrature component of the xtalk for hdr0/led0 \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a268045eff17e98bf203fb56f8b7807cd}{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 49\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a3966bdc6c8c72a7d3357ff575f89f8f0}{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 50\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a00e4c85b98322e5c98f2099e976129a5}{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 51\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a01ead1a71055fd21fb738a4eb70df088}{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 52\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a9fb218352b62437fa24b70b825843b7b}{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 53\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ab0c5a42a9baac8f751b42f2cf107b25a}{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 54\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_afe3cb3f7b0e0763871b5d14d5bc95078}{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 55\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a656421b9f1a180adb6963e3b6f7ca950}{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 56\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_af3fed602f69fc020eee20ff7995af352}{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 57\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a77d16569f490a88ff905d95d88f65a63}{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 58\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a766563158d5d77e4c14d4cff7172751b}{en\+\_\+temp\+\_\+xtalk\+\_\+corr}}
\begin{DoxyCompactList}\small\item\em en\+\_\+temp\+\_\+xtalk\+\_\+corr;Register Addresses\+: 58\mbox{[}16\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a512cf2ca50b1fa7120df25bde9ac8ffe}{scale\+\_\+temp\+\_\+coeff\+\_\+xtalk}}
\begin{DoxyCompactList}\small\item\em scale\+\_\+temp\+\_\+coeff\+\_\+xtalk;Register Addresses\+: 58\mbox{[}19\+:17\mbox{]};Allows programmability on the temp\+\_\+coefficients range and precision. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a049562de3542626eb026593553acbc84}{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 56\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a3899282f5b276b29c747cb8afa3268c5}{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 57\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a4f2109c27d0b9cc1753fca44f6d53120}{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 94\mbox{[}15\+:8\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a0584be9a54e3fb76023976c2cc43e421}{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 96\mbox{[}7\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a7a1b4bbca989ba8a2075475fe9f5d5db}{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 94\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a0c4fa853e53a75c3b137c6d5e6f3889c}{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 96\mbox{[}15\+:8\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a8af6b46e24efa687b02304c882a05011}{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 95\mbox{[}7\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ac4864876a9fc46c97345ea1eb655f7ba}{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 96\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ab5992312a6b74e2f15f3c41bbd8227e4}{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 95\mbox{[}15\+:8\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a622b0f25ad8e625152766df99abf6b18}{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 97\mbox{[}7\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a8b312fa4f9fb3654b54e578922c73a77}{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 95\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a4ca18d6cc9bae3f51d18f381ae89da0b}{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 97\mbox{[}15\+:8\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ad53144086be03022fe32322841fa64ef}{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 54\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a68b368fcaa61021171e61acbe0655e05}{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 55\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a7fc2318c1e86147cab4536f7ae8554d1}{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 91\mbox{[}7\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a021ed9983624bdac9dca708e535b75b5}{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 91\mbox{[}15\+:8\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a4690f0ee081e91239ab2fb12a7e3d56a}{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 91\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a93b7474383c3d7439d972c5afe39ea07}{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 92\mbox{[}7\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a567ef8a1973b1145d4e5993151226b30}{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 92\mbox{[}15\+:8\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a9b2b71cc58b18ccd622e7820a8fcd5db}{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 92\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a3386c4382a1b97a140a4fdc353e3b265}{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 93\mbox{[}7\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a55499838122169c5f486b25abdeaf5a3}{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 93\mbox{[}15\+:8\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a54a08700e3fbf113ce373076807a5a33}{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 93\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ae7c5e400d7284d0e7bf61342fbc67584}{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 94\mbox{[}7\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_afc46bb579b68a9502857fc4befe600db}{amb\+\_\+xtalk\+\_\+qphase\+\_\+coeff}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+xtalk\+\_\+qphase\+\_\+coeff;Register Addresses\+: 12\mbox{[}15\+:8\mbox{]};reflects the variation of quad component. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a662ff3f116c2aa3dde421a44c09b18a5}{amb\+\_\+xtalk\+\_\+iphase\+\_\+coeff}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+xtalk\+\_\+iphase\+\_\+coeff;Register Addresses\+: 12\mbox{[}7\+:0\mbox{]};reflect the variation of optical crosstalk inphase component. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_adc47c94293601428c20e2422082b4969}{scale\+\_\+amb\+\_\+coeff\+\_\+xtalk}}
\begin{DoxyCompactList}\small\item\em scale\+\_\+amb\+\_\+coeff\+\_\+xtalk;Register Addresses\+: 58\mbox{[}22\+:20\mbox{]};Ambient xtalk mode. Provides range/precision for ambient correction. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a708f5d3ac94ad4fa314d42ad42026a14}{en\+\_\+phase\+\_\+corr}}
\begin{DoxyCompactList}\small\item\em en\+\_\+phase\+\_\+corr;Register Addresses\+: 67\mbox{[}0\+:0\mbox{]};enables phase correction from the values programmed. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a5804a3c0838fea34edc5e30405891e4f}{phase\+\_\+offset\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em phase\+\_\+offset\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 66\mbox{[}15\+:0\mbox{]};phase\+\_\+offset for freq1 \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_af64b9a5c99582c83b7c3a546f9d14588}{phase\+\_\+offset\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em phase\+\_\+offset\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 81\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a89870d39539bdf21a2098e1b8a760d81}{phase\+\_\+offset\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em phase\+\_\+offset\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 82\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_adf6ef0727836549e6ef48efb0fa21f45}{phase\+\_\+offset\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em phase\+\_\+offset\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 83\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aca4709b359b3002aa5b1fda1db2a6b2c}{phase\+\_\+offset\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em phase\+\_\+offset\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 84\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aaed020c2f63021ddd838bc354a7aaf5a}{phase\+\_\+offset\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em phase\+\_\+offset\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 85\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_afa400ade995f6cfe1f7c076216f2a724}{reverse\+\_\+phase\+\_\+before\+\_\+offset}}
\begin{DoxyCompactList}\small\item\em reverse\+\_\+phase\+\_\+before\+\_\+offset;Register Addresses\+: 67\mbox{[}9\+:9\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a2d47813676979e52ff81ccb79f403568}{phase2\+\_\+offset\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em phase2\+\_\+offset\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 68\mbox{[}15\+:0\mbox{]};phase offset for freq2 \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_abc2e13726f35094652e115b306a6c8cf}{phase2\+\_\+offset\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em phase2\+\_\+offset\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 86\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ab1935ee4370a6f750250df8037bfedde}{phase2\+\_\+offset\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em phase2\+\_\+offset\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 87\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a2d3f696ee5591f062782628adef648bc}{phase2\+\_\+offset\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em phase2\+\_\+offset\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 88\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_af3c53f1235e77bb975d6804ce5bb0aea}{phase2\+\_\+offset\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em phase2\+\_\+offset\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 89\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aa35e683286a08ad2d2a80446c6a3578e}{phase2\+\_\+offset\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em phase2\+\_\+offset\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 90\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ac4a7ed325293f445401f57b70b398d9a}{en\+\_\+temp\+\_\+corr}}
\begin{DoxyCompactList}\small\item\em en\+\_\+temp\+\_\+corr;Register Addresses\+: 67\mbox{[}1\+:1\mbox{]};enables temperature correction for phase \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a074f8c31300a5e95dbe613e29fae691a}{scale\+\_\+phase\+\_\+temp\+\_\+coeff}}
\begin{DoxyCompactList}\small\item\em scale\+\_\+phase\+\_\+temp\+\_\+coeff;Register Addresses\+: 67\mbox{[}8\+:6\mbox{]};changes the meaning of coefficients related to phase correction. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a399ffd68e53fd718d8c86cac5570b0f4}{tmain\+\_\+calib\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em tmain\+\_\+calib\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 71\mbox{[}11\+:0\mbox{]};calibrated temperature for main temp sensor.\+Default is 2048 because internally it is treated as offset binary \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a9bf60b3ad71f0a5023919a9fe626ded2}{temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 69\mbox{[}11\+:0\mbox{]};temperature coefficient for phase correction for main temp. By default means phase change for 64 degrees of temperature. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a45e6d0d64cb7fea67b3ce7483a480eee}{tmain\+\_\+calib\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em tmain\+\_\+calib\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 72\mbox{[}11\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a72513d9b96ded4e78b1e20a11a9e974e}{temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 45\mbox{[}11\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ac520723279074397a7d777b16e6bcae7}{tmain\+\_\+calib\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em tmain\+\_\+calib\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 73\mbox{[}11\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a43de72f8397b6aa83c403210a5ccb893}{temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 45\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a6b4f0e10b860ce62b81e0b9ae4cf5a44}{tmain\+\_\+calib\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em tmain\+\_\+calib\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 65\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aebf596aa50d1836c94288764ed24b345}{temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 47\mbox{[}23\+:16\mbox{]}, 48\mbox{[}23\+:20\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_abfb6f6db1232b0b0b9deb4afc64459ec}{tmain\+\_\+calib\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em tmain\+\_\+calib\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 63\mbox{[}11\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a350244ce20b08f3ae3a44b999eeac68e}{temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 49\mbox{[}23\+:16\mbox{]}, 50\mbox{[}23\+:20\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ade57144933135b55ff86f3b7438ae780}{tmain\+\_\+calib\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em tmain\+\_\+calib\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 69\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aedf7f8cd84bf5cf762b213cb18517c6d}{temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 51\mbox{[}23\+:16\mbox{]}, 52\mbox{[}23\+:20\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a142745da9e41edd3c1440f3af3e65e98}{tillum\+\_\+calib\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em tillum\+\_\+calib\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 71\mbox{[}23\+:12\mbox{]};calibrated temp for tillum. Default is 2048 because internally it is treated as offset binary \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a02450b3a7e704a15f237daaeb6c7e1a9}{temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 70\mbox{[}11\+:0\mbox{]};temperature coefficient for phase correction for illum temp. By default means phase change for 64 degrees of temperature. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ad15ed33a8a3113a30edd4177b2404d31}{tillum\+\_\+calib\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em tillum\+\_\+calib\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 72\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ab480d0b32c1030304fc88be7bce233b5}{temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 81\mbox{[}23\+:16\mbox{]}, 82\mbox{[}23\+:20\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aacd32d46c41357225b1bbbbd385276dd}{tillum\+\_\+calib\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em tillum\+\_\+calib\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 73\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ad72cbdc372b0cc91cbd9a68967f58aaa}{temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 83\mbox{[}23\+:16\mbox{]}, 84\mbox{[}23\+:20\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a9aa4c81deafadd6f337ae463292022a7}{tillum\+\_\+calib\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em tillum\+\_\+calib\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 67\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a73339c9bc37d95767223513628518e2b}{temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 85\mbox{[}23\+:16\mbox{]}, 86\mbox{[}23\+:20\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a2d831cb151e305adbea12b0e4008b88d}{tillum\+\_\+calib\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em tillum\+\_\+calib\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 63\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a65a0c09cc22cf048ef644c10dca99f64}{temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 87\mbox{[}23\+:16\mbox{]}, 88\mbox{[}23\+:20\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ad9bcba2b13c84e3c6d5864022c8fa95f}{tillum\+\_\+calib\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em tillum\+\_\+calib\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 70\mbox{[}23\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a2e995a33b6bcc6188626590fd18fa529}{temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 89\mbox{[}23\+:16\mbox{]}, 90\mbox{[}23\+:20\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ad246d9e7a194d7bb3de916f7d3f588fd}{amb\+\_\+sat\+\_\+thr}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+sat\+\_\+thr;Register Addresses\+: 13\mbox{[}16\+:7\mbox{]};the threshold which is used to detect the ambient overload. Default is kept at highest.;Threshold set for 1v on the ambient dac resistor. 512x3/8x\+IR. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a84706d3f7f7c46a9727e59aed0106cc9}{amb\+\_\+calib}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+calib;Register Addresses\+: 11\mbox{[}23\+:14\mbox{]};the ambient at which device is calibrated for optical xtalk/phase offset etc. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a125c1c1a546fd0aa3a6dfb65419f5f23}{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff0}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff0;Register Addresses\+: 12\mbox{[}23\+:16\mbox{]};Captures the drift in the phase wrto ambient. Can be a negative number to reflect inverse relationship. The number is divided by 2$^\wedge$5 to get the actual value. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_afc1ecf406f1e1e2f18720bba2b45aead}{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x0}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x0;Register Addresses\+: 184\mbox{[}9\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ac691c23d7aa57b8c108269e8d376b868}{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x1}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x1;Register Addresses\+: 184\mbox{[}19\+:10\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ac6140f0f9204013c8bbd7a620704381c}{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x2}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x2;Register Addresses\+: 185\mbox{[}9\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ade8aba1677f94748cfe40e44254331a3}{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff1}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff1;Register Addresses\+: 180\mbox{[}7\+:0\mbox{]};The first coefficient is assumed to be the original one \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a229cd5ba8dde1ba7c06e2484b334adfa}{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff2}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff2;Register Addresses\+: 180\mbox{[}15\+:8\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a8476fd27110ea68c00fcd3f8d31a2fc9}{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff3}}
\begin{DoxyCompactList}\small\item\em amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff3;Register Addresses\+: 180\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a07ebab270e16f433cb52e2f164892bd2}{scale\+\_\+amb\+\_\+phase\+\_\+corr\+\_\+coeff}}
\begin{DoxyCompactList}\small\item\em scale\+\_\+amb\+\_\+phase\+\_\+corr\+\_\+coeff;Register Addresses\+: 181\mbox{[}2\+:0\mbox{]};Scales the gain/vs accuracy. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a542e0507dc7ade4ef88e2f4f98b8cbf0}{temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr0}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr0;Register Addresses\+: 182\mbox{[}7\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a8bde837cb93f705f5b5a8bee6fba8443}{temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr1}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr1;Register Addresses\+: 182\mbox{[}15\+:8\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a845d9aca63dbbafaf894b0c88e84624b}{temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr0}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr0;Register Addresses\+: 183\mbox{[}7\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a53cc61abf2c20ed71530b12a4d8cbb5f}{temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr1}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr1;Register Addresses\+: 183\mbox{[}15\+:8\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a122cdf0dfa7e90063c9a351084a1c111}{scale\+\_\+phase\+\_\+temp\+\_\+corr\+\_\+square}}
\begin{DoxyCompactList}\small\item\em scale\+\_\+phase\+\_\+temp\+\_\+corr\+\_\+square;Register Addresses\+: 181\mbox{[}5\+:3\mbox{]};scales square correction range/accuracy. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a64d96f648b7c2cdef2ad7152722db402}{en\+\_\+nl\+\_\+corr}}
\begin{DoxyCompactList}\small\item\em en\+\_\+nl\+\_\+corr;Register Addresses\+: 74\mbox{[}0\+:0\mbox{]};enables harmonic/nonlinear correction for phase. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a089dbbc3a05800d659b51ee8634e35b6}{a1\+\_\+coeff\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em a1\+\_\+coeff\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 75\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a265862cfeca774dd2845ccb4b5f2c024}{a2\+\_\+coeff\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em a2\+\_\+coeff\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 76\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a9ae9f8fb72fdb779aa701cd8fa1caffd}{a3\+\_\+coeff\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em a3\+\_\+coeff\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 77\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_abfe8218cd4665b95d06ee140a334b0e7}{a4\+\_\+coeff\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em a4\+\_\+coeff\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 78\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a6bde028bd99e808c8136796673c1d0b6}{scale\+\_\+nl\+\_\+corr\+\_\+coeff}}
\begin{DoxyCompactList}\small\item\em scale\+\_\+nl\+\_\+corr\+\_\+coeff;Register Addresses\+: 74\mbox{[}19\+:18\mbox{]};changes the meaning of the nonlinear coefficients.; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ac1a1e61a1574ab498767e32ed349c13d}{a0\+\_\+coeff\+\_\+hdr0\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em a0\+\_\+coeff\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 74\mbox{[}17\+:2\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a532787e72c34ad09c15622ab9c4ba19f}{a0\+\_\+coeff\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em a0\+\_\+coeff\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 162\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aee270e1db008f1cbc685d3bd489cdaf3}{a0\+\_\+coeff\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em a0\+\_\+coeff\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 163\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_af488759b29c7936c461c49cf044cffad}{a0\+\_\+coeff\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em a0\+\_\+coeff\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 164\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aecbd85188dd275b98ddface473912eda}{a0\+\_\+coeff\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em a0\+\_\+coeff\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 165\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a36cb461510548eccac1c1642b5521b43}{a0\+\_\+coeff\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em a0\+\_\+coeff\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 166\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a6bda1b9f66c798b9eef110d3364ec5a2}{a1\+\_\+coeff\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em a1\+\_\+coeff\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 167\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a75d9f7b97bff11c17447891dff5d0585}{a1\+\_\+coeff\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em a1\+\_\+coeff\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 168\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a49e36e362f21a8fba8dbac0019e84312}{a1\+\_\+coeff\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em a1\+\_\+coeff\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 169\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a737736a0e4f1c175137ef73298f1eeb6}{a1\+\_\+coeff\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em a1\+\_\+coeff\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 170\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ae1ef41f7c18e6683e722d263e01db08b}{a1\+\_\+coeff\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em a1\+\_\+coeff\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 171\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a694abb9d95425dab461496a8c00f0e81}{a2\+\_\+coeff\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em a2\+\_\+coeff\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 172\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a291942d9e1138cd5f6f37aad09e60337}{a2\+\_\+coeff\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em a2\+\_\+coeff\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 173\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a62851b9e9b82fcb5a9b70b20f816f0a0}{a2\+\_\+coeff\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em a2\+\_\+coeff\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 174\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aac5c3f4bb1d3b83706d6e60307622001}{a2\+\_\+coeff\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em a2\+\_\+coeff\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 175\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a36a3f5b6e254c0e3b7249b22f0d83378}{a2\+\_\+coeff\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em a2\+\_\+coeff\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 176\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a2f5467bf81575c1e2cfd24206cdebb65}{a3\+\_\+coeff\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em a3\+\_\+coeff\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 177\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a30c9afa928337c116a2ab0257cf6c9a0}{a3\+\_\+coeff\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em a3\+\_\+coeff\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 162\mbox{[}23\+:16\mbox{]}, 163\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a10d71a658f53af9e89e98b4b1643cb09}{a3\+\_\+coeff\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em a3\+\_\+coeff\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 164\mbox{[}23\+:16\mbox{]}, 165\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a14387bafd3d67825868af4867f303ce7}{a3\+\_\+coeff\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em a3\+\_\+coeff\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 166\mbox{[}23\+:16\mbox{]}, 167\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a9b39c52d2051f051106d10edb9cb308e}{a3\+\_\+coeff\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em a3\+\_\+coeff\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 168\mbox{[}23\+:16\mbox{]}, 169\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_abbec89374c9be99384fb541186d2cb9a}{a4\+\_\+coeff\+\_\+hdr1\+\_\+tx0}}
\begin{DoxyCompactList}\small\item\em a4\+\_\+coeff\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 170\mbox{[}23\+:16\mbox{]}, 171\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ae1c362f1589d397df087d03639372e29}{a4\+\_\+coeff\+\_\+hdr0\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em a4\+\_\+coeff\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 172\mbox{[}23\+:16\mbox{]}, 173\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a3780f5fcbbb53be998847844966aa092}{a4\+\_\+coeff\+\_\+hdr1\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em a4\+\_\+coeff\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 174\mbox{[}23\+:16\mbox{]}, 175\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ab678cdb94b74b62bf199208e10982059}{a4\+\_\+coeff\+\_\+hdr0\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em a4\+\_\+coeff\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 176\mbox{[}23\+:16\mbox{]}, 177\mbox{[}23\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a26a0b8ee637d73bf8ac532387837d192}{a4\+\_\+coeff\+\_\+hdr1\+\_\+tx2}}
\begin{DoxyCompactList}\small\item\em a4\+\_\+coeff\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 178\mbox{[}15\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ad48fe8274bed87d7263e6ca8269695f2}{tillum}}
\begin{DoxyCompactList}\small\item\em tillum;Register Addresses\+: 4\mbox{[}19\+:8\mbox{]};The value of illum-\/temperature register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a91767e4fdc957316f8468063681c3a15}{tsens\+\_\+slave0}}
\begin{DoxyCompactList}\small\item\em tsens\+\_\+slave0;Register Addresses\+: 2\mbox{[}6\+:0\mbox{]};slave address of the led0 tsensor \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a19285933a6b19db5099cfbface3fea9f}{tsens\+\_\+slave1}}
\begin{DoxyCompactList}\small\item\em tsens\+\_\+slave1;Register Addresses\+: 2\mbox{[}13\+:7\mbox{]};slave address of the led1 tsensor \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_af6164a19c98ca0c161d14d83969f7f57}{tsens\+\_\+slave2}}
\begin{DoxyCompactList}\small\item\em tsens\+\_\+slave2;Register Addresses\+: 2\mbox{[}20\+:14\mbox{]};slave address of the led2 tsensor \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ae42fb1d446855e05fc71be4d953f7725}{config\+\_\+tillum\+\_\+msb}}
\begin{DoxyCompactList}\small\item\em config\+\_\+tillum\+\_\+msb;Register Addresses\+: 7\mbox{[}23\+:20\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a586f0e357ad3d049cccf267919fbea8a}{en\+\_\+tillum\+\_\+12b}}
\begin{DoxyCompactList}\small\item\em en\+\_\+tillum\+\_\+12b;Register Addresses\+: 13\mbox{[}23\+:23\mbox{]};While interfacing with the T\+M\+P02 type tempsensor, this bit needs to be set to swap bytes to allow different read format. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a495c76417c7131c177fec04362eaacfe}{tillum\+\_\+unsigned}}
\begin{DoxyCompactList}\small\item\em tillum\+\_\+unsigned;Register Addresses\+: 4\mbox{[}23\+:23\mbox{]};This bit is set \textquotesingle{}1\textquotesingle{} when temperature given by tmain/tillum sensor is in unsigned format. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aa1c31f802608991cabed55f07ad70837}{temp\+\_\+avg\+\_\+illum}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+avg\+\_\+illum;Register Addresses\+: 2\mbox{[}23\+:22\mbox{]};Based on this, temperature is averaged to remove quantization errors on temperature. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aaab7fe3c1c08bac11e1a6c640105ef59}{en\+\_\+tsens\+\_\+read\+\_\+fvd}}
\begin{DoxyCompactList}\small\item\em en\+\_\+tsens\+\_\+read\+\_\+fvd;Register Addresses\+: 3\mbox{[}18\+:18\mbox{]};If this bit is set tmain temperature is read every frame. Other wise it is read based on a register trigger. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a10a311b8708c5d99715e63ff83ac8fa9}{en\+\_\+tillum\+\_\+read}}
\begin{DoxyCompactList}\small\item\em en\+\_\+tillum\+\_\+read;Register Addresses\+: 2\mbox{[}21\+:21\mbox{]};Enable i2c read of appropriate illum led. If this bit is not set illumination driver temperature is not read. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a072337c0bda7e96a2e7671c24b9d2ea0}{eeprom\+\_\+read\+\_\+trig}}
\begin{DoxyCompactList}\small\item\em eeprom\+\_\+read\+\_\+trig;Register Addresses\+: 1\mbox{[}0\+:0\mbox{]};Used to read efuse values into the chain using register trigger \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_af407d20259e48b205156afa37dc9ec89}{swap\+\_\+read\+\_\+data}}
\begin{DoxyCompactList}\small\item\em swap\+\_\+read\+\_\+data;Register Addresses\+: 1\mbox{[}1\+:1\mbox{]};swaps/reverse the data read by i2c-\/host. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a862b136ce7f6fec789152e29f6ecde14}{eeprom\+\_\+start\+\_\+reg\+\_\+addr}}
\begin{DoxyCompactList}\small\item\em eeprom\+\_\+start\+\_\+reg\+\_\+addr;Register Addresses\+: 1\mbox{[}16\+:9\mbox{]};The first byte written while reading from the efuse. This will typically be 0. At startup there is no way to program this. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a82583d9913fb9594494f5fb0a7736a5b}{frame\+\_\+vd\+\_\+trig}}
\begin{DoxyCompactList}\small\item\em frame\+\_\+vd\+\_\+trig;Register Addresses\+: 1\mbox{[}17\+:17\mbox{]};when this bit is \textquotesingle{}1\textquotesingle{} i2c host is triggered every frame vd. Else it is triggered based on the i2c\+\_\+trig\+\_\+reg. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_af75c9e118c738d3f61c4a8300854e119}{i2c\+\_\+trig\+\_\+reg}}
\begin{DoxyCompactList}\small\item\em i2c\+\_\+trig\+\_\+reg;Register Addresses\+: 1\mbox{[}18\+:18\mbox{]};The trigger register for i2c transaction. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aece5a9388c2376cec5f2d881449bab1b}{i2c\+\_\+en}}
\begin{DoxyCompactList}\small\item\em i2c\+\_\+en;Register Addresses\+: 1\mbox{[}19\+:19\mbox{]};Enables the i2c host operation. Does not control the init load. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a21638bd4e30c109088a1ac38fb23ef23}{i2c\+\_\+rw}}
\begin{DoxyCompactList}\small\item\em i2c\+\_\+rw;Register Addresses\+: 1\mbox{[}21\+:20\mbox{]};Choses the r/w for i2c host operation.;By default it reads temperature sensor. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a5ea093c7c669af60ee3528d4e47751ec}{i2c\+\_\+read\+\_\+data}}
\begin{DoxyCompactList}\small\item\em i2c\+\_\+read\+\_\+data;Register Addresses\+: 3\mbox{[}7\+:0\mbox{]};The hosts read data. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aa1d6fab1063e7f0b1d5a245b1437e35a}{i2c\+\_\+write\+\_\+data1}}
\begin{DoxyCompactList}\small\item\em i2c\+\_\+write\+\_\+data1;Register Addresses\+: 3\mbox{[}16\+:9\mbox{]};The address where the read would start. Normally in temperature sensor read this is not required to be programmed. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a0a161f183b2a43ba1fb8bc1fa7e7d764}{i2c\+\_\+num\+\_\+tran}}
\begin{DoxyCompactList}\small\item\em i2c\+\_\+num\+\_\+tran;Register Addresses\+: 3\mbox{[}17\+:17\mbox{]};The number of transactions. Either 1 or 2. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a4961f0f3fa6789d072d688591190cd5d}{en\+\_\+eeprom\+\_\+read}}
\begin{DoxyCompactList}\small\item\em en\+\_\+eeprom\+\_\+read;Register Addresses\+: 1\mbox{[}23\+:23\mbox{]};Disables the gating of auto\+\_\+load clock after init\+\_\+load\+\_\+done. Should be used if register triggering has to work. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a6e5ead741220099cce07cf99c64b958d}{init\+\_\+load\+\_\+done}}
\begin{DoxyCompactList}\small\item\em init\+\_\+load\+\_\+done;Register Addresses\+: 3\mbox{[}8\+:8\mbox{]};Can be used to check whether initial auto\+\_\+load is successful or not. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a2bbd370649bdf154c9df95c66a16d839}{addr\+\_\+slave\+\_\+eeprom}}
\begin{DoxyCompactList}\small\item\em addr\+\_\+slave\+\_\+eeprom;Register Addresses\+: 1\mbox{[}8\+:2\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a3f34c97cad70b9975e407bef1367c837}{i2c\+\_\+num\+\_\+bytes\+\_\+tran1}}
\begin{DoxyCompactList}\small\item\em i2c\+\_\+num\+\_\+bytes\+\_\+tran1;Register Addresses\+: 7\mbox{[}17\+:16\mbox{]};Number of bytes used in the tran2 of i2c transaction. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a4bfdbeff964934c25820ccc15374e3be}{i2c\+\_\+num\+\_\+bytes\+\_\+tran2}}
\begin{DoxyCompactList}\small\item\em i2c\+\_\+num\+\_\+bytes\+\_\+tran2;Register Addresses\+: 5\mbox{[}23\+:22\mbox{]};Number of bytes used in the tran2 of i2c transaction. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a60f82b6d2ba125322a2bbd5a19d8cb24}{i2c\+\_\+write\+\_\+data2}}
\begin{DoxyCompactList}\small\item\em i2c\+\_\+write\+\_\+data2;Register Addresses\+: 7\mbox{[}7\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a77904680d88bd792a64a8647b0b33a3e}{i2c\+\_\+sel\+\_\+read\+\_\+bytes}}
\begin{DoxyCompactList}\small\item\em i2c\+\_\+sel\+\_\+read\+\_\+bytes;Register Addresses\+: 7\mbox{[}19\+:18\mbox{]};choses which byte of i2c\+\_\+read register to be read. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ae5bde1d46ee3c6d51052c09e1ad84f84}{i2c\+\_\+cont\+\_\+rw}}
\begin{DoxyCompactList}\small\item\em i2c\+\_\+cont\+\_\+rw;Register Addresses\+: 0\mbox{[}6\+:6\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_abeddf7ddc169440a2a338ee7c7a721b9}{dis\+\_\+ovldet}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+ovldet;Register Addresses\+: 101\mbox{[}23\+:23\mbox{]};to disable overload detection \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ac41346a3341dc33f7085fbaa56947ad6}{prog\+\_\+ovldet\+\_\+refp}}
\begin{DoxyCompactList}\small\item\em prog\+\_\+ovldet\+\_\+refp;Register Addresses\+: 100\mbox{[}20\+:18\mbox{]};To program O\+V\+L\+\_\+\+D\+ET R\+E\+FP \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ac2bb471d2455d0fb9a96a368003f7f59}{prog\+\_\+ovldet\+\_\+refm}}
\begin{DoxyCompactList}\small\item\em prog\+\_\+ovldet\+\_\+refm;Register Addresses\+: 100\mbox{[}23\+:21\mbox{]};To program O\+V\+L\+\_\+\+D\+ET R\+E\+FM \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_afc1b16c376d9ac5d8991c247ef3546e6}{iamb\+\_\+max\+\_\+sel}}
\begin{DoxyCompactList}\small\item\em iamb\+\_\+max\+\_\+sel;Register Addresses\+: 114\mbox{[}7\+:4\mbox{]};selects the value of D\+AC resistor \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_afbaca0aecb35d0f114f34ce5a9de469a}{tm\+\_\+vrefp\+\_\+diode}}
\begin{DoxyCompactList}\small\item\em tm\+\_\+vrefp\+\_\+diode;Register Addresses\+: 109\mbox{[}2\+:0\mbox{]};To program the bias voltage I\+NP \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_af2f334100a90c93956c397dc752a89d4}{tm\+\_\+vrefm\+\_\+diode}}
\begin{DoxyCompactList}\small\item\em tm\+\_\+vrefm\+\_\+diode;Register Addresses\+: 109\mbox{[}5\+:3\mbox{]};To program the bias voltage I\+NM \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a3b1789f3a9d92591b56bf9ab446dc6fd}{gpo1\+\_\+mux\+\_\+sel}}
\begin{DoxyCompactList}\small\item\em gpo1\+\_\+mux\+\_\+sel;Register Addresses\+: 120\mbox{[}8\+:6\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ac01ee57ca57e9b4d0524cefadd0d076b}{gpio1\+\_\+obuf\+\_\+en}}
\begin{DoxyCompactList}\small\item\em gpio1\+\_\+obuf\+\_\+en;Register Addresses\+: 120\mbox{[}12\+:12\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a50296cb1f35a6efd1a5b897d3522298f}{gpio1\+\_\+ibuf\+\_\+en}}
\begin{DoxyCompactList}\small\item\em gpio1\+\_\+ibuf\+\_\+en;Register Addresses\+: 120\mbox{[}13\+:13\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a1b5313e99a366c95aae959bdbcf09c0d}{gpo2\+\_\+mux\+\_\+sel}}
\begin{DoxyCompactList}\small\item\em gpo2\+\_\+mux\+\_\+sel;Register Addresses\+: 120\mbox{[}11\+:9\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ad472858db7f60d4f24f341366ca60662}{gpio2\+\_\+obuf\+\_\+en}}
\begin{DoxyCompactList}\small\item\em gpio2\+\_\+obuf\+\_\+en;Register Addresses\+: 120\mbox{[}15\+:15\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a7825ff77b413c03b2b692cbaa14f1776}{gpio2\+\_\+ibuf\+\_\+en}}
\begin{DoxyCompactList}\small\item\em gpio2\+\_\+ibuf\+\_\+en;Register Addresses\+: 120\mbox{[}16\+:16\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a40cba8f8dd248a5f91d94e0125123cd0}{gpo3\+\_\+mux\+\_\+sel}}
\begin{DoxyCompactList}\small\item\em gpo3\+\_\+mux\+\_\+sel;Register Addresses\+: 120\mbox{[}2\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a8598e21fd562e98f5225f398a3440a5a}{sel\+\_\+gp3\+\_\+on\+\_\+sdam}}
\begin{DoxyCompactList}\small\item\em sel\+\_\+gp3\+\_\+on\+\_\+sdam;Register Addresses\+: 120\mbox{[}22\+:22\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ac931eedf109f2f9401b66df4e3507a4b}{dealias\+\_\+en}}
\begin{DoxyCompactList}\small\item\em dealias\+\_\+en;Register Addresses\+: 113\mbox{[}1\+:1\mbox{]};To enable Dealias mode to get different Modulation freq close to 40\+M\+Hz, ;34.\+3 M\+Hz \& 48 M\+Hz. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a06fbd3557236e1c0b91d69f2a9d426aa}{dealias\+\_\+freq}}
\begin{DoxyCompactList}\small\item\em dealias\+\_\+freq;Register Addresses\+: 113\mbox{[}2\+:2\mbox{]};Changes o/p freq in dealias mode;-\/ only when dealais mode is enabled (T\+M\+\_\+\+C\+L\+K\+G\+E\+Nless than2greater than is set to \textquotesingle{}1\textquotesingle{}). \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a94ac086d5f7e663c6dc7c3593cac3b5e}{shift\+\_\+illum\+\_\+phase}}
\begin{DoxyCompactList}\small\item\em shift\+\_\+illum\+\_\+phase;Register Addresses\+: 113\mbox{[}6\+:3\mbox{]};Shift bits to get different L\+E\+D\+\_\+\+C\+LK phases in calib mode.;;80M mode\+:16phases, 22.\+5 deg separation(360/16)-\/6.\+25n separation;;40M mode\+:16phases, 45 deg separation(360/8)-\/12.\+5n separation;;Basically 40M mode M\+SB bit is unused. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aa12f0d2acddcb5fec5486679efc32b9e}{shut\+\_\+clocks}}
\begin{DoxyCompactList}\small\item\em shut\+\_\+clocks;Register Addresses\+: 113\mbox{[}8\+:8\mbox{]};to shut down all 20M, 10M clock switching \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aafc537a35dddb705d93afc3cf2987691}{invert\+\_\+tg\+\_\+clk}}
\begin{DoxyCompactList}\small\item\em invert\+\_\+tg\+\_\+clk;Register Addresses\+: 113\mbox{[}9\+:9\mbox{]};to invert tg\+\_\+clk for timing requirements \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a31f537a5f1f92a24f07e2fef2ba4db72}{invert\+\_\+afe\+\_\+clk}}
\begin{DoxyCompactList}\small\item\em invert\+\_\+afe\+\_\+clk;Register Addresses\+: 113\mbox{[}11\+:11\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ade489a95c33bc2c8ffe2752b08c961d4}{dis\+\_\+illum\+\_\+clk\+\_\+tx}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+illum\+\_\+clk\+\_\+tx;Register Addresses\+: 113\mbox{[}12\+:12\mbox{]};Disable L\+ED clk going to transmitter \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ae4e24dda1b61159e4352356d589478e6}{en\+\_\+illum\+\_\+clk\+\_\+gpio}}
\begin{DoxyCompactList}\small\item\em en\+\_\+illum\+\_\+clk\+\_\+gpio;Register Addresses\+: 113\mbox{[}16\+:16\mbox{]};Disable L\+ED C\+LK going to G\+P\+IO \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a8179b5fcd502e8d457cffefa3d29fbfa}{illum\+\_\+clk\+\_\+gpio\+\_\+mode}}
\begin{DoxyCompactList}\small\item\em illum\+\_\+clk\+\_\+gpio\+\_\+mode;Register Addresses\+: 113\mbox{[}15\+:15\mbox{]};When this bit is \textquotesingle{}1\textquotesingle{}, illum\+\_\+en gating led\+\_\+clk going to G\+P\+IO is masked.; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_abfff16e44f89b0db5bffbf56fb955bfb}{unmask\+\_\+illumen\+\_\+intxtalk}}
\begin{DoxyCompactList}\small\item\em unmask\+\_\+illumen\+\_\+intxtalk;Register Addresses\+: 113\mbox{[}17\+:17\mbox{]};Mask internal crosstalk signal gating illum\+\_\+en. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a26bebaed274a28fd3531af38d2e18ac1}{temp\+\_\+offset}}
\begin{DoxyCompactList}\small\item\em temp\+\_\+offset;Register Addresses\+: 110\mbox{[}16\+:8\mbox{]};temperature offset \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_afe90c6926f0809ce3d3f7ce5949a21a5}{en\+\_\+temp\+\_\+conv}}
\begin{DoxyCompactList}\small\item\em en\+\_\+temp\+\_\+conv;Register Addresses\+: 110\mbox{[}19\+:19\mbox{]};To enable temperature conversion \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a3483f13e070b756c7cb4bb1276e12f1b}{dis\+\_\+glb\+\_\+pd\+\_\+refsys}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+glb\+\_\+pd\+\_\+refsys;Register Addresses\+: 118\mbox{[}0\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a2b4aae9a7d8062c5893bb8a4a8716255}{dis\+\_\+glb\+\_\+pd\+\_\+temp\+\_\+sens}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+glb\+\_\+pd\+\_\+temp\+\_\+sens;Register Addresses\+: 118\mbox{[}1\+:1\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aa20afc6b01676f3427fec05f5f70af86}{dis\+\_\+glb\+\_\+pd\+\_\+illum\+\_\+drv}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+glb\+\_\+pd\+\_\+illum\+\_\+drv;Register Addresses\+: 118\mbox{[}2\+:2\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aa78dfbdc7b8d538de989502f6cef32a3}{dis\+\_\+glb\+\_\+pd\+\_\+afe}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+glb\+\_\+pd\+\_\+afe;Register Addresses\+: 118\mbox{[}3\+:3\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a414604fc5fb4c494a769b13748bb7392}{dis\+\_\+glb\+\_\+pd\+\_\+afe\+\_\+dac}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+glb\+\_\+pd\+\_\+afe\+\_\+dac;Register Addresses\+: 118\mbox{[}4\+:4\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a6bbf1f0856d86847576e5aa8476434e1}{dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+dac}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+dac;Register Addresses\+: 118\mbox{[}5\+:5\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a634e303dd3d5ed27db06ec313f65a903}{dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+adc}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+adc;Register Addresses\+: 118\mbox{[}6\+:6\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ac6ca05692ed3228b420198d2d2d41764}{dis\+\_\+glb\+\_\+pd\+\_\+test\+\_\+curr}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+glb\+\_\+pd\+\_\+test\+\_\+curr;Register Addresses\+: 118\mbox{[}7\+:7\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_afb003e0de106bae66235b7bfce615880}{dis\+\_\+glb\+\_\+pd\+\_\+osc}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+glb\+\_\+pd\+\_\+osc;Register Addresses\+: 118\mbox{[}8\+:8\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ad0168cb093e6daba316dd980114dba22}{dis\+\_\+glb\+\_\+pd\+\_\+i2chost}}
\begin{DoxyCompactList}\small\item\em dis\+\_\+glb\+\_\+pd\+\_\+i2chost;Register Addresses\+: 118\mbox{[}9\+:9\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a3e71677cefd8061611120b0aadb753da}{pdn\+\_\+global}}
\begin{DoxyCompactList}\small\item\em pdn\+\_\+global;Register Addresses\+: 118\mbox{[}11\+:11\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ae5308a2b279a1c5c9b9e34da5a49bf06}{en\+\_\+dyn\+\_\+pd\+\_\+refsys}}
\begin{DoxyCompactList}\small\item\em en\+\_\+dyn\+\_\+pd\+\_\+refsys;Register Addresses\+: 119\mbox{[}0\+:0\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a7e9d328faff345b7586508ef9fff74b3}{en\+\_\+dyn\+\_\+pd\+\_\+temp\+\_\+sens}}
\begin{DoxyCompactList}\small\item\em en\+\_\+dyn\+\_\+pd\+\_\+temp\+\_\+sens;Register Addresses\+: 119\mbox{[}1\+:1\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a2232f7a08f5802ded8b10f2bd5b63425}{en\+\_\+dyn\+\_\+pd\+\_\+illum\+\_\+drv}}
\begin{DoxyCompactList}\small\item\em en\+\_\+dyn\+\_\+pd\+\_\+illum\+\_\+drv;Register Addresses\+: 119\mbox{[}2\+:2\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a1d024f0ebab115594b49d5652f2edb4f}{en\+\_\+dyn\+\_\+pd\+\_\+afe}}
\begin{DoxyCompactList}\small\item\em en\+\_\+dyn\+\_\+pd\+\_\+afe;Register Addresses\+: 119\mbox{[}3\+:3\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ac696b5b40353a14fb5c1d7e2baf45305}{en\+\_\+dyn\+\_\+pd\+\_\+afe\+\_\+dac}}
\begin{DoxyCompactList}\small\item\em en\+\_\+dyn\+\_\+pd\+\_\+afe\+\_\+dac;Register Addresses\+: 119\mbox{[}4\+:4\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_af5e6e0cfacb0fc6fd9cc06b100aa01f4}{en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+dac}}
\begin{DoxyCompactList}\small\item\em en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+dac;Register Addresses\+: 119\mbox{[}5\+:5\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ae952ca72d27c62fa0aef949b4d3ae50a}{en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+adc}}
\begin{DoxyCompactList}\small\item\em en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+adc;Register Addresses\+: 119\mbox{[}6\+:6\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a2840adf1406396e8aaad4b2b511263f4}{en\+\_\+dyn\+\_\+pd\+\_\+test\+\_\+curr}}
\begin{DoxyCompactList}\small\item\em en\+\_\+dyn\+\_\+pd\+\_\+test\+\_\+curr;Register Addresses\+: 119\mbox{[}7\+:7\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a84e49be726f4e0185d74574e0e5125e6}{en\+\_\+dyn\+\_\+pd\+\_\+osc}}
\begin{DoxyCompactList}\small\item\em en\+\_\+dyn\+\_\+pd\+\_\+osc;Register Addresses\+: 119\mbox{[}8\+:8\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aeff3363547a60ee9cd15683d2d928a98}{en\+\_\+dyn\+\_\+pd\+\_\+i2chost\+\_\+osc}}
\begin{DoxyCompactList}\small\item\em en\+\_\+dyn\+\_\+pd\+\_\+i2chost\+\_\+osc;Register Addresses\+: 119\mbox{[}9\+:9\mbox{]}; \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aeb14b14455b85035385487feaa6b8191}{T\+X0\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}}
\begin{DoxyCompactList}\small\item\em T\+X0\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG;Register Addresses\+: 122\mbox{[}5\+:4\mbox{]};. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a48f818c35d56f58188c835e1015dd8a1}{T\+X1\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}}
\begin{DoxyCompactList}\small\item\em T\+X1\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG;Register Addresses\+: 122\mbox{[}1\+:0\mbox{]};. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ad85c3690f3796209b20e40e7b41f7e79}{T\+X2\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}}
\begin{DoxyCompactList}\small\item\em T\+X2\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG;Register Addresses\+: 122\mbox{[}3\+:2\mbox{]};. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a5b3861eb87aa23a372866d40141e1d1b}{E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KB}}
\begin{DoxyCompactList}\small\item\em E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KB;Register Addresses\+: 121\mbox{[}0\+:0\mbox{]};. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ae3adb0e788cb2ebb0ced80223fab4358}{E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KZ}}
\begin{DoxyCompactList}\small\item\em E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KZ;Register Addresses\+: 121\mbox{[}2\+:2\mbox{]};. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ae2eb8747ea97079cdb23f696d6cdb16d}{sel\+\_\+illum\+\_\+tx0\+\_\+on\+\_\+tx1}}
\begin{DoxyCompactList}\small\item\em sel\+\_\+illum\+\_\+tx0\+\_\+on\+\_\+tx1;Register Addresses\+: 121\mbox{[}3\+:3\mbox{]};Force I\+L\+L\+U\+M\+\_\+\+E\+N\+\_\+0 (T\+X0) onto I\+L\+L\+U\+M\+\_\+\+E\+N\+\_\+1 (T\+X1). This mode is required to enable static L\+ED drive mode. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_ac87d1ee56176d705921c2a31686a75b9}{I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+D\+AC}}
\begin{DoxyCompactList}\small\item\em I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+D\+AC;Register Addresses\+: 121\mbox{[}11\+:8\mbox{]};0.\+5mA$\ast$register setting. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_af76bc6a5db0e4511c0b3bb200cbc2916}{P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+RR}}
\begin{DoxyCompactList}\small\item\em P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+RR;Register Addresses\+: 121\mbox{[}12\+:12\mbox{]};. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_af63157021f791a3763b72483dec03d72}{F\+E\+E\+D\+B\+A\+C\+K\+\_\+\+C\+O\+N\+T\+\_\+\+M\+O\+DE}}
\begin{DoxyCompactList}\small\item\em F\+E\+E\+D\+B\+A\+C\+K\+\_\+\+C\+O\+N\+T\+\_\+\+M\+O\+DE;Register Addresses\+: 121\mbox{[}13\+:13\mbox{]};. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_aab3ccf30f737f05458d2fa6ad7311c49}{P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+RV}}
\begin{DoxyCompactList}\small\item\em P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+RV;Register Addresses\+: 121\mbox{[}19\+:19\mbox{]};. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdev_register}{dev\+Register}} \mbox{\hyperlink{class_o_p_t3101_registers_a62b14dc38341c9be43b37b34ec69301f}{E\+N\+\_\+\+T\+X\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+A\+LL}}
\begin{DoxyCompactList}\small\item\em E\+N\+\_\+\+T\+X\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+A\+LL;Register Addresses\+: 121\mbox{[}4\+:4\mbox{]};. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Class that enumerates all registers in O\+P\+T3101. 

Class that enlists and declares all O\+P\+T3101 registers accesible to user. The names of the registers match with names in the \href{http://www.ti.com/lit/ds/symlink/opt3101.pdf}{\tt datasheet} These registers are directly accesible to the user in the program. ~\newline
 For example\+: \mbox{\hyperlink{class_o_p_t3101_registers_ad92bd09c7b71504a6d704738f947423b}{O\+P\+T3101\+Registers\+::hdr\+\_\+mode}} = 1 would set the register hdr\+\_\+mode to 1 ~\newline
 Similarly to read the value of the register users need to call the \mbox{\hyperlink{classdev_register_ac7f2e7ec834102cdf3ebd3a6f849612a}{dev\+Register\+::read()}} function like O\+P\+T3101\+Registers\+::hdr\+\_\+mode\+::read() 

\subsection{Constructor \& Destructor Documentation}
\mbox{\Hypertarget{class_o_p_t3101_registers_a2a1e1326298b4b07e7c922ccc0ac0d85}\label{class_o_p_t3101_registers_a2a1e1326298b4b07e7c922ccc0ac0d85}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{O\+P\+T3101\+Registers()}{OPT3101Registers()}}
{\footnotesize\ttfamily O\+P\+T3101\+Registers\+::\+O\+P\+T3101\+Registers (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Constructor for class \mbox{\hyperlink{class_o_p_t3101_registers}{O\+P\+T3101\+Registers}}. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em Nothing} & Constructor allocates \mbox{\hyperlink{classdev_register_a6596e86ccbcd857febb5c28bc03aa480}{dev\+Register\+::size}} to each \mbox{\hyperlink{classdev_register}{dev\+Register}} instance on construction \\
\hline
\end{DoxyParams}
$<$ Address=11

$<$ Address=11

$<$ Address=11

$<$ Address=17

$<$ Address=8

$<$ Address=8

$<$ Address=8

$<$ Address=8

$<$ Address=8

$<$ Address=8

$<$ Address=8

$<$ Address=9

$<$ Address=9

$<$ Address=9

$<$ Address=9

$<$ Address=10

$<$ Address=10

$<$ Address=10

$<$ Address=16

$<$ Address=17

$<$ Address=8

$<$ Address=9

$<$ Address=15

$<$ Address=15

$<$ Address=15

$<$ Address=16

$<$ Address=17

$<$ Address=15

$<$ Address=15

$<$ Address=15

$<$ Address=16

$<$ Address=0

$<$ Address=39

$<$ Address=38

$<$ Address=39

$<$ Address=39

$<$ Address=42

$<$ Address=42

$<$ Address=42

$<$ Address=42

$<$ Address=42

$<$ Address=44

$<$ Address=43

$<$ Address=43

$<$ Address=41

$<$ Address=43

$<$ Address=41

$<$ Address=44

$<$ Address=41

$<$ Address=44

$<$ Address=41

$<$ Address=185

$<$ Address=41

$<$ Address=42

$<$ Address=185

$<$ Address=42

$<$ Address=185

$<$ Address=185

$<$ Address=185

$<$ Address=184

$<$ Address=64

$<$ Address=64

$<$ Address=64

$<$ Address=64

$<$ Address=65

$<$ Address=65

$<$ Address=64

$<$ Address=3

$<$ Address=184

$<$ Address=184

$<$ Address=185

$<$ Address=185

$<$ Address=80

$<$ Address=80

$<$ Address=80

$<$ Address=80

$<$ Address=80

$<$ Address=0

$<$ Address=0

$<$ Address=80

$<$ Address=0

$<$ Address=128

$<$ Address=160

$<$ Address=128

$<$ Address=159

$<$ Address=159

$<$ Address=128

$<$ Address=143

$<$ Address=144

$<$ Address=156

$<$ Address=156

$<$ Address=131

$<$ Address=132

$<$ Address=133

$<$ Address=134

$<$ Address=135

$<$ Address=136

$<$ Address=137

$<$ Address=138

$<$ Address=145

$<$ Address=146

$<$ Address=147

$<$ Address=148

$<$ Address=151

$<$ Address=151

$<$ Address=152

$<$ Address=152

$<$ Address=153

$<$ Address=153

$<$ Address=157

$<$ Address=157

$<$ Address=158

$<$ Address=158

$<$ Address=20

$<$ Address=20

$<$ Address=20

$<$ Address=19

$<$ Address=19

$<$ Address=20

$<$ Address=20

$<$ Address=21

$<$ Address=21

$<$ Address=22

$<$ Address=22

$<$ Address=23

$<$ Address=23

$<$ Address=24

$<$ Address=24

$<$ Address=25

$<$ Address=25

$<$ Address=26

$<$ Address=26

$<$ Address=27

$<$ Address=27

$<$ Address=28

$<$ Address=28

$<$ Address=29

$<$ Address=29

$<$ Address=30

$<$ Address=30

$<$ Address=46

$<$ Address=46

$<$ Address=46

$<$ Address=46

$<$ Address=46

$<$ Address=46

$<$ Address=46

$<$ Address=46

$<$ Address=59

$<$ Address=60

$<$ Address=46

$<$ Address=61

$<$ Address=62

$<$ Address=46

$<$ Address=46

$<$ Address=46

$<$ Address=46

$<$ Address=47

$<$ Address=48

$<$ Address=49

$<$ Address=50

$<$ Address=51

$<$ Address=52

$<$ Address=53

$<$ Address=54

$<$ Address=55

$<$ Address=56

$<$ Address=57

$<$ Address=58

$<$ Address=58

$<$ Address=58

$<$ Address=56

$<$ Address=57

$<$ Address=94

$<$ Address=96

$<$ Address=94

$<$ Address=96

$<$ Address=95

$<$ Address=96

$<$ Address=95

$<$ Address=97

$<$ Address=95

$<$ Address=97

$<$ Address=54

$<$ Address=55

$<$ Address=91

$<$ Address=91

$<$ Address=91

$<$ Address=92

$<$ Address=92

$<$ Address=92

$<$ Address=93

$<$ Address=93

$<$ Address=93

$<$ Address=94

$<$ Address=12

$<$ Address=12

$<$ Address=58

$<$ Address=67

$<$ Address=66

$<$ Address=81

$<$ Address=82

$<$ Address=83

$<$ Address=84

$<$ Address=85

$<$ Address=67

$<$ Address=68

$<$ Address=86

$<$ Address=87

$<$ Address=88

$<$ Address=89

$<$ Address=90

$<$ Address=67

$<$ Address=67

$<$ Address=71

$<$ Address=69

$<$ Address=72

$<$ Address=45

$<$ Address=73

$<$ Address=45

$<$ Address=65

$<$ Address=47

$<$ Address=48

$<$ Address=63

$<$ Address=49

$<$ Address=50

$<$ Address=69

$<$ Address=51

$<$ Address=52

$<$ Address=71

$<$ Address=70

$<$ Address=72

$<$ Address=81

$<$ Address=82

$<$ Address=73

$<$ Address=83

$<$ Address=84

$<$ Address=67

$<$ Address=85

$<$ Address=86

$<$ Address=63

$<$ Address=87

$<$ Address=88

$<$ Address=70

$<$ Address=89

$<$ Address=90

$<$ Address=13

$<$ Address=11

$<$ Address=12

$<$ Address=184

$<$ Address=184

$<$ Address=185

$<$ Address=180

$<$ Address=180

$<$ Address=180

$<$ Address=181

$<$ Address=182

$<$ Address=182

$<$ Address=183

$<$ Address=183

$<$ Address=181

$<$ Address=74

$<$ Address=75

$<$ Address=76

$<$ Address=77

$<$ Address=78

$<$ Address=74

$<$ Address=74

$<$ Address=162

$<$ Address=163

$<$ Address=164

$<$ Address=165

$<$ Address=166

$<$ Address=167

$<$ Address=168

$<$ Address=169

$<$ Address=170

$<$ Address=171

$<$ Address=172

$<$ Address=173

$<$ Address=174

$<$ Address=175

$<$ Address=176

$<$ Address=177

$<$ Address=162

$<$ Address=163

$<$ Address=164

$<$ Address=165

$<$ Address=166

$<$ Address=167

$<$ Address=168

$<$ Address=169

$<$ Address=170

$<$ Address=171

$<$ Address=172

$<$ Address=173

$<$ Address=174

$<$ Address=175

$<$ Address=176

$<$ Address=177

$<$ Address=178

$<$ Address=4

$<$ Address=2

$<$ Address=2

$<$ Address=2

$<$ Address=7

$<$ Address=13

$<$ Address=4

$<$ Address=2

$<$ Address=3

$<$ Address=2

$<$ Address=1

$<$ Address=1

$<$ Address=1

$<$ Address=1

$<$ Address=1

$<$ Address=1

$<$ Address=1

$<$ Address=3

$<$ Address=3

$<$ Address=3

$<$ Address=1

$<$ Address=3

$<$ Address=1

$<$ Address=7

$<$ Address=5

$<$ Address=7

$<$ Address=7

$<$ Address=0

$<$ Address=101

$<$ Address=100

$<$ Address=100

$<$ Address=114

$<$ Address=109

$<$ Address=109

$<$ Address=120

$<$ Address=120

$<$ Address=120

$<$ Address=120

$<$ Address=120

$<$ Address=120

$<$ Address=120

$<$ Address=120

$<$ Address=113

$<$ Address=113

$<$ Address=113

$<$ Address=113

$<$ Address=113

$<$ Address=113

$<$ Address=113

$<$ Address=113

$<$ Address=113

$<$ Address=113

$<$ Address=110

$<$ Address=110

$<$ Address=118

$<$ Address=118

$<$ Address=118

$<$ Address=118

$<$ Address=118

$<$ Address=118

$<$ Address=118

$<$ Address=118

$<$ Address=118

$<$ Address=118

$<$ Address=118

$<$ Address=119

$<$ Address=119

$<$ Address=119

$<$ Address=119

$<$ Address=119

$<$ Address=119

$<$ Address=119

$<$ Address=119

$<$ Address=119

$<$ Address=119

$<$ Address=122

$<$ Address=122

$<$ Address=122

$<$ Address=121

$<$ Address=121

$<$ Address=121

$<$ Address=121

$<$ Address=121

$<$ Address=121

$<$ Address=121

$<$ Address=121 

\subsection{Member Data Documentation}
\mbox{\Hypertarget{class_o_p_t3101_registers_ac1a1e61a1574ab498767e32ed349c13d}\label{class_o_p_t3101_registers_ac1a1e61a1574ab498767e32ed349c13d}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!a0\+\_\+coeff\+\_\+hdr0\+\_\+tx0@{a0\+\_\+coeff\+\_\+hdr0\+\_\+tx0}}
\index{a0\+\_\+coeff\+\_\+hdr0\+\_\+tx0@{a0\+\_\+coeff\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{a0\+\_\+coeff\+\_\+hdr0\+\_\+tx0}{a0\_coeff\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::a0\+\_\+coeff\+\_\+hdr0\+\_\+tx0}



a0\+\_\+coeff\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 74\mbox{[}17\+:2\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_aee270e1db008f1cbc685d3bd489cdaf3}\label{class_o_p_t3101_registers_aee270e1db008f1cbc685d3bd489cdaf3}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!a0\+\_\+coeff\+\_\+hdr0\+\_\+tx1@{a0\+\_\+coeff\+\_\+hdr0\+\_\+tx1}}
\index{a0\+\_\+coeff\+\_\+hdr0\+\_\+tx1@{a0\+\_\+coeff\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{a0\+\_\+coeff\+\_\+hdr0\+\_\+tx1}{a0\_coeff\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::a0\+\_\+coeff\+\_\+hdr0\+\_\+tx1}



a0\+\_\+coeff\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 163\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_aecbd85188dd275b98ddface473912eda}\label{class_o_p_t3101_registers_aecbd85188dd275b98ddface473912eda}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!a0\+\_\+coeff\+\_\+hdr0\+\_\+tx2@{a0\+\_\+coeff\+\_\+hdr0\+\_\+tx2}}
\index{a0\+\_\+coeff\+\_\+hdr0\+\_\+tx2@{a0\+\_\+coeff\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{a0\+\_\+coeff\+\_\+hdr0\+\_\+tx2}{a0\_coeff\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::a0\+\_\+coeff\+\_\+hdr0\+\_\+tx2}



a0\+\_\+coeff\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 165\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a532787e72c34ad09c15622ab9c4ba19f}\label{class_o_p_t3101_registers_a532787e72c34ad09c15622ab9c4ba19f}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!a0\+\_\+coeff\+\_\+hdr1\+\_\+tx0@{a0\+\_\+coeff\+\_\+hdr1\+\_\+tx0}}
\index{a0\+\_\+coeff\+\_\+hdr1\+\_\+tx0@{a0\+\_\+coeff\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{a0\+\_\+coeff\+\_\+hdr1\+\_\+tx0}{a0\_coeff\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::a0\+\_\+coeff\+\_\+hdr1\+\_\+tx0}



a0\+\_\+coeff\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 162\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_af488759b29c7936c461c49cf044cffad}\label{class_o_p_t3101_registers_af488759b29c7936c461c49cf044cffad}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!a0\+\_\+coeff\+\_\+hdr1\+\_\+tx1@{a0\+\_\+coeff\+\_\+hdr1\+\_\+tx1}}
\index{a0\+\_\+coeff\+\_\+hdr1\+\_\+tx1@{a0\+\_\+coeff\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{a0\+\_\+coeff\+\_\+hdr1\+\_\+tx1}{a0\_coeff\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::a0\+\_\+coeff\+\_\+hdr1\+\_\+tx1}



a0\+\_\+coeff\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 164\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a36cb461510548eccac1c1642b5521b43}\label{class_o_p_t3101_registers_a36cb461510548eccac1c1642b5521b43}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!a0\+\_\+coeff\+\_\+hdr1\+\_\+tx2@{a0\+\_\+coeff\+\_\+hdr1\+\_\+tx2}}
\index{a0\+\_\+coeff\+\_\+hdr1\+\_\+tx2@{a0\+\_\+coeff\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{a0\+\_\+coeff\+\_\+hdr1\+\_\+tx2}{a0\_coeff\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::a0\+\_\+coeff\+\_\+hdr1\+\_\+tx2}



a0\+\_\+coeff\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 166\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a089dbbc3a05800d659b51ee8634e35b6}\label{class_o_p_t3101_registers_a089dbbc3a05800d659b51ee8634e35b6}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!a1\+\_\+coeff\+\_\+hdr0\+\_\+tx0@{a1\+\_\+coeff\+\_\+hdr0\+\_\+tx0}}
\index{a1\+\_\+coeff\+\_\+hdr0\+\_\+tx0@{a1\+\_\+coeff\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{a1\+\_\+coeff\+\_\+hdr0\+\_\+tx0}{a1\_coeff\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::a1\+\_\+coeff\+\_\+hdr0\+\_\+tx0}



a1\+\_\+coeff\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 75\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a75d9f7b97bff11c17447891dff5d0585}\label{class_o_p_t3101_registers_a75d9f7b97bff11c17447891dff5d0585}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!a1\+\_\+coeff\+\_\+hdr0\+\_\+tx1@{a1\+\_\+coeff\+\_\+hdr0\+\_\+tx1}}
\index{a1\+\_\+coeff\+\_\+hdr0\+\_\+tx1@{a1\+\_\+coeff\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{a1\+\_\+coeff\+\_\+hdr0\+\_\+tx1}{a1\_coeff\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::a1\+\_\+coeff\+\_\+hdr0\+\_\+tx1}



a1\+\_\+coeff\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 168\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a737736a0e4f1c175137ef73298f1eeb6}\label{class_o_p_t3101_registers_a737736a0e4f1c175137ef73298f1eeb6}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!a1\+\_\+coeff\+\_\+hdr0\+\_\+tx2@{a1\+\_\+coeff\+\_\+hdr0\+\_\+tx2}}
\index{a1\+\_\+coeff\+\_\+hdr0\+\_\+tx2@{a1\+\_\+coeff\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{a1\+\_\+coeff\+\_\+hdr0\+\_\+tx2}{a1\_coeff\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::a1\+\_\+coeff\+\_\+hdr0\+\_\+tx2}



a1\+\_\+coeff\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 170\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a6bda1b9f66c798b9eef110d3364ec5a2}\label{class_o_p_t3101_registers_a6bda1b9f66c798b9eef110d3364ec5a2}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!a1\+\_\+coeff\+\_\+hdr1\+\_\+tx0@{a1\+\_\+coeff\+\_\+hdr1\+\_\+tx0}}
\index{a1\+\_\+coeff\+\_\+hdr1\+\_\+tx0@{a1\+\_\+coeff\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{a1\+\_\+coeff\+\_\+hdr1\+\_\+tx0}{a1\_coeff\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::a1\+\_\+coeff\+\_\+hdr1\+\_\+tx0}



a1\+\_\+coeff\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 167\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a49e36e362f21a8fba8dbac0019e84312}\label{class_o_p_t3101_registers_a49e36e362f21a8fba8dbac0019e84312}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!a1\+\_\+coeff\+\_\+hdr1\+\_\+tx1@{a1\+\_\+coeff\+\_\+hdr1\+\_\+tx1}}
\index{a1\+\_\+coeff\+\_\+hdr1\+\_\+tx1@{a1\+\_\+coeff\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{a1\+\_\+coeff\+\_\+hdr1\+\_\+tx1}{a1\_coeff\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::a1\+\_\+coeff\+\_\+hdr1\+\_\+tx1}



a1\+\_\+coeff\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 169\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ae1ef41f7c18e6683e722d263e01db08b}\label{class_o_p_t3101_registers_ae1ef41f7c18e6683e722d263e01db08b}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!a1\+\_\+coeff\+\_\+hdr1\+\_\+tx2@{a1\+\_\+coeff\+\_\+hdr1\+\_\+tx2}}
\index{a1\+\_\+coeff\+\_\+hdr1\+\_\+tx2@{a1\+\_\+coeff\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{a1\+\_\+coeff\+\_\+hdr1\+\_\+tx2}{a1\_coeff\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::a1\+\_\+coeff\+\_\+hdr1\+\_\+tx2}



a1\+\_\+coeff\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 171\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a265862cfeca774dd2845ccb4b5f2c024}\label{class_o_p_t3101_registers_a265862cfeca774dd2845ccb4b5f2c024}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!a2\+\_\+coeff\+\_\+hdr0\+\_\+tx0@{a2\+\_\+coeff\+\_\+hdr0\+\_\+tx0}}
\index{a2\+\_\+coeff\+\_\+hdr0\+\_\+tx0@{a2\+\_\+coeff\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{a2\+\_\+coeff\+\_\+hdr0\+\_\+tx0}{a2\_coeff\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::a2\+\_\+coeff\+\_\+hdr0\+\_\+tx0}



a2\+\_\+coeff\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 76\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a291942d9e1138cd5f6f37aad09e60337}\label{class_o_p_t3101_registers_a291942d9e1138cd5f6f37aad09e60337}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!a2\+\_\+coeff\+\_\+hdr0\+\_\+tx1@{a2\+\_\+coeff\+\_\+hdr0\+\_\+tx1}}
\index{a2\+\_\+coeff\+\_\+hdr0\+\_\+tx1@{a2\+\_\+coeff\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{a2\+\_\+coeff\+\_\+hdr0\+\_\+tx1}{a2\_coeff\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::a2\+\_\+coeff\+\_\+hdr0\+\_\+tx1}



a2\+\_\+coeff\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 173\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_aac5c3f4bb1d3b83706d6e60307622001}\label{class_o_p_t3101_registers_aac5c3f4bb1d3b83706d6e60307622001}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!a2\+\_\+coeff\+\_\+hdr0\+\_\+tx2@{a2\+\_\+coeff\+\_\+hdr0\+\_\+tx2}}
\index{a2\+\_\+coeff\+\_\+hdr0\+\_\+tx2@{a2\+\_\+coeff\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{a2\+\_\+coeff\+\_\+hdr0\+\_\+tx2}{a2\_coeff\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::a2\+\_\+coeff\+\_\+hdr0\+\_\+tx2}



a2\+\_\+coeff\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 175\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a694abb9d95425dab461496a8c00f0e81}\label{class_o_p_t3101_registers_a694abb9d95425dab461496a8c00f0e81}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!a2\+\_\+coeff\+\_\+hdr1\+\_\+tx0@{a2\+\_\+coeff\+\_\+hdr1\+\_\+tx0}}
\index{a2\+\_\+coeff\+\_\+hdr1\+\_\+tx0@{a2\+\_\+coeff\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{a2\+\_\+coeff\+\_\+hdr1\+\_\+tx0}{a2\_coeff\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::a2\+\_\+coeff\+\_\+hdr1\+\_\+tx0}



a2\+\_\+coeff\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 172\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a62851b9e9b82fcb5a9b70b20f816f0a0}\label{class_o_p_t3101_registers_a62851b9e9b82fcb5a9b70b20f816f0a0}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!a2\+\_\+coeff\+\_\+hdr1\+\_\+tx1@{a2\+\_\+coeff\+\_\+hdr1\+\_\+tx1}}
\index{a2\+\_\+coeff\+\_\+hdr1\+\_\+tx1@{a2\+\_\+coeff\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{a2\+\_\+coeff\+\_\+hdr1\+\_\+tx1}{a2\_coeff\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::a2\+\_\+coeff\+\_\+hdr1\+\_\+tx1}



a2\+\_\+coeff\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 174\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a36a3f5b6e254c0e3b7249b22f0d83378}\label{class_o_p_t3101_registers_a36a3f5b6e254c0e3b7249b22f0d83378}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!a2\+\_\+coeff\+\_\+hdr1\+\_\+tx2@{a2\+\_\+coeff\+\_\+hdr1\+\_\+tx2}}
\index{a2\+\_\+coeff\+\_\+hdr1\+\_\+tx2@{a2\+\_\+coeff\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{a2\+\_\+coeff\+\_\+hdr1\+\_\+tx2}{a2\_coeff\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::a2\+\_\+coeff\+\_\+hdr1\+\_\+tx2}



a2\+\_\+coeff\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 176\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a9ae9f8fb72fdb779aa701cd8fa1caffd}\label{class_o_p_t3101_registers_a9ae9f8fb72fdb779aa701cd8fa1caffd}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!a3\+\_\+coeff\+\_\+hdr0\+\_\+tx0@{a3\+\_\+coeff\+\_\+hdr0\+\_\+tx0}}
\index{a3\+\_\+coeff\+\_\+hdr0\+\_\+tx0@{a3\+\_\+coeff\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{a3\+\_\+coeff\+\_\+hdr0\+\_\+tx0}{a3\_coeff\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::a3\+\_\+coeff\+\_\+hdr0\+\_\+tx0}



a3\+\_\+coeff\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 77\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a30c9afa928337c116a2ab0257cf6c9a0}\label{class_o_p_t3101_registers_a30c9afa928337c116a2ab0257cf6c9a0}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!a3\+\_\+coeff\+\_\+hdr0\+\_\+tx1@{a3\+\_\+coeff\+\_\+hdr0\+\_\+tx1}}
\index{a3\+\_\+coeff\+\_\+hdr0\+\_\+tx1@{a3\+\_\+coeff\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{a3\+\_\+coeff\+\_\+hdr0\+\_\+tx1}{a3\_coeff\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::a3\+\_\+coeff\+\_\+hdr0\+\_\+tx1}



a3\+\_\+coeff\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 162\mbox{[}23\+:16\mbox{]}, 163\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a14387bafd3d67825868af4867f303ce7}\label{class_o_p_t3101_registers_a14387bafd3d67825868af4867f303ce7}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!a3\+\_\+coeff\+\_\+hdr0\+\_\+tx2@{a3\+\_\+coeff\+\_\+hdr0\+\_\+tx2}}
\index{a3\+\_\+coeff\+\_\+hdr0\+\_\+tx2@{a3\+\_\+coeff\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{a3\+\_\+coeff\+\_\+hdr0\+\_\+tx2}{a3\_coeff\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::a3\+\_\+coeff\+\_\+hdr0\+\_\+tx2}



a3\+\_\+coeff\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 166\mbox{[}23\+:16\mbox{]}, 167\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a2f5467bf81575c1e2cfd24206cdebb65}\label{class_o_p_t3101_registers_a2f5467bf81575c1e2cfd24206cdebb65}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!a3\+\_\+coeff\+\_\+hdr1\+\_\+tx0@{a3\+\_\+coeff\+\_\+hdr1\+\_\+tx0}}
\index{a3\+\_\+coeff\+\_\+hdr1\+\_\+tx0@{a3\+\_\+coeff\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{a3\+\_\+coeff\+\_\+hdr1\+\_\+tx0}{a3\_coeff\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::a3\+\_\+coeff\+\_\+hdr1\+\_\+tx0}



a3\+\_\+coeff\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 177\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a10d71a658f53af9e89e98b4b1643cb09}\label{class_o_p_t3101_registers_a10d71a658f53af9e89e98b4b1643cb09}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!a3\+\_\+coeff\+\_\+hdr1\+\_\+tx1@{a3\+\_\+coeff\+\_\+hdr1\+\_\+tx1}}
\index{a3\+\_\+coeff\+\_\+hdr1\+\_\+tx1@{a3\+\_\+coeff\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{a3\+\_\+coeff\+\_\+hdr1\+\_\+tx1}{a3\_coeff\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::a3\+\_\+coeff\+\_\+hdr1\+\_\+tx1}



a3\+\_\+coeff\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 164\mbox{[}23\+:16\mbox{]}, 165\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a9b39c52d2051f051106d10edb9cb308e}\label{class_o_p_t3101_registers_a9b39c52d2051f051106d10edb9cb308e}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!a3\+\_\+coeff\+\_\+hdr1\+\_\+tx2@{a3\+\_\+coeff\+\_\+hdr1\+\_\+tx2}}
\index{a3\+\_\+coeff\+\_\+hdr1\+\_\+tx2@{a3\+\_\+coeff\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{a3\+\_\+coeff\+\_\+hdr1\+\_\+tx2}{a3\_coeff\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::a3\+\_\+coeff\+\_\+hdr1\+\_\+tx2}



a3\+\_\+coeff\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 168\mbox{[}23\+:16\mbox{]}, 169\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_abfe8218cd4665b95d06ee140a334b0e7}\label{class_o_p_t3101_registers_abfe8218cd4665b95d06ee140a334b0e7}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!a4\+\_\+coeff\+\_\+hdr0\+\_\+tx0@{a4\+\_\+coeff\+\_\+hdr0\+\_\+tx0}}
\index{a4\+\_\+coeff\+\_\+hdr0\+\_\+tx0@{a4\+\_\+coeff\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{a4\+\_\+coeff\+\_\+hdr0\+\_\+tx0}{a4\_coeff\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::a4\+\_\+coeff\+\_\+hdr0\+\_\+tx0}



a4\+\_\+coeff\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 78\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ae1c362f1589d397df087d03639372e29}\label{class_o_p_t3101_registers_ae1c362f1589d397df087d03639372e29}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!a4\+\_\+coeff\+\_\+hdr0\+\_\+tx1@{a4\+\_\+coeff\+\_\+hdr0\+\_\+tx1}}
\index{a4\+\_\+coeff\+\_\+hdr0\+\_\+tx1@{a4\+\_\+coeff\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{a4\+\_\+coeff\+\_\+hdr0\+\_\+tx1}{a4\_coeff\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::a4\+\_\+coeff\+\_\+hdr0\+\_\+tx1}



a4\+\_\+coeff\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 172\mbox{[}23\+:16\mbox{]}, 173\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ab678cdb94b74b62bf199208e10982059}\label{class_o_p_t3101_registers_ab678cdb94b74b62bf199208e10982059}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!a4\+\_\+coeff\+\_\+hdr0\+\_\+tx2@{a4\+\_\+coeff\+\_\+hdr0\+\_\+tx2}}
\index{a4\+\_\+coeff\+\_\+hdr0\+\_\+tx2@{a4\+\_\+coeff\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{a4\+\_\+coeff\+\_\+hdr0\+\_\+tx2}{a4\_coeff\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::a4\+\_\+coeff\+\_\+hdr0\+\_\+tx2}



a4\+\_\+coeff\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 176\mbox{[}23\+:16\mbox{]}, 177\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_abbec89374c9be99384fb541186d2cb9a}\label{class_o_p_t3101_registers_abbec89374c9be99384fb541186d2cb9a}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!a4\+\_\+coeff\+\_\+hdr1\+\_\+tx0@{a4\+\_\+coeff\+\_\+hdr1\+\_\+tx0}}
\index{a4\+\_\+coeff\+\_\+hdr1\+\_\+tx0@{a4\+\_\+coeff\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{a4\+\_\+coeff\+\_\+hdr1\+\_\+tx0}{a4\_coeff\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::a4\+\_\+coeff\+\_\+hdr1\+\_\+tx0}



a4\+\_\+coeff\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 170\mbox{[}23\+:16\mbox{]}, 171\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a3780f5fcbbb53be998847844966aa092}\label{class_o_p_t3101_registers_a3780f5fcbbb53be998847844966aa092}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!a4\+\_\+coeff\+\_\+hdr1\+\_\+tx1@{a4\+\_\+coeff\+\_\+hdr1\+\_\+tx1}}
\index{a4\+\_\+coeff\+\_\+hdr1\+\_\+tx1@{a4\+\_\+coeff\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{a4\+\_\+coeff\+\_\+hdr1\+\_\+tx1}{a4\_coeff\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::a4\+\_\+coeff\+\_\+hdr1\+\_\+tx1}



a4\+\_\+coeff\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 174\mbox{[}23\+:16\mbox{]}, 175\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a26a0b8ee637d73bf8ac532387837d192}\label{class_o_p_t3101_registers_a26a0b8ee637d73bf8ac532387837d192}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!a4\+\_\+coeff\+\_\+hdr1\+\_\+tx2@{a4\+\_\+coeff\+\_\+hdr1\+\_\+tx2}}
\index{a4\+\_\+coeff\+\_\+hdr1\+\_\+tx2@{a4\+\_\+coeff\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{a4\+\_\+coeff\+\_\+hdr1\+\_\+tx2}{a4\_coeff\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::a4\+\_\+coeff\+\_\+hdr1\+\_\+tx2}



a4\+\_\+coeff\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 178\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a2bbd370649bdf154c9df95c66a16d839}\label{class_o_p_t3101_registers_a2bbd370649bdf154c9df95c66a16d839}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!addr\+\_\+slave\+\_\+eeprom@{addr\+\_\+slave\+\_\+eeprom}}
\index{addr\+\_\+slave\+\_\+eeprom@{addr\+\_\+slave\+\_\+eeprom}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{addr\+\_\+slave\+\_\+eeprom}{addr\_slave\_eeprom}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::addr\+\_\+slave\+\_\+eeprom}



addr\+\_\+slave\+\_\+eeprom;Register Addresses\+: 1\mbox{[}8\+:2\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a2a875ef5db97ed494d2b9ff8d135d3b4}\label{class_o_p_t3101_registers_a2a875ef5db97ed494d2b9ff8d135d3b4}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!alpha0\+\_\+dealias\+\_\+scale@{alpha0\+\_\+dealias\+\_\+scale}}
\index{alpha0\+\_\+dealias\+\_\+scale@{alpha0\+\_\+dealias\+\_\+scale}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{alpha0\+\_\+dealias\+\_\+scale}{alpha0\_dealias\_scale}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::alpha0\+\_\+dealias\+\_\+scale}



alpha0\+\_\+dealias\+\_\+scale;Register Addresses\+: 64\mbox{[}14\+:9\mbox{]};indicates the vector multiplication in intrinsic-\/xtalk component for the dealias frequency. Default is \textquotesingle{}1\textquotesingle{}. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a6e0490d84a9d525806f226e26261d708}\label{class_o_p_t3101_registers_a6e0490d84a9d525806f226e26261d708}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!alpha1\+\_\+dealias\+\_\+scale@{alpha1\+\_\+dealias\+\_\+scale}}
\index{alpha1\+\_\+dealias\+\_\+scale@{alpha1\+\_\+dealias\+\_\+scale}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{alpha1\+\_\+dealias\+\_\+scale}{alpha1\_dealias\_scale}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::alpha1\+\_\+dealias\+\_\+scale}



alpha1\+\_\+dealias\+\_\+scale;Register Addresses\+: 65\mbox{[}5\+:0\mbox{]};indicates the vector multiplication in optical-\/xtalk component for the dealias frequency. Default is \textquotesingle{}1\textquotesingle{}. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a4def427ec474e4e0dacecdc15642d888}\label{class_o_p_t3101_registers_a4def427ec474e4e0dacecdc15642d888}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!amb\+\_\+adc\+\_\+in\+\_\+tx0@{amb\+\_\+adc\+\_\+in\+\_\+tx0}}
\index{amb\+\_\+adc\+\_\+in\+\_\+tx0@{amb\+\_\+adc\+\_\+in\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{amb\+\_\+adc\+\_\+in\+\_\+tx0}{amb\_adc\_in\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::amb\+\_\+adc\+\_\+in\+\_\+tx0}



amb\+\_\+adc\+\_\+in\+\_\+tx0;Register Addresses\+: 185\mbox{[}13\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_aa0cd98341be161b1f631944818072316}\label{class_o_p_t3101_registers_aa0cd98341be161b1f631944818072316}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!amb\+\_\+adc\+\_\+in\+\_\+tx1@{amb\+\_\+adc\+\_\+in\+\_\+tx1}}
\index{amb\+\_\+adc\+\_\+in\+\_\+tx1@{amb\+\_\+adc\+\_\+in\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{amb\+\_\+adc\+\_\+in\+\_\+tx1}{amb\_adc\_in\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::amb\+\_\+adc\+\_\+in\+\_\+tx1}



amb\+\_\+adc\+\_\+in\+\_\+tx1;Register Addresses\+: 185\mbox{[}15\+:14\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ad884a0663807d2299774a46487cb40ee}\label{class_o_p_t3101_registers_ad884a0663807d2299774a46487cb40ee}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!amb\+\_\+adc\+\_\+in\+\_\+tx2@{amb\+\_\+adc\+\_\+in\+\_\+tx2}}
\index{amb\+\_\+adc\+\_\+in\+\_\+tx2@{amb\+\_\+adc\+\_\+in\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{amb\+\_\+adc\+\_\+in\+\_\+tx2}{amb\_adc\_in\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::amb\+\_\+adc\+\_\+in\+\_\+tx2}



amb\+\_\+adc\+\_\+in\+\_\+tx2;Register Addresses\+: 185\mbox{[}17\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a84706d3f7f7c46a9727e59aed0106cc9}\label{class_o_p_t3101_registers_a84706d3f7f7c46a9727e59aed0106cc9}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!amb\+\_\+calib@{amb\+\_\+calib}}
\index{amb\+\_\+calib@{amb\+\_\+calib}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{amb\+\_\+calib}{amb\_calib}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::amb\+\_\+calib}



amb\+\_\+calib;Register Addresses\+: 11\mbox{[}23\+:14\mbox{]};the ambient at which device is calibrated for optical xtalk/phase offset etc. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a096c1c1a754ad15df12a9a3fda98fb00}\label{class_o_p_t3101_registers_a096c1c1a754ad15df12a9a3fda98fb00}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!amb\+\_\+data@{amb\+\_\+data}}
\index{amb\+\_\+data@{amb\+\_\+data}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{amb\+\_\+data}{amb\_data}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::amb\+\_\+data}



amb\+\_\+data;Register Addresses\+: 10\mbox{[}11\+:2\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a19befaa619d0fb2f67f549afcc1a2182}\label{class_o_p_t3101_registers_a19befaa619d0fb2f67f549afcc1a2182}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!amb\+\_\+ovl\+\_\+flag@{amb\+\_\+ovl\+\_\+flag}}
\index{amb\+\_\+ovl\+\_\+flag@{amb\+\_\+ovl\+\_\+flag}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{amb\+\_\+ovl\+\_\+flag}{amb\_ovl\_flag}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::amb\+\_\+ovl\+\_\+flag}



amb\+\_\+ovl\+\_\+flag;Register Addresses\+: 8\mbox{[}22\+:22\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a125c1c1a546fd0aa3a6dfb65419f5f23}\label{class_o_p_t3101_registers_a125c1c1a546fd0aa3a6dfb65419f5f23}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff0@{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff0}}
\index{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff0@{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff0}{amb\_phase\_corr\_pwl\_coeff0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff0}



amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff0;Register Addresses\+: 12\mbox{[}23\+:16\mbox{]};Captures the drift in the phase wrto ambient. Can be a negative number to reflect inverse relationship. The number is divided by 2$^\wedge$5 to get the actual value. 

\mbox{\Hypertarget{class_o_p_t3101_registers_ade8aba1677f94748cfe40e44254331a3}\label{class_o_p_t3101_registers_ade8aba1677f94748cfe40e44254331a3}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff1@{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff1}}
\index{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff1@{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff1}{amb\_phase\_corr\_pwl\_coeff1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff1}



amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff1;Register Addresses\+: 180\mbox{[}7\+:0\mbox{]};The first coefficient is assumed to be the original one 

\mbox{\Hypertarget{class_o_p_t3101_registers_a229cd5ba8dde1ba7c06e2484b334adfa}\label{class_o_p_t3101_registers_a229cd5ba8dde1ba7c06e2484b334adfa}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff2@{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff2}}
\index{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff2@{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff2}{amb\_phase\_corr\_pwl\_coeff2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff2}



amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff2;Register Addresses\+: 180\mbox{[}15\+:8\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a8476fd27110ea68c00fcd3f8d31a2fc9}\label{class_o_p_t3101_registers_a8476fd27110ea68c00fcd3f8d31a2fc9}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff3@{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff3}}
\index{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff3@{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff3}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff3}{amb\_phase\_corr\_pwl\_coeff3}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff3}



amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+coeff3;Register Addresses\+: 180\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_afc1ecf406f1e1e2f18720bba2b45aead}\label{class_o_p_t3101_registers_afc1ecf406f1e1e2f18720bba2b45aead}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x0@{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x0}}
\index{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x0@{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x0}{amb\_phase\_corr\_pwl\_x0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x0}



amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x0;Register Addresses\+: 184\mbox{[}9\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ac691c23d7aa57b8c108269e8d376b868}\label{class_o_p_t3101_registers_ac691c23d7aa57b8c108269e8d376b868}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x1@{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x1}}
\index{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x1@{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x1}{amb\_phase\_corr\_pwl\_x1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x1}



amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x1;Register Addresses\+: 184\mbox{[}19\+:10\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ac6140f0f9204013c8bbd7a620704381c}\label{class_o_p_t3101_registers_ac6140f0f9204013c8bbd7a620704381c}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x2@{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x2}}
\index{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x2@{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x2}{amb\_phase\_corr\_pwl\_x2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x2}



amb\+\_\+phase\+\_\+corr\+\_\+pwl\+\_\+x2;Register Addresses\+: 185\mbox{[}9\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ad246d9e7a194d7bb3de916f7d3f588fd}\label{class_o_p_t3101_registers_ad246d9e7a194d7bb3de916f7d3f588fd}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!amb\+\_\+sat\+\_\+thr@{amb\+\_\+sat\+\_\+thr}}
\index{amb\+\_\+sat\+\_\+thr@{amb\+\_\+sat\+\_\+thr}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{amb\+\_\+sat\+\_\+thr}{amb\_sat\_thr}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::amb\+\_\+sat\+\_\+thr}



amb\+\_\+sat\+\_\+thr;Register Addresses\+: 13\mbox{[}16\+:7\mbox{]};the threshold which is used to detect the ambient overload. Default is kept at highest.;Threshold set for 1v on the ambient dac resistor. 512x3/8x\+IR. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a662ff3f116c2aa3dde421a44c09b18a5}\label{class_o_p_t3101_registers_a662ff3f116c2aa3dde421a44c09b18a5}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!amb\+\_\+xtalk\+\_\+iphase\+\_\+coeff@{amb\+\_\+xtalk\+\_\+iphase\+\_\+coeff}}
\index{amb\+\_\+xtalk\+\_\+iphase\+\_\+coeff@{amb\+\_\+xtalk\+\_\+iphase\+\_\+coeff}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{amb\+\_\+xtalk\+\_\+iphase\+\_\+coeff}{amb\_xtalk\_iphase\_coeff}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::amb\+\_\+xtalk\+\_\+iphase\+\_\+coeff}



amb\+\_\+xtalk\+\_\+iphase\+\_\+coeff;Register Addresses\+: 12\mbox{[}7\+:0\mbox{]};reflect the variation of optical crosstalk inphase component. 

\mbox{\Hypertarget{class_o_p_t3101_registers_afc46bb579b68a9502857fc4befe600db}\label{class_o_p_t3101_registers_afc46bb579b68a9502857fc4befe600db}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!amb\+\_\+xtalk\+\_\+qphase\+\_\+coeff@{amb\+\_\+xtalk\+\_\+qphase\+\_\+coeff}}
\index{amb\+\_\+xtalk\+\_\+qphase\+\_\+coeff@{amb\+\_\+xtalk\+\_\+qphase\+\_\+coeff}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{amb\+\_\+xtalk\+\_\+qphase\+\_\+coeff}{amb\_xtalk\_qphase\_coeff}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::amb\+\_\+xtalk\+\_\+qphase\+\_\+coeff}



amb\+\_\+xtalk\+\_\+qphase\+\_\+coeff;Register Addresses\+: 12\mbox{[}15\+:8\mbox{]};reflects the variation of quad component. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a501629ec4152d76e3c5fadc997a22e2d}\label{class_o_p_t3101_registers_a501629ec4152d76e3c5fadc997a22e2d}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!amp\+\_\+out@{amp\+\_\+out}}
\index{amp\+\_\+out@{amp\+\_\+out}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{amp\+\_\+out}{amp\_out}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::amp\+\_\+out}



amp\+\_\+out;Register Addresses\+: 9\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a7b68f2c8301673bf2329bf3d1c2068d7}\label{class_o_p_t3101_registers_a7b68f2c8301673bf2329bf3d1c2068d7}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!amplitude\+\_\+min\+\_\+thr@{amplitude\+\_\+min\+\_\+thr}}
\index{amplitude\+\_\+min\+\_\+thr@{amplitude\+\_\+min\+\_\+thr}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{amplitude\+\_\+min\+\_\+thr}{amplitude\_min\_thr}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::amplitude\+\_\+min\+\_\+thr}



amplitude\+\_\+min\+\_\+thr;Register Addresses\+: 16\mbox{[}23\+:16\mbox{]}, 17\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_adc40199c2876c1455b1994c9ce1050a0}\label{class_o_p_t3101_registers_adc40199c2876c1455b1994c9ce1050a0}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!beta0\+\_\+dealias\+\_\+scale@{beta0\+\_\+dealias\+\_\+scale}}
\index{beta0\+\_\+dealias\+\_\+scale@{beta0\+\_\+dealias\+\_\+scale}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{beta0\+\_\+dealias\+\_\+scale}{beta0\_dealias\_scale}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::beta0\+\_\+dealias\+\_\+scale}



beta0\+\_\+dealias\+\_\+scale;Register Addresses\+: 64\mbox{[}20\+:15\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ad1e9ac7d5df7991ef1b7f3a7c2b08b7b}\label{class_o_p_t3101_registers_ad1e9ac7d5df7991ef1b7f3a7c2b08b7b}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!beta1\+\_\+dealias\+\_\+scale@{beta1\+\_\+dealias\+\_\+scale}}
\index{beta1\+\_\+dealias\+\_\+scale@{beta1\+\_\+dealias\+\_\+scale}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{beta1\+\_\+dealias\+\_\+scale}{beta1\_dealias\_scale}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::beta1\+\_\+dealias\+\_\+scale}



beta1\+\_\+dealias\+\_\+scale;Register Addresses\+: 65\mbox{[}11\+:6\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a5e058ae7244daa3be323daa3282b8171}\label{class_o_p_t3101_registers_a5e058ae7244daa3be323daa3282b8171}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!capture\+\_\+clk\+\_\+cnt@{capture\+\_\+clk\+\_\+cnt}}
\index{capture\+\_\+clk\+\_\+cnt@{capture\+\_\+clk\+\_\+cnt}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{capture\+\_\+clk\+\_\+cnt}{capture\_clk\_cnt}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::capture\+\_\+clk\+\_\+cnt}



capture\+\_\+clk\+\_\+cnt;Register Addresses\+: 160\mbox{[}15\+:0\mbox{]};This is where early\+\_\+fvd/svd starts. early\+\_\+fvd only comes in the frame which is equal num\+\_\+avg. This is the subframe in which computation results comes up. Programm this to 10600 if planning to use lower frequency. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a318a282572480ca224337d59f66ad5d5}\label{class_o_p_t3101_registers_a318a282572480ca224337d59f66ad5d5}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!clip\+\_\+mode\+\_\+fc@{clip\+\_\+mode\+\_\+fc}}
\index{clip\+\_\+mode\+\_\+fc@{clip\+\_\+mode\+\_\+fc}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{clip\+\_\+mode\+\_\+fc}{clip\_mode\_fc}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::clip\+\_\+mode\+\_\+fc}



clip\+\_\+mode\+\_\+fc;Register Addresses\+: 80\mbox{[}0\+:0\mbox{]};chooses either rounding off or clipping or wrap around when applying freq-\/correction. Default is kept as rounding. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a8fe822abe308283298bd3fbbc718bedc}\label{class_o_p_t3101_registers_a8fe822abe308283298bd3fbbc718bedc}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!clip\+\_\+mode\+\_\+nl@{clip\+\_\+mode\+\_\+nl}}
\index{clip\+\_\+mode\+\_\+nl@{clip\+\_\+mode\+\_\+nl}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{clip\+\_\+mode\+\_\+nl}{clip\_mode\_nl}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::clip\+\_\+mode\+\_\+nl}



clip\+\_\+mode\+\_\+nl;Register Addresses\+: 80\mbox{[}1\+:1\mbox{]};chooses either rounding off or clipping or wrap around when applying harmonic correction. Default is kept as rounding. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a4b970776cd18ff32126be0411e2a3acf}\label{class_o_p_t3101_registers_a4b970776cd18ff32126be0411e2a3acf}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!clip\+\_\+mode\+\_\+offset@{clip\+\_\+mode\+\_\+offset}}
\index{clip\+\_\+mode\+\_\+offset@{clip\+\_\+mode\+\_\+offset}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{clip\+\_\+mode\+\_\+offset}{clip\_mode\_offset}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::clip\+\_\+mode\+\_\+offset}



clip\+\_\+mode\+\_\+offset;Register Addresses\+: 80\mbox{[}3\+:3\mbox{]};chooses either rounding off or clipping or wrap around when applying offset. Default is kept as rounding. 

\mbox{\Hypertarget{class_o_p_t3101_registers_aaa1fef08b55df1b2d7a8743e31c4dc74}\label{class_o_p_t3101_registers_aaa1fef08b55df1b2d7a8743e31c4dc74}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!clip\+\_\+mode\+\_\+temp@{clip\+\_\+mode\+\_\+temp}}
\index{clip\+\_\+mode\+\_\+temp@{clip\+\_\+mode\+\_\+temp}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{clip\+\_\+mode\+\_\+temp}{clip\_mode\_temp}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::clip\+\_\+mode\+\_\+temp}



clip\+\_\+mode\+\_\+temp;Register Addresses\+: 80\mbox{[}2\+:2\mbox{]};chooses either rounding off or clipping or wrap around when applying temp correction. Default is kept as rounding. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a996a3fec72692cb2d83981872a1e2bbf}\label{class_o_p_t3101_registers_a996a3fec72692cb2d83981872a1e2bbf}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!command0@{command0}}
\index{command0@{command0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{command0}{command0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::command0}



command0;Register Addresses\+: 21\mbox{[}11\+:0\mbox{]};N\+OP for 99 cycles 

\mbox{\Hypertarget{class_o_p_t3101_registers_a0245e363165029a02c847f8a7301da0a}\label{class_o_p_t3101_registers_a0245e363165029a02c847f8a7301da0a}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!command1@{command1}}
\index{command1@{command1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{command1}{command1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::command1}



command1;Register Addresses\+: 21\mbox{[}23\+:12\mbox{]};enable intrinsic-\/xtalk 

\mbox{\Hypertarget{class_o_p_t3101_registers_a331f6fdaebe58dcd6c2e3877eee80e13}\label{class_o_p_t3101_registers_a331f6fdaebe58dcd6c2e3877eee80e13}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!command10@{command10}}
\index{command10@{command10}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{command10}{command10}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::command10}



command10;Register Addresses\+: 26\mbox{[}11\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a79da1f886e7e9c510887ed3f75e719e6}\label{class_o_p_t3101_registers_a79da1f886e7e9c510887ed3f75e719e6}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!command11@{command11}}
\index{command11@{command11}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{command11}{command11}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::command11}



command11;Register Addresses\+: 26\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a9fe700368c3c4de51684f63652e02b18}\label{class_o_p_t3101_registers_a9fe700368c3c4de51684f63652e02b18}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!command12@{command12}}
\index{command12@{command12}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{command12}{command12}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::command12}



command12;Register Addresses\+: 27\mbox{[}11\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a5b3ba31ab480cef6c4d6cafcb3ea67d6}\label{class_o_p_t3101_registers_a5b3ba31ab480cef6c4d6cafcb3ea67d6}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!command13@{command13}}
\index{command13@{command13}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{command13}{command13}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::command13}



command13;Register Addresses\+: 27\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_abdd02aba9d572fb7391756d3f07cd07c}\label{class_o_p_t3101_registers_abdd02aba9d572fb7391756d3f07cd07c}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!command14@{command14}}
\index{command14@{command14}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{command14}{command14}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::command14}



command14;Register Addresses\+: 28\mbox{[}11\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ab271fc67300955f3e8fb05e7380e77ee}\label{class_o_p_t3101_registers_ab271fc67300955f3e8fb05e7380e77ee}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!command15@{command15}}
\index{command15@{command15}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{command15}{command15}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::command15}



command15;Register Addresses\+: 28\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a0b5bcf7b6eb5131529f3f822883aa8ce}\label{class_o_p_t3101_registers_a0b5bcf7b6eb5131529f3f822883aa8ce}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!command16@{command16}}
\index{command16@{command16}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{command16}{command16}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::command16}



command16;Register Addresses\+: 29\mbox{[}11\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_aafeb04050df7b1f570f73325902351e2}\label{class_o_p_t3101_registers_aafeb04050df7b1f570f73325902351e2}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!command17@{command17}}
\index{command17@{command17}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{command17}{command17}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::command17}



command17;Register Addresses\+: 29\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a2eb8792ca03503a401fb06a819148383}\label{class_o_p_t3101_registers_a2eb8792ca03503a401fb06a819148383}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!command18@{command18}}
\index{command18@{command18}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{command18}{command18}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::command18}



command18;Register Addresses\+: 30\mbox{[}11\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a53d63b3a25a0aef3934d16c166235d92}\label{class_o_p_t3101_registers_a53d63b3a25a0aef3934d16c166235d92}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!command19@{command19}}
\index{command19@{command19}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{command19}{command19}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::command19}



command19;Register Addresses\+: 30\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_aa53e9153cc8a4e8406e582ff3bf192af}\label{class_o_p_t3101_registers_aa53e9153cc8a4e8406e582ff3bf192af}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!command2@{command2}}
\index{command2@{command2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{command2}{command2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::command2}



command2;Register Addresses\+: 22\mbox{[}11\+:0\mbox{]};disable intrinsic xtalk 

\mbox{\Hypertarget{class_o_p_t3101_registers_a44ac4302e9725d53ff34c580a975c49d}\label{class_o_p_t3101_registers_a44ac4302e9725d53ff34c580a975c49d}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!command3@{command3}}
\index{command3@{command3}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{command3}{command3}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::command3}



command3;Register Addresses\+: 22\mbox{[}23\+:12\mbox{]};Direct go to the first line 

\mbox{\Hypertarget{class_o_p_t3101_registers_aa4043e52e1a051353cdf8550a85853e0}\label{class_o_p_t3101_registers_aa4043e52e1a051353cdf8550a85853e0}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!command4@{command4}}
\index{command4@{command4}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{command4}{command4}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::command4}



command4;Register Addresses\+: 23\mbox{[}11\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a762c792d69a50391048fea3e6050d5cd}\label{class_o_p_t3101_registers_a762c792d69a50391048fea3e6050d5cd}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!command5@{command5}}
\index{command5@{command5}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{command5}{command5}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::command5}



command5;Register Addresses\+: 23\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_aabe00c6eb9a94d907bab6a1f067d2ea7}\label{class_o_p_t3101_registers_aabe00c6eb9a94d907bab6a1f067d2ea7}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!command6@{command6}}
\index{command6@{command6}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{command6}{command6}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::command6}



command6;Register Addresses\+: 24\mbox{[}11\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a2868f59017de96becd9c727e821f71bd}\label{class_o_p_t3101_registers_a2868f59017de96becd9c727e821f71bd}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!command7@{command7}}
\index{command7@{command7}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{command7}{command7}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::command7}



command7;Register Addresses\+: 24\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a89c1c2fc309ba7978d45ece0bb19899d}\label{class_o_p_t3101_registers_a89c1c2fc309ba7978d45ece0bb19899d}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!command8@{command8}}
\index{command8@{command8}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{command8}{command8}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::command8}



command8;Register Addresses\+: 25\mbox{[}11\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_aebd52ec3504753c2abaa0e28f4b688ca}\label{class_o_p_t3101_registers_aebd52ec3504753c2abaa0e28f4b688ca}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!command9@{command9}}
\index{command9@{command9}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{command9}{command9}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::command9}



command9;Register Addresses\+: 25\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ad8affd7a16707855537343ba9e8fec4a}\label{class_o_p_t3101_registers_ad8affd7a16707855537343ba9e8fec4a}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!compare\+\_\+reg1@{compare\+\_\+reg1}}
\index{compare\+\_\+reg1@{compare\+\_\+reg1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{compare\+\_\+reg1}{compare\_reg1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::compare\+\_\+reg1}



compare\+\_\+reg1;Register Addresses\+: 19\mbox{[}18\+:3\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a03aff32b62d1dc781221e978696651bb}\label{class_o_p_t3101_registers_a03aff32b62d1dc781221e978696651bb}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!compare\+\_\+reg2@{compare\+\_\+reg2}}
\index{compare\+\_\+reg2@{compare\+\_\+reg2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{compare\+\_\+reg2}{compare\_reg2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::compare\+\_\+reg2}



compare\+\_\+reg2;Register Addresses\+: 20\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ae42fb1d446855e05fc71be4d953f7725}\label{class_o_p_t3101_registers_ae42fb1d446855e05fc71be4d953f7725}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!config\+\_\+tillum\+\_\+msb@{config\+\_\+tillum\+\_\+msb}}
\index{config\+\_\+tillum\+\_\+msb@{config\+\_\+tillum\+\_\+msb}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{config\+\_\+tillum\+\_\+msb}{config\_tillum\_msb}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::config\+\_\+tillum\+\_\+msb}



config\+\_\+tillum\+\_\+msb;Register Addresses\+: 7\mbox{[}23\+:20\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a08680c4a650e6ea92f28617ebd151757}\label{class_o_p_t3101_registers_a08680c4a650e6ea92f28617ebd151757}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!dealias\+\_\+bin@{dealias\+\_\+bin}}
\index{dealias\+\_\+bin@{dealias\+\_\+bin}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{dealias\+\_\+bin}{dealias\_bin}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::dealias\+\_\+bin}



dealias\+\_\+bin;Register Addresses\+: 9\mbox{[}23\+:20\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ac931eedf109f2f9401b66df4e3507a4b}\label{class_o_p_t3101_registers_ac931eedf109f2f9401b66df4e3507a4b}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!dealias\+\_\+en@{dealias\+\_\+en}}
\index{dealias\+\_\+en@{dealias\+\_\+en}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{dealias\+\_\+en}{dealias\_en}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::dealias\+\_\+en}



dealias\+\_\+en;Register Addresses\+: 113\mbox{[}1\+:1\mbox{]};To enable Dealias mode to get different Modulation freq close to 40\+M\+Hz, ;34.\+3 M\+Hz \& 48 M\+Hz. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a06fbd3557236e1c0b91d69f2a9d426aa}\label{class_o_p_t3101_registers_a06fbd3557236e1c0b91d69f2a9d426aa}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!dealias\+\_\+freq@{dealias\+\_\+freq}}
\index{dealias\+\_\+freq@{dealias\+\_\+freq}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{dealias\+\_\+freq}{dealias\_freq}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::dealias\+\_\+freq}



dealias\+\_\+freq;Register Addresses\+: 113\mbox{[}2\+:2\mbox{]};Changes o/p freq in dealias mode;-\/ only when dealais mode is enabled (T\+M\+\_\+\+C\+L\+K\+G\+E\+Nless than2greater than is set to \textquotesingle{}1\textquotesingle{}). 

\mbox{\Hypertarget{class_o_p_t3101_registers_acd7195bc7b0e9f0ff1bef55b76209f61}\label{class_o_p_t3101_registers_acd7195bc7b0e9f0ff1bef55b76209f61}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!dig\+\_\+gpo\+\_\+sel0@{dig\+\_\+gpo\+\_\+sel0}}
\index{dig\+\_\+gpo\+\_\+sel0@{dig\+\_\+gpo\+\_\+sel0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{dig\+\_\+gpo\+\_\+sel0}{dig\_gpo\_sel0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::dig\+\_\+gpo\+\_\+sel0}



dig\+\_\+gpo\+\_\+sel0;Register Addresses\+: 11\mbox{[}3\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ada3dd63d8a141bf2ebb3593b80ac99d8}\label{class_o_p_t3101_registers_ada3dd63d8a141bf2ebb3593b80ac99d8}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!dig\+\_\+gpo\+\_\+sel1@{dig\+\_\+gpo\+\_\+sel1}}
\index{dig\+\_\+gpo\+\_\+sel1@{dig\+\_\+gpo\+\_\+sel1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{dig\+\_\+gpo\+\_\+sel1}{dig\_gpo\_sel1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::dig\+\_\+gpo\+\_\+sel1}



dig\+\_\+gpo\+\_\+sel1;Register Addresses\+: 11\mbox{[}7\+:4\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_aee93db1ca418596c4fe0225a329e4316}\label{class_o_p_t3101_registers_aee93db1ca418596c4fe0225a329e4316}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!dig\+\_\+gpo\+\_\+sel2@{dig\+\_\+gpo\+\_\+sel2}}
\index{dig\+\_\+gpo\+\_\+sel2@{dig\+\_\+gpo\+\_\+sel2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{dig\+\_\+gpo\+\_\+sel2}{dig\_gpo\_sel2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::dig\+\_\+gpo\+\_\+sel2}



dig\+\_\+gpo\+\_\+sel2;Register Addresses\+: 11\mbox{[}13\+:10\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ac4d3309f33897fd7b3750e166f32a934}\label{class_o_p_t3101_registers_ac4d3309f33897fd7b3750e166f32a934}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!dis\+\_\+auto\+\_\+scale@{dis\+\_\+auto\+\_\+scale}}
\index{dis\+\_\+auto\+\_\+scale@{dis\+\_\+auto\+\_\+scale}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{dis\+\_\+auto\+\_\+scale}{dis\_auto\_scale}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::dis\+\_\+auto\+\_\+scale}



dis\+\_\+auto\+\_\+scale;Register Addresses\+: 46\mbox{[}3\+:3\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_aa78dfbdc7b8d538de989502f6cef32a3}\label{class_o_p_t3101_registers_aa78dfbdc7b8d538de989502f6cef32a3}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!dis\+\_\+glb\+\_\+pd\+\_\+afe@{dis\+\_\+glb\+\_\+pd\+\_\+afe}}
\index{dis\+\_\+glb\+\_\+pd\+\_\+afe@{dis\+\_\+glb\+\_\+pd\+\_\+afe}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{dis\+\_\+glb\+\_\+pd\+\_\+afe}{dis\_glb\_pd\_afe}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::dis\+\_\+glb\+\_\+pd\+\_\+afe}



dis\+\_\+glb\+\_\+pd\+\_\+afe;Register Addresses\+: 118\mbox{[}3\+:3\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a414604fc5fb4c494a769b13748bb7392}\label{class_o_p_t3101_registers_a414604fc5fb4c494a769b13748bb7392}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!dis\+\_\+glb\+\_\+pd\+\_\+afe\+\_\+dac@{dis\+\_\+glb\+\_\+pd\+\_\+afe\+\_\+dac}}
\index{dis\+\_\+glb\+\_\+pd\+\_\+afe\+\_\+dac@{dis\+\_\+glb\+\_\+pd\+\_\+afe\+\_\+dac}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{dis\+\_\+glb\+\_\+pd\+\_\+afe\+\_\+dac}{dis\_glb\_pd\_afe\_dac}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::dis\+\_\+glb\+\_\+pd\+\_\+afe\+\_\+dac}



dis\+\_\+glb\+\_\+pd\+\_\+afe\+\_\+dac;Register Addresses\+: 118\mbox{[}4\+:4\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a634e303dd3d5ed27db06ec313f65a903}\label{class_o_p_t3101_registers_a634e303dd3d5ed27db06ec313f65a903}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+adc@{dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+adc}}
\index{dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+adc@{dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+adc}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+adc}{dis\_glb\_pd\_amb\_adc}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+adc}



dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+adc;Register Addresses\+: 118\mbox{[}6\+:6\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a6bbf1f0856d86847576e5aa8476434e1}\label{class_o_p_t3101_registers_a6bbf1f0856d86847576e5aa8476434e1}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+dac@{dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+dac}}
\index{dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+dac@{dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+dac}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+dac}{dis\_glb\_pd\_amb\_dac}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+dac}



dis\+\_\+glb\+\_\+pd\+\_\+amb\+\_\+dac;Register Addresses\+: 118\mbox{[}5\+:5\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ad0168cb093e6daba316dd980114dba22}\label{class_o_p_t3101_registers_ad0168cb093e6daba316dd980114dba22}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!dis\+\_\+glb\+\_\+pd\+\_\+i2chost@{dis\+\_\+glb\+\_\+pd\+\_\+i2chost}}
\index{dis\+\_\+glb\+\_\+pd\+\_\+i2chost@{dis\+\_\+glb\+\_\+pd\+\_\+i2chost}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{dis\+\_\+glb\+\_\+pd\+\_\+i2chost}{dis\_glb\_pd\_i2chost}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::dis\+\_\+glb\+\_\+pd\+\_\+i2chost}



dis\+\_\+glb\+\_\+pd\+\_\+i2chost;Register Addresses\+: 118\mbox{[}9\+:9\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_aa20afc6b01676f3427fec05f5f70af86}\label{class_o_p_t3101_registers_aa20afc6b01676f3427fec05f5f70af86}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!dis\+\_\+glb\+\_\+pd\+\_\+illum\+\_\+drv@{dis\+\_\+glb\+\_\+pd\+\_\+illum\+\_\+drv}}
\index{dis\+\_\+glb\+\_\+pd\+\_\+illum\+\_\+drv@{dis\+\_\+glb\+\_\+pd\+\_\+illum\+\_\+drv}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{dis\+\_\+glb\+\_\+pd\+\_\+illum\+\_\+drv}{dis\_glb\_pd\_illum\_drv}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::dis\+\_\+glb\+\_\+pd\+\_\+illum\+\_\+drv}



dis\+\_\+glb\+\_\+pd\+\_\+illum\+\_\+drv;Register Addresses\+: 118\mbox{[}2\+:2\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_afb003e0de106bae66235b7bfce615880}\label{class_o_p_t3101_registers_afb003e0de106bae66235b7bfce615880}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!dis\+\_\+glb\+\_\+pd\+\_\+osc@{dis\+\_\+glb\+\_\+pd\+\_\+osc}}
\index{dis\+\_\+glb\+\_\+pd\+\_\+osc@{dis\+\_\+glb\+\_\+pd\+\_\+osc}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{dis\+\_\+glb\+\_\+pd\+\_\+osc}{dis\_glb\_pd\_osc}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::dis\+\_\+glb\+\_\+pd\+\_\+osc}



dis\+\_\+glb\+\_\+pd\+\_\+osc;Register Addresses\+: 118\mbox{[}8\+:8\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a3483f13e070b756c7cb4bb1276e12f1b}\label{class_o_p_t3101_registers_a3483f13e070b756c7cb4bb1276e12f1b}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!dis\+\_\+glb\+\_\+pd\+\_\+refsys@{dis\+\_\+glb\+\_\+pd\+\_\+refsys}}
\index{dis\+\_\+glb\+\_\+pd\+\_\+refsys@{dis\+\_\+glb\+\_\+pd\+\_\+refsys}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{dis\+\_\+glb\+\_\+pd\+\_\+refsys}{dis\_glb\_pd\_refsys}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::dis\+\_\+glb\+\_\+pd\+\_\+refsys}



dis\+\_\+glb\+\_\+pd\+\_\+refsys;Register Addresses\+: 118\mbox{[}0\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a2b4aae9a7d8062c5893bb8a4a8716255}\label{class_o_p_t3101_registers_a2b4aae9a7d8062c5893bb8a4a8716255}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!dis\+\_\+glb\+\_\+pd\+\_\+temp\+\_\+sens@{dis\+\_\+glb\+\_\+pd\+\_\+temp\+\_\+sens}}
\index{dis\+\_\+glb\+\_\+pd\+\_\+temp\+\_\+sens@{dis\+\_\+glb\+\_\+pd\+\_\+temp\+\_\+sens}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{dis\+\_\+glb\+\_\+pd\+\_\+temp\+\_\+sens}{dis\_glb\_pd\_temp\_sens}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::dis\+\_\+glb\+\_\+pd\+\_\+temp\+\_\+sens}



dis\+\_\+glb\+\_\+pd\+\_\+temp\+\_\+sens;Register Addresses\+: 118\mbox{[}1\+:1\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ac6ca05692ed3228b420198d2d2d41764}\label{class_o_p_t3101_registers_ac6ca05692ed3228b420198d2d2d41764}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!dis\+\_\+glb\+\_\+pd\+\_\+test\+\_\+curr@{dis\+\_\+glb\+\_\+pd\+\_\+test\+\_\+curr}}
\index{dis\+\_\+glb\+\_\+pd\+\_\+test\+\_\+curr@{dis\+\_\+glb\+\_\+pd\+\_\+test\+\_\+curr}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{dis\+\_\+glb\+\_\+pd\+\_\+test\+\_\+curr}{dis\_glb\_pd\_test\_curr}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::dis\+\_\+glb\+\_\+pd\+\_\+test\+\_\+curr}



dis\+\_\+glb\+\_\+pd\+\_\+test\+\_\+curr;Register Addresses\+: 118\mbox{[}7\+:7\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ade489a95c33bc2c8ffe2752b08c961d4}\label{class_o_p_t3101_registers_ade489a95c33bc2c8ffe2752b08c961d4}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!dis\+\_\+illum\+\_\+clk\+\_\+tx@{dis\+\_\+illum\+\_\+clk\+\_\+tx}}
\index{dis\+\_\+illum\+\_\+clk\+\_\+tx@{dis\+\_\+illum\+\_\+clk\+\_\+tx}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{dis\+\_\+illum\+\_\+clk\+\_\+tx}{dis\_illum\_clk\_tx}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::dis\+\_\+illum\+\_\+clk\+\_\+tx}



dis\+\_\+illum\+\_\+clk\+\_\+tx;Register Addresses\+: 113\mbox{[}12\+:12\mbox{]};Disable L\+ED clk going to transmitter 

\mbox{\Hypertarget{class_o_p_t3101_registers_afdd0ffaec2b6589f500f059bb54c249e}\label{class_o_p_t3101_registers_afdd0ffaec2b6589f500f059bb54c249e}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!dis\+\_\+interrupt@{dis\+\_\+interrupt}}
\index{dis\+\_\+interrupt@{dis\+\_\+interrupt}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{dis\+\_\+interrupt}{dis\_interrupt}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::dis\+\_\+interrupt}



dis\+\_\+interrupt;Register Addresses\+: 20\mbox{[}19\+:19\mbox{]};Disables the interrupt which triggers processor. Does not clock gate processor though. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a9ab51119f9bf4af2ca08e61606899677}\label{class_o_p_t3101_registers_a9ab51119f9bf4af2ca08e61606899677}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!dis\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth1@{dis\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth1}}
\index{dis\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth1@{dis\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{dis\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth1}{dis\_ovl\_for\_hdr\_meth1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::dis\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth1}



dis\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth1;Register Addresses\+: 184\mbox{[}21\+:21\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a5bc564dfa966d9f0f4f68ef98e378305}\label{class_o_p_t3101_registers_a5bc564dfa966d9f0f4f68ef98e378305}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!dis\+\_\+ovl\+\_\+gating@{dis\+\_\+ovl\+\_\+gating}}
\index{dis\+\_\+ovl\+\_\+gating@{dis\+\_\+ovl\+\_\+gating}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{dis\+\_\+ovl\+\_\+gating}{dis\_ovl\_gating}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::dis\+\_\+ovl\+\_\+gating}



dis\+\_\+ovl\+\_\+gating;Register Addresses\+: 17\mbox{[}15\+:15\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_abeddf7ddc169440a2a338ee7c7a721b9}\label{class_o_p_t3101_registers_abeddf7ddc169440a2a338ee7c7a721b9}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!dis\+\_\+ovldet@{dis\+\_\+ovldet}}
\index{dis\+\_\+ovldet@{dis\+\_\+ovldet}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{dis\+\_\+ovldet}{dis\_ovldet}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::dis\+\_\+ovldet}



dis\+\_\+ovldet;Register Addresses\+: 101\mbox{[}23\+:23\mbox{]};to disable overload detection 

\mbox{\Hypertarget{class_o_p_t3101_registers_ae211b892794c64ec81136e48f0536ea4}\label{class_o_p_t3101_registers_ae211b892794c64ec81136e48f0536ea4}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!dis\+\_\+tg\+\_\+aconf@{dis\+\_\+tg\+\_\+aconf}}
\index{dis\+\_\+tg\+\_\+aconf@{dis\+\_\+tg\+\_\+aconf}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{dis\+\_\+tg\+\_\+aconf}{dis\_tg\_aconf}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::dis\+\_\+tg\+\_\+aconf}



dis\+\_\+tg\+\_\+aconf;Register Addresses\+: 128\mbox{[}23\+:23\mbox{]};Some of the tg registers are automatically configured such as pdn$\ast$\+\_\+dyn\+\_\+tg signal, capture\+\_\+tg\+\_\+channel etc. if these signals need to be configured by user this bit may be used as an override. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a73a7ffc9accc55fceffd43472580d9d2}\label{class_o_p_t3101_registers_a73a7ffc9accc55fceffd43472580d9d2}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!disable\+\_\+conf\+\_\+rescale@{disable\+\_\+conf\+\_\+rescale}}
\index{disable\+\_\+conf\+\_\+rescale@{disable\+\_\+conf\+\_\+rescale}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{disable\+\_\+conf\+\_\+rescale}{disable\_conf\_rescale}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::disable\+\_\+conf\+\_\+rescale}



disable\+\_\+conf\+\_\+rescale;Register Addresses\+: 46\mbox{[}13\+:13\mbox{]};This a mostly a debug register.. When this is set auto\+\_\+scaled confidence doesn\textquotesingle{}t rescale back. Even when force\+\_\+scale\+\_\+val is there, it doesn\textquotesingle{}t rescale. This bit may be set along with force\+\_\+scale\+\_\+val to see the effect of confidence scaling. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a0204cc868b4e5930fb53478f73f83773}\label{class_o_p_t3101_registers_a0204cc868b4e5930fb53478f73f83773}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!disable\+\_\+syncing@{disable\+\_\+syncing}}
\index{disable\+\_\+syncing@{disable\+\_\+syncing}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{disable\+\_\+syncing}{disable\_syncing}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::disable\+\_\+syncing}



disable\+\_\+syncing;Register Addresses\+: 80\mbox{[}21\+:21\mbox{]};Normally calc clock and afe\+\_\+clk are synchronized to avoid reset to reset variation in spur levels. This option is to disable the syncing of dividers (of calc\+\_\+clk). The default is now changed to \textquotesingle{}1\textquotesingle{} because we don\textquotesingle{}t use divided clock for calc-\/clk from P\+G3\+P0 by default. If syncing is used frequency loop will have issues. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a072337c0bda7e96a2e7671c24b9d2ea0}\label{class_o_p_t3101_registers_a072337c0bda7e96a2e7671c24b9d2ea0}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!eeprom\+\_\+read\+\_\+trig@{eeprom\+\_\+read\+\_\+trig}}
\index{eeprom\+\_\+read\+\_\+trig@{eeprom\+\_\+read\+\_\+trig}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{eeprom\+\_\+read\+\_\+trig}{eeprom\_read\_trig}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::eeprom\+\_\+read\+\_\+trig}



eeprom\+\_\+read\+\_\+trig;Register Addresses\+: 1\mbox{[}0\+:0\mbox{]};Used to read efuse values into the chain using register trigger 

\mbox{\Hypertarget{class_o_p_t3101_registers_a862b136ce7f6fec789152e29f6ecde14}\label{class_o_p_t3101_registers_a862b136ce7f6fec789152e29f6ecde14}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!eeprom\+\_\+start\+\_\+reg\+\_\+addr@{eeprom\+\_\+start\+\_\+reg\+\_\+addr}}
\index{eeprom\+\_\+start\+\_\+reg\+\_\+addr@{eeprom\+\_\+start\+\_\+reg\+\_\+addr}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{eeprom\+\_\+start\+\_\+reg\+\_\+addr}{eeprom\_start\_reg\_addr}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::eeprom\+\_\+start\+\_\+reg\+\_\+addr}



eeprom\+\_\+start\+\_\+reg\+\_\+addr;Register Addresses\+: 1\mbox{[}16\+:9\mbox{]};The first byte written while reading from the efuse. This will typically be 0. At startup there is no way to program this. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a59efa795cb10c88ad0c35e64f5da5b8c}\label{class_o_p_t3101_registers_a59efa795cb10c88ad0c35e64f5da5b8c}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+adaptive\+\_\+hdr@{en\+\_\+adaptive\+\_\+hdr}}
\index{en\+\_\+adaptive\+\_\+hdr@{en\+\_\+adaptive\+\_\+hdr}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+adaptive\+\_\+hdr}{en\_adaptive\_hdr}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+adaptive\+\_\+hdr}



en\+\_\+adaptive\+\_\+hdr;Register Addresses\+: 42\mbox{[}15\+:15\mbox{]};enable the adaptive hdr. The num\+\_\+avg\+\_\+frame in this case should be programmed one more than the normal case. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a384de0ec9e78c1d29c095aa60820eb20}\label{class_o_p_t3101_registers_a384de0ec9e78c1d29c095aa60820eb20}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+auto\+\_\+freq\+\_\+count@{en\+\_\+auto\+\_\+freq\+\_\+count}}
\index{en\+\_\+auto\+\_\+freq\+\_\+count@{en\+\_\+auto\+\_\+freq\+\_\+count}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+auto\+\_\+freq\+\_\+count}{en\_auto\_freq\_count}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+auto\+\_\+freq\+\_\+count}



en\+\_\+auto\+\_\+freq\+\_\+count;Register Addresses\+: 15\mbox{[}21\+:21\mbox{]};When this is \textquotesingle{}1\textquotesingle{} internally computed values is used. Else register value is used. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a352c55771c7a501d8e1d1be0db259f9a}\label{class_o_p_t3101_registers_a352c55771c7a501d8e1d1be0db259f9a}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+cont\+\_\+fcalib@{en\+\_\+cont\+\_\+fcalib}}
\index{en\+\_\+cont\+\_\+fcalib@{en\+\_\+cont\+\_\+fcalib}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+cont\+\_\+fcalib}{en\_cont\_fcalib}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+cont\+\_\+fcalib}



en\+\_\+cont\+\_\+fcalib;Register Addresses\+: 16\mbox{[}15\+:15\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a232da339cdb131b831fdff595d85270c}\label{class_o_p_t3101_registers_a232da339cdb131b831fdff595d85270c}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+dealias\+\_\+meas@{en\+\_\+dealias\+\_\+meas}}
\index{en\+\_\+dealias\+\_\+meas@{en\+\_\+dealias\+\_\+meas}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+dealias\+\_\+meas}{en\_dealias\_meas}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+dealias\+\_\+meas}



en\+\_\+dealias\+\_\+meas;Register Addresses\+: 64\mbox{[}0\+:0\mbox{]};enables dealias calculation.;Normally with enable\+\_\+dealiased\+\_\+measurement set and enable\+\_\+multi\+\_\+freq\+\_\+phase is unset a combined distance and kb is given out. In the normal phase register, phase of the high frequency itself is given.; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a1d024f0ebab115594b49d5652f2edb4f}\label{class_o_p_t3101_registers_a1d024f0ebab115594b49d5652f2edb4f}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+dyn\+\_\+pd\+\_\+afe@{en\+\_\+dyn\+\_\+pd\+\_\+afe}}
\index{en\+\_\+dyn\+\_\+pd\+\_\+afe@{en\+\_\+dyn\+\_\+pd\+\_\+afe}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+dyn\+\_\+pd\+\_\+afe}{en\_dyn\_pd\_afe}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+dyn\+\_\+pd\+\_\+afe}



en\+\_\+dyn\+\_\+pd\+\_\+afe;Register Addresses\+: 119\mbox{[}3\+:3\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ac696b5b40353a14fb5c1d7e2baf45305}\label{class_o_p_t3101_registers_ac696b5b40353a14fb5c1d7e2baf45305}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+dyn\+\_\+pd\+\_\+afe\+\_\+dac@{en\+\_\+dyn\+\_\+pd\+\_\+afe\+\_\+dac}}
\index{en\+\_\+dyn\+\_\+pd\+\_\+afe\+\_\+dac@{en\+\_\+dyn\+\_\+pd\+\_\+afe\+\_\+dac}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+dyn\+\_\+pd\+\_\+afe\+\_\+dac}{en\_dyn\_pd\_afe\_dac}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+dyn\+\_\+pd\+\_\+afe\+\_\+dac}



en\+\_\+dyn\+\_\+pd\+\_\+afe\+\_\+dac;Register Addresses\+: 119\mbox{[}4\+:4\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ae952ca72d27c62fa0aef949b4d3ae50a}\label{class_o_p_t3101_registers_ae952ca72d27c62fa0aef949b4d3ae50a}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+adc@{en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+adc}}
\index{en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+adc@{en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+adc}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+adc}{en\_dyn\_pd\_amb\_adc}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+adc}



en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+adc;Register Addresses\+: 119\mbox{[}6\+:6\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_af5e6e0cfacb0fc6fd9cc06b100aa01f4}\label{class_o_p_t3101_registers_af5e6e0cfacb0fc6fd9cc06b100aa01f4}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+dac@{en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+dac}}
\index{en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+dac@{en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+dac}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+dac}{en\_dyn\_pd\_amb\_dac}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+dac}



en\+\_\+dyn\+\_\+pd\+\_\+amb\+\_\+dac;Register Addresses\+: 119\mbox{[}5\+:5\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_aeff3363547a60ee9cd15683d2d928a98}\label{class_o_p_t3101_registers_aeff3363547a60ee9cd15683d2d928a98}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+dyn\+\_\+pd\+\_\+i2chost\+\_\+osc@{en\+\_\+dyn\+\_\+pd\+\_\+i2chost\+\_\+osc}}
\index{en\+\_\+dyn\+\_\+pd\+\_\+i2chost\+\_\+osc@{en\+\_\+dyn\+\_\+pd\+\_\+i2chost\+\_\+osc}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+dyn\+\_\+pd\+\_\+i2chost\+\_\+osc}{en\_dyn\_pd\_i2chost\_osc}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+dyn\+\_\+pd\+\_\+i2chost\+\_\+osc}



en\+\_\+dyn\+\_\+pd\+\_\+i2chost\+\_\+osc;Register Addresses\+: 119\mbox{[}9\+:9\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a2232f7a08f5802ded8b10f2bd5b63425}\label{class_o_p_t3101_registers_a2232f7a08f5802ded8b10f2bd5b63425}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+dyn\+\_\+pd\+\_\+illum\+\_\+drv@{en\+\_\+dyn\+\_\+pd\+\_\+illum\+\_\+drv}}
\index{en\+\_\+dyn\+\_\+pd\+\_\+illum\+\_\+drv@{en\+\_\+dyn\+\_\+pd\+\_\+illum\+\_\+drv}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+dyn\+\_\+pd\+\_\+illum\+\_\+drv}{en\_dyn\_pd\_illum\_drv}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+dyn\+\_\+pd\+\_\+illum\+\_\+drv}



en\+\_\+dyn\+\_\+pd\+\_\+illum\+\_\+drv;Register Addresses\+: 119\mbox{[}2\+:2\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a84e49be726f4e0185d74574e0e5125e6}\label{class_o_p_t3101_registers_a84e49be726f4e0185d74574e0e5125e6}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+dyn\+\_\+pd\+\_\+osc@{en\+\_\+dyn\+\_\+pd\+\_\+osc}}
\index{en\+\_\+dyn\+\_\+pd\+\_\+osc@{en\+\_\+dyn\+\_\+pd\+\_\+osc}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+dyn\+\_\+pd\+\_\+osc}{en\_dyn\_pd\_osc}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+dyn\+\_\+pd\+\_\+osc}



en\+\_\+dyn\+\_\+pd\+\_\+osc;Register Addresses\+: 119\mbox{[}8\+:8\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ae5308a2b279a1c5c9b9e34da5a49bf06}\label{class_o_p_t3101_registers_ae5308a2b279a1c5c9b9e34da5a49bf06}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+dyn\+\_\+pd\+\_\+refsys@{en\+\_\+dyn\+\_\+pd\+\_\+refsys}}
\index{en\+\_\+dyn\+\_\+pd\+\_\+refsys@{en\+\_\+dyn\+\_\+pd\+\_\+refsys}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+dyn\+\_\+pd\+\_\+refsys}{en\_dyn\_pd\_refsys}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+dyn\+\_\+pd\+\_\+refsys}



en\+\_\+dyn\+\_\+pd\+\_\+refsys;Register Addresses\+: 119\mbox{[}0\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a7e9d328faff345b7586508ef9fff74b3}\label{class_o_p_t3101_registers_a7e9d328faff345b7586508ef9fff74b3}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+dyn\+\_\+pd\+\_\+temp\+\_\+sens@{en\+\_\+dyn\+\_\+pd\+\_\+temp\+\_\+sens}}
\index{en\+\_\+dyn\+\_\+pd\+\_\+temp\+\_\+sens@{en\+\_\+dyn\+\_\+pd\+\_\+temp\+\_\+sens}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+dyn\+\_\+pd\+\_\+temp\+\_\+sens}{en\_dyn\_pd\_temp\_sens}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+dyn\+\_\+pd\+\_\+temp\+\_\+sens}



en\+\_\+dyn\+\_\+pd\+\_\+temp\+\_\+sens;Register Addresses\+: 119\mbox{[}1\+:1\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a2840adf1406396e8aaad4b2b511263f4}\label{class_o_p_t3101_registers_a2840adf1406396e8aaad4b2b511263f4}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+dyn\+\_\+pd\+\_\+test\+\_\+curr@{en\+\_\+dyn\+\_\+pd\+\_\+test\+\_\+curr}}
\index{en\+\_\+dyn\+\_\+pd\+\_\+test\+\_\+curr@{en\+\_\+dyn\+\_\+pd\+\_\+test\+\_\+curr}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+dyn\+\_\+pd\+\_\+test\+\_\+curr}{en\_dyn\_pd\_test\_curr}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+dyn\+\_\+pd\+\_\+test\+\_\+curr}



en\+\_\+dyn\+\_\+pd\+\_\+test\+\_\+curr;Register Addresses\+: 119\mbox{[}7\+:7\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a4961f0f3fa6789d072d688591190cd5d}\label{class_o_p_t3101_registers_a4961f0f3fa6789d072d688591190cd5d}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+eeprom\+\_\+read@{en\+\_\+eeprom\+\_\+read}}
\index{en\+\_\+eeprom\+\_\+read@{en\+\_\+eeprom\+\_\+read}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+eeprom\+\_\+read}{en\_eeprom\_read}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+eeprom\+\_\+read}



en\+\_\+eeprom\+\_\+read;Register Addresses\+: 1\mbox{[}23\+:23\mbox{]};Disables the gating of auto\+\_\+load clock after init\+\_\+load\+\_\+done. Should be used if register triggering has to work. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a2bb7d7d4ec062fa328510693777b181e}\label{class_o_p_t3101_registers_a2bb7d7d4ec062fa328510693777b181e}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+floop@{en\+\_\+floop}}
\index{en\+\_\+floop@{en\+\_\+floop}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+floop}{en\_floop}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+floop}



en\+\_\+floop;Register Addresses\+: 15\mbox{[}22\+:22\mbox{]};Enables the freq\+\_\+loop block. If this is \textquotesingle{}0\textquotesingle{}, the clock to the freq\+\_\+loop is gated. 

\mbox{\Hypertarget{class_o_p_t3101_registers_ad4ff884a4bc5553ef01ae669b352edc4}\label{class_o_p_t3101_registers_ad4ff884a4bc5553ef01ae669b352edc4}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+freq\+\_\+corr@{en\+\_\+freq\+\_\+corr}}
\index{en\+\_\+freq\+\_\+corr@{en\+\_\+freq\+\_\+corr}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+freq\+\_\+corr}{en\_freq\_corr}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+freq\+\_\+corr}



en\+\_\+freq\+\_\+corr;Register Addresses\+: 15\mbox{[}23\+:23\mbox{]};This bit applies frequency correction on the phase data either from register or auto\+\_\+freq. 

\mbox{\Hypertarget{class_o_p_t3101_registers_ae4e24dda1b61159e4352356d589478e6}\label{class_o_p_t3101_registers_ae4e24dda1b61159e4352356d589478e6}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+illum\+\_\+clk\+\_\+gpio@{en\+\_\+illum\+\_\+clk\+\_\+gpio}}
\index{en\+\_\+illum\+\_\+clk\+\_\+gpio@{en\+\_\+illum\+\_\+clk\+\_\+gpio}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+illum\+\_\+clk\+\_\+gpio}{en\_illum\_clk\_gpio}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+illum\+\_\+clk\+\_\+gpio}



en\+\_\+illum\+\_\+clk\+\_\+gpio;Register Addresses\+: 113\mbox{[}16\+:16\mbox{]};Disable L\+ED C\+LK going to G\+P\+IO 

\mbox{\Hypertarget{class_o_p_t3101_registers_aadad890efb400dc11a81714a167f0fb9}\label{class_o_p_t3101_registers_aadad890efb400dc11a81714a167f0fb9}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+multi\+\_\+freq\+\_\+phase@{en\+\_\+multi\+\_\+freq\+\_\+phase}}
\index{en\+\_\+multi\+\_\+freq\+\_\+phase@{en\+\_\+multi\+\_\+freq\+\_\+phase}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+multi\+\_\+freq\+\_\+phase}{en\_multi\_freq\_phase}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+multi\+\_\+freq\+\_\+phase}



en\+\_\+multi\+\_\+freq\+\_\+phase;Register Addresses\+: 64\mbox{[}22\+:22\mbox{]};With this bit set along with enable\+\_\+dealiased\+\_\+measurement, the usual phase register will have both the frequency information. The frequency of the phase will be indicated in one of the status bit. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a64d96f648b7c2cdef2ad7152722db402}\label{class_o_p_t3101_registers_a64d96f648b7c2cdef2ad7152722db402}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+nl\+\_\+corr@{en\+\_\+nl\+\_\+corr}}
\index{en\+\_\+nl\+\_\+corr@{en\+\_\+nl\+\_\+corr}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+nl\+\_\+corr}{en\_nl\_corr}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+nl\+\_\+corr}



en\+\_\+nl\+\_\+corr;Register Addresses\+: 74\mbox{[}0\+:0\mbox{]};enables harmonic/nonlinear correction for phase. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a90eba53ebb9b8a8e9d324106905e4486}\label{class_o_p_t3101_registers_a90eba53ebb9b8a8e9d324106905e4486}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth2@{en\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth2}}
\index{en\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth2@{en\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth2}{en\_ovl\_for\_hdr\_meth2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth2}



en\+\_\+ovl\+\_\+for\+\_\+hdr\+\_\+meth2;Register Addresses\+: 184\mbox{[}22\+:22\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a708f5d3ac94ad4fa314d42ad42026a14}\label{class_o_p_t3101_registers_a708f5d3ac94ad4fa314d42ad42026a14}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+phase\+\_\+corr@{en\+\_\+phase\+\_\+corr}}
\index{en\+\_\+phase\+\_\+corr@{en\+\_\+phase\+\_\+corr}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+phase\+\_\+corr}{en\_phase\_corr}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+phase\+\_\+corr}



en\+\_\+phase\+\_\+corr;Register Addresses\+: 67\mbox{[}0\+:0\mbox{]};enables phase correction from the values programmed. 

\mbox{\Hypertarget{class_o_p_t3101_registers_ac4898e42b8cad4381667be1ac1aef1db}\label{class_o_p_t3101_registers_ac4898e42b8cad4381667be1ac1aef1db}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+processor\+\_\+values@{en\+\_\+processor\+\_\+values}}
\index{en\+\_\+processor\+\_\+values@{en\+\_\+processor\+\_\+values}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+processor\+\_\+values}{en\_processor\_values}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+processor\+\_\+values}



en\+\_\+processor\+\_\+values;Register Addresses\+: 20\mbox{[}17\+:17\mbox{]};Uses processor values instead of register values. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a627b97139ec13e02334d4183cacb35f8}\label{class_o_p_t3101_registers_a627b97139ec13e02334d4183cacb35f8}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+sequencer@{en\+\_\+sequencer}}
\index{en\+\_\+sequencer@{en\+\_\+sequencer}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+sequencer}{en\_sequencer}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+sequencer}



en\+\_\+sequencer;Register Addresses\+: 20\mbox{[}16\+:16\mbox{]};clock gates the logic for sequencer normally. This bit is used to enable sequencer. 

\mbox{\Hypertarget{class_o_p_t3101_registers_afe90c6926f0809ce3d3f7ce5949a21a5}\label{class_o_p_t3101_registers_afe90c6926f0809ce3d3f7ce5949a21a5}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+temp\+\_\+conv@{en\+\_\+temp\+\_\+conv}}
\index{en\+\_\+temp\+\_\+conv@{en\+\_\+temp\+\_\+conv}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+temp\+\_\+conv}{en\_temp\_conv}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+temp\+\_\+conv}



en\+\_\+temp\+\_\+conv;Register Addresses\+: 110\mbox{[}19\+:19\mbox{]};To enable temperature conversion 

\mbox{\Hypertarget{class_o_p_t3101_registers_ac4a7ed325293f445401f57b70b398d9a}\label{class_o_p_t3101_registers_ac4a7ed325293f445401f57b70b398d9a}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+temp\+\_\+corr@{en\+\_\+temp\+\_\+corr}}
\index{en\+\_\+temp\+\_\+corr@{en\+\_\+temp\+\_\+corr}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+temp\+\_\+corr}{en\_temp\_corr}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+temp\+\_\+corr}



en\+\_\+temp\+\_\+corr;Register Addresses\+: 67\mbox{[}1\+:1\mbox{]};enables temperature correction for phase 

\mbox{\Hypertarget{class_o_p_t3101_registers_a766563158d5d77e4c14d4cff7172751b}\label{class_o_p_t3101_registers_a766563158d5d77e4c14d4cff7172751b}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+temp\+\_\+xtalk\+\_\+corr@{en\+\_\+temp\+\_\+xtalk\+\_\+corr}}
\index{en\+\_\+temp\+\_\+xtalk\+\_\+corr@{en\+\_\+temp\+\_\+xtalk\+\_\+corr}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+temp\+\_\+xtalk\+\_\+corr}{en\_temp\_xtalk\_corr}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+temp\+\_\+xtalk\+\_\+corr}



en\+\_\+temp\+\_\+xtalk\+\_\+corr;Register Addresses\+: 58\mbox{[}16\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a586f0e357ad3d049cccf267919fbea8a}\label{class_o_p_t3101_registers_a586f0e357ad3d049cccf267919fbea8a}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+tillum\+\_\+12b@{en\+\_\+tillum\+\_\+12b}}
\index{en\+\_\+tillum\+\_\+12b@{en\+\_\+tillum\+\_\+12b}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+tillum\+\_\+12b}{en\_tillum\_12b}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+tillum\+\_\+12b}



en\+\_\+tillum\+\_\+12b;Register Addresses\+: 13\mbox{[}23\+:23\mbox{]};While interfacing with the T\+M\+P02 type tempsensor, this bit needs to be set to swap bytes to allow different read format. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a10a311b8708c5d99715e63ff83ac8fa9}\label{class_o_p_t3101_registers_a10a311b8708c5d99715e63ff83ac8fa9}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+tillum\+\_\+read@{en\+\_\+tillum\+\_\+read}}
\index{en\+\_\+tillum\+\_\+read@{en\+\_\+tillum\+\_\+read}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+tillum\+\_\+read}{en\_tillum\_read}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+tillum\+\_\+read}



en\+\_\+tillum\+\_\+read;Register Addresses\+: 2\mbox{[}21\+:21\mbox{]};Enable i2c read of appropriate illum led. If this bit is not set illumination driver temperature is not read. 

\mbox{\Hypertarget{class_o_p_t3101_registers_aaab7fe3c1c08bac11e1a6c640105ef59}\label{class_o_p_t3101_registers_aaab7fe3c1c08bac11e1a6c640105ef59}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+tsens\+\_\+read\+\_\+fvd@{en\+\_\+tsens\+\_\+read\+\_\+fvd}}
\index{en\+\_\+tsens\+\_\+read\+\_\+fvd@{en\+\_\+tsens\+\_\+read\+\_\+fvd}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+tsens\+\_\+read\+\_\+fvd}{en\_tsens\_read\_fvd}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+tsens\+\_\+read\+\_\+fvd}



en\+\_\+tsens\+\_\+read\+\_\+fvd;Register Addresses\+: 3\mbox{[}18\+:18\mbox{]};If this bit is set tmain temperature is read every frame. Other wise it is read based on a register trigger. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a6aec1f1dcdba6a03e15b875514747c00}\label{class_o_p_t3101_registers_a6aec1f1dcdba6a03e15b875514747c00}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+tx1\+\_\+on\+\_\+tx0@{en\+\_\+tx1\+\_\+on\+\_\+tx0}}
\index{en\+\_\+tx1\+\_\+on\+\_\+tx0@{en\+\_\+tx1\+\_\+on\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+tx1\+\_\+on\+\_\+tx0}{en\_tx1\_on\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+tx1\+\_\+on\+\_\+tx0}



en\+\_\+tx1\+\_\+on\+\_\+tx0;Register Addresses\+: 185\mbox{[}10\+:10\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ae6dad95a9a9dcc0475e3fa0b341aa0c9}\label{class_o_p_t3101_registers_ae6dad95a9a9dcc0475e3fa0b341aa0c9}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+tx2\+\_\+on\+\_\+tx0@{en\+\_\+tx2\+\_\+on\+\_\+tx0}}
\index{en\+\_\+tx2\+\_\+on\+\_\+tx0@{en\+\_\+tx2\+\_\+on\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+tx2\+\_\+on\+\_\+tx0}{en\_tx2\_on\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+tx2\+\_\+on\+\_\+tx0}



en\+\_\+tx2\+\_\+on\+\_\+tx0;Register Addresses\+: 185\mbox{[}11\+:11\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a5b3861eb87aa23a372866d40141e1d1b}\label{class_o_p_t3101_registers_a5b3861eb87aa23a372866d40141e1d1b}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KB@{E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KB}}
\index{E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KB@{E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KB}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KB}{EN\_TX\_CLKB}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::\+E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KB}



E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KB;Register Addresses\+: 121\mbox{[}0\+:0\mbox{]};. 

\mbox{\Hypertarget{class_o_p_t3101_registers_ae3adb0e788cb2ebb0ced80223fab4358}\label{class_o_p_t3101_registers_ae3adb0e788cb2ebb0ced80223fab4358}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KZ@{E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KZ}}
\index{E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KZ@{E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KZ}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KZ}{EN\_TX\_CLKZ}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::\+E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KZ}



E\+N\+\_\+\+T\+X\+\_\+\+C\+L\+KZ;Register Addresses\+: 121\mbox{[}2\+:2\mbox{]};. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a62b14dc38341c9be43b37b34ec69301f}\label{class_o_p_t3101_registers_a62b14dc38341c9be43b37b34ec69301f}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!E\+N\+\_\+\+T\+X\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+A\+LL@{E\+N\+\_\+\+T\+X\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+A\+LL}}
\index{E\+N\+\_\+\+T\+X\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+A\+LL@{E\+N\+\_\+\+T\+X\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+A\+LL}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{E\+N\+\_\+\+T\+X\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+A\+LL}{EN\_TX\_DC\_CURR\_ALL}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::\+E\+N\+\_\+\+T\+X\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+A\+LL}



E\+N\+\_\+\+T\+X\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+A\+LL;Register Addresses\+: 121\mbox{[}4\+:4\mbox{]};. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a25bab68f6846563e68b329fc79e8d2c9}\label{class_o_p_t3101_registers_a25bab68f6846563e68b329fc79e8d2c9}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!en\+\_\+tx\+\_\+switch@{en\+\_\+tx\+\_\+switch}}
\index{en\+\_\+tx\+\_\+switch@{en\+\_\+tx\+\_\+switch}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{en\+\_\+tx\+\_\+switch}{en\_tx\_switch}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::en\+\_\+tx\+\_\+switch}



en\+\_\+tx\+\_\+switch;Register Addresses\+: 42\mbox{[}0\+:0\mbox{]};Enable switching of led drivers. 

\mbox{\Hypertarget{class_o_p_t3101_registers_af63157021f791a3763b72483dec03d72}\label{class_o_p_t3101_registers_af63157021f791a3763b72483dec03d72}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!F\+E\+E\+D\+B\+A\+C\+K\+\_\+\+C\+O\+N\+T\+\_\+\+M\+O\+DE@{F\+E\+E\+D\+B\+A\+C\+K\+\_\+\+C\+O\+N\+T\+\_\+\+M\+O\+DE}}
\index{F\+E\+E\+D\+B\+A\+C\+K\+\_\+\+C\+O\+N\+T\+\_\+\+M\+O\+DE@{F\+E\+E\+D\+B\+A\+C\+K\+\_\+\+C\+O\+N\+T\+\_\+\+M\+O\+DE}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{F\+E\+E\+D\+B\+A\+C\+K\+\_\+\+C\+O\+N\+T\+\_\+\+M\+O\+DE}{FEEDBACK\_CONT\_MODE}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::\+F\+E\+E\+D\+B\+A\+C\+K\+\_\+\+C\+O\+N\+T\+\_\+\+M\+O\+DE}



F\+E\+E\+D\+B\+A\+C\+K\+\_\+\+C\+O\+N\+T\+\_\+\+M\+O\+DE;Register Addresses\+: 121\mbox{[}13\+:13\mbox{]};. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a6b339a3123e0f39c5598cc35d6f87162}\label{class_o_p_t3101_registers_a6b339a3123e0f39c5598cc35d6f87162}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!force\+\_\+en\+\_\+bypass@{force\+\_\+en\+\_\+bypass}}
\index{force\+\_\+en\+\_\+bypass@{force\+\_\+en\+\_\+bypass}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{force\+\_\+en\+\_\+bypass}{force\_en\_bypass}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::force\+\_\+en\+\_\+bypass}



force\+\_\+en\+\_\+bypass;Register Addresses\+: 0\mbox{[}21\+:21\mbox{]};This bit allows the slave to write directly to the efuse. This is gated with stop condition at the port level to avoid transition signals at scl/sda. 

\mbox{\Hypertarget{class_o_p_t3101_registers_abc76d3073b34202e3d2029f6777e63d3}\label{class_o_p_t3101_registers_abc76d3073b34202e3d2029f6777e63d3}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!force\+\_\+en\+\_\+slave@{force\+\_\+en\+\_\+slave}}
\index{force\+\_\+en\+\_\+slave@{force\+\_\+en\+\_\+slave}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{force\+\_\+en\+\_\+slave}{force\_en\_slave}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::force\+\_\+en\+\_\+slave}



force\+\_\+en\+\_\+slave;Register Addresses\+: 0\mbox{[}22\+:22\mbox{]};Enable i2c slave for any address forcefully. That is whether auto\+\_\+load completed or not. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a49bdd79b315c164e81ccd5f0545e76ac}\label{class_o_p_t3101_registers_a49bdd79b315c164e81ccd5f0545e76ac}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!force\+\_\+scale\+\_\+val@{force\+\_\+scale\+\_\+val}}
\index{force\+\_\+scale\+\_\+val@{force\+\_\+scale\+\_\+val}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{force\+\_\+scale\+\_\+val}{force\_scale\_val}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::force\+\_\+scale\+\_\+val}



force\+\_\+scale\+\_\+val;Register Addresses\+: 46\mbox{[}2\+:0\mbox{]};Uses this scale value if disable\+\_\+auto\+\_\+scale is programmed. This scale value is also used during any xtalk calibration even if disable\+\_\+auto\+\_\+scale is not applied. Default is \textquotesingle{}0\textquotesingle{}, which means 24bit demod is taken as it is giving maximum accuracy. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a2eb6ec41e5d3e44a76e490d42198409b}\label{class_o_p_t3101_registers_a2eb6ec41e5d3e44a76e490d42198409b}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!frame\+\_\+count0@{frame\+\_\+count0}}
\index{frame\+\_\+count0@{frame\+\_\+count0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{frame\+\_\+count0}{frame\_count0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::frame\+\_\+count0}



frame\+\_\+count0;Register Addresses\+: 8\mbox{[}23\+:23\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_aec28c94802ec5e96c376c43501e68fed}\label{class_o_p_t3101_registers_aec28c94802ec5e96c376c43501e68fed}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!frame\+\_\+count1@{frame\+\_\+count1}}
\index{frame\+\_\+count1@{frame\+\_\+count1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{frame\+\_\+count1}{frame\_count1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::frame\+\_\+count1}



frame\+\_\+count1;Register Addresses\+: 9\mbox{[}17\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a230eade1396a6b082c54c675d1ad9ed3}\label{class_o_p_t3101_registers_a230eade1396a6b082c54c675d1ad9ed3}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!frame\+\_\+count2@{frame\+\_\+count2}}
\index{frame\+\_\+count2@{frame\+\_\+count2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{frame\+\_\+count2}{frame\_count2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::frame\+\_\+count2}



frame\+\_\+count2;Register Addresses\+: 10\mbox{[}1\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ab427247d50013b769b056112f8d06068}\label{class_o_p_t3101_registers_ab427247d50013b769b056112f8d06068}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!frame\+\_\+status@{frame\+\_\+status}}
\index{frame\+\_\+status@{frame\+\_\+status}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{frame\+\_\+status}{frame\_status}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::frame\+\_\+status}



frame\+\_\+status;Register Addresses\+: 8\mbox{[}20\+:20\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a82583d9913fb9594494f5fb0a7736a5b}\label{class_o_p_t3101_registers_a82583d9913fb9594494f5fb0a7736a5b}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!frame\+\_\+vd\+\_\+trig@{frame\+\_\+vd\+\_\+trig}}
\index{frame\+\_\+vd\+\_\+trig@{frame\+\_\+vd\+\_\+trig}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{frame\+\_\+vd\+\_\+trig}{frame\_vd\_trig}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::frame\+\_\+vd\+\_\+trig}



frame\+\_\+vd\+\_\+trig;Register Addresses\+: 1\mbox{[}17\+:17\mbox{]};when this bit is \textquotesingle{}1\textquotesingle{} i2c host is triggered every frame vd. Else it is triggered based on the i2c\+\_\+trig\+\_\+reg. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a13c46fadc99502c2ad89f32cd563c78a}\label{class_o_p_t3101_registers_a13c46fadc99502c2ad89f32cd563c78a}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!freq\+\_\+count\+\_\+read\+\_\+reg@{freq\+\_\+count\+\_\+read\+\_\+reg}}
\index{freq\+\_\+count\+\_\+read\+\_\+reg@{freq\+\_\+count\+\_\+read\+\_\+reg}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{freq\+\_\+count\+\_\+read\+\_\+reg}{freq\_count\_read\_reg}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::freq\+\_\+count\+\_\+read\+\_\+reg}



freq\+\_\+count\+\_\+read\+\_\+reg;Register Addresses\+: 16\mbox{[}14\+:0\mbox{]};read register which holds the value of freq\+\_\+loop. 

\mbox{\Hypertarget{class_o_p_t3101_registers_acbf519ef46a522fcd6d135ff241379dd}\label{class_o_p_t3101_registers_acbf519ef46a522fcd6d135ff241379dd}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!freq\+\_\+count\+\_\+reg@{freq\+\_\+count\+\_\+reg}}
\index{freq\+\_\+count\+\_\+reg@{freq\+\_\+count\+\_\+reg}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{freq\+\_\+count\+\_\+reg}{freq\_count\_reg}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::freq\+\_\+count\+\_\+reg}



freq\+\_\+count\+\_\+reg;Register Addresses\+: 17\mbox{[}14\+:0\mbox{]};The register which is used for frequency correction when enable\+\_\+auto\+\_\+freq\+\_\+count = \textquotesingle{}0\textquotesingle{} 

\mbox{\Hypertarget{class_o_p_t3101_registers_a07d7e20955cbd473bd6eba64f532f1c5}\label{class_o_p_t3101_registers_a07d7e20955cbd473bd6eba64f532f1c5}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!give\+\_\+dealias\+\_\+data@{give\+\_\+dealias\+\_\+data}}
\index{give\+\_\+dealias\+\_\+data@{give\+\_\+dealias\+\_\+data}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{give\+\_\+dealias\+\_\+data}{give\_dealias\_data}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::give\+\_\+dealias\+\_\+data}



give\+\_\+dealias\+\_\+data;Register Addresses\+: 184\mbox{[}20\+:20\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a50296cb1f35a6efd1a5b897d3522298f}\label{class_o_p_t3101_registers_a50296cb1f35a6efd1a5b897d3522298f}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!gpio1\+\_\+ibuf\+\_\+en@{gpio1\+\_\+ibuf\+\_\+en}}
\index{gpio1\+\_\+ibuf\+\_\+en@{gpio1\+\_\+ibuf\+\_\+en}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{gpio1\+\_\+ibuf\+\_\+en}{gpio1\_ibuf\_en}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::gpio1\+\_\+ibuf\+\_\+en}



gpio1\+\_\+ibuf\+\_\+en;Register Addresses\+: 120\mbox{[}13\+:13\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ac01ee57ca57e9b4d0524cefadd0d076b}\label{class_o_p_t3101_registers_ac01ee57ca57e9b4d0524cefadd0d076b}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!gpio1\+\_\+obuf\+\_\+en@{gpio1\+\_\+obuf\+\_\+en}}
\index{gpio1\+\_\+obuf\+\_\+en@{gpio1\+\_\+obuf\+\_\+en}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{gpio1\+\_\+obuf\+\_\+en}{gpio1\_obuf\_en}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::gpio1\+\_\+obuf\+\_\+en}



gpio1\+\_\+obuf\+\_\+en;Register Addresses\+: 120\mbox{[}12\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a7825ff77b413c03b2b692cbaa14f1776}\label{class_o_p_t3101_registers_a7825ff77b413c03b2b692cbaa14f1776}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!gpio2\+\_\+ibuf\+\_\+en@{gpio2\+\_\+ibuf\+\_\+en}}
\index{gpio2\+\_\+ibuf\+\_\+en@{gpio2\+\_\+ibuf\+\_\+en}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{gpio2\+\_\+ibuf\+\_\+en}{gpio2\_ibuf\_en}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::gpio2\+\_\+ibuf\+\_\+en}



gpio2\+\_\+ibuf\+\_\+en;Register Addresses\+: 120\mbox{[}16\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ad472858db7f60d4f24f341366ca60662}\label{class_o_p_t3101_registers_ad472858db7f60d4f24f341366ca60662}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!gpio2\+\_\+obuf\+\_\+en@{gpio2\+\_\+obuf\+\_\+en}}
\index{gpio2\+\_\+obuf\+\_\+en@{gpio2\+\_\+obuf\+\_\+en}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{gpio2\+\_\+obuf\+\_\+en}{gpio2\_obuf\_en}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::gpio2\+\_\+obuf\+\_\+en}



gpio2\+\_\+obuf\+\_\+en;Register Addresses\+: 120\mbox{[}15\+:15\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a3b1789f3a9d92591b56bf9ab446dc6fd}\label{class_o_p_t3101_registers_a3b1789f3a9d92591b56bf9ab446dc6fd}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!gpo1\+\_\+mux\+\_\+sel@{gpo1\+\_\+mux\+\_\+sel}}
\index{gpo1\+\_\+mux\+\_\+sel@{gpo1\+\_\+mux\+\_\+sel}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{gpo1\+\_\+mux\+\_\+sel}{gpo1\_mux\_sel}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::gpo1\+\_\+mux\+\_\+sel}



gpo1\+\_\+mux\+\_\+sel;Register Addresses\+: 120\mbox{[}8\+:6\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a1b5313e99a366c95aae959bdbcf09c0d}\label{class_o_p_t3101_registers_a1b5313e99a366c95aae959bdbcf09c0d}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!gpo2\+\_\+mux\+\_\+sel@{gpo2\+\_\+mux\+\_\+sel}}
\index{gpo2\+\_\+mux\+\_\+sel@{gpo2\+\_\+mux\+\_\+sel}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{gpo2\+\_\+mux\+\_\+sel}{gpo2\_mux\_sel}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::gpo2\+\_\+mux\+\_\+sel}



gpo2\+\_\+mux\+\_\+sel;Register Addresses\+: 120\mbox{[}11\+:9\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a40cba8f8dd248a5f91d94e0125123cd0}\label{class_o_p_t3101_registers_a40cba8f8dd248a5f91d94e0125123cd0}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!gpo3\+\_\+mux\+\_\+sel@{gpo3\+\_\+mux\+\_\+sel}}
\index{gpo3\+\_\+mux\+\_\+sel@{gpo3\+\_\+mux\+\_\+sel}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{gpo3\+\_\+mux\+\_\+sel}{gpo3\_mux\_sel}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::gpo3\+\_\+mux\+\_\+sel}



gpo3\+\_\+mux\+\_\+sel;Register Addresses\+: 120\mbox{[}2\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ad92bd09c7b71504a6d704738f947423b}\label{class_o_p_t3101_registers_ad92bd09c7b71504a6d704738f947423b}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!hdr\+\_\+mode@{hdr\+\_\+mode}}
\index{hdr\+\_\+mode@{hdr\+\_\+mode}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{hdr\+\_\+mode}{hdr\_mode}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::hdr\+\_\+mode}



hdr\+\_\+mode;Register Addresses\+: 8\mbox{[}17\+:17\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ab16a2263e007cef95441aac08fd8e4dd}\label{class_o_p_t3101_registers_ab16a2263e007cef95441aac08fd8e4dd}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!hdr\+\_\+thr\+\_\+high@{hdr\+\_\+thr\+\_\+high}}
\index{hdr\+\_\+thr\+\_\+high@{hdr\+\_\+thr\+\_\+high}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{hdr\+\_\+thr\+\_\+high}{hdr\_thr\_high}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::hdr\+\_\+thr\+\_\+high}



hdr\+\_\+thr\+\_\+high;Register Addresses\+: 43\mbox{[}15\+:0\mbox{]};the high threshold of the hyserisis loop. Default equivalent to confidence of 256 in 16 bit level. 

\mbox{\Hypertarget{class_o_p_t3101_registers_acd6df660e813787d9d2ae99df5133166}\label{class_o_p_t3101_registers_acd6df660e813787d9d2ae99df5133166}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!hdr\+\_\+thr\+\_\+low@{hdr\+\_\+thr\+\_\+low}}
\index{hdr\+\_\+thr\+\_\+low@{hdr\+\_\+thr\+\_\+low}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{hdr\+\_\+thr\+\_\+low}{hdr\_thr\_low}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::hdr\+\_\+thr\+\_\+low}



hdr\+\_\+thr\+\_\+low;Register Addresses\+: 44\mbox{[}15\+:0\mbox{]};The low threshold of the hysterisis loop. Equivalent to $\sim$64 confidence. 

\mbox{\Hypertarget{class_o_p_t3101_registers_ae5bde1d46ee3c6d51052c09e1ad84f84}\label{class_o_p_t3101_registers_ae5bde1d46ee3c6d51052c09e1ad84f84}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!i2c\+\_\+cont\+\_\+rw@{i2c\+\_\+cont\+\_\+rw}}
\index{i2c\+\_\+cont\+\_\+rw@{i2c\+\_\+cont\+\_\+rw}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{i2c\+\_\+cont\+\_\+rw}{i2c\_cont\_rw}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::i2c\+\_\+cont\+\_\+rw}



i2c\+\_\+cont\+\_\+rw;Register Addresses\+: 0\mbox{[}6\+:6\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_aece5a9388c2376cec5f2d881449bab1b}\label{class_o_p_t3101_registers_aece5a9388c2376cec5f2d881449bab1b}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!i2c\+\_\+en@{i2c\+\_\+en}}
\index{i2c\+\_\+en@{i2c\+\_\+en}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{i2c\+\_\+en}{i2c\_en}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::i2c\+\_\+en}



i2c\+\_\+en;Register Addresses\+: 1\mbox{[}19\+:19\mbox{]};Enables the i2c host operation. Does not control the init load. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a3f34c97cad70b9975e407bef1367c837}\label{class_o_p_t3101_registers_a3f34c97cad70b9975e407bef1367c837}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!i2c\+\_\+num\+\_\+bytes\+\_\+tran1@{i2c\+\_\+num\+\_\+bytes\+\_\+tran1}}
\index{i2c\+\_\+num\+\_\+bytes\+\_\+tran1@{i2c\+\_\+num\+\_\+bytes\+\_\+tran1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{i2c\+\_\+num\+\_\+bytes\+\_\+tran1}{i2c\_num\_bytes\_tran1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::i2c\+\_\+num\+\_\+bytes\+\_\+tran1}



i2c\+\_\+num\+\_\+bytes\+\_\+tran1;Register Addresses\+: 7\mbox{[}17\+:16\mbox{]};Number of bytes used in the tran2 of i2c transaction. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a4bfdbeff964934c25820ccc15374e3be}\label{class_o_p_t3101_registers_a4bfdbeff964934c25820ccc15374e3be}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!i2c\+\_\+num\+\_\+bytes\+\_\+tran2@{i2c\+\_\+num\+\_\+bytes\+\_\+tran2}}
\index{i2c\+\_\+num\+\_\+bytes\+\_\+tran2@{i2c\+\_\+num\+\_\+bytes\+\_\+tran2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{i2c\+\_\+num\+\_\+bytes\+\_\+tran2}{i2c\_num\_bytes\_tran2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::i2c\+\_\+num\+\_\+bytes\+\_\+tran2}



i2c\+\_\+num\+\_\+bytes\+\_\+tran2;Register Addresses\+: 5\mbox{[}23\+:22\mbox{]};Number of bytes used in the tran2 of i2c transaction. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a0a161f183b2a43ba1fb8bc1fa7e7d764}\label{class_o_p_t3101_registers_a0a161f183b2a43ba1fb8bc1fa7e7d764}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!i2c\+\_\+num\+\_\+tran@{i2c\+\_\+num\+\_\+tran}}
\index{i2c\+\_\+num\+\_\+tran@{i2c\+\_\+num\+\_\+tran}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{i2c\+\_\+num\+\_\+tran}{i2c\_num\_tran}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::i2c\+\_\+num\+\_\+tran}



i2c\+\_\+num\+\_\+tran;Register Addresses\+: 3\mbox{[}17\+:17\mbox{]};The number of transactions. Either 1 or 2. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a5ea093c7c669af60ee3528d4e47751ec}\label{class_o_p_t3101_registers_a5ea093c7c669af60ee3528d4e47751ec}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!i2c\+\_\+read\+\_\+data@{i2c\+\_\+read\+\_\+data}}
\index{i2c\+\_\+read\+\_\+data@{i2c\+\_\+read\+\_\+data}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{i2c\+\_\+read\+\_\+data}{i2c\_read\_data}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::i2c\+\_\+read\+\_\+data}



i2c\+\_\+read\+\_\+data;Register Addresses\+: 3\mbox{[}7\+:0\mbox{]};The hosts read data. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a21638bd4e30c109088a1ac38fb23ef23}\label{class_o_p_t3101_registers_a21638bd4e30c109088a1ac38fb23ef23}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!i2c\+\_\+rw@{i2c\+\_\+rw}}
\index{i2c\+\_\+rw@{i2c\+\_\+rw}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{i2c\+\_\+rw}{i2c\_rw}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::i2c\+\_\+rw}



i2c\+\_\+rw;Register Addresses\+: 1\mbox{[}21\+:20\mbox{]};Choses the r/w for i2c host operation.;By default it reads temperature sensor. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a77904680d88bd792a64a8647b0b33a3e}\label{class_o_p_t3101_registers_a77904680d88bd792a64a8647b0b33a3e}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!i2c\+\_\+sel\+\_\+read\+\_\+bytes@{i2c\+\_\+sel\+\_\+read\+\_\+bytes}}
\index{i2c\+\_\+sel\+\_\+read\+\_\+bytes@{i2c\+\_\+sel\+\_\+read\+\_\+bytes}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{i2c\+\_\+sel\+\_\+read\+\_\+bytes}{i2c\_sel\_read\_bytes}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::i2c\+\_\+sel\+\_\+read\+\_\+bytes}



i2c\+\_\+sel\+\_\+read\+\_\+bytes;Register Addresses\+: 7\mbox{[}19\+:18\mbox{]};choses which byte of i2c\+\_\+read register to be read. 

\mbox{\Hypertarget{class_o_p_t3101_registers_af75c9e118c738d3f61c4a8300854e119}\label{class_o_p_t3101_registers_af75c9e118c738d3f61c4a8300854e119}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!i2c\+\_\+trig\+\_\+reg@{i2c\+\_\+trig\+\_\+reg}}
\index{i2c\+\_\+trig\+\_\+reg@{i2c\+\_\+trig\+\_\+reg}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{i2c\+\_\+trig\+\_\+reg}{i2c\_trig\_reg}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::i2c\+\_\+trig\+\_\+reg}



i2c\+\_\+trig\+\_\+reg;Register Addresses\+: 1\mbox{[}18\+:18\mbox{]};The trigger register for i2c transaction. 

\mbox{\Hypertarget{class_o_p_t3101_registers_aa1d6fab1063e7f0b1d5a245b1437e35a}\label{class_o_p_t3101_registers_aa1d6fab1063e7f0b1d5a245b1437e35a}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!i2c\+\_\+write\+\_\+data1@{i2c\+\_\+write\+\_\+data1}}
\index{i2c\+\_\+write\+\_\+data1@{i2c\+\_\+write\+\_\+data1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{i2c\+\_\+write\+\_\+data1}{i2c\_write\_data1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::i2c\+\_\+write\+\_\+data1}



i2c\+\_\+write\+\_\+data1;Register Addresses\+: 3\mbox{[}16\+:9\mbox{]};The address where the read would start. Normally in temperature sensor read this is not required to be programmed. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a60f82b6d2ba125322a2bbd5a19d8cb24}\label{class_o_p_t3101_registers_a60f82b6d2ba125322a2bbd5a19d8cb24}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!i2c\+\_\+write\+\_\+data2@{i2c\+\_\+write\+\_\+data2}}
\index{i2c\+\_\+write\+\_\+data2@{i2c\+\_\+write\+\_\+data2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{i2c\+\_\+write\+\_\+data2}{i2c\_write\_data2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::i2c\+\_\+write\+\_\+data2}



i2c\+\_\+write\+\_\+data2;Register Addresses\+: 7\mbox{[}7\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_afc1b16c376d9ac5d8991c247ef3546e6}\label{class_o_p_t3101_registers_afc1b16c376d9ac5d8991c247ef3546e6}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!iamb\+\_\+max\+\_\+sel@{iamb\+\_\+max\+\_\+sel}}
\index{iamb\+\_\+max\+\_\+sel@{iamb\+\_\+max\+\_\+sel}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{iamb\+\_\+max\+\_\+sel}{iamb\_max\_sel}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::iamb\+\_\+max\+\_\+sel}



iamb\+\_\+max\+\_\+sel;Register Addresses\+: 114\mbox{[}7\+:4\mbox{]};selects the value of D\+AC resistor 

\mbox{\Hypertarget{class_o_p_t3101_registers_a8179b5fcd502e8d457cffefa3d29fbfa}\label{class_o_p_t3101_registers_a8179b5fcd502e8d457cffefa3d29fbfa}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!illum\+\_\+clk\+\_\+gpio\+\_\+mode@{illum\+\_\+clk\+\_\+gpio\+\_\+mode}}
\index{illum\+\_\+clk\+\_\+gpio\+\_\+mode@{illum\+\_\+clk\+\_\+gpio\+\_\+mode}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{illum\+\_\+clk\+\_\+gpio\+\_\+mode}{illum\_clk\_gpio\_mode}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::illum\+\_\+clk\+\_\+gpio\+\_\+mode}



illum\+\_\+clk\+\_\+gpio\+\_\+mode;Register Addresses\+: 113\mbox{[}15\+:15\mbox{]};When this bit is \textquotesingle{}1\textquotesingle{}, illum\+\_\+en gating led\+\_\+clk going to G\+P\+IO is masked.; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a3b273a77372cdd60faf67f440fc88643}\label{class_o_p_t3101_registers_a3b273a77372cdd60faf67f440fc88643}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!illum\+\_\+dac\+\_\+h\+\_\+tx0@{illum\+\_\+dac\+\_\+h\+\_\+tx0}}
\index{illum\+\_\+dac\+\_\+h\+\_\+tx0@{illum\+\_\+dac\+\_\+h\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{illum\+\_\+dac\+\_\+h\+\_\+tx0}{illum\_dac\_h\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::illum\+\_\+dac\+\_\+h\+\_\+tx0}



illum\+\_\+dac\+\_\+h\+\_\+tx0;Register Addresses\+: 41\mbox{[}9\+:5\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a9c1ac7edc4f8160f3de285bbc9ad30c5}\label{class_o_p_t3101_registers_a9c1ac7edc4f8160f3de285bbc9ad30c5}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!illum\+\_\+dac\+\_\+h\+\_\+tx1@{illum\+\_\+dac\+\_\+h\+\_\+tx1}}
\index{illum\+\_\+dac\+\_\+h\+\_\+tx1@{illum\+\_\+dac\+\_\+h\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{illum\+\_\+dac\+\_\+h\+\_\+tx1}{illum\_dac\_h\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::illum\+\_\+dac\+\_\+h\+\_\+tx1}



illum\+\_\+dac\+\_\+h\+\_\+tx1;Register Addresses\+: 41\mbox{[}19\+:15\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a72ddfb068412cdaa58147490bc037155}\label{class_o_p_t3101_registers_a72ddfb068412cdaa58147490bc037155}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!illum\+\_\+dac\+\_\+h\+\_\+tx2@{illum\+\_\+dac\+\_\+h\+\_\+tx2}}
\index{illum\+\_\+dac\+\_\+h\+\_\+tx2@{illum\+\_\+dac\+\_\+h\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{illum\+\_\+dac\+\_\+h\+\_\+tx2}{illum\_dac\_h\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::illum\+\_\+dac\+\_\+h\+\_\+tx2}



illum\+\_\+dac\+\_\+h\+\_\+tx2;Register Addresses\+: 42\mbox{[}22\+:18\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a101ff3855c63d5e6ded77bd6a9614ecb}\label{class_o_p_t3101_registers_a101ff3855c63d5e6ded77bd6a9614ecb}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!illum\+\_\+dac\+\_\+l\+\_\+tx0@{illum\+\_\+dac\+\_\+l\+\_\+tx0}}
\index{illum\+\_\+dac\+\_\+l\+\_\+tx0@{illum\+\_\+dac\+\_\+l\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{illum\+\_\+dac\+\_\+l\+\_\+tx0}{illum\_dac\_l\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::illum\+\_\+dac\+\_\+l\+\_\+tx0}



illum\+\_\+dac\+\_\+l\+\_\+tx0;Register Addresses\+: 41\mbox{[}4\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a0684c4eab13b03fec4a40285abea3498}\label{class_o_p_t3101_registers_a0684c4eab13b03fec4a40285abea3498}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!illum\+\_\+dac\+\_\+l\+\_\+tx1@{illum\+\_\+dac\+\_\+l\+\_\+tx1}}
\index{illum\+\_\+dac\+\_\+l\+\_\+tx1@{illum\+\_\+dac\+\_\+l\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{illum\+\_\+dac\+\_\+l\+\_\+tx1}{illum\_dac\_l\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::illum\+\_\+dac\+\_\+l\+\_\+tx1}



illum\+\_\+dac\+\_\+l\+\_\+tx1;Register Addresses\+: 41\mbox{[}14\+:10\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a17e9d4af3aca8c4c7e8691502522b965}\label{class_o_p_t3101_registers_a17e9d4af3aca8c4c7e8691502522b965}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!illum\+\_\+dac\+\_\+l\+\_\+tx2@{illum\+\_\+dac\+\_\+l\+\_\+tx2}}
\index{illum\+\_\+dac\+\_\+l\+\_\+tx2@{illum\+\_\+dac\+\_\+l\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{illum\+\_\+dac\+\_\+l\+\_\+tx2}{illum\_dac\_l\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::illum\+\_\+dac\+\_\+l\+\_\+tx2}



illum\+\_\+dac\+\_\+l\+\_\+tx2;Register Addresses\+: 41\mbox{[}23\+:20\mbox{]}, 42\mbox{[}23\+:23\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ac87d1ee56176d705921c2a31686a75b9}\label{class_o_p_t3101_registers_ac87d1ee56176d705921c2a31686a75b9}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+D\+AC@{I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+D\+AC}}
\index{I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+D\+AC@{I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+D\+AC}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+D\+AC}{ILLUM\_DC\_CURR\_DAC}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::\+I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+D\+AC}



I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+R\+R\+\_\+\+D\+AC;Register Addresses\+: 121\mbox{[}11\+:8\mbox{]};0.\+5mA$\ast$register setting. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a8fa23b509719062c47c69c06cc535e23}\label{class_o_p_t3101_registers_a8fa23b509719062c47c69c06cc535e23}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!illum\+\_\+scale\+\_\+h\+\_\+tx0@{illum\+\_\+scale\+\_\+h\+\_\+tx0}}
\index{illum\+\_\+scale\+\_\+h\+\_\+tx0@{illum\+\_\+scale\+\_\+h\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{illum\+\_\+scale\+\_\+h\+\_\+tx0}{illum\_scale\_h\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::illum\+\_\+scale\+\_\+h\+\_\+tx0}



illum\+\_\+scale\+\_\+h\+\_\+tx0;Register Addresses\+: 43\mbox{[}21\+:19\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_afa6729feab39dd93d966d11fa11f8f02}\label{class_o_p_t3101_registers_afa6729feab39dd93d966d11fa11f8f02}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!illum\+\_\+scale\+\_\+h\+\_\+tx1@{illum\+\_\+scale\+\_\+h\+\_\+tx1}}
\index{illum\+\_\+scale\+\_\+h\+\_\+tx1@{illum\+\_\+scale\+\_\+h\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{illum\+\_\+scale\+\_\+h\+\_\+tx1}{illum\_scale\_h\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::illum\+\_\+scale\+\_\+h\+\_\+tx1}



illum\+\_\+scale\+\_\+h\+\_\+tx1;Register Addresses\+: 44\mbox{[}21\+:19\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a4d219650c4b30544bb0324c821e136d5}\label{class_o_p_t3101_registers_a4d219650c4b30544bb0324c821e136d5}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!illum\+\_\+scale\+\_\+h\+\_\+tx2@{illum\+\_\+scale\+\_\+h\+\_\+tx2}}
\index{illum\+\_\+scale\+\_\+h\+\_\+tx2@{illum\+\_\+scale\+\_\+h\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{illum\+\_\+scale\+\_\+h\+\_\+tx2}{illum\_scale\_h\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::illum\+\_\+scale\+\_\+h\+\_\+tx2}



illum\+\_\+scale\+\_\+h\+\_\+tx2;Register Addresses\+: 185\mbox{[}23\+:21\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a859c777ea6199f9d622ff017e34020cc}\label{class_o_p_t3101_registers_a859c777ea6199f9d622ff017e34020cc}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!illum\+\_\+scale\+\_\+l\+\_\+tx0@{illum\+\_\+scale\+\_\+l\+\_\+tx0}}
\index{illum\+\_\+scale\+\_\+l\+\_\+tx0@{illum\+\_\+scale\+\_\+l\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{illum\+\_\+scale\+\_\+l\+\_\+tx0}{illum\_scale\_l\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::illum\+\_\+scale\+\_\+l\+\_\+tx0}



illum\+\_\+scale\+\_\+l\+\_\+tx0;Register Addresses\+: 43\mbox{[}18\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a1011fcbea255739483a1bf093df3fe41}\label{class_o_p_t3101_registers_a1011fcbea255739483a1bf093df3fe41}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!illum\+\_\+scale\+\_\+l\+\_\+tx1@{illum\+\_\+scale\+\_\+l\+\_\+tx1}}
\index{illum\+\_\+scale\+\_\+l\+\_\+tx1@{illum\+\_\+scale\+\_\+l\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{illum\+\_\+scale\+\_\+l\+\_\+tx1}{illum\_scale\_l\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::illum\+\_\+scale\+\_\+l\+\_\+tx1}



illum\+\_\+scale\+\_\+l\+\_\+tx1;Register Addresses\+: 44\mbox{[}18\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a99b66171113470d64c4ff661b983db7e}\label{class_o_p_t3101_registers_a99b66171113470d64c4ff661b983db7e}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!illum\+\_\+scale\+\_\+l\+\_\+tx2@{illum\+\_\+scale\+\_\+l\+\_\+tx2}}
\index{illum\+\_\+scale\+\_\+l\+\_\+tx2@{illum\+\_\+scale\+\_\+l\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{illum\+\_\+scale\+\_\+l\+\_\+tx2}{illum\_scale\_l\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::illum\+\_\+scale\+\_\+l\+\_\+tx2}



illum\+\_\+scale\+\_\+l\+\_\+tx2;Register Addresses\+: 185\mbox{[}20\+:18\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a40bd471704dd07e491df7aa972e53484}\label{class_o_p_t3101_registers_a40bd471704dd07e491df7aa972e53484}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!illum\+\_\+xtalk\+\_\+calib@{illum\+\_\+xtalk\+\_\+calib}}
\index{illum\+\_\+xtalk\+\_\+calib@{illum\+\_\+xtalk\+\_\+calib}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{illum\+\_\+xtalk\+\_\+calib}{illum\_xtalk\_calib}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::illum\+\_\+xtalk\+\_\+calib}



illum\+\_\+xtalk\+\_\+calib;Register Addresses\+: 46\mbox{[}12\+:12\mbox{]};puts the device into optical calibration mode. 

\mbox{\Hypertarget{class_o_p_t3101_registers_af8b0b2d6abbb466f43e09e44351f7992}\label{class_o_p_t3101_registers_af8b0b2d6abbb466f43e09e44351f7992}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!illum\+\_\+xtalk\+\_\+reg\+\_\+scale@{illum\+\_\+xtalk\+\_\+reg\+\_\+scale}}
\index{illum\+\_\+xtalk\+\_\+reg\+\_\+scale@{illum\+\_\+xtalk\+\_\+reg\+\_\+scale}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{illum\+\_\+xtalk\+\_\+reg\+\_\+scale}{illum\_xtalk\_reg\_scale}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::illum\+\_\+xtalk\+\_\+reg\+\_\+scale}



illum\+\_\+xtalk\+\_\+reg\+\_\+scale;Register Addresses\+: 46\mbox{[}19\+:17\mbox{]};allows scaling of the meaning of oxtalk register. 0-\/ 2$^\wedge$0, 2$^\wedge$2, 2$^\wedge$4, 2$^\wedge$8. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a6e5ead741220099cce07cf99c64b958d}\label{class_o_p_t3101_registers_a6e5ead741220099cce07cf99c64b958d}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!init\+\_\+load\+\_\+done@{init\+\_\+load\+\_\+done}}
\index{init\+\_\+load\+\_\+done@{init\+\_\+load\+\_\+done}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{init\+\_\+load\+\_\+done}{init\_load\_done}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::init\+\_\+load\+\_\+done}



init\+\_\+load\+\_\+done;Register Addresses\+: 3\mbox{[}8\+:8\mbox{]};Can be used to check whether initial auto\+\_\+load is successful or not. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a3b6ac9de3bd76e59cecdf40d5d29d452}\label{class_o_p_t3101_registers_a3b6ac9de3bd76e59cecdf40d5d29d452}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!int\+\_\+xtalk\+\_\+calib@{int\+\_\+xtalk\+\_\+calib}}
\index{int\+\_\+xtalk\+\_\+calib@{int\+\_\+xtalk\+\_\+calib}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{int\+\_\+xtalk\+\_\+calib}{int\_xtalk\_calib}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::int\+\_\+xtalk\+\_\+calib}



int\+\_\+xtalk\+\_\+calib;Register Addresses\+: 46\mbox{[}4\+:4\mbox{]};Puts the device into intrinsic calibration mode. 

\mbox{\Hypertarget{class_o_p_t3101_registers_ab1fc1fee092157175f950f264117c425}\label{class_o_p_t3101_registers_ab1fc1fee092157175f950f264117c425}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!int\+\_\+xtalk\+\_\+reg\+\_\+scale@{int\+\_\+xtalk\+\_\+reg\+\_\+scale}}
\index{int\+\_\+xtalk\+\_\+reg\+\_\+scale@{int\+\_\+xtalk\+\_\+reg\+\_\+scale}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{int\+\_\+xtalk\+\_\+reg\+\_\+scale}{int\_xtalk\_reg\_scale}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::int\+\_\+xtalk\+\_\+reg\+\_\+scale}



int\+\_\+xtalk\+\_\+reg\+\_\+scale;Register Addresses\+: 46\mbox{[}16\+:14\mbox{]};allows scaling of the meaning of ixtalk register. 0-\/ 2$^\wedge$0, 2$^\wedge$1, 2$^\wedge$2, 2$^\wedge$3 etc. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a31f537a5f1f92a24f07e2fef2ba4db72}\label{class_o_p_t3101_registers_a31f537a5f1f92a24f07e2fef2ba4db72}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!invert\+\_\+afe\+\_\+clk@{invert\+\_\+afe\+\_\+clk}}
\index{invert\+\_\+afe\+\_\+clk@{invert\+\_\+afe\+\_\+clk}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{invert\+\_\+afe\+\_\+clk}{invert\_afe\_clk}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::invert\+\_\+afe\+\_\+clk}



invert\+\_\+afe\+\_\+clk;Register Addresses\+: 113\mbox{[}11\+:11\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_aafc537a35dddb705d93afc3cf2987691}\label{class_o_p_t3101_registers_aafc537a35dddb705d93afc3cf2987691}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!invert\+\_\+tg\+\_\+clk@{invert\+\_\+tg\+\_\+clk}}
\index{invert\+\_\+tg\+\_\+clk@{invert\+\_\+tg\+\_\+clk}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{invert\+\_\+tg\+\_\+clk}{invert\_tg\_clk}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::invert\+\_\+tg\+\_\+clk}



invert\+\_\+tg\+\_\+clk;Register Addresses\+: 113\mbox{[}9\+:9\mbox{]};to invert tg\+\_\+clk for timing requirements 

\mbox{\Hypertarget{class_o_p_t3101_registers_a0ae89b8b948bf035bfe7551a4701499b}\label{class_o_p_t3101_registers_a0ae89b8b948bf035bfe7551a4701499b}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!iphase\+\_\+xtalk@{iphase\+\_\+xtalk}}
\index{iphase\+\_\+xtalk@{iphase\+\_\+xtalk}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{iphase\+\_\+xtalk}{iphase\_xtalk}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::iphase\+\_\+xtalk}



iphase\+\_\+xtalk;Register Addresses\+: 59\mbox{[}23\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ab58fcca1b375342bd44b6b1088e3238d}\label{class_o_p_t3101_registers_ab58fcca1b375342bd44b6b1088e3238d}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!iphase\+\_\+xtalk\+\_\+int\+\_\+reg@{iphase\+\_\+xtalk\+\_\+int\+\_\+reg}}
\index{iphase\+\_\+xtalk\+\_\+int\+\_\+reg@{iphase\+\_\+xtalk\+\_\+int\+\_\+reg}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{iphase\+\_\+xtalk\+\_\+int\+\_\+reg}{iphase\_xtalk\_int\_reg}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::iphase\+\_\+xtalk\+\_\+int\+\_\+reg}



iphase\+\_\+xtalk\+\_\+int\+\_\+reg;Register Addresses\+: 61\mbox{[}15\+:0\mbox{]};inphase component for intrinsic xtalk 

\mbox{\Hypertarget{class_o_p_t3101_registers_aa117142d0597c81b487d01279b0a3d3b}\label{class_o_p_t3101_registers_aa117142d0597c81b487d01279b0a3d3b}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0@{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0}}
\index{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0@{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0}{iphase\_xtalk\_reg\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0}



iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 47\mbox{[}15\+:0\mbox{]};inphase component of the xtalk for hdr0/led0 

\mbox{\Hypertarget{class_o_p_t3101_registers_a00e4c85b98322e5c98f2099e976129a5}\label{class_o_p_t3101_registers_a00e4c85b98322e5c98f2099e976129a5}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1@{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1}}
\index{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1@{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1}{iphase\_xtalk\_reg\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1}



iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 51\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_afe3cb3f7b0e0763871b5d14d5bc95078}\label{class_o_p_t3101_registers_afe3cb3f7b0e0763871b5d14d5bc95078}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2@{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2}}
\index{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2@{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2}{iphase\_xtalk\_reg\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2}



iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 55\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a268045eff17e98bf203fb56f8b7807cd}\label{class_o_p_t3101_registers_a268045eff17e98bf203fb56f8b7807cd}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0@{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0}}
\index{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0@{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0}{iphase\_xtalk\_reg\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0}



iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 49\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a9fb218352b62437fa24b70b825843b7b}\label{class_o_p_t3101_registers_a9fb218352b62437fa24b70b825843b7b}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1@{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1}}
\index{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1@{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1}{iphase\_xtalk\_reg\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1}



iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 53\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_af3fed602f69fc020eee20ff7995af352}\label{class_o_p_t3101_registers_af3fed602f69fc020eee20ff7995af352}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2@{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2}}
\index{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2@{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2}{iphase\_xtalk\_reg\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2}



iphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 57\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a8e982a79b8a5b98ab4d5d3a81824fec3}\label{class_o_p_t3101_registers_a8e982a79b8a5b98ab4d5d3a81824fec3}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!iq\+\_\+read\+\_\+data\+\_\+sel@{iq\+\_\+read\+\_\+data\+\_\+sel}}
\index{iq\+\_\+read\+\_\+data\+\_\+sel@{iq\+\_\+read\+\_\+data\+\_\+sel}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{iq\+\_\+read\+\_\+data\+\_\+sel}{iq\_read\_data\_sel}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::iq\+\_\+read\+\_\+data\+\_\+sel}



iq\+\_\+read\+\_\+data\+\_\+sel;Register Addresses\+: 46\mbox{[}11\+:9\mbox{]};mux used to chose which of the xtalk register is being read out.;;010 -- raw\+\_\+i/q;000 -- intrinsic\+\_\+xtalk;001 -- optical\+\_\+xtalk 

\mbox{\Hypertarget{class_o_p_t3101_registers_a264e99791a65b5de4ffab4cdf628ba68}\label{class_o_p_t3101_registers_a264e99791a65b5de4ffab4cdf628ba68}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!mod\+\_\+freq@{mod\+\_\+freq}}
\index{mod\+\_\+freq@{mod\+\_\+freq}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{mod\+\_\+freq}{mod\_freq}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::mod\+\_\+freq}



mod\+\_\+freq;Register Addresses\+: 8\mbox{[}21\+:21\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a79994294c8a143e3feda38b5fff07055}\label{class_o_p_t3101_registers_a79994294c8a143e3feda38b5fff07055}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!monoshot\+\_\+bit@{monoshot\+\_\+bit}}
\index{monoshot\+\_\+bit@{monoshot\+\_\+bit}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{monoshot\+\_\+bit}{monoshot\_bit}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::monoshot\+\_\+bit}



monoshot\+\_\+bit;Register Addresses\+: 0\mbox{[}23\+:23\mbox{]};In monoshot mode the register to trigger a measurement. 

\mbox{\Hypertarget{class_o_p_t3101_registers_ad6804e480f827776a0f1ab3372b4b395}\label{class_o_p_t3101_registers_ad6804e480f827776a0f1ab3372b4b395}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!monoshot\+\_\+fz\+\_\+clkcnt@{monoshot\+\_\+fz\+\_\+clkcnt}}
\index{monoshot\+\_\+fz\+\_\+clkcnt@{monoshot\+\_\+fz\+\_\+clkcnt}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{monoshot\+\_\+fz\+\_\+clkcnt}{monoshot\_fz\_clkcnt}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::monoshot\+\_\+fz\+\_\+clkcnt}



monoshot\+\_\+fz\+\_\+clkcnt;Register Addresses\+: 39\mbox{[}23\+:8\mbox{]};The pix\+\_\+cnt at which a monoshot operation freezes. By default just freezes 100 cycles before a frame boundary. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a937fc19a767b3538e707dc40c4f55776}\label{class_o_p_t3101_registers_a937fc19a767b3538e707dc40c4f55776}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!monoshot\+\_\+mode@{monoshot\+\_\+mode}}
\index{monoshot\+\_\+mode@{monoshot\+\_\+mode}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{monoshot\+\_\+mode}{monoshot\_mode}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::monoshot\+\_\+mode}



monoshot\+\_\+mode;Register Addresses\+: 39\mbox{[}1\+:0\mbox{]};L\+SB\+: Enters monoshot mode.;;M\+SB\+: If this is set monoshot mode shutdown the oscclk. This has to be used together with monoshot\+\_\+mode. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a5ee5ee7f63e585124a2f359f0de5f87c}\label{class_o_p_t3101_registers_a5ee5ee7f63e585124a2f359f0de5f87c}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!monoshot\+\_\+numframe@{monoshot\+\_\+numframe}}
\index{monoshot\+\_\+numframe@{monoshot\+\_\+numframe}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{monoshot\+\_\+numframe}{monoshot\_numframe}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::monoshot\+\_\+numframe}



monoshot\+\_\+numframe;Register Addresses\+: 39\mbox{[}7\+:2\mbox{]};The number of frames of TG to be run after a trigger before shutting down the TG. The default is kept as 6 allowing a led cycle. 

\mbox{\Hypertarget{class_o_p_t3101_registers_ab7fb1c397a31af95e2d2248d03bef80e}\label{class_o_p_t3101_registers_ab7fb1c397a31af95e2d2248d03bef80e}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!mux\+\_\+sel\+\_\+compin@{mux\+\_\+sel\+\_\+compin}}
\index{mux\+\_\+sel\+\_\+compin@{mux\+\_\+sel\+\_\+compin}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{mux\+\_\+sel\+\_\+compin}{mux\_sel\_compin}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::mux\+\_\+sel\+\_\+compin}



mux\+\_\+sel\+\_\+compin;Register Addresses\+: 19\mbox{[}2\+:0\mbox{]};choses the value used for comp\+\_\+a register in cpu.;Following are the choices.;phase\+\_\+out\+\_\+fsm;dealiased\+\_\+kb\+\_\+fsm;dealiased\+\_\+distance;confidence 

\mbox{\Hypertarget{class_o_p_t3101_registers_a161695952966e854642175f92bbd3ae6}\label{class_o_p_t3101_registers_a161695952966e854642175f92bbd3ae6}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!ncr\+\_\+config@{ncr\+\_\+config}}
\index{ncr\+\_\+config@{ncr\+\_\+config}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{ncr\+\_\+config}{ncr\_config}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::ncr\+\_\+config}



ncr\+\_\+config;Register Addresses\+: 64\mbox{[}21\+:21\mbox{]};option to chose ncr configuration, that is 6/7 (0) or 6/5 (1). Chooses higher frequency by default. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a4421cd64388f2af7ffcf6fe52e74a06a}\label{class_o_p_t3101_registers_a4421cd64388f2af7ffcf6fe52e74a06a}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!num\+\_\+avg\+\_\+sub\+\_\+frames@{num\+\_\+avg\+\_\+sub\+\_\+frames}}
\index{num\+\_\+avg\+\_\+sub\+\_\+frames@{num\+\_\+avg\+\_\+sub\+\_\+frames}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{num\+\_\+avg\+\_\+sub\+\_\+frames}{num\_avg\_sub\_frames}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::num\+\_\+avg\+\_\+sub\+\_\+frames}



num\+\_\+avg\+\_\+sub\+\_\+frames;Register Addresses\+: 159\mbox{[}23\+:12\mbox{]};The number of averages for the iq. Used in TG to generate early\+\_\+fvd and some other TG signals. 

\mbox{\Hypertarget{class_o_p_t3101_registers_ad50dd2b7c80d3da45925f0e510c22a99}\label{class_o_p_t3101_registers_ad50dd2b7c80d3da45925f0e510c22a99}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!num\+\_\+sub\+\_\+frames@{num\+\_\+sub\+\_\+frames}}
\index{num\+\_\+sub\+\_\+frames@{num\+\_\+sub\+\_\+frames}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{num\+\_\+sub\+\_\+frames}{num\_sub\_frames}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::num\+\_\+sub\+\_\+frames}



num\+\_\+sub\+\_\+frames;Register Addresses\+: 159\mbox{[}11\+:0\mbox{]};The numbef of subframes in a frame. This number should be greater than or equal to num\+\_\+avg. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a0c481a59621a3bbcd5e54a33e83fdb28}\label{class_o_p_t3101_registers_a0c481a59621a3bbcd5e54a33e83fdb28}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!override\+\_\+clkgen\+\_\+reg@{override\+\_\+clkgen\+\_\+reg}}
\index{override\+\_\+clkgen\+\_\+reg@{override\+\_\+clkgen\+\_\+reg}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{override\+\_\+clkgen\+\_\+reg}{override\_clkgen\_reg}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::override\+\_\+clkgen\+\_\+reg}



override\+\_\+clkgen\+\_\+reg;Register Addresses\+: 80\mbox{[}22\+:22\mbox{]};Setting this register \textquotesingle{}1\textquotesingle{} allows user to independenly control tm\+\_\+clkgen(2\+:1) which controls dealias settings. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a3e71677cefd8061611120b0aadb753da}\label{class_o_p_t3101_registers_a3e71677cefd8061611120b0aadb753da}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!pdn\+\_\+global@{pdn\+\_\+global}}
\index{pdn\+\_\+global@{pdn\+\_\+global}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{pdn\+\_\+global}{pdn\_global}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::pdn\+\_\+global}



pdn\+\_\+global;Register Addresses\+: 118\mbox{[}11\+:11\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_af76bc6a5db0e4511c0b3bb200cbc2916}\label{class_o_p_t3101_registers_af76bc6a5db0e4511c0b3bb200cbc2916}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+RR@{P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+RR}}
\index{P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+RR@{P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+RR}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+RR}{PDN\_ILLUM\_DC\_CURR}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::\+P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+RR}



P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+C\+\_\+\+C\+U\+RR;Register Addresses\+: 121\mbox{[}12\+:12\mbox{]};. 

\mbox{\Hypertarget{class_o_p_t3101_registers_aab3ccf30f737f05458d2fa6ad7311c49}\label{class_o_p_t3101_registers_aab3ccf30f737f05458d2fa6ad7311c49}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+RV@{P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+RV}}
\index{P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+RV@{P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+RV}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+RV}{PDN\_ILLUM\_DRV}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::\+P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+RV}



P\+D\+N\+\_\+\+I\+L\+L\+U\+M\+\_\+\+D\+RV;Register Addresses\+: 121\mbox{[}19\+:19\mbox{]};. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a2d47813676979e52ff81ccb79f403568}\label{class_o_p_t3101_registers_a2d47813676979e52ff81ccb79f403568}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!phase2\+\_\+offset\+\_\+hdr0\+\_\+tx0@{phase2\+\_\+offset\+\_\+hdr0\+\_\+tx0}}
\index{phase2\+\_\+offset\+\_\+hdr0\+\_\+tx0@{phase2\+\_\+offset\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{phase2\+\_\+offset\+\_\+hdr0\+\_\+tx0}{phase2\_offset\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::phase2\+\_\+offset\+\_\+hdr0\+\_\+tx0}



phase2\+\_\+offset\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 68\mbox{[}15\+:0\mbox{]};phase offset for freq2 

\mbox{\Hypertarget{class_o_p_t3101_registers_ab1935ee4370a6f750250df8037bfedde}\label{class_o_p_t3101_registers_ab1935ee4370a6f750250df8037bfedde}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!phase2\+\_\+offset\+\_\+hdr0\+\_\+tx1@{phase2\+\_\+offset\+\_\+hdr0\+\_\+tx1}}
\index{phase2\+\_\+offset\+\_\+hdr0\+\_\+tx1@{phase2\+\_\+offset\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{phase2\+\_\+offset\+\_\+hdr0\+\_\+tx1}{phase2\_offset\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::phase2\+\_\+offset\+\_\+hdr0\+\_\+tx1}



phase2\+\_\+offset\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 87\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_af3c53f1235e77bb975d6804ce5bb0aea}\label{class_o_p_t3101_registers_af3c53f1235e77bb975d6804ce5bb0aea}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!phase2\+\_\+offset\+\_\+hdr0\+\_\+tx2@{phase2\+\_\+offset\+\_\+hdr0\+\_\+tx2}}
\index{phase2\+\_\+offset\+\_\+hdr0\+\_\+tx2@{phase2\+\_\+offset\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{phase2\+\_\+offset\+\_\+hdr0\+\_\+tx2}{phase2\_offset\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::phase2\+\_\+offset\+\_\+hdr0\+\_\+tx2}



phase2\+\_\+offset\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 89\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_abc2e13726f35094652e115b306a6c8cf}\label{class_o_p_t3101_registers_abc2e13726f35094652e115b306a6c8cf}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!phase2\+\_\+offset\+\_\+hdr1\+\_\+tx0@{phase2\+\_\+offset\+\_\+hdr1\+\_\+tx0}}
\index{phase2\+\_\+offset\+\_\+hdr1\+\_\+tx0@{phase2\+\_\+offset\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{phase2\+\_\+offset\+\_\+hdr1\+\_\+tx0}{phase2\_offset\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::phase2\+\_\+offset\+\_\+hdr1\+\_\+tx0}



phase2\+\_\+offset\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 86\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a2d3f696ee5591f062782628adef648bc}\label{class_o_p_t3101_registers_a2d3f696ee5591f062782628adef648bc}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!phase2\+\_\+offset\+\_\+hdr1\+\_\+tx1@{phase2\+\_\+offset\+\_\+hdr1\+\_\+tx1}}
\index{phase2\+\_\+offset\+\_\+hdr1\+\_\+tx1@{phase2\+\_\+offset\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{phase2\+\_\+offset\+\_\+hdr1\+\_\+tx1}{phase2\_offset\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::phase2\+\_\+offset\+\_\+hdr1\+\_\+tx1}



phase2\+\_\+offset\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 88\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_aa35e683286a08ad2d2a80446c6a3578e}\label{class_o_p_t3101_registers_aa35e683286a08ad2d2a80446c6a3578e}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!phase2\+\_\+offset\+\_\+hdr1\+\_\+tx2@{phase2\+\_\+offset\+\_\+hdr1\+\_\+tx2}}
\index{phase2\+\_\+offset\+\_\+hdr1\+\_\+tx2@{phase2\+\_\+offset\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{phase2\+\_\+offset\+\_\+hdr1\+\_\+tx2}{phase2\_offset\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::phase2\+\_\+offset\+\_\+hdr1\+\_\+tx2}



phase2\+\_\+offset\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 90\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a5804a3c0838fea34edc5e30405891e4f}\label{class_o_p_t3101_registers_a5804a3c0838fea34edc5e30405891e4f}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!phase\+\_\+offset\+\_\+hdr0\+\_\+tx0@{phase\+\_\+offset\+\_\+hdr0\+\_\+tx0}}
\index{phase\+\_\+offset\+\_\+hdr0\+\_\+tx0@{phase\+\_\+offset\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{phase\+\_\+offset\+\_\+hdr0\+\_\+tx0}{phase\_offset\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::phase\+\_\+offset\+\_\+hdr0\+\_\+tx0}



phase\+\_\+offset\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 66\mbox{[}15\+:0\mbox{]};phase\+\_\+offset for freq1 

\mbox{\Hypertarget{class_o_p_t3101_registers_a89870d39539bdf21a2098e1b8a760d81}\label{class_o_p_t3101_registers_a89870d39539bdf21a2098e1b8a760d81}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!phase\+\_\+offset\+\_\+hdr0\+\_\+tx1@{phase\+\_\+offset\+\_\+hdr0\+\_\+tx1}}
\index{phase\+\_\+offset\+\_\+hdr0\+\_\+tx1@{phase\+\_\+offset\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{phase\+\_\+offset\+\_\+hdr0\+\_\+tx1}{phase\_offset\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::phase\+\_\+offset\+\_\+hdr0\+\_\+tx1}



phase\+\_\+offset\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 82\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_aca4709b359b3002aa5b1fda1db2a6b2c}\label{class_o_p_t3101_registers_aca4709b359b3002aa5b1fda1db2a6b2c}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!phase\+\_\+offset\+\_\+hdr0\+\_\+tx2@{phase\+\_\+offset\+\_\+hdr0\+\_\+tx2}}
\index{phase\+\_\+offset\+\_\+hdr0\+\_\+tx2@{phase\+\_\+offset\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{phase\+\_\+offset\+\_\+hdr0\+\_\+tx2}{phase\_offset\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::phase\+\_\+offset\+\_\+hdr0\+\_\+tx2}



phase\+\_\+offset\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 84\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_af64b9a5c99582c83b7c3a546f9d14588}\label{class_o_p_t3101_registers_af64b9a5c99582c83b7c3a546f9d14588}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!phase\+\_\+offset\+\_\+hdr1\+\_\+tx0@{phase\+\_\+offset\+\_\+hdr1\+\_\+tx0}}
\index{phase\+\_\+offset\+\_\+hdr1\+\_\+tx0@{phase\+\_\+offset\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{phase\+\_\+offset\+\_\+hdr1\+\_\+tx0}{phase\_offset\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::phase\+\_\+offset\+\_\+hdr1\+\_\+tx0}



phase\+\_\+offset\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 81\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_adf6ef0727836549e6ef48efb0fa21f45}\label{class_o_p_t3101_registers_adf6ef0727836549e6ef48efb0fa21f45}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!phase\+\_\+offset\+\_\+hdr1\+\_\+tx1@{phase\+\_\+offset\+\_\+hdr1\+\_\+tx1}}
\index{phase\+\_\+offset\+\_\+hdr1\+\_\+tx1@{phase\+\_\+offset\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{phase\+\_\+offset\+\_\+hdr1\+\_\+tx1}{phase\_offset\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::phase\+\_\+offset\+\_\+hdr1\+\_\+tx1}



phase\+\_\+offset\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 83\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_aaed020c2f63021ddd838bc354a7aaf5a}\label{class_o_p_t3101_registers_aaed020c2f63021ddd838bc354a7aaf5a}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!phase\+\_\+offset\+\_\+hdr1\+\_\+tx2@{phase\+\_\+offset\+\_\+hdr1\+\_\+tx2}}
\index{phase\+\_\+offset\+\_\+hdr1\+\_\+tx2@{phase\+\_\+offset\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{phase\+\_\+offset\+\_\+hdr1\+\_\+tx2}{phase\_offset\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::phase\+\_\+offset\+\_\+hdr1\+\_\+tx2}



phase\+\_\+offset\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 85\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ab115ec048574d0095fbe084be88936c9}\label{class_o_p_t3101_registers_ab115ec048574d0095fbe084be88936c9}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!phase\+\_\+out@{phase\+\_\+out}}
\index{phase\+\_\+out@{phase\+\_\+out}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{phase\+\_\+out}{phase\_out}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::phase\+\_\+out}



phase\+\_\+out;Register Addresses\+: 8\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a228ab6e912760cc969dd4782db40db5b}\label{class_o_p_t3101_registers_a228ab6e912760cc969dd4782db40db5b}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!phase\+\_\+overflow@{phase\+\_\+overflow}}
\index{phase\+\_\+overflow@{phase\+\_\+overflow}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{phase\+\_\+overflow}{phase\_overflow}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::phase\+\_\+overflow}



phase\+\_\+overflow;Register Addresses\+: 8\mbox{[}16\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a7897fc2401a047a6d200d99db4ac75d1}\label{class_o_p_t3101_registers_a7897fc2401a047a6d200d99db4ac75d1}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!phase\+\_\+overflow\+\_\+f2@{phase\+\_\+overflow\+\_\+f2}}
\index{phase\+\_\+overflow\+\_\+f2@{phase\+\_\+overflow\+\_\+f2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{phase\+\_\+overflow\+\_\+f2}{phase\_overflow\_f2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::phase\+\_\+overflow\+\_\+f2}



phase\+\_\+overflow\+\_\+f2;Register Addresses\+: 9\mbox{[}19\+:19\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a436cad843fc20b467f761f98cdd0d580}\label{class_o_p_t3101_registers_a436cad843fc20b467f761f98cdd0d580}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!powerup\+\_\+delay@{powerup\+\_\+delay}}
\index{powerup\+\_\+delay@{powerup\+\_\+delay}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{powerup\+\_\+delay}{powerup\_delay}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::powerup\+\_\+delay}



powerup\+\_\+delay;Register Addresses\+: 38\mbox{[}23\+:10\mbox{]};The synchronous counter delay after the ripple counter expires before ungating the clock. About 256$\ast$25ns$\ast$2$^\wedge$6 $\sim$ 400 us. 

\mbox{\Hypertarget{class_o_p_t3101_registers_ac2bb471d2455d0fb9a96a368003f7f59}\label{class_o_p_t3101_registers_ac2bb471d2455d0fb9a96a368003f7f59}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!prog\+\_\+ovldet\+\_\+refm@{prog\+\_\+ovldet\+\_\+refm}}
\index{prog\+\_\+ovldet\+\_\+refm@{prog\+\_\+ovldet\+\_\+refm}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{prog\+\_\+ovldet\+\_\+refm}{prog\_ovldet\_refm}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::prog\+\_\+ovldet\+\_\+refm}



prog\+\_\+ovldet\+\_\+refm;Register Addresses\+: 100\mbox{[}23\+:21\mbox{]};To program O\+V\+L\+\_\+\+D\+ET R\+E\+FM 

\mbox{\Hypertarget{class_o_p_t3101_registers_ac41346a3341dc33f7085fbaa56947ad6}\label{class_o_p_t3101_registers_ac41346a3341dc33f7085fbaa56947ad6}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!prog\+\_\+ovldet\+\_\+refp@{prog\+\_\+ovldet\+\_\+refp}}
\index{prog\+\_\+ovldet\+\_\+refp@{prog\+\_\+ovldet\+\_\+refp}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{prog\+\_\+ovldet\+\_\+refp}{prog\_ovldet\_refp}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::prog\+\_\+ovldet\+\_\+refp}



prog\+\_\+ovldet\+\_\+refp;Register Addresses\+: 100\mbox{[}20\+:18\mbox{]};To program O\+V\+L\+\_\+\+D\+ET R\+E\+FP 

\mbox{\Hypertarget{class_o_p_t3101_registers_ad4347824ee5afdbdbe01e5043faca95c}\label{class_o_p_t3101_registers_ad4347824ee5afdbdbe01e5043faca95c}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!qphase\+\_\+xtalk@{qphase\+\_\+xtalk}}
\index{qphase\+\_\+xtalk@{qphase\+\_\+xtalk}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{qphase\+\_\+xtalk}{qphase\_xtalk}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::qphase\+\_\+xtalk}



qphase\+\_\+xtalk;Register Addresses\+: 60\mbox{[}23\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a066f2b307e53308779b547c3b4ee1ce8}\label{class_o_p_t3101_registers_a066f2b307e53308779b547c3b4ee1ce8}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!qphase\+\_\+xtalk\+\_\+int\+\_\+reg@{qphase\+\_\+xtalk\+\_\+int\+\_\+reg}}
\index{qphase\+\_\+xtalk\+\_\+int\+\_\+reg@{qphase\+\_\+xtalk\+\_\+int\+\_\+reg}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{qphase\+\_\+xtalk\+\_\+int\+\_\+reg}{qphase\_xtalk\_int\_reg}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::qphase\+\_\+xtalk\+\_\+int\+\_\+reg}



qphase\+\_\+xtalk\+\_\+int\+\_\+reg;Register Addresses\+: 62\mbox{[}15\+:0\mbox{]};quadrature component for intrinsic xtalk 

\mbox{\Hypertarget{class_o_p_t3101_registers_acaf8a6849e1b0e8166cee03c47cc04cd}\label{class_o_p_t3101_registers_acaf8a6849e1b0e8166cee03c47cc04cd}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0@{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0}}
\index{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0@{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0}{qphase\_xtalk\_reg\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0}



qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 48\mbox{[}15\+:0\mbox{]};quadrature component of the xtalk for hdr0/led0 

\mbox{\Hypertarget{class_o_p_t3101_registers_a01ead1a71055fd21fb738a4eb70df088}\label{class_o_p_t3101_registers_a01ead1a71055fd21fb738a4eb70df088}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1@{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1}}
\index{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1@{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1}{qphase\_xtalk\_reg\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1}



qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 52\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a656421b9f1a180adb6963e3b6f7ca950}\label{class_o_p_t3101_registers_a656421b9f1a180adb6963e3b6f7ca950}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2@{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2}}
\index{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2@{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2}{qphase\_xtalk\_reg\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2}



qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 56\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a3966bdc6c8c72a7d3357ff575f89f8f0}\label{class_o_p_t3101_registers_a3966bdc6c8c72a7d3357ff575f89f8f0}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0@{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0}}
\index{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0@{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0}{qphase\_xtalk\_reg\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0}



qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 50\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ab0c5a42a9baac8f751b42f2cf107b25a}\label{class_o_p_t3101_registers_ab0c5a42a9baac8f751b42f2cf107b25a}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1@{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1}}
\index{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1@{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1}{qphase\_xtalk\_reg\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1}



qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 54\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a77d16569f490a88ff905d95d88f65a63}\label{class_o_p_t3101_registers_a77d16569f490a88ff905d95d88f65a63}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2@{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2}}
\index{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2@{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2}{qphase\_xtalk\_reg\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2}



qphase\+\_\+xtalk\+\_\+reg\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 58\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_aa5c53aaed040db50cd7897e52c82bfcb}\label{class_o_p_t3101_registers_aa5c53aaed040db50cd7897e52c82bfcb}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!ref\+\_\+count\+\_\+limit@{ref\+\_\+count\+\_\+limit}}
\index{ref\+\_\+count\+\_\+limit@{ref\+\_\+count\+\_\+limit}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{ref\+\_\+count\+\_\+limit}{ref\_count\_limit}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::ref\+\_\+count\+\_\+limit}



ref\+\_\+count\+\_\+limit;Register Addresses\+: 15\mbox{[}14\+:0\mbox{]};this sets the limit of ref-\/clock count when meth1 is used. By programming this we no longer require frequencies which are multiples of powers of 2.;;The default is calculated for 32.\+768 Khz. 

\mbox{\Hypertarget{class_o_p_t3101_registers_afa400ade995f6cfe1f7c076216f2a724}\label{class_o_p_t3101_registers_afa400ade995f6cfe1f7c076216f2a724}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!reverse\+\_\+phase\+\_\+before\+\_\+offset@{reverse\+\_\+phase\+\_\+before\+\_\+offset}}
\index{reverse\+\_\+phase\+\_\+before\+\_\+offset@{reverse\+\_\+phase\+\_\+before\+\_\+offset}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{reverse\+\_\+phase\+\_\+before\+\_\+offset}{reverse\_phase\_before\_offset}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::reverse\+\_\+phase\+\_\+before\+\_\+offset}



reverse\+\_\+phase\+\_\+before\+\_\+offset;Register Addresses\+: 67\mbox{[}9\+:9\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_adc47c94293601428c20e2422082b4969}\label{class_o_p_t3101_registers_adc47c94293601428c20e2422082b4969}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!scale\+\_\+amb\+\_\+coeff\+\_\+xtalk@{scale\+\_\+amb\+\_\+coeff\+\_\+xtalk}}
\index{scale\+\_\+amb\+\_\+coeff\+\_\+xtalk@{scale\+\_\+amb\+\_\+coeff\+\_\+xtalk}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{scale\+\_\+amb\+\_\+coeff\+\_\+xtalk}{scale\_amb\_coeff\_xtalk}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::scale\+\_\+amb\+\_\+coeff\+\_\+xtalk}



scale\+\_\+amb\+\_\+coeff\+\_\+xtalk;Register Addresses\+: 58\mbox{[}22\+:20\mbox{]};Ambient xtalk mode. Provides range/precision for ambient correction. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a07ebab270e16f433cb52e2f164892bd2}\label{class_o_p_t3101_registers_a07ebab270e16f433cb52e2f164892bd2}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!scale\+\_\+amb\+\_\+phase\+\_\+corr\+\_\+coeff@{scale\+\_\+amb\+\_\+phase\+\_\+corr\+\_\+coeff}}
\index{scale\+\_\+amb\+\_\+phase\+\_\+corr\+\_\+coeff@{scale\+\_\+amb\+\_\+phase\+\_\+corr\+\_\+coeff}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{scale\+\_\+amb\+\_\+phase\+\_\+corr\+\_\+coeff}{scale\_amb\_phase\_corr\_coeff}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::scale\+\_\+amb\+\_\+phase\+\_\+corr\+\_\+coeff}



scale\+\_\+amb\+\_\+phase\+\_\+corr\+\_\+coeff;Register Addresses\+: 181\mbox{[}2\+:0\mbox{]};Scales the gain/vs accuracy. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a6bde028bd99e808c8136796673c1d0b6}\label{class_o_p_t3101_registers_a6bde028bd99e808c8136796673c1d0b6}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!scale\+\_\+nl\+\_\+corr\+\_\+coeff@{scale\+\_\+nl\+\_\+corr\+\_\+coeff}}
\index{scale\+\_\+nl\+\_\+corr\+\_\+coeff@{scale\+\_\+nl\+\_\+corr\+\_\+coeff}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{scale\+\_\+nl\+\_\+corr\+\_\+coeff}{scale\_nl\_corr\_coeff}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::scale\+\_\+nl\+\_\+corr\+\_\+coeff}



scale\+\_\+nl\+\_\+corr\+\_\+coeff;Register Addresses\+: 74\mbox{[}19\+:18\mbox{]};changes the meaning of the nonlinear coefficients.; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a074f8c31300a5e95dbe613e29fae691a}\label{class_o_p_t3101_registers_a074f8c31300a5e95dbe613e29fae691a}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!scale\+\_\+phase\+\_\+temp\+\_\+coeff@{scale\+\_\+phase\+\_\+temp\+\_\+coeff}}
\index{scale\+\_\+phase\+\_\+temp\+\_\+coeff@{scale\+\_\+phase\+\_\+temp\+\_\+coeff}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{scale\+\_\+phase\+\_\+temp\+\_\+coeff}{scale\_phase\_temp\_coeff}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::scale\+\_\+phase\+\_\+temp\+\_\+coeff}



scale\+\_\+phase\+\_\+temp\+\_\+coeff;Register Addresses\+: 67\mbox{[}8\+:6\mbox{]};changes the meaning of coefficients related to phase correction. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a122cdf0dfa7e90063c9a351084a1c111}\label{class_o_p_t3101_registers_a122cdf0dfa7e90063c9a351084a1c111}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!scale\+\_\+phase\+\_\+temp\+\_\+corr\+\_\+square@{scale\+\_\+phase\+\_\+temp\+\_\+corr\+\_\+square}}
\index{scale\+\_\+phase\+\_\+temp\+\_\+corr\+\_\+square@{scale\+\_\+phase\+\_\+temp\+\_\+corr\+\_\+square}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{scale\+\_\+phase\+\_\+temp\+\_\+corr\+\_\+square}{scale\_phase\_temp\_corr\_square}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::scale\+\_\+phase\+\_\+temp\+\_\+corr\+\_\+square}



scale\+\_\+phase\+\_\+temp\+\_\+corr\+\_\+square;Register Addresses\+: 181\mbox{[}5\+:3\mbox{]};scales square correction range/accuracy. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a512cf2ca50b1fa7120df25bde9ac8ffe}\label{class_o_p_t3101_registers_a512cf2ca50b1fa7120df25bde9ac8ffe}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!scale\+\_\+temp\+\_\+coeff\+\_\+xtalk@{scale\+\_\+temp\+\_\+coeff\+\_\+xtalk}}
\index{scale\+\_\+temp\+\_\+coeff\+\_\+xtalk@{scale\+\_\+temp\+\_\+coeff\+\_\+xtalk}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{scale\+\_\+temp\+\_\+coeff\+\_\+xtalk}{scale\_temp\_coeff\_xtalk}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::scale\+\_\+temp\+\_\+coeff\+\_\+xtalk}



scale\+\_\+temp\+\_\+coeff\+\_\+xtalk;Register Addresses\+: 58\mbox{[}19\+:17\mbox{]};Allows programmability on the temp\+\_\+coefficients range and precision. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a8598e21fd562e98f5225f398a3440a5a}\label{class_o_p_t3101_registers_a8598e21fd562e98f5225f398a3440a5a}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!sel\+\_\+gp3\+\_\+on\+\_\+sdam@{sel\+\_\+gp3\+\_\+on\+\_\+sdam}}
\index{sel\+\_\+gp3\+\_\+on\+\_\+sdam@{sel\+\_\+gp3\+\_\+on\+\_\+sdam}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{sel\+\_\+gp3\+\_\+on\+\_\+sdam}{sel\_gp3\_on\_sdam}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::sel\+\_\+gp3\+\_\+on\+\_\+sdam}



sel\+\_\+gp3\+\_\+on\+\_\+sdam;Register Addresses\+: 120\mbox{[}22\+:22\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a85ea733d3ecddf5d3fd92a550aebc602}\label{class_o_p_t3101_registers_a85ea733d3ecddf5d3fd92a550aebc602}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!sel\+\_\+hdr\+\_\+mode@{sel\+\_\+hdr\+\_\+mode}}
\index{sel\+\_\+hdr\+\_\+mode@{sel\+\_\+hdr\+\_\+mode}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{sel\+\_\+hdr\+\_\+mode}{sel\_hdr\_mode}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::sel\+\_\+hdr\+\_\+mode}



sel\+\_\+hdr\+\_\+mode;Register Addresses\+: 42\mbox{[}16\+:16\mbox{]};choses which current to use when enable\+\_\+adaptive\+\_\+hdr = \textquotesingle{}0\textquotesingle{} 

\mbox{\Hypertarget{class_o_p_t3101_registers_ae2eb8747ea97079cdb23f696d6cdb16d}\label{class_o_p_t3101_registers_ae2eb8747ea97079cdb23f696d6cdb16d}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!sel\+\_\+illum\+\_\+tx0\+\_\+on\+\_\+tx1@{sel\+\_\+illum\+\_\+tx0\+\_\+on\+\_\+tx1}}
\index{sel\+\_\+illum\+\_\+tx0\+\_\+on\+\_\+tx1@{sel\+\_\+illum\+\_\+tx0\+\_\+on\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{sel\+\_\+illum\+\_\+tx0\+\_\+on\+\_\+tx1}{sel\_illum\_tx0\_on\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::sel\+\_\+illum\+\_\+tx0\+\_\+on\+\_\+tx1}



sel\+\_\+illum\+\_\+tx0\+\_\+on\+\_\+tx1;Register Addresses\+: 121\mbox{[}3\+:3\mbox{]};Force I\+L\+L\+U\+M\+\_\+\+E\+N\+\_\+0 (T\+X0) onto I\+L\+L\+U\+M\+\_\+\+E\+N\+\_\+1 (T\+X1). This mode is required to enable static L\+ED drive mode. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a304ebf6942564f0ee87e91b724d28725}\label{class_o_p_t3101_registers_a304ebf6942564f0ee87e91b724d28725}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!sel\+\_\+tx\+\_\+ch@{sel\+\_\+tx\+\_\+ch}}
\index{sel\+\_\+tx\+\_\+ch@{sel\+\_\+tx\+\_\+ch}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{sel\+\_\+tx\+\_\+ch}{sel\_tx\_ch}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::sel\+\_\+tx\+\_\+ch}



sel\+\_\+tx\+\_\+ch;Register Addresses\+: 42\mbox{[}2\+:1\mbox{]};choses the fix\+\_\+reg value when switching is disabled. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a94ac086d5f7e663c6dc7c3593cac3b5e}\label{class_o_p_t3101_registers_a94ac086d5f7e663c6dc7c3593cac3b5e}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!shift\+\_\+illum\+\_\+phase@{shift\+\_\+illum\+\_\+phase}}
\index{shift\+\_\+illum\+\_\+phase@{shift\+\_\+illum\+\_\+phase}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{shift\+\_\+illum\+\_\+phase}{shift\_illum\_phase}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::shift\+\_\+illum\+\_\+phase}



shift\+\_\+illum\+\_\+phase;Register Addresses\+: 113\mbox{[}6\+:3\mbox{]};Shift bits to get different L\+E\+D\+\_\+\+C\+LK phases in calib mode.;;80M mode\+:16phases, 22.\+5 deg separation(360/16)-\/6.\+25n separation;;40M mode\+:16phases, 45 deg separation(360/8)-\/12.\+5n separation;;Basically 40M mode M\+SB bit is unused. 

\mbox{\Hypertarget{class_o_p_t3101_registers_aa12f0d2acddcb5fec5486679efc32b9e}\label{class_o_p_t3101_registers_aa12f0d2acddcb5fec5486679efc32b9e}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!shut\+\_\+clocks@{shut\+\_\+clocks}}
\index{shut\+\_\+clocks@{shut\+\_\+clocks}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{shut\+\_\+clocks}{shut\_clocks}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::shut\+\_\+clocks}



shut\+\_\+clocks;Register Addresses\+: 113\mbox{[}8\+:8\mbox{]};to shut down all 20M, 10M clock switching 

\mbox{\Hypertarget{class_o_p_t3101_registers_a805601dd7d269f4ff71d0d706468c19e}\label{class_o_p_t3101_registers_a805601dd7d269f4ff71d0d706468c19e}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!sig\+\_\+ovl\+\_\+flag@{sig\+\_\+ovl\+\_\+flag}}
\index{sig\+\_\+ovl\+\_\+flag@{sig\+\_\+ovl\+\_\+flag}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{sig\+\_\+ovl\+\_\+flag}{sig\_ovl\_flag}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::sig\+\_\+ovl\+\_\+flag}



sig\+\_\+ovl\+\_\+flag;Register Addresses\+: 9\mbox{[}18\+:18\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a9d737192cc86c4334c520e5dcc534947}\label{class_o_p_t3101_registers_a9d737192cc86c4334c520e5dcc534947}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!software\+\_\+reset@{software\+\_\+reset}}
\index{software\+\_\+reset@{software\+\_\+reset}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{software\+\_\+reset}{software\_reset}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::software\+\_\+reset}



software\+\_\+reset;Register Addresses\+: 0\mbox{[}0\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a3c3a3e1e1963a607ab8a1cffec6bcec6}\label{class_o_p_t3101_registers_a3c3a3e1e1963a607ab8a1cffec6bcec6}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!start\+\_\+freq\+\_\+calib@{start\+\_\+freq\+\_\+calib}}
\index{start\+\_\+freq\+\_\+calib@{start\+\_\+freq\+\_\+calib}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{start\+\_\+freq\+\_\+calib}{start\_freq\_calib}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::start\+\_\+freq\+\_\+calib}



start\+\_\+freq\+\_\+calib;Register Addresses\+: 15\mbox{[}16\+:16\mbox{]};starts the freq\+\_\+calib 

\mbox{\Hypertarget{class_o_p_t3101_registers_a32ff105833ca130e9aafdc69d33b14eb}\label{class_o_p_t3101_registers_a32ff105833ca130e9aafdc69d33b14eb}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!status\+\_\+in\+\_\+reg@{status\+\_\+in\+\_\+reg}}
\index{status\+\_\+in\+\_\+reg@{status\+\_\+in\+\_\+reg}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{status\+\_\+in\+\_\+reg}{status\_in\_reg}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::status\+\_\+in\+\_\+reg}



status\+\_\+in\+\_\+reg;Register Addresses\+: 20\mbox{[}18\+:18\mbox{]};the register is used to control the program flow in C\+PU 

\mbox{\Hypertarget{class_o_p_t3101_registers_a25b67733b0c9dc171f8bc2893d1b99bb}\label{class_o_p_t3101_registers_a25b67733b0c9dc171f8bc2893d1b99bb}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!sub\+\_\+vd\+\_\+clk\+\_\+cnt@{sub\+\_\+vd\+\_\+clk\+\_\+cnt}}
\index{sub\+\_\+vd\+\_\+clk\+\_\+cnt@{sub\+\_\+vd\+\_\+clk\+\_\+cnt}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{sub\+\_\+vd\+\_\+clk\+\_\+cnt}{sub\_vd\_clk\_cnt}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::sub\+\_\+vd\+\_\+clk\+\_\+cnt}



sub\+\_\+vd\+\_\+clk\+\_\+cnt;Register Addresses\+: 128\mbox{[}16\+:1\mbox{]};the number of pixels in a subframe. In P\+G3\+P0 the default is changed to support 4ksps. The number is also made a multiple of 32+16. 

\mbox{\Hypertarget{class_o_p_t3101_registers_af407d20259e48b205156afa37dc9ec89}\label{class_o_p_t3101_registers_af407d20259e48b205156afa37dc9ec89}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!swap\+\_\+read\+\_\+data@{swap\+\_\+read\+\_\+data}}
\index{swap\+\_\+read\+\_\+data@{swap\+\_\+read\+\_\+data}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{swap\+\_\+read\+\_\+data}{swap\_read\_data}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::swap\+\_\+read\+\_\+data}



swap\+\_\+read\+\_\+data;Register Addresses\+: 1\mbox{[}1\+:1\mbox{]};swaps/reverse the data read by i2c-\/host. 

\mbox{\Hypertarget{class_o_p_t3101_registers_ae70492bca941ebe87c775a0d0d9bd93a}\label{class_o_p_t3101_registers_ae70492bca941ebe87c775a0d0d9bd93a}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!sys\+\_\+clk\+\_\+divider@{sys\+\_\+clk\+\_\+divider}}
\index{sys\+\_\+clk\+\_\+divider@{sys\+\_\+clk\+\_\+divider}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{sys\+\_\+clk\+\_\+divider}{sys\_clk\_divider}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::sys\+\_\+clk\+\_\+divider}



sys\+\_\+clk\+\_\+divider;Register Addresses\+: 15\mbox{[}20\+:17\mbox{]};The divider can be set according to the ratio b/w ref\+\_\+clk and tg\+\_\+clk. The default is 2 which means default ref\+\_\+clk is assumed at 10 Mhz. ie 40\+Mhz/4 

\mbox{\Hypertarget{class_o_p_t3101_registers_aa1c31f802608991cabed55f07ad70837}\label{class_o_p_t3101_registers_aa1c31f802608991cabed55f07ad70837}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+avg\+\_\+illum@{temp\+\_\+avg\+\_\+illum}}
\index{temp\+\_\+avg\+\_\+illum@{temp\+\_\+avg\+\_\+illum}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+avg\+\_\+illum}{temp\_avg\_illum}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+avg\+\_\+illum}



temp\+\_\+avg\+\_\+illum;Register Addresses\+: 2\mbox{[}23\+:22\mbox{]};Based on this, temperature is averaged to remove quantization errors on temperature. 

\mbox{\Hypertarget{class_o_p_t3101_registers_ad0db66a039e2db4366a425625bafd68f}\label{class_o_p_t3101_registers_ad0db66a039e2db4366a425625bafd68f}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+avg\+\_\+main@{temp\+\_\+avg\+\_\+main}}
\index{temp\+\_\+avg\+\_\+main@{temp\+\_\+avg\+\_\+main}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+avg\+\_\+main}{temp\_avg\_main}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+avg\+\_\+main}



temp\+\_\+avg\+\_\+main;Register Addresses\+: 3\mbox{[}23\+:22\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a02450b3a7e704a15f237daaeb6c7e1a9}\label{class_o_p_t3101_registers_a02450b3a7e704a15f237daaeb6c7e1a9}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx0@{temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx0}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx0@{temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx0}{temp\_coeff\_illum\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx0}



temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 70\mbox{[}11\+:0\mbox{]};temperature coefficient for phase correction for illum temp. By default means phase change for 64 degrees of temperature. 

\mbox{\Hypertarget{class_o_p_t3101_registers_ad72cbdc372b0cc91cbd9a68967f58aaa}\label{class_o_p_t3101_registers_ad72cbdc372b0cc91cbd9a68967f58aaa}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx1@{temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx1}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx1@{temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx1}{temp\_coeff\_illum\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx1}



temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 83\mbox{[}23\+:16\mbox{]}, 84\mbox{[}23\+:20\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a65a0c09cc22cf048ef644c10dca99f64}\label{class_o_p_t3101_registers_a65a0c09cc22cf048ef644c10dca99f64}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx2@{temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx2}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx2@{temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx2}{temp\_coeff\_illum\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx2}



temp\+\_\+coeff\+\_\+illum\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 87\mbox{[}23\+:16\mbox{]}, 88\mbox{[}23\+:20\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ab480d0b32c1030304fc88be7bce233b5}\label{class_o_p_t3101_registers_ab480d0b32c1030304fc88be7bce233b5}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx0@{temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx0}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx0@{temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx0}{temp\_coeff\_illum\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx0}



temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 81\mbox{[}23\+:16\mbox{]}, 82\mbox{[}23\+:20\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a73339c9bc37d95767223513628518e2b}\label{class_o_p_t3101_registers_a73339c9bc37d95767223513628518e2b}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx1@{temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx1}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx1@{temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx1}{temp\_coeff\_illum\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx1}



temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 85\mbox{[}23\+:16\mbox{]}, 86\mbox{[}23\+:20\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a2e995a33b6bcc6188626590fd18fa529}\label{class_o_p_t3101_registers_a2e995a33b6bcc6188626590fd18fa529}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx2@{temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx2}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx2@{temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx2}{temp\_coeff\_illum\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx2}



temp\+\_\+coeff\+\_\+illum\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 89\mbox{[}23\+:16\mbox{]}, 90\mbox{[}23\+:20\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a542e0507dc7ade4ef88e2f4f98b8cbf0}\label{class_o_p_t3101_registers_a542e0507dc7ade4ef88e2f4f98b8cbf0}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr0@{temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr0}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr0@{temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr0}{temp\_coeff\_illum\_square\_hdr0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr0}



temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr0;Register Addresses\+: 182\mbox{[}7\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a8bde837cb93f705f5b5a8bee6fba8443}\label{class_o_p_t3101_registers_a8bde837cb93f705f5b5a8bee6fba8443}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr1@{temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr1}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr1@{temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr1}{temp\_coeff\_illum\_square\_hdr1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr1}



temp\+\_\+coeff\+\_\+illum\+\_\+square\+\_\+hdr1;Register Addresses\+: 182\mbox{[}15\+:8\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ad53144086be03022fe32322841fa64ef}\label{class_o_p_t3101_registers_ad53144086be03022fe32322841fa64ef}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0}{temp\_coeff\_illum\_xtalk\_iphase\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0}



temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 54\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a021ed9983624bdac9dca708e535b75b5}\label{class_o_p_t3101_registers_a021ed9983624bdac9dca708e535b75b5}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1}{temp\_coeff\_illum\_xtalk\_iphase\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1}



temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 91\mbox{[}15\+:8\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a93b7474383c3d7439d972c5afe39ea07}\label{class_o_p_t3101_registers_a93b7474383c3d7439d972c5afe39ea07}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2}{temp\_coeff\_illum\_xtalk\_iphase\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2}



temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 92\mbox{[}7\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a7fc2318c1e86147cab4536f7ae8554d1}\label{class_o_p_t3101_registers_a7fc2318c1e86147cab4536f7ae8554d1}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0}{temp\_coeff\_illum\_xtalk\_iphase\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0}



temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 91\mbox{[}7\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a4690f0ee081e91239ab2fb12a7e3d56a}\label{class_o_p_t3101_registers_a4690f0ee081e91239ab2fb12a7e3d56a}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1}{temp\_coeff\_illum\_xtalk\_iphase\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1}



temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 91\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a567ef8a1973b1145d4e5993151226b30}\label{class_o_p_t3101_registers_a567ef8a1973b1145d4e5993151226b30}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2}{temp\_coeff\_illum\_xtalk\_iphase\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2}



temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 92\mbox{[}15\+:8\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a68b368fcaa61021171e61acbe0655e05}\label{class_o_p_t3101_registers_a68b368fcaa61021171e61acbe0655e05}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0}{temp\_coeff\_illum\_xtalk\_qphase\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0}



temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 55\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a3386c4382a1b97a140a4fdc353e3b265}\label{class_o_p_t3101_registers_a3386c4382a1b97a140a4fdc353e3b265}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1}{temp\_coeff\_illum\_xtalk\_qphase\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1}



temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 93\mbox{[}7\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a54a08700e3fbf113ce373076807a5a33}\label{class_o_p_t3101_registers_a54a08700e3fbf113ce373076807a5a33}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2}{temp\_coeff\_illum\_xtalk\_qphase\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2}



temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 93\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a9b2b71cc58b18ccd622e7820a8fcd5db}\label{class_o_p_t3101_registers_a9b2b71cc58b18ccd622e7820a8fcd5db}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0}{temp\_coeff\_illum\_xtalk\_qphase\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0}



temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 92\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a55499838122169c5f486b25abdeaf5a3}\label{class_o_p_t3101_registers_a55499838122169c5f486b25abdeaf5a3}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1}{temp\_coeff\_illum\_xtalk\_qphase\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1}



temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 93\mbox{[}15\+:8\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ae7c5e400d7284d0e7bf61342fbc67584}\label{class_o_p_t3101_registers_ae7c5e400d7284d0e7bf61342fbc67584}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2}}
\index{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2@{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2}{temp\_coeff\_illum\_xtalk\_qphase\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2}



temp\+\_\+coeff\+\_\+illum\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 94\mbox{[}7\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a9bf60b3ad71f0a5023919a9fe626ded2}\label{class_o_p_t3101_registers_a9bf60b3ad71f0a5023919a9fe626ded2}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx0@{temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx0}}
\index{temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx0@{temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx0}{temp\_coeff\_main\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx0}



temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 69\mbox{[}11\+:0\mbox{]};temperature coefficient for phase correction for main temp. By default means phase change for 64 degrees of temperature. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a43de72f8397b6aa83c403210a5ccb893}\label{class_o_p_t3101_registers_a43de72f8397b6aa83c403210a5ccb893}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx1@{temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx1}}
\index{temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx1@{temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx1}{temp\_coeff\_main\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx1}



temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 45\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a350244ce20b08f3ae3a44b999eeac68e}\label{class_o_p_t3101_registers_a350244ce20b08f3ae3a44b999eeac68e}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx2@{temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx2}}
\index{temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx2@{temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx2}{temp\_coeff\_main\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx2}



temp\+\_\+coeff\+\_\+main\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 49\mbox{[}23\+:16\mbox{]}, 50\mbox{[}23\+:20\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a72513d9b96ded4e78b1e20a11a9e974e}\label{class_o_p_t3101_registers_a72513d9b96ded4e78b1e20a11a9e974e}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx0@{temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx0}}
\index{temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx0@{temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx0}{temp\_coeff\_main\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx0}



temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 45\mbox{[}11\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_aebf596aa50d1836c94288764ed24b345}\label{class_o_p_t3101_registers_aebf596aa50d1836c94288764ed24b345}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx1@{temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx1}}
\index{temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx1@{temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx1}{temp\_coeff\_main\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx1}



temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 47\mbox{[}23\+:16\mbox{]}, 48\mbox{[}23\+:20\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_aedf7f8cd84bf5cf762b213cb18517c6d}\label{class_o_p_t3101_registers_aedf7f8cd84bf5cf762b213cb18517c6d}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx2@{temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx2}}
\index{temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx2@{temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx2}{temp\_coeff\_main\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx2}



temp\+\_\+coeff\+\_\+main\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 51\mbox{[}23\+:16\mbox{]}, 52\mbox{[}23\+:20\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a845d9aca63dbbafaf894b0c88e84624b}\label{class_o_p_t3101_registers_a845d9aca63dbbafaf894b0c88e84624b}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr0@{temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr0}}
\index{temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr0@{temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr0}{temp\_coeff\_main\_square\_hdr0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr0}



temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr0;Register Addresses\+: 183\mbox{[}7\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a53cc61abf2c20ed71530b12a4d8cbb5f}\label{class_o_p_t3101_registers_a53cc61abf2c20ed71530b12a4d8cbb5f}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr1@{temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr1}}
\index{temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr1@{temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr1}{temp\_coeff\_main\_square\_hdr1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr1}



temp\+\_\+coeff\+\_\+main\+\_\+square\+\_\+hdr1;Register Addresses\+: 183\mbox{[}15\+:8\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a049562de3542626eb026593553acbc84}\label{class_o_p_t3101_registers_a049562de3542626eb026593553acbc84}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0@{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0}}
\index{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0@{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0}{temp\_coeff\_xtalk\_iphase\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0}



temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 56\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a7a1b4bbca989ba8a2075475fe9f5d5db}\label{class_o_p_t3101_registers_a7a1b4bbca989ba8a2075475fe9f5d5db}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1@{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1}}
\index{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1@{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1}{temp\_coeff\_xtalk\_iphase\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1}



temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 94\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ab5992312a6b74e2f15f3c41bbd8227e4}\label{class_o_p_t3101_registers_ab5992312a6b74e2f15f3c41bbd8227e4}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2@{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2}}
\index{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2@{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2}{temp\_coeff\_xtalk\_iphase\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2}



temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 95\mbox{[}15\+:8\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a4f2109c27d0b9cc1753fca44f6d53120}\label{class_o_p_t3101_registers_a4f2109c27d0b9cc1753fca44f6d53120}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0@{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0}}
\index{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0@{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0}{temp\_coeff\_xtalk\_iphase\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0}



temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 94\mbox{[}15\+:8\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a8af6b46e24efa687b02304c882a05011}\label{class_o_p_t3101_registers_a8af6b46e24efa687b02304c882a05011}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1@{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1}}
\index{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1@{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1}{temp\_coeff\_xtalk\_iphase\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1}



temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 95\mbox{[}7\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a8b312fa4f9fb3654b54e578922c73a77}\label{class_o_p_t3101_registers_a8b312fa4f9fb3654b54e578922c73a77}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2@{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2}}
\index{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2@{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2}{temp\_coeff\_xtalk\_iphase\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2}



temp\+\_\+coeff\+\_\+xtalk\+\_\+iphase\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 95\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a3899282f5b276b29c747cb8afa3268c5}\label{class_o_p_t3101_registers_a3899282f5b276b29c747cb8afa3268c5}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0@{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0}}
\index{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0@{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0}{temp\_coeff\_xtalk\_qphase\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0}



temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 57\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a0c4fa853e53a75c3b137c6d5e6f3889c}\label{class_o_p_t3101_registers_a0c4fa853e53a75c3b137c6d5e6f3889c}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1@{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1}}
\index{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1@{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1}{temp\_coeff\_xtalk\_qphase\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1}



temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 96\mbox{[}15\+:8\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a622b0f25ad8e625152766df99abf6b18}\label{class_o_p_t3101_registers_a622b0f25ad8e625152766df99abf6b18}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2@{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2}}
\index{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2@{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2}{temp\_coeff\_xtalk\_qphase\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2}



temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 97\mbox{[}7\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a0584be9a54e3fb76023976c2cc43e421}\label{class_o_p_t3101_registers_a0584be9a54e3fb76023976c2cc43e421}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0@{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0}}
\index{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0@{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0}{temp\_coeff\_xtalk\_qphase\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0}



temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 96\mbox{[}7\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ac4864876a9fc46c97345ea1eb655f7ba}\label{class_o_p_t3101_registers_ac4864876a9fc46c97345ea1eb655f7ba}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1@{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1}}
\index{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1@{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1}{temp\_coeff\_xtalk\_qphase\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1}



temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 96\mbox{[}23\+:16\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a4ca18d6cc9bae3f51d18f381ae89da0b}\label{class_o_p_t3101_registers_a4ca18d6cc9bae3f51d18f381ae89da0b}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2@{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2}}
\index{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2@{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2}{temp\_coeff\_xtalk\_qphase\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2}



temp\+\_\+coeff\+\_\+xtalk\+\_\+qphase\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 97\mbox{[}15\+:8\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a26bebaed274a28fd3531af38d2e18ac1}\label{class_o_p_t3101_registers_a26bebaed274a28fd3531af38d2e18ac1}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!temp\+\_\+offset@{temp\+\_\+offset}}
\index{temp\+\_\+offset@{temp\+\_\+offset}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{temp\+\_\+offset}{temp\_offset}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::temp\+\_\+offset}



temp\+\_\+offset;Register Addresses\+: 110\mbox{[}16\+:8\mbox{]};temperature offset 

\mbox{\Hypertarget{class_o_p_t3101_registers_af170807207608e397f4e8a661cc68161}\label{class_o_p_t3101_registers_af170807207608e397f4e8a661cc68161}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tg\+\_\+afe\+\_\+rst\+\_\+end@{tg\+\_\+afe\+\_\+rst\+\_\+end}}
\index{tg\+\_\+afe\+\_\+rst\+\_\+end@{tg\+\_\+afe\+\_\+rst\+\_\+end}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tg\+\_\+afe\+\_\+rst\+\_\+end}{tg\_afe\_rst\_end}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tg\+\_\+afe\+\_\+rst\+\_\+end}



tg\+\_\+afe\+\_\+rst\+\_\+end;Register Addresses\+: 132\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a97a31fa1615c491405813f985a52427f}\label{class_o_p_t3101_registers_a97a31fa1615c491405813f985a52427f}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tg\+\_\+afe\+\_\+rst\+\_\+start@{tg\+\_\+afe\+\_\+rst\+\_\+start}}
\index{tg\+\_\+afe\+\_\+rst\+\_\+start@{tg\+\_\+afe\+\_\+rst\+\_\+start}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tg\+\_\+afe\+\_\+rst\+\_\+start}{tg\_afe\_rst\_start}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tg\+\_\+afe\+\_\+rst\+\_\+start}



tg\+\_\+afe\+\_\+rst\+\_\+start;Register Addresses\+: 131\mbox{[}15\+:0\mbox{]};demod\+\_\+reset. Mask is programmed such that it comes every subframe. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a3d0b4360904c3375d958b5d80f14b591}\label{class_o_p_t3101_registers_a3d0b4360904c3375d958b5d80f14b591}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tg\+\_\+calc\+\_\+end@{tg\+\_\+calc\+\_\+end}}
\index{tg\+\_\+calc\+\_\+end@{tg\+\_\+calc\+\_\+end}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tg\+\_\+calc\+\_\+end}{tg\_calc\_end}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tg\+\_\+calc\+\_\+end}



tg\+\_\+calc\+\_\+end;Register Addresses\+: 146\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_adc9bcb1f45a6fda0447bce5bfa5074f0}\label{class_o_p_t3101_registers_adc9bcb1f45a6fda0447bce5bfa5074f0}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tg\+\_\+calc\+\_\+mask\+\_\+end@{tg\+\_\+calc\+\_\+mask\+\_\+end}}
\index{tg\+\_\+calc\+\_\+mask\+\_\+end@{tg\+\_\+calc\+\_\+mask\+\_\+end}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tg\+\_\+calc\+\_\+mask\+\_\+end}{tg\_calc\_mask\_end}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tg\+\_\+calc\+\_\+mask\+\_\+end}



tg\+\_\+calc\+\_\+mask\+\_\+end;Register Addresses\+: 157\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a6673834c3183fb9538a6345569196d7e}\label{class_o_p_t3101_registers_a6673834c3183fb9538a6345569196d7e}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tg\+\_\+calc\+\_\+mask\+\_\+start@{tg\+\_\+calc\+\_\+mask\+\_\+start}}
\index{tg\+\_\+calc\+\_\+mask\+\_\+start@{tg\+\_\+calc\+\_\+mask\+\_\+start}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tg\+\_\+calc\+\_\+mask\+\_\+start}{tg\_calc\_mask\_start}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tg\+\_\+calc\+\_\+mask\+\_\+start}



tg\+\_\+calc\+\_\+mask\+\_\+start;Register Addresses\+: 157\mbox{[}11\+:0\mbox{]};Mask for pdn\+\_\+dyn\+\_\+tg. Only enabled during num\+\_\+avg subframe. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a7ff5cef71891b055902c660ff8eedc20}\label{class_o_p_t3101_registers_a7ff5cef71891b055902c660ff8eedc20}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tg\+\_\+calc\+\_\+start@{tg\+\_\+calc\+\_\+start}}
\index{tg\+\_\+calc\+\_\+start@{tg\+\_\+calc\+\_\+start}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tg\+\_\+calc\+\_\+start}{tg\_calc\_start}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tg\+\_\+calc\+\_\+start}



tg\+\_\+calc\+\_\+start;Register Addresses\+: 145\mbox{[}15\+:0\mbox{]};pdn\+\_\+dyn\+\_\+tg. This signal exists roughly from early\+\_\+fvd start till end of the computation. The mask is programmed such that this only comes in the num\+\_\+avg sub-\/frame. Programmed such that it will work even if the frequency changes in both direction. 

\mbox{\Hypertarget{class_o_p_t3101_registers_aed4469099a9148f947df41aa86991b4c}\label{class_o_p_t3101_registers_aed4469099a9148f947df41aa86991b4c}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tg\+\_\+capture\+\_\+end@{tg\+\_\+capture\+\_\+end}}
\index{tg\+\_\+capture\+\_\+end@{tg\+\_\+capture\+\_\+end}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tg\+\_\+capture\+\_\+end}{tg\_capture\_end}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tg\+\_\+capture\+\_\+end}



tg\+\_\+capture\+\_\+end;Register Addresses\+: 136\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a7b7451a76631c184d581daeaf8b3a6d3}\label{class_o_p_t3101_registers_a7b7451a76631c184d581daeaf8b3a6d3}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tg\+\_\+capture\+\_\+mask\+\_\+end@{tg\+\_\+capture\+\_\+mask\+\_\+end}}
\index{tg\+\_\+capture\+\_\+mask\+\_\+end@{tg\+\_\+capture\+\_\+mask\+\_\+end}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tg\+\_\+capture\+\_\+mask\+\_\+end}{tg\_capture\_mask\_end}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tg\+\_\+capture\+\_\+mask\+\_\+end}



tg\+\_\+capture\+\_\+mask\+\_\+end;Register Addresses\+: 152\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a4005716736ab2100c67ad96fd1ddb943}\label{class_o_p_t3101_registers_a4005716736ab2100c67ad96fd1ddb943}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tg\+\_\+capture\+\_\+mask\+\_\+start@{tg\+\_\+capture\+\_\+mask\+\_\+start}}
\index{tg\+\_\+capture\+\_\+mask\+\_\+start@{tg\+\_\+capture\+\_\+mask\+\_\+start}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tg\+\_\+capture\+\_\+mask\+\_\+start}{tg\_capture\_mask\_start}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tg\+\_\+capture\+\_\+mask\+\_\+start}



tg\+\_\+capture\+\_\+mask\+\_\+start;Register Addresses\+: 152\mbox{[}11\+:0\mbox{]};capture\+\_\+tg\+\_\+channel. By default comes only in the num\+\_\+avg subchannel. This mask is configurable by user only if dis\+\_\+tg\+\_\+aconf = \textquotesingle{}1\textquotesingle{}. 

\mbox{\Hypertarget{class_o_p_t3101_registers_aae5d310de6a3870222106321e548b5a0}\label{class_o_p_t3101_registers_aae5d310de6a3870222106321e548b5a0}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tg\+\_\+capture\+\_\+start@{tg\+\_\+capture\+\_\+start}}
\index{tg\+\_\+capture\+\_\+start@{tg\+\_\+capture\+\_\+start}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tg\+\_\+capture\+\_\+start}{tg\_capture\_start}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tg\+\_\+capture\+\_\+start}



tg\+\_\+capture\+\_\+start;Register Addresses\+: 135\mbox{[}15\+:0\mbox{]};capture\+\_\+tg\+\_\+channel. Internal TG signal. This signal need to be changed when you go to slower dealias mode. Program this to 11300 and 11800 

\mbox{\Hypertarget{class_o_p_t3101_registers_a5f9e7026b200d2bcc0578376f30b9e16}\label{class_o_p_t3101_registers_a5f9e7026b200d2bcc0578376f30b9e16}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tg\+\_\+dynpdn\+\_\+end@{tg\+\_\+dynpdn\+\_\+end}}
\index{tg\+\_\+dynpdn\+\_\+end@{tg\+\_\+dynpdn\+\_\+end}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tg\+\_\+dynpdn\+\_\+end}{tg\_dynpdn\_end}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tg\+\_\+dynpdn\+\_\+end}



tg\+\_\+dynpdn\+\_\+end;Register Addresses\+: 148\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_abb219a99926fa9a5beaaa2419b559274}\label{class_o_p_t3101_registers_abb219a99926fa9a5beaaa2419b559274}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tg\+\_\+dynpdn\+\_\+mask\+\_\+end@{tg\+\_\+dynpdn\+\_\+mask\+\_\+end}}
\index{tg\+\_\+dynpdn\+\_\+mask\+\_\+end@{tg\+\_\+dynpdn\+\_\+mask\+\_\+end}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tg\+\_\+dynpdn\+\_\+mask\+\_\+end}{tg\_dynpdn\_mask\_end}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tg\+\_\+dynpdn\+\_\+mask\+\_\+end}



tg\+\_\+dynpdn\+\_\+mask\+\_\+end;Register Addresses\+: 158\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a6830ce377ff973553d01d458d7fcae11}\label{class_o_p_t3101_registers_a6830ce377ff973553d01d458d7fcae11}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tg\+\_\+dynpdn\+\_\+mask\+\_\+start@{tg\+\_\+dynpdn\+\_\+mask\+\_\+start}}
\index{tg\+\_\+dynpdn\+\_\+mask\+\_\+start@{tg\+\_\+dynpdn\+\_\+mask\+\_\+start}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tg\+\_\+dynpdn\+\_\+mask\+\_\+start}{tg\_dynpdn\_mask\_start}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tg\+\_\+dynpdn\+\_\+mask\+\_\+start}



tg\+\_\+dynpdn\+\_\+mask\+\_\+start;Register Addresses\+: 158\mbox{[}11\+:0\mbox{]};Mask for pdn\+\_\+dyn1\+\_\+tg. Used to power down less power intensive digital blocks and analog if tm\+\_\+frame\+\_\+vd\+\_\+sub\+\_\+cnt greater than num\+\_\+avg\+\_\+iq. Enabled till num\+\_\+avg subframe. 

\mbox{\Hypertarget{class_o_p_t3101_registers_acc476f02740652cbbb2879dc7fc372b4}\label{class_o_p_t3101_registers_acc476f02740652cbbb2879dc7fc372b4}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tg\+\_\+dynpdn\+\_\+start@{tg\+\_\+dynpdn\+\_\+start}}
\index{tg\+\_\+dynpdn\+\_\+start@{tg\+\_\+dynpdn\+\_\+start}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tg\+\_\+dynpdn\+\_\+start}{tg\_dynpdn\_start}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tg\+\_\+dynpdn\+\_\+start}



tg\+\_\+dynpdn\+\_\+start;Register Addresses\+: 147\mbox{[}15\+:0\mbox{]};pdn\+\_\+dyn1\+\_\+tg. Used to power down less power intensive digital blocks and analog if tm\+\_\+frame\+\_\+vd\+\_\+sub\+\_\+cnt greater than num\+\_\+avg\+\_\+iq. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a5cb9d7749b80772a5c786912eaf1db91}\label{class_o_p_t3101_registers_a5cb9d7749b80772a5c786912eaf1db91}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tg\+\_\+en@{tg\+\_\+en}}
\index{tg\+\_\+en@{tg\+\_\+en}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tg\+\_\+en}{tg\_en}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tg\+\_\+en}



tg\+\_\+en;Register Addresses\+: 128\mbox{[}0\+:0\mbox{]};gates the tg\+\_\+clk with this bit. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a46954b0719efcf8149baf13d4b34d40c}\label{class_o_p_t3101_registers_a46954b0719efcf8149baf13d4b34d40c}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tg\+\_\+illumen\+\_\+end@{tg\+\_\+illumen\+\_\+end}}
\index{tg\+\_\+illumen\+\_\+end@{tg\+\_\+illumen\+\_\+end}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tg\+\_\+illumen\+\_\+end}{tg\_illumen\_end}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tg\+\_\+illumen\+\_\+end}



tg\+\_\+illumen\+\_\+end;Register Addresses\+: 144\mbox{[}15\+:0\mbox{]};Ending after the 8192+ 250 samples apx. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a43f4677b0d1e0ba15da82b7d896d8349}\label{class_o_p_t3101_registers_a43f4677b0d1e0ba15da82b7d896d8349}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tg\+\_\+illumen\+\_\+mask\+\_\+end@{tg\+\_\+illumen\+\_\+mask\+\_\+end}}
\index{tg\+\_\+illumen\+\_\+mask\+\_\+end@{tg\+\_\+illumen\+\_\+mask\+\_\+end}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tg\+\_\+illumen\+\_\+mask\+\_\+end}{tg\_illumen\_mask\_end}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tg\+\_\+illumen\+\_\+mask\+\_\+end}



tg\+\_\+illumen\+\_\+mask\+\_\+end;Register Addresses\+: 156\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a293592cb7a4cefc2b9db6e40b8d75bbc}\label{class_o_p_t3101_registers_a293592cb7a4cefc2b9db6e40b8d75bbc}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tg\+\_\+illumen\+\_\+mask\+\_\+start@{tg\+\_\+illumen\+\_\+mask\+\_\+start}}
\index{tg\+\_\+illumen\+\_\+mask\+\_\+start@{tg\+\_\+illumen\+\_\+mask\+\_\+start}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tg\+\_\+illumen\+\_\+mask\+\_\+start}{tg\_illumen\_mask\_start}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tg\+\_\+illumen\+\_\+mask\+\_\+start}



tg\+\_\+illumen\+\_\+mask\+\_\+start;Register Addresses\+: 156\mbox{[}11\+:0\mbox{]};spare2\+\_\+mask. By default the mask is programmed till num\+\_\+avg\+\_\+iq only. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a2af63a3f526f903e39856c598fece67c}\label{class_o_p_t3101_registers_a2af63a3f526f903e39856c598fece67c}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tg\+\_\+illumen\+\_\+start@{tg\+\_\+illumen\+\_\+start}}
\index{tg\+\_\+illumen\+\_\+start@{tg\+\_\+illumen\+\_\+start}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tg\+\_\+illumen\+\_\+start}{tg\_illumen\_start}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tg\+\_\+illumen\+\_\+start}



tg\+\_\+illumen\+\_\+start;Register Addresses\+: 143\mbox{[}15\+:0\mbox{]};spare2\+\_\+tg. This is used for illum\+\_\+en. Enabled throughout a subframe. 

\mbox{\Hypertarget{class_o_p_t3101_registers_ab35d3589bd1db9149f621c33ea3624d6}\label{class_o_p_t3101_registers_ab35d3589bd1db9149f621c33ea3624d6}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tg\+\_\+ovl\+\_\+window\+\_\+end@{tg\+\_\+ovl\+\_\+window\+\_\+end}}
\index{tg\+\_\+ovl\+\_\+window\+\_\+end@{tg\+\_\+ovl\+\_\+window\+\_\+end}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tg\+\_\+ovl\+\_\+window\+\_\+end}{tg\_ovl\_window\_end}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tg\+\_\+ovl\+\_\+window\+\_\+end}



tg\+\_\+ovl\+\_\+window\+\_\+end;Register Addresses\+: 138\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a332feeb9d0d02a37ea3eaf3d28e463f9}\label{class_o_p_t3101_registers_a332feeb9d0d02a37ea3eaf3d28e463f9}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+end@{tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+end}}
\index{tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+end@{tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+end}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+end}{tg\_ovl\_window\_mask\_end}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+end}



tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+end;Register Addresses\+: 153\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a13d16e5bb5ca0aa673b9efefac75addc}\label{class_o_p_t3101_registers_a13d16e5bb5ca0aa673b9efefac75addc}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+start@{tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+start}}
\index{tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+start@{tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+start}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+start}{tg\_ovl\_window\_mask\_start}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+start}



tg\+\_\+ovl\+\_\+window\+\_\+mask\+\_\+start;Register Addresses\+: 153\mbox{[}11\+:0\mbox{]};ovl\+\_\+sample. This exits till num\+\_\+avg subframe. 

\mbox{\Hypertarget{class_o_p_t3101_registers_ad8e5c7ee607fba0138fab34182e47c83}\label{class_o_p_t3101_registers_ad8e5c7ee607fba0138fab34182e47c83}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tg\+\_\+ovl\+\_\+window\+\_\+start@{tg\+\_\+ovl\+\_\+window\+\_\+start}}
\index{tg\+\_\+ovl\+\_\+window\+\_\+start@{tg\+\_\+ovl\+\_\+window\+\_\+start}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tg\+\_\+ovl\+\_\+window\+\_\+start}{tg\_ovl\_window\_start}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tg\+\_\+ovl\+\_\+window\+\_\+start}



tg\+\_\+ovl\+\_\+window\+\_\+start;Register Addresses\+: 137\mbox{[}15\+:0\mbox{]};ovl\+\_\+sample. During this time period only ovl is sampled. This exists for only for subframes till the num\+\_\+avg. 

\mbox{\Hypertarget{class_o_p_t3101_registers_ab90cbacab0668a970a5ff91f476a7496}\label{class_o_p_t3101_registers_ab90cbacab0668a970a5ff91f476a7496}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tg\+\_\+seq\+\_\+int\+\_\+end@{tg\+\_\+seq\+\_\+int\+\_\+end}}
\index{tg\+\_\+seq\+\_\+int\+\_\+end@{tg\+\_\+seq\+\_\+int\+\_\+end}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tg\+\_\+seq\+\_\+int\+\_\+end}{tg\_seq\_int\_end}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tg\+\_\+seq\+\_\+int\+\_\+end}



tg\+\_\+seq\+\_\+int\+\_\+end;Register Addresses\+: 134\mbox{[}15\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a3000807e764e22ef7ba00dd00a1c0198}\label{class_o_p_t3101_registers_a3000807e764e22ef7ba00dd00a1c0198}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+end@{tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+end}}
\index{tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+end@{tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+end}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+end}{tg\_seq\_int\_mask\_end}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+end}



tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+end;Register Addresses\+: 151\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a7dbacbd8033f00547b6b465a49895a90}\label{class_o_p_t3101_registers_a7dbacbd8033f00547b6b465a49895a90}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+start@{tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+start}}
\index{tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+start@{tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+start}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+start}{tg\_seq\_int\_mask\_start}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+start}



tg\+\_\+seq\+\_\+int\+\_\+mask\+\_\+start;Register Addresses\+: 151\mbox{[}11\+:0\mbox{]};interrupt. Comes only in first (num\+:0) subframe. 

\mbox{\Hypertarget{class_o_p_t3101_registers_aa7e605c8b696f7ebbf39ca38269fa5fb}\label{class_o_p_t3101_registers_aa7e605c8b696f7ebbf39ca38269fa5fb}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tg\+\_\+seq\+\_\+int\+\_\+start@{tg\+\_\+seq\+\_\+int\+\_\+start}}
\index{tg\+\_\+seq\+\_\+int\+\_\+start@{tg\+\_\+seq\+\_\+int\+\_\+start}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tg\+\_\+seq\+\_\+int\+\_\+start}{tg\_seq\_int\_start}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tg\+\_\+seq\+\_\+int\+\_\+start}



tg\+\_\+seq\+\_\+int\+\_\+start;Register Addresses\+: 133\mbox{[}15\+:0\mbox{]};interrupt. Only happens in first subframe due to the mask programming 

\mbox{\Hypertarget{class_o_p_t3101_registers_ad48fe8274bed87d7263e6ca8269695f2}\label{class_o_p_t3101_registers_ad48fe8274bed87d7263e6ca8269695f2}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tillum@{tillum}}
\index{tillum@{tillum}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tillum}{tillum}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tillum}



tillum;Register Addresses\+: 4\mbox{[}19\+:8\mbox{]};The value of illum-\/temperature register. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a142745da9e41edd3c1440f3af3e65e98}\label{class_o_p_t3101_registers_a142745da9e41edd3c1440f3af3e65e98}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tillum\+\_\+calib\+\_\+hdr0\+\_\+tx0@{tillum\+\_\+calib\+\_\+hdr0\+\_\+tx0}}
\index{tillum\+\_\+calib\+\_\+hdr0\+\_\+tx0@{tillum\+\_\+calib\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tillum\+\_\+calib\+\_\+hdr0\+\_\+tx0}{tillum\_calib\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tillum\+\_\+calib\+\_\+hdr0\+\_\+tx0}



tillum\+\_\+calib\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 71\mbox{[}23\+:12\mbox{]};calibrated temp for tillum. Default is 2048 because internally it is treated as offset binary 

\mbox{\Hypertarget{class_o_p_t3101_registers_aacd32d46c41357225b1bbbbd385276dd}\label{class_o_p_t3101_registers_aacd32d46c41357225b1bbbbd385276dd}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tillum\+\_\+calib\+\_\+hdr0\+\_\+tx1@{tillum\+\_\+calib\+\_\+hdr0\+\_\+tx1}}
\index{tillum\+\_\+calib\+\_\+hdr0\+\_\+tx1@{tillum\+\_\+calib\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tillum\+\_\+calib\+\_\+hdr0\+\_\+tx1}{tillum\_calib\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tillum\+\_\+calib\+\_\+hdr0\+\_\+tx1}



tillum\+\_\+calib\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 73\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a2d831cb151e305adbea12b0e4008b88d}\label{class_o_p_t3101_registers_a2d831cb151e305adbea12b0e4008b88d}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tillum\+\_\+calib\+\_\+hdr0\+\_\+tx2@{tillum\+\_\+calib\+\_\+hdr0\+\_\+tx2}}
\index{tillum\+\_\+calib\+\_\+hdr0\+\_\+tx2@{tillum\+\_\+calib\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tillum\+\_\+calib\+\_\+hdr0\+\_\+tx2}{tillum\_calib\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tillum\+\_\+calib\+\_\+hdr0\+\_\+tx2}



tillum\+\_\+calib\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 63\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ad15ed33a8a3113a30edd4177b2404d31}\label{class_o_p_t3101_registers_ad15ed33a8a3113a30edd4177b2404d31}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tillum\+\_\+calib\+\_\+hdr1\+\_\+tx0@{tillum\+\_\+calib\+\_\+hdr1\+\_\+tx0}}
\index{tillum\+\_\+calib\+\_\+hdr1\+\_\+tx0@{tillum\+\_\+calib\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tillum\+\_\+calib\+\_\+hdr1\+\_\+tx0}{tillum\_calib\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tillum\+\_\+calib\+\_\+hdr1\+\_\+tx0}



tillum\+\_\+calib\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 72\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a9aa4c81deafadd6f337ae463292022a7}\label{class_o_p_t3101_registers_a9aa4c81deafadd6f337ae463292022a7}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tillum\+\_\+calib\+\_\+hdr1\+\_\+tx1@{tillum\+\_\+calib\+\_\+hdr1\+\_\+tx1}}
\index{tillum\+\_\+calib\+\_\+hdr1\+\_\+tx1@{tillum\+\_\+calib\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tillum\+\_\+calib\+\_\+hdr1\+\_\+tx1}{tillum\_calib\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tillum\+\_\+calib\+\_\+hdr1\+\_\+tx1}



tillum\+\_\+calib\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 67\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ad9bcba2b13c84e3c6d5864022c8fa95f}\label{class_o_p_t3101_registers_ad9bcba2b13c84e3c6d5864022c8fa95f}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tillum\+\_\+calib\+\_\+hdr1\+\_\+tx2@{tillum\+\_\+calib\+\_\+hdr1\+\_\+tx2}}
\index{tillum\+\_\+calib\+\_\+hdr1\+\_\+tx2@{tillum\+\_\+calib\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tillum\+\_\+calib\+\_\+hdr1\+\_\+tx2}{tillum\_calib\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tillum\+\_\+calib\+\_\+hdr1\+\_\+tx2}



tillum\+\_\+calib\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 70\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a495c76417c7131c177fec04362eaacfe}\label{class_o_p_t3101_registers_a495c76417c7131c177fec04362eaacfe}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tillum\+\_\+unsigned@{tillum\+\_\+unsigned}}
\index{tillum\+\_\+unsigned@{tillum\+\_\+unsigned}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tillum\+\_\+unsigned}{tillum\_unsigned}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tillum\+\_\+unsigned}



tillum\+\_\+unsigned;Register Addresses\+: 4\mbox{[}23\+:23\mbox{]};This bit is set \textquotesingle{}1\textquotesingle{} when temperature given by tmain/tillum sensor is in unsigned format. 

\mbox{\Hypertarget{class_o_p_t3101_registers_af2f334100a90c93956c397dc752a89d4}\label{class_o_p_t3101_registers_af2f334100a90c93956c397dc752a89d4}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tm\+\_\+vrefm\+\_\+diode@{tm\+\_\+vrefm\+\_\+diode}}
\index{tm\+\_\+vrefm\+\_\+diode@{tm\+\_\+vrefm\+\_\+diode}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tm\+\_\+vrefm\+\_\+diode}{tm\_vrefm\_diode}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tm\+\_\+vrefm\+\_\+diode}



tm\+\_\+vrefm\+\_\+diode;Register Addresses\+: 109\mbox{[}5\+:3\mbox{]};To program the bias voltage I\+NM 

\mbox{\Hypertarget{class_o_p_t3101_registers_afbaca0aecb35d0f114f34ce5a9de469a}\label{class_o_p_t3101_registers_afbaca0aecb35d0f114f34ce5a9de469a}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tm\+\_\+vrefp\+\_\+diode@{tm\+\_\+vrefp\+\_\+diode}}
\index{tm\+\_\+vrefp\+\_\+diode@{tm\+\_\+vrefp\+\_\+diode}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tm\+\_\+vrefp\+\_\+diode}{tm\_vrefp\_diode}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tm\+\_\+vrefp\+\_\+diode}



tm\+\_\+vrefp\+\_\+diode;Register Addresses\+: 109\mbox{[}2\+:0\mbox{]};To program the bias voltage I\+NP 

\mbox{\Hypertarget{class_o_p_t3101_registers_a864b8c40d5fa5d8dcf7e5fd49bfa889a}\label{class_o_p_t3101_registers_a864b8c40d5fa5d8dcf7e5fd49bfa889a}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tmain@{tmain}}
\index{tmain@{tmain}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tmain}{tmain}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tmain}



tmain;Register Addresses\+: 10\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a399ffd68e53fd718d8c86cac5570b0f4}\label{class_o_p_t3101_registers_a399ffd68e53fd718d8c86cac5570b0f4}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tmain\+\_\+calib\+\_\+hdr0\+\_\+tx0@{tmain\+\_\+calib\+\_\+hdr0\+\_\+tx0}}
\index{tmain\+\_\+calib\+\_\+hdr0\+\_\+tx0@{tmain\+\_\+calib\+\_\+hdr0\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tmain\+\_\+calib\+\_\+hdr0\+\_\+tx0}{tmain\_calib\_hdr0\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tmain\+\_\+calib\+\_\+hdr0\+\_\+tx0}



tmain\+\_\+calib\+\_\+hdr0\+\_\+tx0;Register Addresses\+: 71\mbox{[}11\+:0\mbox{]};calibrated temperature for main temp sensor.\+Default is 2048 because internally it is treated as offset binary 

\mbox{\Hypertarget{class_o_p_t3101_registers_ac520723279074397a7d777b16e6bcae7}\label{class_o_p_t3101_registers_ac520723279074397a7d777b16e6bcae7}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tmain\+\_\+calib\+\_\+hdr0\+\_\+tx1@{tmain\+\_\+calib\+\_\+hdr0\+\_\+tx1}}
\index{tmain\+\_\+calib\+\_\+hdr0\+\_\+tx1@{tmain\+\_\+calib\+\_\+hdr0\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tmain\+\_\+calib\+\_\+hdr0\+\_\+tx1}{tmain\_calib\_hdr0\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tmain\+\_\+calib\+\_\+hdr0\+\_\+tx1}



tmain\+\_\+calib\+\_\+hdr0\+\_\+tx1;Register Addresses\+: 73\mbox{[}11\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_abfb6f6db1232b0b0b9deb4afc64459ec}\label{class_o_p_t3101_registers_abfb6f6db1232b0b0b9deb4afc64459ec}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tmain\+\_\+calib\+\_\+hdr0\+\_\+tx2@{tmain\+\_\+calib\+\_\+hdr0\+\_\+tx2}}
\index{tmain\+\_\+calib\+\_\+hdr0\+\_\+tx2@{tmain\+\_\+calib\+\_\+hdr0\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tmain\+\_\+calib\+\_\+hdr0\+\_\+tx2}{tmain\_calib\_hdr0\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tmain\+\_\+calib\+\_\+hdr0\+\_\+tx2}



tmain\+\_\+calib\+\_\+hdr0\+\_\+tx2;Register Addresses\+: 63\mbox{[}11\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a45e6d0d64cb7fea67b3ce7483a480eee}\label{class_o_p_t3101_registers_a45e6d0d64cb7fea67b3ce7483a480eee}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tmain\+\_\+calib\+\_\+hdr1\+\_\+tx0@{tmain\+\_\+calib\+\_\+hdr1\+\_\+tx0}}
\index{tmain\+\_\+calib\+\_\+hdr1\+\_\+tx0@{tmain\+\_\+calib\+\_\+hdr1\+\_\+tx0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tmain\+\_\+calib\+\_\+hdr1\+\_\+tx0}{tmain\_calib\_hdr1\_tx0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tmain\+\_\+calib\+\_\+hdr1\+\_\+tx0}



tmain\+\_\+calib\+\_\+hdr1\+\_\+tx0;Register Addresses\+: 72\mbox{[}11\+:0\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a6b4f0e10b860ce62b81e0b9ae4cf5a44}\label{class_o_p_t3101_registers_a6b4f0e10b860ce62b81e0b9ae4cf5a44}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tmain\+\_\+calib\+\_\+hdr1\+\_\+tx1@{tmain\+\_\+calib\+\_\+hdr1\+\_\+tx1}}
\index{tmain\+\_\+calib\+\_\+hdr1\+\_\+tx1@{tmain\+\_\+calib\+\_\+hdr1\+\_\+tx1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tmain\+\_\+calib\+\_\+hdr1\+\_\+tx1}{tmain\_calib\_hdr1\_tx1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tmain\+\_\+calib\+\_\+hdr1\+\_\+tx1}



tmain\+\_\+calib\+\_\+hdr1\+\_\+tx1;Register Addresses\+: 65\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ade57144933135b55ff86f3b7438ae780}\label{class_o_p_t3101_registers_ade57144933135b55ff86f3b7438ae780}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tmain\+\_\+calib\+\_\+hdr1\+\_\+tx2@{tmain\+\_\+calib\+\_\+hdr1\+\_\+tx2}}
\index{tmain\+\_\+calib\+\_\+hdr1\+\_\+tx2@{tmain\+\_\+calib\+\_\+hdr1\+\_\+tx2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tmain\+\_\+calib\+\_\+hdr1\+\_\+tx2}{tmain\_calib\_hdr1\_tx2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tmain\+\_\+calib\+\_\+hdr1\+\_\+tx2}



tmain\+\_\+calib\+\_\+hdr1\+\_\+tx2;Register Addresses\+: 69\mbox{[}23\+:12\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a91767e4fdc957316f8468063681c3a15}\label{class_o_p_t3101_registers_a91767e4fdc957316f8468063681c3a15}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tsens\+\_\+slave0@{tsens\+\_\+slave0}}
\index{tsens\+\_\+slave0@{tsens\+\_\+slave0}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tsens\+\_\+slave0}{tsens\_slave0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tsens\+\_\+slave0}



tsens\+\_\+slave0;Register Addresses\+: 2\mbox{[}6\+:0\mbox{]};slave address of the led0 tsensor 

\mbox{\Hypertarget{class_o_p_t3101_registers_a19285933a6b19db5099cfbface3fea9f}\label{class_o_p_t3101_registers_a19285933a6b19db5099cfbface3fea9f}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tsens\+\_\+slave1@{tsens\+\_\+slave1}}
\index{tsens\+\_\+slave1@{tsens\+\_\+slave1}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tsens\+\_\+slave1}{tsens\_slave1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tsens\+\_\+slave1}



tsens\+\_\+slave1;Register Addresses\+: 2\mbox{[}13\+:7\mbox{]};slave address of the led1 tsensor 

\mbox{\Hypertarget{class_o_p_t3101_registers_af6164a19c98ca0c161d14d83969f7f57}\label{class_o_p_t3101_registers_af6164a19c98ca0c161d14d83969f7f57}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tsens\+\_\+slave2@{tsens\+\_\+slave2}}
\index{tsens\+\_\+slave2@{tsens\+\_\+slave2}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tsens\+\_\+slave2}{tsens\_slave2}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tsens\+\_\+slave2}



tsens\+\_\+slave2;Register Addresses\+: 2\mbox{[}20\+:14\mbox{]};slave address of the led2 tsensor 

\mbox{\Hypertarget{class_o_p_t3101_registers_aeb14b14455b85035385487feaa6b8191}\label{class_o_p_t3101_registers_aeb14b14455b85035385487feaa6b8191}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!T\+X0\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG@{T\+X0\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}}
\index{T\+X0\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG@{T\+X0\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{T\+X0\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}{TX0\_PIN\_CONFIG}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::\+T\+X0\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}



T\+X0\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG;Register Addresses\+: 122\mbox{[}5\+:4\mbox{]};. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a48f818c35d56f58188c835e1015dd8a1}\label{class_o_p_t3101_registers_a48f818c35d56f58188c835e1015dd8a1}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!T\+X1\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG@{T\+X1\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}}
\index{T\+X1\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG@{T\+X1\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{T\+X1\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}{TX1\_PIN\_CONFIG}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::\+T\+X1\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}



T\+X1\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG;Register Addresses\+: 122\mbox{[}1\+:0\mbox{]};. 

\mbox{\Hypertarget{class_o_p_t3101_registers_ad85c3690f3796209b20e40e7b41f7e79}\label{class_o_p_t3101_registers_ad85c3690f3796209b20e40e7b41f7e79}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!T\+X2\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG@{T\+X2\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}}
\index{T\+X2\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG@{T\+X2\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{T\+X2\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}{TX2\_PIN\_CONFIG}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::\+T\+X2\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG}



T\+X2\+\_\+\+P\+I\+N\+\_\+\+C\+O\+N\+F\+IG;Register Addresses\+: 122\mbox{[}3\+:2\mbox{]};. 

\mbox{\Hypertarget{class_o_p_t3101_registers_af8dff0a66f3d0812d59ee8ac70213f65}\label{class_o_p_t3101_registers_af8dff0a66f3d0812d59ee8ac70213f65}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tx\+\_\+channel@{tx\+\_\+channel}}
\index{tx\+\_\+channel@{tx\+\_\+channel}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tx\+\_\+channel}{tx\_channel}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tx\+\_\+channel}



tx\+\_\+channel;Register Addresses\+: 8\mbox{[}19\+:18\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_ae05cd36cb72da7a71b636a14ac28fa8a}\label{class_o_p_t3101_registers_ae05cd36cb72da7a71b636a14ac28fa8a}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!tx\+\_\+seq\+\_\+reg@{tx\+\_\+seq\+\_\+reg}}
\index{tx\+\_\+seq\+\_\+reg@{tx\+\_\+seq\+\_\+reg}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{tx\+\_\+seq\+\_\+reg}{tx\_seq\_reg}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::tx\+\_\+seq\+\_\+reg}



tx\+\_\+seq\+\_\+reg;Register Addresses\+: 42\mbox{[}14\+:3\mbox{]};Stores the sequence of led switching in this register.;2-\/1-\/0-\/2-\/1-\/0. The sequence will come as 0-\/1-\/2-\/0-\/1-\/2 

\mbox{\Hypertarget{class_o_p_t3101_registers_abfff16e44f89b0db5bffbf56fb955bfb}\label{class_o_p_t3101_registers_abfff16e44f89b0db5bffbf56fb955bfb}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!unmask\+\_\+illumen\+\_\+intxtalk@{unmask\+\_\+illumen\+\_\+intxtalk}}
\index{unmask\+\_\+illumen\+\_\+intxtalk@{unmask\+\_\+illumen\+\_\+intxtalk}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{unmask\+\_\+illumen\+\_\+intxtalk}{unmask\_illumen\_intxtalk}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::unmask\+\_\+illumen\+\_\+intxtalk}



unmask\+\_\+illumen\+\_\+intxtalk;Register Addresses\+: 113\mbox{[}17\+:17\mbox{]};Mask internal crosstalk signal gating illum\+\_\+en. 

\mbox{\Hypertarget{class_o_p_t3101_registers_ab7e048b48ce2dbfcc65b22d20d3cb561}\label{class_o_p_t3101_registers_ab7e048b48ce2dbfcc65b22d20d3cb561}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!use\+\_\+xtalk\+\_\+filt\+\_\+illum@{use\+\_\+xtalk\+\_\+filt\+\_\+illum}}
\index{use\+\_\+xtalk\+\_\+filt\+\_\+illum@{use\+\_\+xtalk\+\_\+filt\+\_\+illum}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{use\+\_\+xtalk\+\_\+filt\+\_\+illum}{use\_xtalk\_filt\_illum}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::use\+\_\+xtalk\+\_\+filt\+\_\+illum}



use\+\_\+xtalk\+\_\+filt\+\_\+illum;Register Addresses\+: 46\mbox{[}7\+:7\mbox{]}; 

\mbox{\Hypertarget{class_o_p_t3101_registers_a6b0e2c72ef5fc4113d7226786b644a97}\label{class_o_p_t3101_registers_a6b0e2c72ef5fc4113d7226786b644a97}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!use\+\_\+xtalk\+\_\+filt\+\_\+int@{use\+\_\+xtalk\+\_\+filt\+\_\+int}}
\index{use\+\_\+xtalk\+\_\+filt\+\_\+int@{use\+\_\+xtalk\+\_\+filt\+\_\+int}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{use\+\_\+xtalk\+\_\+filt\+\_\+int}{use\_xtalk\_filt\_int}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::use\+\_\+xtalk\+\_\+filt\+\_\+int}



use\+\_\+xtalk\+\_\+filt\+\_\+int;Register Addresses\+: 46\mbox{[}5\+:5\mbox{]};Whehter to use filter or direct sampling for intrinsic crosstalk. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a5fd95ca60881d151fa12abad6d1a18ad}\label{class_o_p_t3101_registers_a5fd95ca60881d151fa12abad6d1a18ad}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!use\+\_\+xtalk\+\_\+reg\+\_\+illum@{use\+\_\+xtalk\+\_\+reg\+\_\+illum}}
\index{use\+\_\+xtalk\+\_\+reg\+\_\+illum@{use\+\_\+xtalk\+\_\+reg\+\_\+illum}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{use\+\_\+xtalk\+\_\+reg\+\_\+illum}{use\_xtalk\_reg\_illum}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::use\+\_\+xtalk\+\_\+reg\+\_\+illum}



use\+\_\+xtalk\+\_\+reg\+\_\+illum;Register Addresses\+: 46\mbox{[}8\+:8\mbox{]};For optical default is to use the register values. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a5cb06f9ac11c7f0772bae4e99139bf36}\label{class_o_p_t3101_registers_a5cb06f9ac11c7f0772bae4e99139bf36}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!use\+\_\+xtalk\+\_\+reg\+\_\+int@{use\+\_\+xtalk\+\_\+reg\+\_\+int}}
\index{use\+\_\+xtalk\+\_\+reg\+\_\+int@{use\+\_\+xtalk\+\_\+reg\+\_\+int}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{use\+\_\+xtalk\+\_\+reg\+\_\+int}{use\_xtalk\_reg\_int}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::use\+\_\+xtalk\+\_\+reg\+\_\+int}



use\+\_\+xtalk\+\_\+reg\+\_\+int;Register Addresses\+: 46\mbox{[}6\+:6\mbox{]};Whether to use register or filter/sample for intrinsic. 

\mbox{\Hypertarget{class_o_p_t3101_registers_a998237de51882bdbb1c5192045ed76de}\label{class_o_p_t3101_registers_a998237de51882bdbb1c5192045ed76de}} 
\index{O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}!xtalk\+\_\+filt\+\_\+time\+\_\+const@{xtalk\+\_\+filt\+\_\+time\+\_\+const}}
\index{xtalk\+\_\+filt\+\_\+time\+\_\+const@{xtalk\+\_\+filt\+\_\+time\+\_\+const}!O\+P\+T3101\+Registers@{O\+P\+T3101\+Registers}}
\subsubsection{\texorpdfstring{xtalk\+\_\+filt\+\_\+time\+\_\+const}{xtalk\_filt\_time\_const}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdev_register}{dev\+Register}} O\+P\+T3101\+Registers\+::xtalk\+\_\+filt\+\_\+time\+\_\+const}



xtalk\+\_\+filt\+\_\+time\+\_\+const;Register Addresses\+: 46\mbox{[}23\+:20\mbox{]};Time constant during crosstalk filtering. Higher the time constant slower the filtering is. 



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/folders/d/scripts/cpp/\+O\+P\+T3101\+S\+D\+K/\+O\+P\+T3101\+S\+D\+K/\+O\+P\+T3101\+S\+D\+K/\mbox{\hyperlink{_o_p_t3101_register_definition_8h}{O\+P\+T3101\+Register\+Definition.\+h}}\item 
C\+:/folders/d/scripts/cpp/\+O\+P\+T3101\+S\+D\+K/\+O\+P\+T3101\+S\+D\+K/\+O\+P\+T3101\+S\+D\+K/\mbox{\hyperlink{_o_p_t3101device___register_map_8cpp}{O\+P\+T3101device\+\_\+\+Register\+Map.\+cpp}}\end{DoxyCompactItemize}
