# EV19 RISC-V Softcore

## Microarchitecture
<p align="center">
  <img src="https://raw.githubusercontent.com/tlifschitz/EV19-RISC-V/master/Images/EV19%20RISC-V%20Microarchitecture.png" />
</p>

### Fetch


### Decode


### Execute


### Memory access


### Writeback


### Hazard and Forwarding Unit


### Branch Predictor


## System on a Chip (SoC)
<p align="center">
  <img src="https://raw.githubusercontent.com/tlifschitz/EV19-RISC-V/master/Images/EV19%20SoC.png" />
</p>

### Memory mapped peripherals
<p align="center">
  <img src="https://raw.githubusercontent.com/EV19-RISC-V/HDL/master/Images/platform-designer-peripherals.png" />
</p>

### Video output
<p align="center">
  <img src="https://raw.githubusercontent.com/EV19-RISC-V/HDL/master/Images/platform-designer-video-output.png" />
</p>

