// Seed: 1511711918
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  output id_4;
  inout id_3;
  inout id_2;
  input id_1;
  type_7(
      id_3, id_4, id_5
  );
  logic id_5 = {1{1 >= 1}};
  assign id_3 = 1;
  logic id_6 = id_2;
endmodule
