Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Jan  8 13:59:59 2021
| Host         : monx-PC running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_2_wrapper
| Device       : 7a35t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: design_2_i/USB_FIFO_0/inst/new_input_Clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.203       -2.400                     12                  237        0.154        0.000                      0                  237        3.000        0.000                       0                   102  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
sys_clock                        {0.000 5.000}      10.000          100.000         
  clk_out1_design_2_clk_wiz_1_0  {0.000 5.000}      10.000          100.000         
  clk_out2_design_2_clk_wiz_1_0  {0.000 12.500}     25.000          40.000          
  clk_out3_design_2_clk_wiz_1_0  {6.250 18.750}     25.000          40.000          
  clkfbout_design_2_clk_wiz_1_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_2_clk_wiz_1_0        7.225        0.000                      0                   44        0.216        0.000                      0                   44        4.500        0.000                       0                    28  
  clk_out2_design_2_clk_wiz_1_0       20.451        0.000                      0                  116        0.154        0.000                      0                  116       12.000        0.000                       0                    56  
  clk_out3_design_2_clk_wiz_1_0       23.118        0.000                      0                   12        0.262        0.000                      0                   12       12.000        0.000                       0                    14  
  clkfbout_design_2_clk_wiz_1_0                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_2_clk_wiz_1_0  clk_out1_design_2_clk_wiz_1_0        2.719        0.000                      0                   19        0.240        0.000                      0                   19  
clk_out1_design_2_clk_wiz_1_0  clk_out2_design_2_clk_wiz_1_0        2.106        0.000                      0                   13        0.215        0.000                      0                   13  
clk_out3_design_2_clk_wiz_1_0  clk_out2_design_2_clk_wiz_1_0       17.166        0.000                      0                   12        5.924        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_2_clk_wiz_1_0  clk_out2_design_2_clk_wiz_1_0        2.640        0.000                      0                   41        0.174        0.000                      0                   41  
**async_default**              clk_out1_design_2_clk_wiz_1_0  clk_out3_design_2_clk_wiz_1_0       -0.203       -2.400                     12                   12        3.627        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_2_clk_wiz_1_0
  To Clock:  clk_out1_design_2_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        7.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.225ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@10.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.765ns (30.109%)  route 1.776ns (69.891%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.035ns = ( 8.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.450 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.025    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.355    -0.589    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.379    -0.210 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.802     0.592    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg_n_0_[1]
    SLICE_X9Y88          LUT4 (Prop_lut4_I0_O)        0.119     0.711 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_3/O
                         net (fo=1, routed)           0.561     1.272    design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_3_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I5_O)        0.267     1.539 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.413     1.952    design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_1_n_0
    SLICE_X8Y87          FDPE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.643    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.720 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.245     8.965    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X8Y87          FDPE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.422     9.387    
                         clock uncertainty           -0.074     9.313    
    SLICE_X8Y87          FDPE (Setup_fdpe_C_CE)      -0.136     9.177    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -1.952    
  -------------------------------------------------------------------
                         slack                                  7.225    

Slack (MET) :             7.225ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@10.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.765ns (30.109%)  route 1.776ns (69.891%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.035ns = ( 8.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.450 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.025    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.355    -0.589    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.379    -0.210 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.802     0.592    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg_n_0_[1]
    SLICE_X9Y88          LUT4 (Prop_lut4_I0_O)        0.119     0.711 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_3/O
                         net (fo=1, routed)           0.561     1.272    design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_3_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I5_O)        0.267     1.539 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.413     1.952    design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_1_n_0
    SLICE_X8Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.643    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.720 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.245     8.965    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X8Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.422     9.387    
                         clock uncertainty           -0.074     9.313    
    SLICE_X8Y87          FDCE (Setup_fdce_C_CE)      -0.136     9.177    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -1.952    
  -------------------------------------------------------------------
                         slack                                  7.225    

Slack (MET) :             7.225ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@10.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.765ns (30.109%)  route 1.776ns (69.891%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.035ns = ( 8.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.450 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.025    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.355    -0.589    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.379    -0.210 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.802     0.592    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg_n_0_[1]
    SLICE_X9Y88          LUT4 (Prop_lut4_I0_O)        0.119     0.711 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_3/O
                         net (fo=1, routed)           0.561     1.272    design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_3_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I5_O)        0.267     1.539 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.413     1.952    design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_1_n_0
    SLICE_X8Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.643    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.720 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.245     8.965    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X8Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.422     9.387    
                         clock uncertainty           -0.074     9.313    
    SLICE_X8Y87          FDCE (Setup_fdce_C_CE)      -0.136     9.177    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -1.952    
  -------------------------------------------------------------------
                         slack                                  7.225    

Slack (MET) :             7.225ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@10.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.765ns (30.109%)  route 1.776ns (69.891%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.035ns = ( 8.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.450 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.025    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.355    -0.589    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.379    -0.210 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.802     0.592    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg_n_0_[1]
    SLICE_X9Y88          LUT4 (Prop_lut4_I0_O)        0.119     0.711 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_3/O
                         net (fo=1, routed)           0.561     1.272    design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_3_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I5_O)        0.267     1.539 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.413     1.952    design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_1_n_0
    SLICE_X8Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.643    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.720 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.245     8.965    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X8Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.422     9.387    
                         clock uncertainty           -0.074     9.313    
    SLICE_X8Y87          FDCE (Setup_fdce_C_CE)      -0.136     9.177    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -1.952    
  -------------------------------------------------------------------
                         slack                                  7.225    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@10.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.765ns (31.994%)  route 1.626ns (68.006%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.035ns = ( 8.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.450 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.025    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.355    -0.589    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.379    -0.210 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.802     0.592    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg_n_0_[1]
    SLICE_X9Y88          LUT4 (Prop_lut4_I0_O)        0.119     0.711 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_3/O
                         net (fo=1, routed)           0.561     1.272    design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_3_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I5_O)        0.267     1.539 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.263     1.802    design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_1_n_0
    SLICE_X9Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.643    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.720 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.245     8.965    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.446     9.411    
                         clock uncertainty           -0.074     9.337    
    SLICE_X9Y87          FDCE (Setup_fdce_C_CE)      -0.168     9.169    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -1.802    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@10.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.765ns (31.994%)  route 1.626ns (68.006%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.035ns = ( 8.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.450 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.025    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.355    -0.589    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.379    -0.210 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.802     0.592    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg_n_0_[1]
    SLICE_X9Y88          LUT4 (Prop_lut4_I0_O)        0.119     0.711 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_3/O
                         net (fo=1, routed)           0.561     1.272    design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_3_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I5_O)        0.267     1.539 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.263     1.802    design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_1_n_0
    SLICE_X9Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.643    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.720 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.245     8.965    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.446     9.411    
                         clock uncertainty           -0.074     9.337    
    SLICE_X9Y87          FDCE (Setup_fdce_C_CE)      -0.168     9.169    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -1.802    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.859ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/rxf_n_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/rd_n_q_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@10.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.630ns (34.599%)  route 1.191ns (65.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.035ns = ( 8.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.450 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.025    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.421    -0.523    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X6Y87          FDRE                                         r  design_2_i/USB_FIFO_0/inst/rxf_n_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.398    -0.125 f  design_2_i/USB_FIFO_0/inst/rxf_n_sync_reg/Q
                         net (fo=3, routed)           0.905     0.780    design_2_i/USB_FIFO_0/inst/rxf_n_sync
    SLICE_X8Y88          LUT5 (Prop_lut5_I3_O)        0.232     1.012 r  design_2_i/USB_FIFO_0/inst/rd_n_q_i_1/O
                         net (fo=1, routed)           0.286     1.298    design_2_i/USB_FIFO_0/inst/rd_n_q_i_1_n_0
    SLICE_X8Y88          FDPE                                         r  design_2_i/USB_FIFO_0/inst/rd_n_q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.643    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.720 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.245     8.965    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X8Y88          FDPE                                         r  design_2_i/USB_FIFO_0/inst/rd_n_q_reg/C
                         clock pessimism              0.402     9.367    
                         clock uncertainty           -0.074     9.293    
    SLICE_X8Y88          FDPE (Setup_fdpe_C_CE)      -0.136     9.157    design_2_i/USB_FIFO_0/inst/rd_n_q_reg
  -------------------------------------------------------------------
                         required time                          9.157    
                         arrival time                          -1.298    
  -------------------------------------------------------------------
                         slack                                  7.859    

Slack (MET) :             7.943ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/wr_n_q_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@10.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.787ns  (logic 0.633ns (35.413%)  route 1.154ns (64.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.035ns = ( 8.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.450 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.025    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.355    -0.589    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X8Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDCE (Prop_fdce_C_Q)         0.398    -0.191 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[5]/Q
                         net (fo=5, routed)           0.702     0.511    design_2_i/USB_FIFO_0/inst/wr_n_q
    SLICE_X9Y88          LUT2 (Prop_lut2_I0_O)        0.235     0.746 r  design_2_i/USB_FIFO_0/inst/wr_n_q_i_1/O
                         net (fo=1, routed)           0.453     1.198    design_2_i/USB_FIFO_0/inst/wr_n_q_i_1_n_0
    SLICE_X9Y88          FDPE                                         r  design_2_i/USB_FIFO_0/inst/wr_n_q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.643    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.720 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.245     8.965    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y88          FDPE                                         r  design_2_i/USB_FIFO_0/inst/wr_n_q_reg/C
                         clock pessimism              0.419     9.384    
                         clock uncertainty           -0.074     9.310    
    SLICE_X9Y88          FDPE (Setup_fdpe_C_CE)      -0.168     9.142    design_2_i/USB_FIFO_0/inst/wr_n_q_reg
  -------------------------------------------------------------------
                         required time                          9.142    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                  7.943    

Slack (MET) :             7.977ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/LSB_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@10.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.538ns (30.400%)  route 1.232ns (69.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 8.966 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.450 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.025    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.355    -0.589    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X8Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDCE (Prop_fdce_C_Q)         0.433    -0.156 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[3]/Q
                         net (fo=5, routed)           0.839     0.683    design_2_i/USB_FIFO_0/inst/data_en
    SLICE_X9Y88          LUT5 (Prop_lut5_I2_O)        0.105     0.788 r  design_2_i/USB_FIFO_0/inst/new_input_Clk_i_1/O
                         net (fo=10, routed)          0.393     1.181    design_2_i/USB_FIFO_0/inst/LSB0
    SLICE_X10Y89         FDRE                                         r  design_2_i/USB_FIFO_0/inst/LSB_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.643    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.720 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.246     8.966    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X10Y89         FDRE                                         r  design_2_i/USB_FIFO_0/inst/LSB_reg/C
                         clock pessimism              0.402     9.368    
                         clock uncertainty           -0.074     9.294    
    SLICE_X10Y89         FDRE (Setup_fdre_C_CE)      -0.136     9.158    design_2_i/USB_FIFO_0/inst/LSB_reg
  -------------------------------------------------------------------
                         required time                          9.158    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                  7.977    

Slack (MET) :             7.977ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/data_o_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@10.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.538ns (30.400%)  route 1.232ns (69.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 8.966 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.450 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.025    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.355    -0.589    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X8Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDCE (Prop_fdce_C_Q)         0.433    -0.156 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[3]/Q
                         net (fo=5, routed)           0.839     0.683    design_2_i/USB_FIFO_0/inst/data_en
    SLICE_X9Y88          LUT5 (Prop_lut5_I2_O)        0.105     0.788 r  design_2_i/USB_FIFO_0/inst/new_input_Clk_i_1/O
                         net (fo=10, routed)          0.393     1.181    design_2_i/USB_FIFO_0/inst/LSB0
    SLICE_X10Y89         FDRE                                         r  design_2_i/USB_FIFO_0/inst/data_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.643    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.720 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.246     8.966    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X10Y89         FDRE                                         r  design_2_i/USB_FIFO_0/inst/data_o_reg[2]/C
                         clock pessimism              0.402     9.368    
                         clock uncertainty           -0.074     9.294    
    SLICE_X10Y89         FDRE (Setup_fdre_C_CE)      -0.136     9.158    design_2_i/USB_FIFO_0/inst/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                          9.158    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                  7.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.341%)  route 0.163ns (46.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.561    -0.600    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.163    -0.297    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X8Y87          LUT5 (Prop_lut5_I0_O)        0.045    -0.252 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    design_2_i/USB_FIFO_0/inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X8Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829    -0.839    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X8Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.251    -0.587    
    SLICE_X8Y87          FDCE (Hold_fdce_C_D)         0.120    -0.467    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.452%)  route 0.137ns (45.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.561    -0.600    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X8Y87          FDPE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDPE (Prop_fdpe_C_Q)         0.164    -0.436 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.137    -0.299    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg_n_0_[0]
    SLICE_X9Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829    -0.839    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.251    -0.587    
    SLICE_X9Y87          FDCE (Hold_fdce_C_D)         0.070    -0.517    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/rd_n_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.148%)  route 0.178ns (48.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.561    -0.600    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.178    -0.282    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X8Y88          LUT3 (Prop_lut3_I0_O)        0.045    -0.237 r  design_2_i/USB_FIFO_0/inst/rd_n_q_i_2/O
                         net (fo=1, routed)           0.000    -0.237    design_2_i/USB_FIFO_0/inst/rd_n_q
    SLICE_X8Y88          FDPE                                         r  design_2_i/USB_FIFO_0/inst/rd_n_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.831    -0.837    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X8Y88          FDPE                                         r  design_2_i/USB_FIFO_0/inst/rd_n_q_reg/C
                         clock pessimism              0.253    -0.583    
    SLICE_X8Y88          FDPE (Hold_fdpe_C_D)         0.120    -0.463    design_2_i/USB_FIFO_0/inst/rd_n_q_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/rxf_n_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/rxf_n_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.766%)  route 0.167ns (54.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.588    -0.573    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X7Y87          FDRE                                         r  design_2_i/USB_FIFO_0/inst/rxf_n_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  design_2_i/USB_FIFO_0/inst/rxf_n_meta_reg/Q
                         net (fo=1, routed)           0.167    -0.265    design_2_i/USB_FIFO_0/inst/rxf_n_meta
    SLICE_X6Y87          FDRE                                         r  design_2_i/USB_FIFO_0/inst/rxf_n_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.858    -0.811    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X6Y87          FDRE                                         r  design_2_i/USB_FIFO_0/inst/rxf_n_sync_reg/C
                         clock pessimism              0.250    -0.560    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.060    -0.500    design_2_i/USB_FIFO_0/inst/rxf_n_sync_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/LSB_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/new_input_Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.674%)  route 0.136ns (45.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.562    -0.599    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X10Y89         FDRE                                         r  design_2_i/USB_FIFO_0/inst/LSB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  design_2_i/USB_FIFO_0/inst/LSB_reg/Q
                         net (fo=10, routed)          0.136    -0.300    design_2_i/USB_FIFO_0/inst/LSB
    SLICE_X10Y89         FDRE                                         r  design_2_i/USB_FIFO_0/inst/new_input_Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.831    -0.837    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X10Y89         FDRE                                         r  design_2_i/USB_FIFO_0/inst/new_input_Clk_reg/C
                         clock pessimism              0.237    -0.599    
    SLICE_X10Y89         FDRE (Hold_fdre_C_D)         0.052    -0.547    design_2_i/USB_FIFO_0/inst/new_input_Clk_reg
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.613%)  route 0.174ns (48.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.561    -0.600    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.174    -0.285    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg_n_0_[1]
    SLICE_X9Y89          LUT4 (Prop_lut4_I1_O)        0.045    -0.240 r  design_2_i/USB_FIFO_0/inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    design_2_i/USB_FIFO_0/inst/counter[0]
    SLICE_X9Y89          FDCE                                         r  design_2_i/USB_FIFO_0/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.831    -0.837    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y89          FDCE                                         r  design_2_i/USB_FIFO_0/inst/counter_reg[0]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X9Y89          FDCE (Hold_fdce_C_D)         0.091    -0.492    design_2_i/USB_FIFO_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/LSB_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/data_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.900%)  route 0.184ns (47.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.562    -0.599    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X10Y89         FDRE                                         r  design_2_i/USB_FIFO_0/inst/LSB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  design_2_i/USB_FIFO_0/inst/LSB_reg/Q
                         net (fo=10, routed)          0.184    -0.251    design_2_i/USB_FIFO_0/inst/LSB
    SLICE_X10Y89         LUT3 (Prop_lut3_I2_O)        0.043    -0.208 r  design_2_i/USB_FIFO_0/inst/data_o[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    design_2_i/USB_FIFO_0/inst/data_o[2]_i_1_n_0
    SLICE_X10Y89         FDRE                                         r  design_2_i/USB_FIFO_0/inst/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.831    -0.837    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X10Y89         FDRE                                         r  design_2_i/USB_FIFO_0/inst/data_o_reg[2]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X10Y89         FDRE (Hold_fdre_C_D)         0.131    -0.468    design_2_i/USB_FIFO_0/inst/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.701%)  route 0.186ns (47.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.561    -0.600    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X8Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[3]/Q
                         net (fo=5, routed)           0.186    -0.251    design_2_i/USB_FIFO_0/inst/data_en
    SLICE_X8Y87          LUT3 (Prop_lut3_I0_O)        0.043    -0.208 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    design_2_i/USB_FIFO_0/inst/FSM_onehot_state[4]_i_1_n_0
    SLICE_X8Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829    -0.839    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X8Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X8Y87          FDCE (Hold_fdce_C_D)         0.131    -0.469    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/data_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/data_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.553%)  route 0.174ns (45.447%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.588    -0.573    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X6Y87          FDRE                                         r  design_2_i/USB_FIFO_0/inst/data_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  design_2_i/USB_FIFO_0/inst/data_en_reg/Q
                         net (fo=9, routed)           0.174    -0.235    design_2_i/USB_FIFO_0/inst/enz_7
    SLICE_X6Y87          LUT4 (Prop_lut4_I3_O)        0.045    -0.190 r  design_2_i/USB_FIFO_0/inst/data_en_i_1/O
                         net (fo=1, routed)           0.000    -0.190    design_2_i/USB_FIFO_0/inst/data_en_i_1_n_0
    SLICE_X6Y87          FDRE                                         r  design_2_i/USB_FIFO_0/inst/data_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.858    -0.811    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X6Y87          FDRE                                         r  design_2_i/USB_FIFO_0/inst/data_en_reg/C
                         clock pessimism              0.237    -0.573    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.120    -0.453    design_2_i/USB_FIFO_0/inst/data_en_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/txe_n_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/txe_n_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.533%)  route 0.167ns (50.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.588    -0.573    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X6Y87          FDRE                                         r  design_2_i/USB_FIFO_0/inst/txe_n_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  design_2_i/USB_FIFO_0/inst/txe_n_meta_reg/Q
                         net (fo=1, routed)           0.167    -0.242    design_2_i/USB_FIFO_0/inst/txe_n_meta
    SLICE_X6Y87          FDRE                                         r  design_2_i/USB_FIFO_0/inst/txe_n_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.858    -0.811    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X6Y87          FDRE                                         r  design_2_i/USB_FIFO_0/inst/txe_n_sync_reg/C
                         clock pessimism              0.237    -0.573    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.063    -0.510    design_2_i/USB_FIFO_0/inst/txe_n_sync_reg
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_2_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    design_2_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X8Y87      design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y87      design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y87      design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y87      design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y87      design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y87      design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y89     design_2_i/USB_FIFO_0/inst/LSB_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y89      design_2_i/USB_FIFO_0/inst/counter_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X8Y87      design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y87      design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y87      design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y87      design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y87      design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y87      design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y87      design_2_i/USB_FIFO_0/inst/data_en_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X8Y88      design_2_i/USB_FIFO_0/inst/rd_n_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y87      design_2_i/USB_FIFO_0/inst/rxf_n_meta_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y87      design_2_i/USB_FIFO_0/inst/rxf_n_sync_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X8Y87      design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y87      design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y87      design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y87      design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y87      design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y87      design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y89     design_2_i/USB_FIFO_0/inst/LSB_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y89      design_2_i/USB_FIFO_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y89      design_2_i/USB_FIFO_0/inst/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y89      design_2_i/USB_FIFO_0/inst/data_o_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_2_clk_wiz_1_0
  To Clock:  clk_out2_design_2_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       20.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.451ns  (required time - arrival time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out2_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 1.083ns (25.896%)  route 3.099ns (74.104%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 23.967 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.425    -0.519    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y94          FDPE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDPE (Prop_fdpe_C_Q)         0.433    -0.086 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/Q
                         net (fo=3, routed)           0.971     0.885    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]
    SLICE_X7Y95          LUT2 (Prop_lut2_I0_O)        0.105     0.990 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12/O
                         net (fo=1, routed)           0.000     0.990    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.430 f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]_i_3/CO[3]
                         net (fo=20, routed)          1.541     2.970    design_2_i/MPairStorageControll_0/inst/p_5_in
    SLICE_X7Y91          LUT6 (Prop_lut6_I1_O)        0.105     3.075 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.588     3.663    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.247    23.967    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/C
                         clock pessimism              0.402    24.369    
                         clock uncertainty           -0.087    24.282    
    SLICE_X9Y90          FDRE (Setup_fdre_C_CE)      -0.168    24.114    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]
  -------------------------------------------------------------------
                         required time                         24.114    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                 20.451    

Slack (MET) :             20.451ns  (required time - arrival time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out2_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 1.083ns (25.896%)  route 3.099ns (74.104%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 23.967 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.425    -0.519    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y94          FDPE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDPE (Prop_fdpe_C_Q)         0.433    -0.086 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/Q
                         net (fo=3, routed)           0.971     0.885    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]
    SLICE_X7Y95          LUT2 (Prop_lut2_I0_O)        0.105     0.990 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12/O
                         net (fo=1, routed)           0.000     0.990    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.430 f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]_i_3/CO[3]
                         net (fo=20, routed)          1.541     2.970    design_2_i/MPairStorageControll_0/inst/p_5_in
    SLICE_X7Y91          LUT6 (Prop_lut6_I1_O)        0.105     3.075 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.588     3.663    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.247    23.967    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/C
                         clock pessimism              0.402    24.369    
                         clock uncertainty           -0.087    24.282    
    SLICE_X9Y90          FDRE (Setup_fdre_C_CE)      -0.168    24.114    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]
  -------------------------------------------------------------------
                         required time                         24.114    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                 20.451    

Slack (MET) :             20.451ns  (required time - arrival time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out2_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 1.083ns (25.896%)  route 3.099ns (74.104%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 23.967 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.425    -0.519    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y94          FDPE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDPE (Prop_fdpe_C_Q)         0.433    -0.086 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/Q
                         net (fo=3, routed)           0.971     0.885    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]
    SLICE_X7Y95          LUT2 (Prop_lut2_I0_O)        0.105     0.990 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12/O
                         net (fo=1, routed)           0.000     0.990    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.430 f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]_i_3/CO[3]
                         net (fo=20, routed)          1.541     2.970    design_2_i/MPairStorageControll_0/inst/p_5_in
    SLICE_X7Y91          LUT6 (Prop_lut6_I1_O)        0.105     3.075 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.588     3.663    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.247    23.967    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]/C
                         clock pessimism              0.402    24.369    
                         clock uncertainty           -0.087    24.282    
    SLICE_X9Y90          FDRE (Setup_fdre_C_CE)      -0.168    24.114    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]
  -------------------------------------------------------------------
                         required time                         24.114    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                 20.451    

Slack (MET) :             20.451ns  (required time - arrival time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out2_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 1.083ns (25.896%)  route 3.099ns (74.104%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 23.967 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.425    -0.519    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y94          FDPE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDPE (Prop_fdpe_C_Q)         0.433    -0.086 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/Q
                         net (fo=3, routed)           0.971     0.885    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]
    SLICE_X7Y95          LUT2 (Prop_lut2_I0_O)        0.105     0.990 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12/O
                         net (fo=1, routed)           0.000     0.990    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.430 f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]_i_3/CO[3]
                         net (fo=20, routed)          1.541     2.970    design_2_i/MPairStorageControll_0/inst/p_5_in
    SLICE_X7Y91          LUT6 (Prop_lut6_I1_O)        0.105     3.075 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.588     3.663    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.247    23.967    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/C
                         clock pessimism              0.402    24.369    
                         clock uncertainty           -0.087    24.282    
    SLICE_X9Y90          FDRE (Setup_fdre_C_CE)      -0.168    24.114    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]
  -------------------------------------------------------------------
                         required time                         24.114    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                 20.451    

Slack (MET) :             20.451ns  (required time - arrival time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out2_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 1.083ns (25.896%)  route 3.099ns (74.104%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 23.967 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.425    -0.519    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y94          FDPE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDPE (Prop_fdpe_C_Q)         0.433    -0.086 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/Q
                         net (fo=3, routed)           0.971     0.885    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]
    SLICE_X7Y95          LUT2 (Prop_lut2_I0_O)        0.105     0.990 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12/O
                         net (fo=1, routed)           0.000     0.990    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.430 f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]_i_3/CO[3]
                         net (fo=20, routed)          1.541     2.970    design_2_i/MPairStorageControll_0/inst/p_5_in
    SLICE_X7Y91          LUT6 (Prop_lut6_I1_O)        0.105     3.075 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.588     3.663    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.247    23.967    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/C
                         clock pessimism              0.402    24.369    
                         clock uncertainty           -0.087    24.282    
    SLICE_X9Y90          FDRE (Setup_fdre_C_CE)      -0.168    24.114    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]
  -------------------------------------------------------------------
                         required time                         24.114    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                 20.451    

Slack (MET) :             20.572ns  (required time - arrival time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out2_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 1.083ns (26.661%)  route 2.979ns (73.339%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 23.968 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.425    -0.519    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y94          FDPE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDPE (Prop_fdpe_C_Q)         0.433    -0.086 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/Q
                         net (fo=3, routed)           0.971     0.885    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]
    SLICE_X7Y95          LUT2 (Prop_lut2_I0_O)        0.105     0.990 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12/O
                         net (fo=1, routed)           0.000     0.990    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.430 f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]_i_3/CO[3]
                         net (fo=20, routed)          1.541     2.970    design_2_i/MPairStorageControll_0/inst/p_5_in
    SLICE_X7Y91          LUT6 (Prop_lut6_I1_O)        0.105     3.075 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.468     3.543    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.248    23.968    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/C
                         clock pessimism              0.402    24.370    
                         clock uncertainty           -0.087    24.283    
    SLICE_X9Y92          FDRE (Setup_fdre_C_CE)      -0.168    24.115    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]
  -------------------------------------------------------------------
                         required time                         24.115    
                         arrival time                          -3.543    
  -------------------------------------------------------------------
                         slack                                 20.572    

Slack (MET) :             20.572ns  (required time - arrival time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out2_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 1.083ns (26.661%)  route 2.979ns (73.339%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 23.968 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.425    -0.519    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y94          FDPE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDPE (Prop_fdpe_C_Q)         0.433    -0.086 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/Q
                         net (fo=3, routed)           0.971     0.885    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]
    SLICE_X7Y95          LUT2 (Prop_lut2_I0_O)        0.105     0.990 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12/O
                         net (fo=1, routed)           0.000     0.990    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.430 f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]_i_3/CO[3]
                         net (fo=20, routed)          1.541     2.970    design_2_i/MPairStorageControll_0/inst/p_5_in
    SLICE_X7Y91          LUT6 (Prop_lut6_I1_O)        0.105     3.075 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.468     3.543    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.248    23.968    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/C
                         clock pessimism              0.402    24.370    
                         clock uncertainty           -0.087    24.283    
    SLICE_X9Y92          FDRE (Setup_fdre_C_CE)      -0.168    24.115    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]
  -------------------------------------------------------------------
                         required time                         24.115    
                         arrival time                          -3.543    
  -------------------------------------------------------------------
                         slack                                 20.572    

Slack (MET) :             20.572ns  (required time - arrival time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out2_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 1.083ns (26.661%)  route 2.979ns (73.339%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 23.968 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.425    -0.519    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y94          FDPE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDPE (Prop_fdpe_C_Q)         0.433    -0.086 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/Q
                         net (fo=3, routed)           0.971     0.885    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]
    SLICE_X7Y95          LUT2 (Prop_lut2_I0_O)        0.105     0.990 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12/O
                         net (fo=1, routed)           0.000     0.990    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.430 f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]_i_3/CO[3]
                         net (fo=20, routed)          1.541     2.970    design_2_i/MPairStorageControll_0/inst/p_5_in
    SLICE_X7Y91          LUT6 (Prop_lut6_I1_O)        0.105     3.075 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.468     3.543    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.248    23.968    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]/C
                         clock pessimism              0.402    24.370    
                         clock uncertainty           -0.087    24.283    
    SLICE_X9Y92          FDRE (Setup_fdre_C_CE)      -0.168    24.115    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]
  -------------------------------------------------------------------
                         required time                         24.115    
                         arrival time                          -3.543    
  -------------------------------------------------------------------
                         slack                                 20.572    

Slack (MET) :             20.572ns  (required time - arrival time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out2_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 1.083ns (26.661%)  route 2.979ns (73.339%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 23.968 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.425    -0.519    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y94          FDPE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDPE (Prop_fdpe_C_Q)         0.433    -0.086 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/Q
                         net (fo=3, routed)           0.971     0.885    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]
    SLICE_X7Y95          LUT2 (Prop_lut2_I0_O)        0.105     0.990 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12/O
                         net (fo=1, routed)           0.000     0.990    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.430 f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]_i_3/CO[3]
                         net (fo=20, routed)          1.541     2.970    design_2_i/MPairStorageControll_0/inst/p_5_in
    SLICE_X7Y91          LUT6 (Prop_lut6_I1_O)        0.105     3.075 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.468     3.543    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.248    23.968    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/C
                         clock pessimism              0.402    24.370    
                         clock uncertainty           -0.087    24.283    
    SLICE_X9Y92          FDRE (Setup_fdre_C_CE)      -0.168    24.115    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]
  -------------------------------------------------------------------
                         required time                         24.115    
                         arrival time                          -3.543    
  -------------------------------------------------------------------
                         slack                                 20.572    

Slack (MET) :             20.572ns  (required time - arrival time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out2_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 1.083ns (26.661%)  route 2.979ns (73.339%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 23.968 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.425    -0.519    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y94          FDPE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDPE (Prop_fdpe_C_Q)         0.433    -0.086 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/Q
                         net (fo=3, routed)           0.971     0.885    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]
    SLICE_X7Y95          LUT2 (Prop_lut2_I0_O)        0.105     0.990 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12/O
                         net (fo=1, routed)           0.000     0.990    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh[0]_i_12_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.430 f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]_i_3/CO[3]
                         net (fo=20, routed)          1.541     2.970    design_2_i/MPairStorageControll_0/inst/p_5_in
    SLICE_X7Y91          LUT6 (Prop_lut6_I1_O)        0.105     3.075 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.468     3.543    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.248    23.968    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/C
                         clock pessimism              0.402    24.370    
                         clock uncertainty           -0.087    24.283    
    SLICE_X9Y92          FDRE (Setup_fdre_C_CE)      -0.168    24.115    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]
  -------------------------------------------------------------------
                         required time                         24.115    
                         arrival time                          -3.543    
  -------------------------------------------------------------------
                         slack                                 20.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out2_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.861%)  route 0.365ns (72.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.563    -0.598    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/Q
                         net (fo=1, routed)           0.365    -0.092    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg_1[5]
    RAMB36_X0Y18         RAMB36E1                                     r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.872    -0.796    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/ClkIn
    RAMB36_X0Y18         RAMB36E1                                     r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/CLKARDCLK
                         clock pessimism              0.253    -0.543    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296    -0.247    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out2_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.128ns (27.961%)  route 0.330ns (72.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.563    -0.598    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/Q
                         net (fo=1, routed)           0.330    -0.141    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg_1[6]
    RAMB36_X0Y18         RAMB36E1                                     r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.872    -0.796    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/ClkIn
    RAMB36_X0Y18         RAMB36E1                                     r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/CLKARDCLK
                         clock pessimism              0.253    -0.543    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.242    -0.301    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out2_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.128ns (27.399%)  route 0.339ns (72.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.563    -0.598    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/Q
                         net (fo=1, routed)           0.339    -0.131    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg_1[7]
    RAMB36_X0Y18         RAMB36E1                                     r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.872    -0.796    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/ClkIn
    RAMB36_X0Y18         RAMB36E1                                     r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/CLKARDCLK
                         clock pessimism              0.253    -0.543    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.242    -0.301    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out2_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.141ns (26.792%)  route 0.385ns (73.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.563    -0.598    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/Q
                         net (fo=1, routed)           0.385    -0.072    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg_1[10]
    RAMB36_X0Y18         RAMB36E1                                     r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.872    -0.796    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/ClkIn
    RAMB36_X0Y18         RAMB36E1                                     r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/CLKARDCLK
                         clock pessimism              0.253    -0.543    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296    -0.247    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out2_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.253%)  route 0.271ns (65.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.590    -0.571    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X7Y91          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][0]/Q
                         net (fo=3, routed)           0.271    -0.160    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/Q[0]
    RAMB36_X0Y18         RAMB36E1                                     r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.872    -0.796    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/ClkIn
    RAMB36_X0Y18         RAMB36E1                                     r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/CLKARDCLK
                         clock pessimism              0.273    -0.523    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.340    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out2_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.141ns (26.117%)  route 0.399ns (73.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.563    -0.598    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]/Q
                         net (fo=1, routed)           0.399    -0.059    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg_1[3]
    RAMB36_X0Y18         RAMB36E1                                     r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.872    -0.796    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/ClkIn
    RAMB36_X0Y18         RAMB36E1                                     r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/CLKARDCLK
                         clock pessimism              0.253    -0.543    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.247    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out2_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.083%)  route 0.400ns (73.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.563    -0.598    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/Q
                         net (fo=1, routed)           0.400    -0.058    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg_1[1]
    RAMB36_X0Y18         RAMB36E1                                     r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.872    -0.796    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/ClkIn
    RAMB36_X0Y18         RAMB36E1                                     r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/CLKARDCLK
                         clock pessimism              0.253    -0.543    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.247    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out2_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.209ns (69.460%)  route 0.092ns (30.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.590    -0.571    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y90          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][10]/Q
                         net (fo=2, routed)           0.092    -0.316    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][10]
    SLICE_X7Y90          LUT2 (Prop_lut2_I0_O)        0.045    -0.271 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr[0][10]_i_2/O
                         net (fo=1, routed)           0.000    -0.271    design_2_i/MPairStorageControll_0/inst/p_1_in[10]
    SLICE_X7Y90          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.860    -0.808    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X7Y90          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][10]/C
                         clock pessimism              0.249    -0.558    
    SLICE_X7Y90          FDCE (Hold_fdce_C_D)         0.091    -0.467    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][10]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out2_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.141ns (25.527%)  route 0.411ns (74.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.563    -0.598    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/Q
                         net (fo=1, routed)           0.411    -0.046    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg_1[4]
    RAMB36_X0Y18         RAMB36E1                                     r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.872    -0.796    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/ClkIn
    RAMB36_X0Y18         RAMB36E1                                     r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/CLKARDCLK
                         clock pessimism              0.253    -0.543    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296    -0.247    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out2_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.559%)  route 0.306ns (68.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.590    -0.571    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X7Y90          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][4]/Q
                         net (fo=3, routed)           0.306    -0.125    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/Q[4]
    RAMB36_X0Y18         RAMB36E1                                     r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.872    -0.796    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/ClkIn
    RAMB36_X0Y18         RAMB36E1                                     r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/CLKARDCLK
                         clock pessimism              0.273    -0.523    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.340    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_2_clk_wiz_1_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y18     design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y0    design_2_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X9Y90      design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X9Y92      design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X9Y92      design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X9Y90      design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X9Y90      design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X9Y92      design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X9Y90      design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y90      design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y90      design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y90      design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y90      design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y90      design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X5Y90      design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X5Y90      design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X6Y90      design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X5Y90      design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X6Y90      design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y90      design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y92      design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y92      design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y90      design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y90      design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y92      design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y90      design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y92      design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y90      design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y92      design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_2_clk_wiz_1_0
  To Clock:  clk_out3_design_2_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       23.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.118ns  (required time - arrival time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_2_clk_wiz_1_0 rise@31.250ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        1.870ns  (logic 1.344ns (71.888%)  route 0.526ns (28.112%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 30.218 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 5.663 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.357     5.663    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDCE (Prop_fdce_C_Q)         0.433     6.096 r  design_2_i/Data_generator_0/inst/buff_data_reg[1]/Q
                         net (fo=2, routed)           0.526     6.622    design_2_i/Data_generator_0/inst/DataOut[1]
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     7.171 r  design_2_i/Data_generator_0/inst/buff_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    design_2_i/Data_generator_0/inst/buff_data_reg[3]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.271 r  design_2_i/Data_generator_0/inst/buff_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    design_2_i/Data_generator_0/inst/buff_data_reg[7]_i_1_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     7.533 r  design_2_i/Data_generator_0/inst/buff_data_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.533    design_2_i/Data_generator_0/inst/buff_data_reg[11]_i_1_n_4
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    31.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    32.594 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    33.597    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    27.536 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    28.893    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.970 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.248    30.218    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[11]/C
                         clock pessimism              0.419    30.637    
                         clock uncertainty           -0.087    30.550    
    SLICE_X8Y92          FDCE (Setup_fdce_C_D)        0.101    30.651    design_2_i/Data_generator_0/inst/buff_data_reg[11]
  -------------------------------------------------------------------
                         required time                         30.651    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                 23.118    

Slack (MET) :             23.123ns  (required time - arrival time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_2_clk_wiz_1_0 rise@31.250ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        1.865ns  (logic 1.339ns (71.813%)  route 0.526ns (28.187%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 30.218 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 5.663 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.357     5.663    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDCE (Prop_fdce_C_Q)         0.433     6.096 r  design_2_i/Data_generator_0/inst/buff_data_reg[1]/Q
                         net (fo=2, routed)           0.526     6.622    design_2_i/Data_generator_0/inst/DataOut[1]
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     7.171 r  design_2_i/Data_generator_0/inst/buff_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    design_2_i/Data_generator_0/inst/buff_data_reg[3]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.271 r  design_2_i/Data_generator_0/inst/buff_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    design_2_i/Data_generator_0/inst/buff_data_reg[7]_i_1_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.528 r  design_2_i/Data_generator_0/inst/buff_data_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.528    design_2_i/Data_generator_0/inst/buff_data_reg[11]_i_1_n_6
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    31.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    32.594 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    33.597    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    27.536 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    28.893    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.970 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.248    30.218    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[9]/C
                         clock pessimism              0.419    30.637    
                         clock uncertainty           -0.087    30.550    
    SLICE_X8Y92          FDCE (Setup_fdce_C_D)        0.101    30.651    design_2_i/Data_generator_0/inst/buff_data_reg[9]
  -------------------------------------------------------------------
                         required time                         30.651    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                 23.123    

Slack (MET) :             23.181ns  (required time - arrival time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_2_clk_wiz_1_0 rise@31.250ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        1.807ns  (logic 1.281ns (70.908%)  route 0.526ns (29.092%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 30.218 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 5.663 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.357     5.663    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDCE (Prop_fdce_C_Q)         0.433     6.096 r  design_2_i/Data_generator_0/inst/buff_data_reg[1]/Q
                         net (fo=2, routed)           0.526     6.622    design_2_i/Data_generator_0/inst/DataOut[1]
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     7.171 r  design_2_i/Data_generator_0/inst/buff_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    design_2_i/Data_generator_0/inst/buff_data_reg[3]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.271 r  design_2_i/Data_generator_0/inst/buff_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    design_2_i/Data_generator_0/inst/buff_data_reg[7]_i_1_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.470 r  design_2_i/Data_generator_0/inst/buff_data_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.470    design_2_i/Data_generator_0/inst/buff_data_reg[11]_i_1_n_5
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    31.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    32.594 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    33.597    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    27.536 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    28.893    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.970 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.248    30.218    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[10]/C
                         clock pessimism              0.419    30.637    
                         clock uncertainty           -0.087    30.550    
    SLICE_X8Y92          FDCE (Setup_fdce_C_D)        0.101    30.651    design_2_i/Data_generator_0/inst/buff_data_reg[10]
  -------------------------------------------------------------------
                         required time                         30.651    
                         arrival time                          -7.470    
  -------------------------------------------------------------------
                         slack                                 23.181    

Slack (MET) :             23.202ns  (required time - arrival time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_2_clk_wiz_1_0 rise@31.250ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        1.786ns  (logic 1.260ns (70.566%)  route 0.526ns (29.434%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 30.218 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 5.663 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.357     5.663    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDCE (Prop_fdce_C_Q)         0.433     6.096 r  design_2_i/Data_generator_0/inst/buff_data_reg[1]/Q
                         net (fo=2, routed)           0.526     6.622    design_2_i/Data_generator_0/inst/DataOut[1]
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     7.171 r  design_2_i/Data_generator_0/inst/buff_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    design_2_i/Data_generator_0/inst/buff_data_reg[3]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.271 r  design_2_i/Data_generator_0/inst/buff_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    design_2_i/Data_generator_0/inst/buff_data_reg[7]_i_1_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.449 r  design_2_i/Data_generator_0/inst/buff_data_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.449    design_2_i/Data_generator_0/inst/buff_data_reg[11]_i_1_n_7
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    31.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    32.594 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    33.597    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    27.536 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    28.893    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.970 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.248    30.218    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[8]/C
                         clock pessimism              0.419    30.637    
                         clock uncertainty           -0.087    30.550    
    SLICE_X8Y92          FDCE (Setup_fdce_C_D)        0.101    30.651    design_2_i/Data_generator_0/inst/buff_data_reg[8]
  -------------------------------------------------------------------
                         required time                         30.651    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                 23.202    

Slack (MET) :             23.217ns  (required time - arrival time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_2_clk_wiz_1_0 rise@31.250ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        1.770ns  (logic 1.244ns (70.300%)  route 0.526ns (29.700%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 30.217 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 5.663 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.357     5.663    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDCE (Prop_fdce_C_Q)         0.433     6.096 r  design_2_i/Data_generator_0/inst/buff_data_reg[1]/Q
                         net (fo=2, routed)           0.526     6.622    design_2_i/Data_generator_0/inst/DataOut[1]
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     7.171 r  design_2_i/Data_generator_0/inst/buff_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    design_2_i/Data_generator_0/inst/buff_data_reg[3]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     7.433 r  design_2_i/Data_generator_0/inst/buff_data_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.433    design_2_i/Data_generator_0/inst/buff_data_reg[7]_i_1_n_4
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    31.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    32.594 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    33.597    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    27.536 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    28.893    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.970 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.247    30.217    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[7]/C
                         clock pessimism              0.419    30.636    
                         clock uncertainty           -0.087    30.549    
    SLICE_X8Y91          FDCE (Setup_fdce_C_D)        0.101    30.650    design_2_i/Data_generator_0/inst/buff_data_reg[7]
  -------------------------------------------------------------------
                         required time                         30.650    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                 23.217    

Slack (MET) :             23.222ns  (required time - arrival time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_2_clk_wiz_1_0 rise@31.250ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        1.765ns  (logic 1.239ns (70.216%)  route 0.526ns (29.784%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 30.217 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 5.663 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.357     5.663    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDCE (Prop_fdce_C_Q)         0.433     6.096 r  design_2_i/Data_generator_0/inst/buff_data_reg[1]/Q
                         net (fo=2, routed)           0.526     6.622    design_2_i/Data_generator_0/inst/DataOut[1]
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     7.171 r  design_2_i/Data_generator_0/inst/buff_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    design_2_i/Data_generator_0/inst/buff_data_reg[3]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.428 r  design_2_i/Data_generator_0/inst/buff_data_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.428    design_2_i/Data_generator_0/inst/buff_data_reg[7]_i_1_n_6
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    31.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    32.594 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    33.597    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    27.536 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    28.893    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.970 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.247    30.217    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[5]/C
                         clock pessimism              0.419    30.636    
                         clock uncertainty           -0.087    30.549    
    SLICE_X8Y91          FDCE (Setup_fdce_C_D)        0.101    30.650    design_2_i/Data_generator_0/inst/buff_data_reg[5]
  -------------------------------------------------------------------
                         required time                         30.650    
                         arrival time                          -7.428    
  -------------------------------------------------------------------
                         slack                                 23.222    

Slack (MET) :             23.280ns  (required time - arrival time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_2_clk_wiz_1_0 rise@31.250ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        1.707ns  (logic 1.181ns (69.203%)  route 0.526ns (30.797%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 30.217 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 5.663 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.357     5.663    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDCE (Prop_fdce_C_Q)         0.433     6.096 r  design_2_i/Data_generator_0/inst/buff_data_reg[1]/Q
                         net (fo=2, routed)           0.526     6.622    design_2_i/Data_generator_0/inst/DataOut[1]
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     7.171 r  design_2_i/Data_generator_0/inst/buff_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    design_2_i/Data_generator_0/inst/buff_data_reg[3]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.370 r  design_2_i/Data_generator_0/inst/buff_data_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.370    design_2_i/Data_generator_0/inst/buff_data_reg[7]_i_1_n_5
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    31.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    32.594 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    33.597    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    27.536 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    28.893    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.970 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.247    30.217    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[6]/C
                         clock pessimism              0.419    30.636    
                         clock uncertainty           -0.087    30.549    
    SLICE_X8Y91          FDCE (Setup_fdce_C_D)        0.101    30.650    design_2_i/Data_generator_0/inst/buff_data_reg[6]
  -------------------------------------------------------------------
                         required time                         30.650    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                 23.280    

Slack (MET) :             23.301ns  (required time - arrival time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_2_clk_wiz_1_0 rise@31.250ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        1.686ns  (logic 1.160ns (68.820%)  route 0.526ns (31.180%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 30.217 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 5.663 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.357     5.663    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDCE (Prop_fdce_C_Q)         0.433     6.096 r  design_2_i/Data_generator_0/inst/buff_data_reg[1]/Q
                         net (fo=2, routed)           0.526     6.622    design_2_i/Data_generator_0/inst/DataOut[1]
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     7.171 r  design_2_i/Data_generator_0/inst/buff_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    design_2_i/Data_generator_0/inst/buff_data_reg[3]_i_1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.349 r  design_2_i/Data_generator_0/inst/buff_data_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.349    design_2_i/Data_generator_0/inst/buff_data_reg[7]_i_1_n_7
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    31.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    32.594 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    33.597    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    27.536 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    28.893    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.970 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.247    30.217    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[4]/C
                         clock pessimism              0.419    30.636    
                         clock uncertainty           -0.087    30.549    
    SLICE_X8Y91          FDCE (Setup_fdce_C_D)        0.101    30.650    design_2_i/Data_generator_0/inst/buff_data_reg[4]
  -------------------------------------------------------------------
                         required time                         30.650    
                         arrival time                          -7.349    
  -------------------------------------------------------------------
                         slack                                 23.301    

Slack (MET) :             23.416ns  (required time - arrival time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_2_clk_wiz_1_0 rise@31.250ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        1.598ns  (logic 1.072ns (67.102%)  route 0.526ns (32.898%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 30.217 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 5.663 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.357     5.663    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDCE (Prop_fdce_C_Q)         0.433     6.096 r  design_2_i/Data_generator_0/inst/buff_data_reg[1]/Q
                         net (fo=2, routed)           0.526     6.622    design_2_i/Data_generator_0/inst/DataOut[1]
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.639     7.261 r  design_2_i/Data_generator_0/inst/buff_data_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.261    design_2_i/Data_generator_0/inst/buff_data_reg[3]_i_1_n_4
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    31.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    32.594 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    33.597    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    27.536 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    28.893    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.970 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.247    30.217    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[3]/C
                         clock pessimism              0.446    30.663    
                         clock uncertainty           -0.087    30.576    
    SLICE_X8Y90          FDCE (Setup_fdce_C_D)        0.101    30.677    design_2_i/Data_generator_0/inst/buff_data_reg[3]
  -------------------------------------------------------------------
                         required time                         30.677    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                 23.416    

Slack (MET) :             23.470ns  (required time - arrival time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_2_clk_wiz_1_0 rise@31.250ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        1.544ns  (logic 1.018ns (65.951%)  route 0.526ns (34.049%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 30.217 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 5.663 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.357     5.663    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDCE (Prop_fdce_C_Q)         0.433     6.096 r  design_2_i/Data_generator_0/inst/buff_data_reg[1]/Q
                         net (fo=2, routed)           0.526     6.622    design_2_i/Data_generator_0/inst/DataOut[1]
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.585     7.207 r  design_2_i/Data_generator_0/inst/buff_data_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.207    design_2_i/Data_generator_0/inst/buff_data_reg[3]_i_1_n_5
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    31.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    32.594 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    33.597    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    27.536 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    28.893    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.970 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.247    30.217    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[2]/C
                         clock pessimism              0.446    30.663    
                         clock uncertainty           -0.087    30.576    
    SLICE_X8Y90          FDCE (Setup_fdce_C_D)        0.101    30.677    design_2_i/Data_generator_0/inst/buff_data_reg[2]
  -------------------------------------------------------------------
                         required time                         30.677    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                 23.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_2_clk_wiz_1_0 rise@6.250ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.208%)  route 0.122ns (30.792%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 5.414 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 5.652 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.563     5.652    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDCE (Prop_fdce_C_Q)         0.164     5.816 r  design_2_i/Data_generator_0/inst/buff_data_reg[10]/Q
                         net (fo=2, routed)           0.122     5.937    design_2_i/Data_generator_0/inst/DataOut[10]
    SLICE_X8Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.047 r  design_2_i/Data_generator_0/inst/buff_data_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.047    design_2_i/Data_generator_0/inst/buff_data_reg[11]_i_1_n_5
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.684 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.164    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     4.019 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     4.553    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.582 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.832     5.414    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[10]/C
                         clock pessimism              0.237     5.652    
    SLICE_X8Y92          FDCE (Hold_fdce_C_D)         0.134     5.786    design_2_i/Data_generator_0/inst/buff_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.786    
                         arrival time                           6.047    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_2_clk_wiz_1_0 rise@6.250ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 5.414 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 5.652 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.563     5.652    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDCE (Prop_fdce_C_Q)         0.164     5.816 r  design_2_i/Data_generator_0/inst/buff_data_reg[6]/Q
                         net (fo=2, routed)           0.124     5.939    design_2_i/Data_generator_0/inst/DataOut[6]
    SLICE_X8Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.049 r  design_2_i/Data_generator_0/inst/buff_data_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.049    design_2_i/Data_generator_0/inst/buff_data_reg[7]_i_1_n_5
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.684 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.164    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     4.019 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     4.553    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.582 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.832     5.414    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[6]/C
                         clock pessimism              0.237     5.652    
    SLICE_X8Y91          FDCE (Hold_fdce_C_D)         0.134     5.786    design_2_i/Data_generator_0/inst/buff_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.786    
                         arrival time                           6.049    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_2_clk_wiz_1_0 rise@6.250ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 5.414 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 5.652 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.563     5.652    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDCE (Prop_fdce_C_Q)         0.164     5.816 r  design_2_i/Data_generator_0/inst/buff_data_reg[2]/Q
                         net (fo=2, routed)           0.124     5.939    design_2_i/Data_generator_0/inst/DataOut[2]
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.049 r  design_2_i/Data_generator_0/inst/buff_data_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.049    design_2_i/Data_generator_0/inst/buff_data_reg[3]_i_1_n_5
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.684 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.164    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     4.019 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     4.553    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.582 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.832     5.414    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[2]/C
                         clock pessimism              0.237     5.652    
    SLICE_X8Y90          FDCE (Hold_fdce_C_D)         0.134     5.786    design_2_i/Data_generator_0/inst/buff_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.786    
                         arrival time                           6.049    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_2_clk_wiz_1_0 rise@6.250ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.432ns  (logic 0.310ns (71.774%)  route 0.122ns (28.226%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 5.414 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 5.652 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.563     5.652    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDCE (Prop_fdce_C_Q)         0.164     5.816 r  design_2_i/Data_generator_0/inst/buff_data_reg[10]/Q
                         net (fo=2, routed)           0.122     5.937    design_2_i/Data_generator_0/inst/DataOut[10]
    SLICE_X8Y92          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     6.083 r  design_2_i/Data_generator_0/inst/buff_data_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.083    design_2_i/Data_generator_0/inst/buff_data_reg[11]_i_1_n_4
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.684 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.164    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     4.019 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     4.553    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.582 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.832     5.414    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[11]/C
                         clock pessimism              0.237     5.652    
    SLICE_X8Y92          FDCE (Hold_fdce_C_D)         0.134     5.786    design_2_i/Data_generator_0/inst/buff_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.786    
                         arrival time                           6.083    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_2_clk_wiz_1_0 rise@6.250ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.434ns  (logic 0.310ns (71.482%)  route 0.124ns (28.518%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 5.414 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 5.652 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.563     5.652    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDCE (Prop_fdce_C_Q)         0.164     5.816 r  design_2_i/Data_generator_0/inst/buff_data_reg[6]/Q
                         net (fo=2, routed)           0.124     5.939    design_2_i/Data_generator_0/inst/DataOut[6]
    SLICE_X8Y91          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     6.085 r  design_2_i/Data_generator_0/inst/buff_data_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.085    design_2_i/Data_generator_0/inst/buff_data_reg[7]_i_1_n_4
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.684 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.164    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     4.019 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     4.553    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.582 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.832     5.414    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[7]/C
                         clock pessimism              0.237     5.652    
    SLICE_X8Y91          FDCE (Hold_fdce_C_D)         0.134     5.786    design_2_i/Data_generator_0/inst/buff_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.786    
                         arrival time                           6.085    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_2_clk_wiz_1_0 rise@6.250ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.434ns  (logic 0.310ns (71.468%)  route 0.124ns (28.532%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 5.414 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 5.652 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.563     5.652    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDCE (Prop_fdce_C_Q)         0.164     5.816 r  design_2_i/Data_generator_0/inst/buff_data_reg[2]/Q
                         net (fo=2, routed)           0.124     5.939    design_2_i/Data_generator_0/inst/DataOut[2]
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     6.085 r  design_2_i/Data_generator_0/inst/buff_data_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.085    design_2_i/Data_generator_0/inst/buff_data_reg[3]_i_1_n_4
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.684 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.164    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     4.019 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     4.553    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.582 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.832     5.414    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[3]/C
                         clock pessimism              0.237     5.652    
    SLICE_X8Y90          FDCE (Hold_fdce_C_D)         0.134     5.786    design_2_i/Data_generator_0/inst/buff_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.786    
                         arrival time                           6.085    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_2_clk_wiz_1_0 rise@6.250ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.452ns  (logic 0.279ns (61.740%)  route 0.173ns (38.260%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 5.414 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 5.652 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.563     5.652    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDCE (Prop_fdce_C_Q)         0.164     5.816 f  design_2_i/Data_generator_0/inst/buff_data_reg[0]/Q
                         net (fo=2, routed)           0.173     5.988    design_2_i/Data_generator_0/inst/DataOut[0]
    SLICE_X8Y90          LUT1 (Prop_lut1_I0_O)        0.045     6.033 r  design_2_i/Data_generator_0/inst/buff_data[3]_i_2/O
                         net (fo=1, routed)           0.000     6.033    design_2_i/Data_generator_0/inst/buff_data[3]_i_2_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     6.103 r  design_2_i/Data_generator_0/inst/buff_data_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.103    design_2_i/Data_generator_0/inst/buff_data_reg[3]_i_1_n_7
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.684 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.164    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     4.019 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     4.553    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.582 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.832     5.414    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[0]/C
                         clock pessimism              0.237     5.652    
    SLICE_X8Y90          FDCE (Hold_fdce_C_D)         0.134     5.786    design_2_i/Data_generator_0/inst/buff_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.786    
                         arrival time                           6.103    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_2_clk_wiz_1_0 rise@6.250ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.457ns  (logic 0.279ns (61.113%)  route 0.178ns (38.887%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 5.414 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 5.652 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.563     5.652    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDCE (Prop_fdce_C_Q)         0.164     5.816 r  design_2_i/Data_generator_0/inst/buff_data_reg[4]/Q
                         net (fo=2, routed)           0.178     5.993    design_2_i/Data_generator_0/inst/DataOut[4]
    SLICE_X8Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     6.108 r  design_2_i/Data_generator_0/inst/buff_data_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.108    design_2_i/Data_generator_0/inst/buff_data_reg[7]_i_1_n_7
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.684 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.164    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     4.019 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     4.553    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.582 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.832     5.414    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[4]/C
                         clock pessimism              0.237     5.652    
    SLICE_X8Y91          FDCE (Hold_fdce_C_D)         0.134     5.786    design_2_i/Data_generator_0/inst/buff_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.786    
                         arrival time                           6.108    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_2_clk_wiz_1_0 rise@6.250ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.457ns  (logic 0.275ns (60.131%)  route 0.182ns (39.869%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 5.414 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 5.652 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.563     5.652    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDCE (Prop_fdce_C_Q)         0.164     5.816 r  design_2_i/Data_generator_0/inst/buff_data_reg[5]/Q
                         net (fo=2, routed)           0.182     5.998    design_2_i/Data_generator_0/inst/DataOut[5]
    SLICE_X8Y91          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     6.109 r  design_2_i/Data_generator_0/inst/buff_data_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.109    design_2_i/Data_generator_0/inst/buff_data_reg[7]_i_1_n_6
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.684 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.164    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     4.019 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     4.553    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.582 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.832     5.414    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[5]/C
                         clock pessimism              0.237     5.652    
    SLICE_X8Y91          FDCE (Hold_fdce_C_D)         0.134     5.786    design_2_i/Data_generator_0/inst/buff_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.786    
                         arrival time                           6.109    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out3_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_2_clk_wiz_1_0 rise@6.250ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.478ns  (logic 0.275ns (57.477%)  route 0.203ns (42.523%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 5.414 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 5.652 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.563     5.652    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDCE (Prop_fdce_C_Q)         0.164     5.816 r  design_2_i/Data_generator_0/inst/buff_data_reg[9]/Q
                         net (fo=2, routed)           0.203     6.019    design_2_i/Data_generator_0/inst/DataOut[9]
    SLICE_X8Y92          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     6.130 r  design_2_i/Data_generator_0/inst/buff_data_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.130    design_2_i/Data_generator_0/inst/buff_data_reg[11]_i_1_n_6
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.684 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.164    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     4.019 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     4.553    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.582 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.832     5.414    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[9]/C
                         clock pessimism              0.237     5.652    
    SLICE_X8Y92          FDCE (Hold_fdce_C_D)         0.134     5.786    design_2_i/Data_generator_0/inst/buff_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.786    
                         arrival time                           6.130    
  -------------------------------------------------------------------
                         slack                                  0.344    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_design_2_clk_wiz_1_0
Waveform(ns):       { 6.250 18.750 }
Period(ns):         25.000
Sources:            { design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y2    design_2_i/clk_wiz_1/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X8Y90      design_2_i/Data_generator_0/inst/buff_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X8Y92      design_2_i/Data_generator_0/inst/buff_data_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X8Y92      design_2_i/Data_generator_0/inst/buff_data_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X8Y90      design_2_i/Data_generator_0/inst/buff_data_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X8Y90      design_2_i/Data_generator_0/inst/buff_data_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X8Y90      design_2_i/Data_generator_0/inst/buff_data_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X8Y91      design_2_i/Data_generator_0/inst/buff_data_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X8Y91      design_2_i/Data_generator_0/inst/buff_data_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y92      design_2_i/Data_generator_0/inst/buff_data_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y92      design_2_i/Data_generator_0/inst/buff_data_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y92      design_2_i/Data_generator_0/inst/buff_data_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y92      design_2_i/Data_generator_0/inst/buff_data_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y90      design_2_i/Data_generator_0/inst/buff_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y90      design_2_i/Data_generator_0/inst/buff_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y92      design_2_i/Data_generator_0/inst/buff_data_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y92      design_2_i/Data_generator_0/inst/buff_data_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y90      design_2_i/Data_generator_0/inst/buff_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y90      design_2_i/Data_generator_0/inst/buff_data_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y90      design_2_i/Data_generator_0/inst/buff_data_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y92      design_2_i/Data_generator_0/inst/buff_data_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y92      design_2_i/Data_generator_0/inst/buff_data_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y90      design_2_i/Data_generator_0/inst/buff_data_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y90      design_2_i/Data_generator_0/inst/buff_data_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y90      design_2_i/Data_generator_0/inst/buff_data_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y91      design_2_i/Data_generator_0/inst/buff_data_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y91      design_2_i/Data_generator_0/inst/buff_data_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y91      design_2_i/Data_generator_0/inst/buff_data_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y91      design_2_i/Data_generator_0/inst/buff_data_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_2_clk_wiz_1_0
  To Clock:  clkfbout_design_2_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_2_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    design_2_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_2_clk_wiz_1_0
  To Clock:  clk_out1_design_2_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.719ns  (required time - arrival time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@30.000ns - clk_out2_design_2_clk_wiz_1_0 rise@25.000ns)
  Data Path Delay:        1.896ns  (logic 0.538ns (28.371%)  route 1.358ns (71.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.035ns = ( 28.965 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.521ns = ( 24.479 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    26.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    21.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    22.975    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    23.056 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.423    24.479    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y91          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.433    24.912 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=17, routed)          1.358    26.270    design_2_i/USB_FIFO_0/inst/enable_p
    SLICE_X8Y87          LUT5 (Prop_lut5_I2_O)        0.105    26.375 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000    26.375    design_2_i/USB_FIFO_0/inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X8Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    31.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    26.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    27.643    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    27.720 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.245    28.965    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X8Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.264    29.230    
                         clock uncertainty           -0.207    29.022    
    SLICE_X8Y87          FDCE (Setup_fdce_C_D)        0.072    29.094    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         29.094    
                         arrival time                         -26.375    
  -------------------------------------------------------------------
                         slack                                  2.719    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@30.000ns - clk_out2_design_2_clk_wiz_1_0 rise@25.000ns)
  Data Path Delay:        1.909ns  (logic 0.551ns (28.858%)  route 1.358ns (71.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.035ns = ( 28.965 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.521ns = ( 24.479 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    26.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    21.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    22.975    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    23.056 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.423    24.479    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y91          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.433    24.912 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=17, routed)          1.358    26.270    design_2_i/USB_FIFO_0/inst/enable_p
    SLICE_X8Y87          LUT3 (Prop_lut3_I1_O)        0.118    26.388 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000    26.388    design_2_i/USB_FIFO_0/inst/FSM_onehot_state[4]_i_1_n_0
    SLICE_X8Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    31.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    26.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    27.643    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    27.720 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.245    28.965    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X8Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.264    29.230    
                         clock uncertainty           -0.207    29.022    
    SLICE_X8Y87          FDCE (Setup_fdce_C_D)        0.106    29.128    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         29.128    
                         arrival time                         -26.388    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@30.000ns - clk_out2_design_2_clk_wiz_1_0 rise@25.000ns)
  Data Path Delay:        1.853ns  (logic 0.538ns (29.039%)  route 1.315ns (70.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.035ns = ( 28.965 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.521ns = ( 24.479 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    26.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    21.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    22.975    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    23.056 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.423    24.479    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y91          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.433    24.912 f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=17, routed)          1.315    26.227    design_2_i/USB_FIFO_0/inst/enable_p
    SLICE_X8Y87          LUT3 (Prop_lut3_I1_O)        0.105    26.332 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000    26.332    design_2_i/USB_FIFO_0/inst/FSM_onehot_state[0]_i_1_n_0
    SLICE_X8Y87          FDPE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    31.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    26.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    27.643    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    27.720 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.245    28.965    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X8Y87          FDPE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.264    29.230    
                         clock uncertainty           -0.207    29.022    
    SLICE_X8Y87          FDPE (Setup_fdpe_C_D)        0.076    29.098    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         29.098    
                         arrival time                         -26.332    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             2.817ns  (required time - arrival time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@30.000ns - clk_out2_design_2_clk_wiz_1_0 rise@25.000ns)
  Data Path Delay:        1.590ns  (logic 0.538ns (33.827%)  route 1.052ns (66.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.035ns = ( 28.965 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.521ns = ( 24.479 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    26.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    21.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    22.975    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    23.056 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.423    24.479    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y91          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.433    24.912 f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=17, routed)          0.639    25.551    design_2_i/USB_FIFO_0/inst/enable_p
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.105    25.656 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.413    26.069    design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_1_n_0
    SLICE_X8Y87          FDPE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    31.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    26.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    27.643    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    27.720 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.245    28.965    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X8Y87          FDPE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.264    29.230    
                         clock uncertainty           -0.207    29.022    
    SLICE_X8Y87          FDPE (Setup_fdpe_C_CE)      -0.136    28.886    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         28.886    
                         arrival time                         -26.069    
  -------------------------------------------------------------------
                         slack                                  2.817    

Slack (MET) :             2.817ns  (required time - arrival time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@30.000ns - clk_out2_design_2_clk_wiz_1_0 rise@25.000ns)
  Data Path Delay:        1.590ns  (logic 0.538ns (33.827%)  route 1.052ns (66.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.035ns = ( 28.965 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.521ns = ( 24.479 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    26.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    21.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    22.975    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    23.056 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.423    24.479    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y91          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.433    24.912 f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=17, routed)          0.639    25.551    design_2_i/USB_FIFO_0/inst/enable_p
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.105    25.656 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.413    26.069    design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_1_n_0
    SLICE_X8Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    31.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    26.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    27.643    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    27.720 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.245    28.965    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X8Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.264    29.230    
                         clock uncertainty           -0.207    29.022    
    SLICE_X8Y87          FDCE (Setup_fdce_C_CE)      -0.136    28.886    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         28.886    
                         arrival time                         -26.069    
  -------------------------------------------------------------------
                         slack                                  2.817    

Slack (MET) :             2.817ns  (required time - arrival time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@30.000ns - clk_out2_design_2_clk_wiz_1_0 rise@25.000ns)
  Data Path Delay:        1.590ns  (logic 0.538ns (33.827%)  route 1.052ns (66.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.035ns = ( 28.965 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.521ns = ( 24.479 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    26.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    21.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    22.975    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    23.056 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.423    24.479    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y91          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.433    24.912 f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=17, routed)          0.639    25.551    design_2_i/USB_FIFO_0/inst/enable_p
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.105    25.656 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.413    26.069    design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_1_n_0
    SLICE_X8Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    31.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    26.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    27.643    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    27.720 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.245    28.965    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X8Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.264    29.230    
                         clock uncertainty           -0.207    29.022    
    SLICE_X8Y87          FDCE (Setup_fdce_C_CE)      -0.136    28.886    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         28.886    
                         arrival time                         -26.069    
  -------------------------------------------------------------------
                         slack                                  2.817    

Slack (MET) :             2.817ns  (required time - arrival time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@30.000ns - clk_out2_design_2_clk_wiz_1_0 rise@25.000ns)
  Data Path Delay:        1.590ns  (logic 0.538ns (33.827%)  route 1.052ns (66.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.035ns = ( 28.965 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.521ns = ( 24.479 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    26.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    21.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    22.975    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    23.056 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.423    24.479    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y91          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.433    24.912 f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=17, routed)          0.639    25.551    design_2_i/USB_FIFO_0/inst/enable_p
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.105    25.656 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.413    26.069    design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_1_n_0
    SLICE_X8Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    31.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    26.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    27.643    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    27.720 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.245    28.965    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X8Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.264    29.230    
                         clock uncertainty           -0.207    29.022    
    SLICE_X8Y87          FDCE (Setup_fdce_C_CE)      -0.136    28.886    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         28.886    
                         arrival time                         -26.069    
  -------------------------------------------------------------------
                         slack                                  2.817    

Slack (MET) :             2.854ns  (required time - arrival time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/LSB_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@30.000ns - clk_out2_design_2_clk_wiz_1_0 rise@25.000ns)
  Data Path Delay:        1.554ns  (logic 0.538ns (34.611%)  route 1.016ns (65.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 28.966 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.521ns = ( 24.479 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    26.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    21.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    22.975    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    23.056 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.423    24.479    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y91          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.433    24.912 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=17, routed)          0.623    25.535    design_2_i/USB_FIFO_0/inst/enable_p
    SLICE_X9Y88          LUT5 (Prop_lut5_I1_O)        0.105    25.640 r  design_2_i/USB_FIFO_0/inst/new_input_Clk_i_1/O
                         net (fo=10, routed)          0.393    26.033    design_2_i/USB_FIFO_0/inst/LSB0
    SLICE_X10Y89         FDRE                                         r  design_2_i/USB_FIFO_0/inst/LSB_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    31.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    26.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    27.643    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    27.720 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.246    28.966    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X10Y89         FDRE                                         r  design_2_i/USB_FIFO_0/inst/LSB_reg/C
                         clock pessimism              0.264    29.231    
                         clock uncertainty           -0.207    29.023    
    SLICE_X10Y89         FDRE (Setup_fdre_C_CE)      -0.136    28.887    design_2_i/USB_FIFO_0/inst/LSB_reg
  -------------------------------------------------------------------
                         required time                         28.887    
                         arrival time                         -26.033    
  -------------------------------------------------------------------
                         slack                                  2.854    

Slack (MET) :             2.854ns  (required time - arrival time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/data_o_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@30.000ns - clk_out2_design_2_clk_wiz_1_0 rise@25.000ns)
  Data Path Delay:        1.554ns  (logic 0.538ns (34.611%)  route 1.016ns (65.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 28.966 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.521ns = ( 24.479 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    26.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    21.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    22.975    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    23.056 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.423    24.479    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y91          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.433    24.912 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=17, routed)          0.623    25.535    design_2_i/USB_FIFO_0/inst/enable_p
    SLICE_X9Y88          LUT5 (Prop_lut5_I1_O)        0.105    25.640 r  design_2_i/USB_FIFO_0/inst/new_input_Clk_i_1/O
                         net (fo=10, routed)          0.393    26.033    design_2_i/USB_FIFO_0/inst/LSB0
    SLICE_X10Y89         FDRE                                         r  design_2_i/USB_FIFO_0/inst/data_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    31.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    26.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    27.643    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    27.720 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.246    28.966    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X10Y89         FDRE                                         r  design_2_i/USB_FIFO_0/inst/data_o_reg[2]/C
                         clock pessimism              0.264    29.231    
                         clock uncertainty           -0.207    29.023    
    SLICE_X10Y89         FDRE (Setup_fdre_C_CE)      -0.136    28.887    design_2_i/USB_FIFO_0/inst/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         28.887    
                         arrival time                         -26.033    
  -------------------------------------------------------------------
                         slack                                  2.854    

Slack (MET) :             2.854ns  (required time - arrival time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/new_input_Clk_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@30.000ns - clk_out2_design_2_clk_wiz_1_0 rise@25.000ns)
  Data Path Delay:        1.554ns  (logic 0.538ns (34.611%)  route 1.016ns (65.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 28.966 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.521ns = ( 24.479 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    26.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    21.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    22.975    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    23.056 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.423    24.479    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y91          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.433    24.912 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=17, routed)          0.623    25.535    design_2_i/USB_FIFO_0/inst/enable_p
    SLICE_X9Y88          LUT5 (Prop_lut5_I1_O)        0.105    25.640 r  design_2_i/USB_FIFO_0/inst/new_input_Clk_i_1/O
                         net (fo=10, routed)          0.393    26.033    design_2_i/USB_FIFO_0/inst/LSB0
    SLICE_X10Y89         FDRE                                         r  design_2_i/USB_FIFO_0/inst/new_input_Clk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    31.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    26.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    27.643    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    27.720 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.246    28.966    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X10Y89         FDRE                                         r  design_2_i/USB_FIFO_0/inst/new_input_Clk_reg/C
                         clock pessimism              0.264    29.231    
                         clock uncertainty           -0.207    29.023    
    SLICE_X10Y89         FDRE (Setup_fdre_C_CE)      -0.136    28.887    design_2_i/USB_FIFO_0/inst/new_input_Clk_reg
  -------------------------------------------------------------------
                         required time                         28.887    
                         arrival time                         -26.033    
  -------------------------------------------------------------------
                         slack                                  2.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@0.000ns - clk_out2_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.209ns (30.038%)  route 0.487ns (69.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.590    -0.571    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y91          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.164    -0.407 f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=17, routed)          0.368    -0.039    design_2_i/USB_FIFO_0/inst/enable_p
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.045     0.006 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.118     0.124    design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_1_n_0
    SLICE_X9Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829    -0.839    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.207    -0.077    
    SLICE_X9Y87          FDCE (Hold_fdce_C_CE)       -0.039    -0.116    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@0.000ns - clk_out2_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.209ns (30.038%)  route 0.487ns (69.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.590    -0.571    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y91          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.164    -0.407 f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=17, routed)          0.368    -0.039    design_2_i/USB_FIFO_0/inst/enable_p
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.045     0.006 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.118     0.124    design_2_i/USB_FIFO_0/inst/FSM_onehot_state[5]_i_1_n_0
    SLICE_X9Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829    -0.839    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y87          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.207    -0.077    
    SLICE_X9Y87          FDCE (Hold_fdce_C_CE)       -0.039    -0.116    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@0.000ns - clk_out2_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.209ns (23.839%)  route 0.668ns (76.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.590    -0.571    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y91          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.164    -0.407 f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=17, routed)          0.668     0.260    design_2_i/USB_FIFO_0/inst/enable_p
    SLICE_X8Y87          LUT3 (Prop_lut3_I1_O)        0.045     0.305 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.305    design_2_i/USB_FIFO_0/inst/FSM_onehot_state[0]_i_1_n_0
    SLICE_X8Y87          FDPE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829    -0.839    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X8Y87          FDPE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.207    -0.077    
    SLICE_X8Y87          FDPE (Hold_fdpe_C_D)         0.121     0.044    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/data_o_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@0.000ns - clk_out2_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.209ns (27.911%)  route 0.540ns (72.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.590    -0.571    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y91          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=17, routed)          0.360    -0.047    design_2_i/USB_FIFO_0/inst/enable_p
    SLICE_X9Y88          LUT5 (Prop_lut5_I1_O)        0.045    -0.002 r  design_2_i/USB_FIFO_0/inst/new_input_Clk_i_1/O
                         net (fo=10, routed)          0.179     0.177    design_2_i/USB_FIFO_0/inst/LSB0
    SLICE_X8Y89          FDRE                                         r  design_2_i/USB_FIFO_0/inst/data_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.831    -0.837    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X8Y89          FDRE                                         r  design_2_i/USB_FIFO_0/inst/data_o_reg[0]/C
                         clock pessimism              0.555    -0.282    
                         clock uncertainty            0.207    -0.075    
    SLICE_X8Y89          FDRE (Hold_fdre_C_CE)       -0.016    -0.091    design_2_i/USB_FIFO_0/inst/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/data_o_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@0.000ns - clk_out2_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.209ns (27.911%)  route 0.540ns (72.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.590    -0.571    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y91          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=17, routed)          0.360    -0.047    design_2_i/USB_FIFO_0/inst/enable_p
    SLICE_X9Y88          LUT5 (Prop_lut5_I1_O)        0.045    -0.002 r  design_2_i/USB_FIFO_0/inst/new_input_Clk_i_1/O
                         net (fo=10, routed)          0.179     0.177    design_2_i/USB_FIFO_0/inst/LSB0
    SLICE_X8Y89          FDRE                                         r  design_2_i/USB_FIFO_0/inst/data_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.831    -0.837    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X8Y89          FDRE                                         r  design_2_i/USB_FIFO_0/inst/data_o_reg[1]/C
                         clock pessimism              0.555    -0.282    
                         clock uncertainty            0.207    -0.075    
    SLICE_X8Y89          FDRE (Hold_fdre_C_CE)       -0.016    -0.091    design_2_i/USB_FIFO_0/inst/data_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/data_o_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@0.000ns - clk_out2_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.209ns (27.911%)  route 0.540ns (72.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.590    -0.571    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y91          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=17, routed)          0.360    -0.047    design_2_i/USB_FIFO_0/inst/enable_p
    SLICE_X9Y88          LUT5 (Prop_lut5_I1_O)        0.045    -0.002 r  design_2_i/USB_FIFO_0/inst/new_input_Clk_i_1/O
                         net (fo=10, routed)          0.179     0.177    design_2_i/USB_FIFO_0/inst/LSB0
    SLICE_X8Y89          FDSE                                         r  design_2_i/USB_FIFO_0/inst/data_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.831    -0.837    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X8Y89          FDSE                                         r  design_2_i/USB_FIFO_0/inst/data_o_reg[3]/C
                         clock pessimism              0.555    -0.282    
                         clock uncertainty            0.207    -0.075    
    SLICE_X8Y89          FDSE (Hold_fdse_C_CE)       -0.016    -0.091    design_2_i/USB_FIFO_0/inst/data_o_reg[3]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/data_o_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@0.000ns - clk_out2_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.209ns (27.911%)  route 0.540ns (72.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.590    -0.571    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y91          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=17, routed)          0.360    -0.047    design_2_i/USB_FIFO_0/inst/enable_p
    SLICE_X9Y88          LUT5 (Prop_lut5_I1_O)        0.045    -0.002 r  design_2_i/USB_FIFO_0/inst/new_input_Clk_i_1/O
                         net (fo=10, routed)          0.179     0.177    design_2_i/USB_FIFO_0/inst/LSB0
    SLICE_X8Y89          FDSE                                         r  design_2_i/USB_FIFO_0/inst/data_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.831    -0.837    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X8Y89          FDSE                                         r  design_2_i/USB_FIFO_0/inst/data_o_reg[4]/C
                         clock pessimism              0.555    -0.282    
                         clock uncertainty            0.207    -0.075    
    SLICE_X8Y89          FDSE (Hold_fdse_C_CE)       -0.016    -0.091    design_2_i/USB_FIFO_0/inst/data_o_reg[4]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/data_o_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@0.000ns - clk_out2_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.209ns (27.911%)  route 0.540ns (72.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.590    -0.571    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y91          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=17, routed)          0.360    -0.047    design_2_i/USB_FIFO_0/inst/enable_p
    SLICE_X9Y88          LUT5 (Prop_lut5_I1_O)        0.045    -0.002 r  design_2_i/USB_FIFO_0/inst/new_input_Clk_i_1/O
                         net (fo=10, routed)          0.179     0.177    design_2_i/USB_FIFO_0/inst/LSB0
    SLICE_X8Y89          FDSE                                         r  design_2_i/USB_FIFO_0/inst/data_o_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.831    -0.837    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X8Y89          FDSE                                         r  design_2_i/USB_FIFO_0/inst/data_o_reg[5]/C
                         clock pessimism              0.555    -0.282    
                         clock uncertainty            0.207    -0.075    
    SLICE_X8Y89          FDSE (Hold_fdse_C_CE)       -0.016    -0.091    design_2_i/USB_FIFO_0/inst/data_o_reg[5]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/data_o_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@0.000ns - clk_out2_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.209ns (27.911%)  route 0.540ns (72.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.590    -0.571    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y91          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=17, routed)          0.360    -0.047    design_2_i/USB_FIFO_0/inst/enable_p
    SLICE_X9Y88          LUT5 (Prop_lut5_I1_O)        0.045    -0.002 r  design_2_i/USB_FIFO_0/inst/new_input_Clk_i_1/O
                         net (fo=10, routed)          0.179     0.177    design_2_i/USB_FIFO_0/inst/LSB0
    SLICE_X8Y89          FDSE                                         r  design_2_i/USB_FIFO_0/inst/data_o_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.831    -0.837    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X8Y89          FDSE                                         r  design_2_i/USB_FIFO_0/inst/data_o_reg[6]/C
                         clock pessimism              0.555    -0.282    
                         clock uncertainty            0.207    -0.075    
    SLICE_X8Y89          FDSE (Hold_fdse_C_CE)       -0.016    -0.091    design_2_i/USB_FIFO_0/inst/data_o_reg[6]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/data_o_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@0.000ns - clk_out2_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.209ns (27.911%)  route 0.540ns (72.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.590    -0.571    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y91          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/Q
                         net (fo=17, routed)          0.360    -0.047    design_2_i/USB_FIFO_0/inst/enable_p
    SLICE_X9Y88          LUT5 (Prop_lut5_I1_O)        0.045    -0.002 r  design_2_i/USB_FIFO_0/inst/new_input_Clk_i_1/O
                         net (fo=10, routed)          0.179     0.177    design_2_i/USB_FIFO_0/inst/LSB0
    SLICE_X8Y89          FDSE                                         r  design_2_i/USB_FIFO_0/inst/data_o_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.831    -0.837    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X8Y89          FDSE                                         r  design_2_i/USB_FIFO_0/inst/data_o_reg[7]/C
                         clock pessimism              0.555    -0.282    
                         clock uncertainty            0.207    -0.075    
    SLICE_X8Y89          FDSE (Hold_fdse_C_CE)       -0.016    -0.091    design_2_i/USB_FIFO_0/inst/data_o_reg[7]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.268    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_2_clk_wiz_1_0
  To Clock:  clk_out2_design_2_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out1_design_2_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        2.157ns  (logic 0.484ns (22.437%)  route 1.673ns (77.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.993ns = ( 24.007 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 19.414 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.358    19.414    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.379    19.793 r  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.853    20.646    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/P_Rst
    SLICE_X8Y93          LUT2 (Prop_lut2_I0_O)        0.105    20.751 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/wea[0]_INST_0/O
                         net (fo=1, routed)           0.820    21.571    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/WEA[0]
    RAMB36_X0Y18         RAMB36E1                                     r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.287    24.007    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/ClkIn
    RAMB36_X0Y18         RAMB36E1                                     r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg/CLKARDCLK
                         clock pessimism              0.264    24.271    
                         clock uncertainty           -0.207    24.064    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    23.677    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].AdcMem_I_Ram2Kx10/myram_reg
  -------------------------------------------------------------------
                         required time                         23.677    
                         arrival time                         -21.571    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out1_design_2_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        1.562ns  (logic 0.484ns (30.988%)  route 1.078ns (69.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 23.967 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 19.414 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.358    19.414    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.379    19.793 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.490    20.283    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.105    20.388 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.588    20.976    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.247    23.967    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/C
                         clock pessimism              0.264    24.232    
                         clock uncertainty           -0.207    24.024    
    SLICE_X9Y90          FDRE (Setup_fdre_C_CE)      -0.168    23.856    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]
  -------------------------------------------------------------------
                         required time                         23.856    
                         arrival time                         -20.976    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out1_design_2_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        1.562ns  (logic 0.484ns (30.988%)  route 1.078ns (69.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 23.967 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 19.414 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.358    19.414    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.379    19.793 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.490    20.283    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.105    20.388 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.588    20.976    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.247    23.967    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/C
                         clock pessimism              0.264    24.232    
                         clock uncertainty           -0.207    24.024    
    SLICE_X9Y90          FDRE (Setup_fdre_C_CE)      -0.168    23.856    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]
  -------------------------------------------------------------------
                         required time                         23.856    
                         arrival time                         -20.976    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out1_design_2_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        1.562ns  (logic 0.484ns (30.988%)  route 1.078ns (69.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 23.967 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 19.414 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.358    19.414    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.379    19.793 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.490    20.283    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.105    20.388 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.588    20.976    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.247    23.967    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]/C
                         clock pessimism              0.264    24.232    
                         clock uncertainty           -0.207    24.024    
    SLICE_X9Y90          FDRE (Setup_fdre_C_CE)      -0.168    23.856    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]
  -------------------------------------------------------------------
                         required time                         23.856    
                         arrival time                         -20.976    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out1_design_2_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        1.562ns  (logic 0.484ns (30.988%)  route 1.078ns (69.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 23.967 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 19.414 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.358    19.414    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.379    19.793 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.490    20.283    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.105    20.388 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.588    20.976    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.247    23.967    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/C
                         clock pessimism              0.264    24.232    
                         clock uncertainty           -0.207    24.024    
    SLICE_X9Y90          FDRE (Setup_fdre_C_CE)      -0.168    23.856    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]
  -------------------------------------------------------------------
                         required time                         23.856    
                         arrival time                         -20.976    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out1_design_2_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        1.562ns  (logic 0.484ns (30.988%)  route 1.078ns (69.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 23.967 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 19.414 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.358    19.414    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.379    19.793 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.490    20.283    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.105    20.388 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.588    20.976    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.247    23.967    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/C
                         clock pessimism              0.264    24.232    
                         clock uncertainty           -0.207    24.024    
    SLICE_X9Y90          FDRE (Setup_fdre_C_CE)      -0.168    23.856    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]
  -------------------------------------------------------------------
                         required time                         23.856    
                         arrival time                         -20.976    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             3.002ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out1_design_2_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        1.442ns  (logic 0.484ns (33.568%)  route 0.958ns (66.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 23.968 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 19.414 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.358    19.414    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.379    19.793 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.490    20.283    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.105    20.388 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.468    20.856    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.248    23.968    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/C
                         clock pessimism              0.264    24.233    
                         clock uncertainty           -0.207    24.025    
    SLICE_X9Y92          FDRE (Setup_fdre_C_CE)      -0.168    23.857    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]
  -------------------------------------------------------------------
                         required time                         23.857    
                         arrival time                         -20.856    
  -------------------------------------------------------------------
                         slack                                  3.002    

Slack (MET) :             3.002ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out1_design_2_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        1.442ns  (logic 0.484ns (33.568%)  route 0.958ns (66.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 23.968 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 19.414 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.358    19.414    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.379    19.793 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.490    20.283    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.105    20.388 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.468    20.856    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.248    23.968    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/C
                         clock pessimism              0.264    24.233    
                         clock uncertainty           -0.207    24.025    
    SLICE_X9Y92          FDRE (Setup_fdre_C_CE)      -0.168    23.857    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]
  -------------------------------------------------------------------
                         required time                         23.857    
                         arrival time                         -20.856    
  -------------------------------------------------------------------
                         slack                                  3.002    

Slack (MET) :             3.002ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out1_design_2_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        1.442ns  (logic 0.484ns (33.568%)  route 0.958ns (66.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 23.968 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 19.414 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.358    19.414    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.379    19.793 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.490    20.283    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.105    20.388 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.468    20.856    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.248    23.968    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]/C
                         clock pessimism              0.264    24.233    
                         clock uncertainty           -0.207    24.025    
    SLICE_X9Y92          FDRE (Setup_fdre_C_CE)      -0.168    23.857    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]
  -------------------------------------------------------------------
                         required time                         23.857    
                         arrival time                         -20.856    
  -------------------------------------------------------------------
                         slack                                  3.002    

Slack (MET) :             3.002ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out1_design_2_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        1.442ns  (logic 0.484ns (33.568%)  route 0.958ns (66.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 23.968 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 19.414 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.358    19.414    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.379    19.793 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.490    20.283    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.105    20.388 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.468    20.856    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.248    23.968    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/C
                         clock pessimism              0.264    24.233    
                         clock uncertainty           -0.207    24.025    
    SLICE_X9Y92          FDRE (Setup_fdre_C_CE)      -0.168    23.857    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]
  -------------------------------------------------------------------
                         required time                         23.857    
                         arrival time                         -20.856    
  -------------------------------------------------------------------
                         slack                                  3.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.578%)  route 0.514ns (73.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.564    -0.597    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.269    -0.187    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.045    -0.142 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.245     0.102    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.832    -0.836    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.207    -0.074    
    SLICE_X9Y92          FDRE (Hold_fdre_C_CE)       -0.039    -0.113    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.578%)  route 0.514ns (73.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.564    -0.597    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.269    -0.187    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.045    -0.142 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.245     0.102    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.832    -0.836    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.207    -0.074    
    SLICE_X9Y92          FDRE (Hold_fdre_C_CE)       -0.039    -0.113    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.578%)  route 0.514ns (73.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.564    -0.597    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.269    -0.187    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.045    -0.142 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.245     0.102    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.832    -0.836    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.207    -0.074    
    SLICE_X9Y92          FDRE (Hold_fdre_C_CE)       -0.039    -0.113    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.578%)  route 0.514ns (73.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.564    -0.597    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.269    -0.187    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.045    -0.142 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.245     0.102    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.832    -0.836    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.207    -0.074    
    SLICE_X9Y92          FDRE (Hold_fdre_C_CE)       -0.039    -0.113    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.578%)  route 0.514ns (73.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.564    -0.597    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.269    -0.187    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.045    -0.142 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.245     0.102    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.832    -0.836    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.207    -0.074    
    SLICE_X9Y92          FDRE (Hold_fdre_C_CE)       -0.039    -0.113    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.578%)  route 0.514ns (73.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.564    -0.597    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.269    -0.187    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.045    -0.142 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.245     0.102    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.832    -0.836    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[8]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.207    -0.074    
    SLICE_X9Y92          FDRE (Hold_fdre_C_CE)       -0.039    -0.113    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[8]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.578%)  route 0.514ns (73.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.564    -0.597    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.269    -0.187    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.045    -0.142 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.245     0.102    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.832    -0.836    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.207    -0.074    
    SLICE_X9Y92          FDRE (Hold_fdre_C_CE)       -0.039    -0.113    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.542%)  route 0.572ns (75.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.564    -0.597    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.269    -0.187    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.045    -0.142 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.303     0.160    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.832    -0.836    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.207    -0.074    
    SLICE_X9Y90          FDRE (Hold_fdre_C_CE)       -0.039    -0.113    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.542%)  route 0.572ns (75.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.564    -0.597    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.269    -0.187    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.045    -0.142 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.303     0.160    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.832    -0.836    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.207    -0.074    
    SLICE_X9Y90          FDRE (Hold_fdre_C_CE)       -0.039    -0.113    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.542%)  route 0.572ns (75.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.564    -0.597    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.269    -0.187    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.045    -0.142 r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1/O
                         net (fo=12, routed)          0.303     0.160    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.832    -0.836    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.207    -0.074    
    SLICE_X9Y90          FDRE (Hold_fdre_C_CE)       -0.039    -0.113    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.273    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_2_clk_wiz_1_0
  To Clock:  clk_out2_design_2_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       17.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.924ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.166ns  (required time - arrival time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        1.126ns  (logic 0.433ns (38.458%)  route 0.693ns (61.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 23.968 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 5.664 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.358     5.664    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDCE (Prop_fdce_C_Q)         0.433     6.097 r  design_2_i/Data_generator_0/inst/buff_data_reg[10]/Q
                         net (fo=2, routed)           0.693     6.790    design_2_i/MPairStorageControll_0/inst/DatIn[10]
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.248    23.968    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]/C
                         clock pessimism              0.264    24.233    
                         clock uncertainty           -0.207    24.025    
    SLICE_X9Y92          FDRE (Setup_fdre_C_D)       -0.070    23.955    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[10]
  -------------------------------------------------------------------
                         required time                         23.955    
                         arrival time                          -6.790    
  -------------------------------------------------------------------
                         slack                                 17.166    

Slack (MET) :             17.220ns  (required time - arrival time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        1.100ns  (logic 0.433ns (39.368%)  route 0.667ns (60.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 23.967 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 5.663 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.357     5.663    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDCE (Prop_fdce_C_Q)         0.433     6.096 r  design_2_i/Data_generator_0/inst/buff_data_reg[2]/Q
                         net (fo=2, routed)           0.667     6.763    design_2_i/MPairStorageControll_0/inst/DatIn[2]
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.247    23.967    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]/C
                         clock pessimism              0.264    24.232    
                         clock uncertainty           -0.207    24.024    
    SLICE_X9Y90          FDRE (Setup_fdre_C_D)       -0.042    23.982    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[2]
  -------------------------------------------------------------------
                         required time                         23.982    
                         arrival time                          -6.763    
  -------------------------------------------------------------------
                         slack                                 17.220    

Slack (MET) :             17.388ns  (required time - arrival time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.929ns  (logic 0.433ns (46.587%)  route 0.496ns (53.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 23.968 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 5.664 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.358     5.664    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDCE (Prop_fdce_C_Q)         0.433     6.097 r  design_2_i/Data_generator_0/inst/buff_data_reg[8]/Q
                         net (fo=2, routed)           0.496     6.593    design_2_i/MPairStorageControll_0/inst/DatIn[8]
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.248    23.968    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[8]/C
                         clock pessimism              0.264    24.233    
                         clock uncertainty           -0.207    24.025    
    SLICE_X9Y92          FDRE (Setup_fdre_C_D)       -0.044    23.981    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[8]
  -------------------------------------------------------------------
                         required time                         23.981    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                 17.388    

Slack (MET) :             17.392ns  (required time - arrival time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.897ns  (logic 0.433ns (48.295%)  route 0.464ns (51.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 23.968 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 5.664 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.358     5.664    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDCE (Prop_fdce_C_Q)         0.433     6.097 r  design_2_i/Data_generator_0/inst/buff_data_reg[11]/Q
                         net (fo=2, routed)           0.464     6.561    design_2_i/MPairStorageControll_0/inst/DatIn[11]
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.248    23.968    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/C
                         clock pessimism              0.264    24.233    
                         clock uncertainty           -0.207    24.025    
    SLICE_X9Y92          FDRE (Setup_fdre_C_D)       -0.073    23.952    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]
  -------------------------------------------------------------------
                         required time                         23.952    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                 17.392    

Slack (MET) :             17.407ns  (required time - arrival time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.927ns  (logic 0.433ns (46.687%)  route 0.494ns (53.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 23.968 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 5.664 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.358     5.664    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDCE (Prop_fdce_C_Q)         0.433     6.097 r  design_2_i/Data_generator_0/inst/buff_data_reg[9]/Q
                         net (fo=2, routed)           0.494     6.591    design_2_i/MPairStorageControll_0/inst/DatIn[9]
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.248    23.968    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]/C
                         clock pessimism              0.264    24.233    
                         clock uncertainty           -0.207    24.025    
    SLICE_X9Y92          FDRE (Setup_fdre_C_D)       -0.027    23.998    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]
  -------------------------------------------------------------------
                         required time                         23.998    
                         arrival time                          -6.591    
  -------------------------------------------------------------------
                         slack                                 17.407    

Slack (MET) :             17.465ns  (required time - arrival time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.838ns  (logic 0.433ns (51.686%)  route 0.405ns (48.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 23.967 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 5.663 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.357     5.663    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDCE (Prop_fdce_C_Q)         0.433     6.096 r  design_2_i/Data_generator_0/inst/buff_data_reg[1]/Q
                         net (fo=2, routed)           0.405     6.501    design_2_i/MPairStorageControll_0/inst/DatIn[1]
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.247    23.967    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/C
                         clock pessimism              0.264    24.232    
                         clock uncertainty           -0.207    24.024    
    SLICE_X9Y90          FDRE (Setup_fdre_C_D)       -0.059    23.965    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]
  -------------------------------------------------------------------
                         required time                         23.965    
                         arrival time                          -6.501    
  -------------------------------------------------------------------
                         slack                                 17.465    

Slack (MET) :             17.489ns  (required time - arrival time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.842ns  (logic 0.433ns (51.445%)  route 0.409ns (48.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 23.968 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 5.663 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.357     5.663    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDCE (Prop_fdce_C_Q)         0.433     6.096 r  design_2_i/Data_generator_0/inst/buff_data_reg[7]/Q
                         net (fo=2, routed)           0.409     6.505    design_2_i/MPairStorageControll_0/inst/DatIn[7]
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.248    23.968    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/C
                         clock pessimism              0.264    24.233    
                         clock uncertainty           -0.207    24.025    
    SLICE_X9Y92          FDRE (Setup_fdre_C_D)       -0.032    23.993    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]
  -------------------------------------------------------------------
                         required time                         23.993    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                 17.489    

Slack (MET) :             17.490ns  (required time - arrival time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.839ns  (logic 0.433ns (51.587%)  route 0.406ns (48.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 23.967 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 5.663 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.357     5.663    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDCE (Prop_fdce_C_Q)         0.433     6.096 r  design_2_i/Data_generator_0/inst/buff_data_reg[6]/Q
                         net (fo=2, routed)           0.406     6.502    design_2_i/MPairStorageControll_0/inst/DatIn[6]
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.247    23.967    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/C
                         clock pessimism              0.264    24.232    
                         clock uncertainty           -0.207    24.024    
    SLICE_X9Y90          FDRE (Setup_fdre_C_D)       -0.032    23.992    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]
  -------------------------------------------------------------------
                         required time                         23.992    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                 17.490    

Slack (MET) :             17.514ns  (required time - arrival time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.775ns  (logic 0.433ns (55.871%)  route 0.342ns (44.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 23.968 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 5.663 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.357     5.663    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDCE (Prop_fdce_C_Q)         0.433     6.096 r  design_2_i/Data_generator_0/inst/buff_data_reg[3]/Q
                         net (fo=2, routed)           0.342     6.438    design_2_i/MPairStorageControll_0/inst/DatIn[3]
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.248    23.968    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]/C
                         clock pessimism              0.264    24.233    
                         clock uncertainty           -0.207    24.025    
    SLICE_X9Y92          FDRE (Setup_fdre_C_D)       -0.073    23.952    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]
  -------------------------------------------------------------------
                         required time                         23.952    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                 17.514    

Slack (MET) :             17.516ns  (required time - arrival time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.808ns  (logic 0.433ns (53.618%)  route 0.375ns (46.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 23.968 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.587ns = ( 5.663 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     7.659 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     8.724    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924     2.800 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425     4.225    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.306 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.357     5.663    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDCE (Prop_fdce_C_Q)         0.433     6.096 r  design_2_i/Data_generator_0/inst/buff_data_reg[5]/Q
                         net (fo=2, routed)           0.375     6.471    design_2_i/MPairStorageControll_0/inst/DatIn[5]
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.248    23.968    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/C
                         clock pessimism              0.264    24.233    
                         clock uncertainty           -0.207    24.025    
    SLICE_X9Y92          FDRE (Setup_fdre_C_D)       -0.039    23.986    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]
  -------------------------------------------------------------------
                         required time                         23.986    
                         arrival time                          -6.471    
  -------------------------------------------------------------------
                         slack                                 17.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.924ns  (arrival time - required time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.256ns  (logic 0.164ns (64.089%)  route 0.092ns (35.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns = ( 5.652 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.563     5.652    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDCE (Prop_fdce_C_Q)         0.164     5.816 r  design_2_i/Data_generator_0/inst/buff_data_reg[0]/Q
                         net (fo=2, routed)           0.092     5.907    design_2_i/MPairStorageControll_0/inst/DatIn[0]
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.832    -0.836    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.207    -0.074    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.057    -0.017    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[0]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           5.907    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.943ns  (arrival time - required time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.647%)  route 0.126ns (43.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns = ( 5.652 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.563     5.652    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDCE (Prop_fdce_C_Q)         0.164     5.816 r  design_2_i/Data_generator_0/inst/buff_data_reg[4]/Q
                         net (fo=2, routed)           0.126     5.941    design_2_i/MPairStorageControll_0/inst/DatIn[4]
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.832    -0.836    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.207    -0.074    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.072    -0.002    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[4]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           5.941    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.991ns  (arrival time - required time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.583%)  route 0.174ns (51.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns = ( 5.652 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.563     5.652    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDCE (Prop_fdce_C_Q)         0.164     5.816 r  design_2_i/Data_generator_0/inst/buff_data_reg[5]/Q
                         net (fo=2, routed)           0.174     5.989    design_2_i/MPairStorageControll_0/inst/DatIn[5]
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.832    -0.836    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.207    -0.074    
    SLICE_X9Y92          FDRE (Hold_fdre_C_D)         0.072    -0.002    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[5]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           5.989    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             5.992ns  (arrival time - required time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.042%)  route 0.177ns (51.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns = ( 5.652 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.563     5.652    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDCE (Prop_fdce_C_Q)         0.164     5.816 r  design_2_i/Data_generator_0/inst/buff_data_reg[6]/Q
                         net (fo=2, routed)           0.177     5.993    design_2_i/MPairStorageControll_0/inst/DatIn[6]
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.832    -0.836    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.207    -0.074    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.075     0.001    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           5.993    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             5.993ns  (arrival time - required time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.859%)  route 0.179ns (52.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns = ( 5.652 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.563     5.652    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDCE (Prop_fdce_C_Q)         0.164     5.816 r  design_2_i/Data_generator_0/inst/buff_data_reg[7]/Q
                         net (fo=2, routed)           0.179     5.994    design_2_i/MPairStorageControll_0/inst/DatIn[7]
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.832    -0.836    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.207    -0.074    
    SLICE_X9Y92          FDRE (Hold_fdre_C_D)         0.075     0.001    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           5.994    
  -------------------------------------------------------------------
                         slack                                  5.993    

Slack (MET) :             6.000ns  (arrival time - required time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.129%)  route 0.177ns (51.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns = ( 5.652 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.563     5.652    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDCE (Prop_fdce_C_Q)         0.164     5.816 r  design_2_i/Data_generator_0/inst/buff_data_reg[1]/Q
                         net (fo=2, routed)           0.177     5.992    design_2_i/MPairStorageControll_0/inst/DatIn[1]
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.832    -0.836    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y90          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.207    -0.074    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.066    -0.008    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[1]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           5.992    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.008ns  (arrival time - required time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.696%)  route 0.166ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns = ( 5.652 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.563     5.652    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDCE (Prop_fdce_C_Q)         0.164     5.816 r  design_2_i/Data_generator_0/inst/buff_data_reg[3]/Q
                         net (fo=2, routed)           0.166     5.982    design_2_i/MPairStorageControll_0/inst/DatIn[3]
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.832    -0.836    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.207    -0.074    
    SLICE_X9Y92          FDRE (Hold_fdre_C_D)         0.047    -0.027    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[3]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           5.982    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.019ns  (arrival time - required time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.390%)  route 0.205ns (55.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns = ( 5.652 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.563     5.652    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDCE (Prop_fdce_C_Q)         0.164     5.816 r  design_2_i/Data_generator_0/inst/buff_data_reg[9]/Q
                         net (fo=2, routed)           0.205     6.021    design_2_i/MPairStorageControll_0/inst/DatIn[9]
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.832    -0.836    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.207    -0.074    
    SLICE_X9Y92          FDRE (Hold_fdre_C_D)         0.076     0.002    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           6.021    
  -------------------------------------------------------------------
                         slack                                  6.019    

Slack (MET) :             6.039ns  (arrival time - required time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.482%)  route 0.197ns (54.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns = ( 5.652 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.563     5.652    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDCE (Prop_fdce_C_Q)         0.164     5.816 r  design_2_i/Data_generator_0/inst/buff_data_reg[11]/Q
                         net (fo=2, routed)           0.197     6.012    design_2_i/MPairStorageControll_0/inst/DatIn[11]
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.832    -0.836    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.207    -0.074    
    SLICE_X9Y92          FDRE (Hold_fdre_C_D)         0.047    -0.027    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[11]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           6.012    
  -------------------------------------------------------------------
                         slack                                  6.039    

Slack (MET) :             6.051ns  (arrival time - required time)
  Source:                 design_2_i/Data_generator_0/inst/buff_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out3_design_2_clk_wiz_1_0 rise@6.250ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.367%)  route 0.232ns (58.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns = ( 5.652 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.496 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.936    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362     4.574 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     5.063    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.089 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.563     5.652    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDCE (Prop_fdce_C_Q)         0.164     5.816 r  design_2_i/Data_generator_0/inst/buff_data_reg[8]/Q
                         net (fo=2, routed)           0.232     6.048    design_2_i/MPairStorageControll_0/inst/DatIn[8]
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.832    -0.836    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X9Y92          FDRE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[8]/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.207    -0.074    
    SLICE_X9Y92          FDRE (Hold_fdre_C_D)         0.071    -0.003    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn_reg[8]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           6.048    
  -------------------------------------------------------------------
                         slack                                  6.051    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_2_clk_wiz_1_0
  To Clock:  clk_out2_design_2_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][10]/CLR
                            (recovery check against rising-edge clock clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out1_design_2_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        1.706ns  (logic 0.379ns (22.214%)  route 1.327ns (77.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 24.034 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 19.414 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.358    19.414    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.379    19.793 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          1.327    21.120    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y90          FDCE                                         f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.314    24.034    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X7Y90          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][10]/C
                         clock pessimism              0.264    24.299    
                         clock uncertainty           -0.207    24.091    
    SLICE_X7Y90          FDCE (Recov_fdce_C_CLR)     -0.331    23.760    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][10]
  -------------------------------------------------------------------
                         required time                         23.760    
                         arrival time                         -21.120    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out1_design_2_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        1.706ns  (logic 0.379ns (22.214%)  route 1.327ns (77.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 24.034 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 19.414 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.358    19.414    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.379    19.793 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          1.327    21.120    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y90          FDCE                                         f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.314    24.034    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X7Y90          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][1]/C
                         clock pessimism              0.264    24.299    
                         clock uncertainty           -0.207    24.091    
    SLICE_X7Y90          FDCE (Recov_fdce_C_CLR)     -0.331    23.760    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][1]
  -------------------------------------------------------------------
                         required time                         23.760    
                         arrival time                         -21.120    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out1_design_2_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        1.706ns  (logic 0.379ns (22.214%)  route 1.327ns (77.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 24.034 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 19.414 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.358    19.414    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.379    19.793 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          1.327    21.120    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y90          FDCE                                         f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.314    24.034    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X7Y90          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][2]/C
                         clock pessimism              0.264    24.299    
                         clock uncertainty           -0.207    24.091    
    SLICE_X7Y90          FDCE (Recov_fdce_C_CLR)     -0.331    23.760    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][2]
  -------------------------------------------------------------------
                         required time                         23.760    
                         arrival time                         -21.120    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out1_design_2_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        1.706ns  (logic 0.379ns (22.214%)  route 1.327ns (77.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 24.034 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 19.414 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.358    19.414    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.379    19.793 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          1.327    21.120    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y90          FDCE                                         f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.314    24.034    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X7Y90          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][3]/C
                         clock pessimism              0.264    24.299    
                         clock uncertainty           -0.207    24.091    
    SLICE_X7Y90          FDCE (Recov_fdce_C_CLR)     -0.331    23.760    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][3]
  -------------------------------------------------------------------
                         required time                         23.760    
                         arrival time                         -21.120    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][4]/CLR
                            (recovery check against rising-edge clock clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out1_design_2_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        1.706ns  (logic 0.379ns (22.214%)  route 1.327ns (77.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 24.034 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 19.414 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.358    19.414    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.379    19.793 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          1.327    21.120    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y90          FDCE                                         f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.314    24.034    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X7Y90          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][4]/C
                         clock pessimism              0.264    24.299    
                         clock uncertainty           -0.207    24.091    
    SLICE_X7Y90          FDCE (Recov_fdce_C_CLR)     -0.331    23.760    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][4]
  -------------------------------------------------------------------
                         required time                         23.760    
                         arrival time                         -21.120    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][6]/CLR
                            (recovery check against rising-edge clock clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out1_design_2_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        1.706ns  (logic 0.379ns (22.214%)  route 1.327ns (77.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 24.034 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 19.414 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.358    19.414    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.379    19.793 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          1.327    21.120    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y90          FDCE                                         f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.314    24.034    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X7Y90          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][6]/C
                         clock pessimism              0.264    24.299    
                         clock uncertainty           -0.207    24.091    
    SLICE_X7Y90          FDCE (Recov_fdce_C_CLR)     -0.331    23.760    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][6]
  -------------------------------------------------------------------
                         required time                         23.760    
                         arrival time                         -21.120    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][7]/CLR
                            (recovery check against rising-edge clock clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out1_design_2_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        1.706ns  (logic 0.379ns (22.214%)  route 1.327ns (77.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 24.034 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 19.414 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.358    19.414    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.379    19.793 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          1.327    21.120    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y90          FDCE                                         f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.314    24.034    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X7Y90          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][7]/C
                         clock pessimism              0.264    24.299    
                         clock uncertainty           -0.207    24.091    
    SLICE_X7Y90          FDCE (Recov_fdce_C_CLR)     -0.331    23.760    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][7]
  -------------------------------------------------------------------
                         required time                         23.760    
                         arrival time                         -21.120    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][8]/CLR
                            (recovery check against rising-edge clock clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out1_design_2_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        1.706ns  (logic 0.379ns (22.214%)  route 1.327ns (77.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 24.034 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 19.414 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.358    19.414    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.379    19.793 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          1.327    21.120    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X7Y90          FDCE                                         f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.314    24.034    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X7Y90          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][8]/C
                         clock pessimism              0.264    24.299    
                         clock uncertainty           -0.207    24.091    
    SLICE_X7Y90          FDCE (Recov_fdce_C_CLR)     -0.331    23.760    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][8]
  -------------------------------------------------------------------
                         required time                         23.760    
                         arrival time                         -21.120    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.679ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][6]/CLR
                            (recovery check against rising-edge clock clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out1_design_2_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        1.706ns  (logic 0.379ns (22.214%)  route 1.327ns (77.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 24.034 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 19.414 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.358    19.414    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.379    19.793 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          1.327    21.120    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y90          FDCE                                         f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.314    24.034    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y90          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][6]/C
                         clock pessimism              0.264    24.299    
                         clock uncertainty           -0.207    24.091    
    SLICE_X6Y90          FDCE (Recov_fdce_C_CLR)     -0.292    23.799    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr1_reg[0][6]
  -------------------------------------------------------------------
                         required time                         23.799    
                         arrival time                         -21.120    
  -------------------------------------------------------------------
                         slack                                  2.679    

Slack (MET) :             2.679ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][9]/CLR
                            (recovery check against rising-edge clock clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@25.000ns - clk_out1_design_2_clk_wiz_1_0 rise@20.000ns)
  Data Path Delay:        1.706ns  (logic 0.379ns (22.214%)  route 1.327ns (77.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 24.034 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 19.414 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    16.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    17.975    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.056 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.358    19.414    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.379    19.793 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          1.327    21.120    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y90          FDCE                                         f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    26.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    21.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    22.643    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.720 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          1.314    24.034    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y90          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][9]/C
                         clock pessimism              0.264    24.299    
                         clock uncertainty           -0.207    24.091    
    SLICE_X6Y90          FDCE (Recov_fdce_C_CLR)     -0.292    23.799    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr_reg[0][9]
  -------------------------------------------------------------------
                         required time                         23.799    
                         arrival time                         -21.120    
  -------------------------------------------------------------------
                         slack                                  2.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].record_delay_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.141ns (21.403%)  route 0.518ns (78.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.564    -0.597    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.518     0.061    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y92          FDCE                                         f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].record_delay_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.860    -0.808    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y92          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].record_delay_counter_reg[0]/C
                         clock pessimism              0.555    -0.253    
                         clock uncertainty            0.207    -0.046    
    SLICE_X6Y92          FDCE (Remov_fdce_C_CLR)     -0.067    -0.113    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].record_delay_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].record_delay_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.141ns (21.403%)  route 0.518ns (78.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.564    -0.597    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.518     0.061    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y92          FDCE                                         f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].record_delay_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.860    -0.808    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y92          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].record_delay_counter_reg[1]/C
                         clock pessimism              0.555    -0.253    
                         clock uncertainty            0.207    -0.046    
    SLICE_X6Y92          FDCE (Remov_fdce_C_CLR)     -0.067    -0.113    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].record_delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].record_delay_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.141ns (21.403%)  route 0.518ns (78.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.564    -0.597    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.518     0.061    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y92          FDCE                                         f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].record_delay_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.860    -0.808    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y92          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].record_delay_counter_reg[2]/C
                         clock pessimism              0.555    -0.253    
                         clock uncertainty            0.207    -0.046    
    SLICE_X6Y92          FDCE (Remov_fdce_C_CLR)     -0.067    -0.113    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].record_delay_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].record_delay_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.141ns (21.403%)  route 0.518ns (78.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.564    -0.597    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.518     0.061    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y92          FDCE                                         f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].record_delay_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.860    -0.808    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y92          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].record_delay_counter_reg[3]/C
                         clock pessimism              0.555    -0.253    
                         clock uncertainty            0.207    -0.046    
    SLICE_X6Y92          FDCE (Remov_fdce_C_CLR)     -0.067    -0.113    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].record_delay_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.141ns (19.715%)  route 0.574ns (80.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.564    -0.597    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.574     0.118    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y94          FDCE                                         f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.861    -0.807    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y94          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.207    -0.045    
    SLICE_X6Y94          FDCE (Remov_fdce_C_CLR)     -0.067    -0.112    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[4]/PRE
                            (removal check against rising-edge clock clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.141ns (19.715%)  route 0.574ns (80.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.564    -0.597    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.574     0.118    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y94          FDPE                                         f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.861    -0.807    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y94          FDPE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[4]/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.207    -0.045    
    SLICE_X6Y94          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.116    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[5]/PRE
                            (removal check against rising-edge clock clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.141ns (19.715%)  route 0.574ns (80.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.564    -0.597    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.574     0.118    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y94          FDPE                                         f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.861    -0.807    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y94          FDPE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[5]/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.207    -0.045    
    SLICE_X6Y94          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.116    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/PRE
                            (removal check against rising-edge clock clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.141ns (19.715%)  route 0.574ns (80.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.564    -0.597    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.574     0.118    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y94          FDPE                                         f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.861    -0.807    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y94          FDPE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.207    -0.045    
    SLICE_X6Y94          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.116    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[12]/PRE
                            (removal check against rising-edge clock clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.141ns (18.459%)  route 0.623ns (81.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.564    -0.597    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.623     0.166    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y96          FDPE                                         f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.861    -0.807    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y96          FDPE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[12]/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.207    -0.045    
    SLICE_X6Y96          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.116    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_2_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.141ns (18.113%)  route 0.637ns (81.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.564    -0.597    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.637     0.181    design_2_i/MPairStorageControll_0/inst/P_Rst
    SLICE_X6Y91          FDCE                                         f  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out2_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=54, routed)          0.860    -0.808    design_2_i/MPairStorageControll_0/inst/ClkIn
    SLICE_X6Y91          FDCE                                         r  design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]/C
                         clock pessimism              0.555    -0.253    
                         clock uncertainty            0.207    -0.046    
    SLICE_X6Y91          FDCE (Remov_fdce_C_CLR)     -0.067    -0.113    design_2_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntFullCh_reg[0]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.294    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_2_clk_wiz_1_0
  To Clock:  clk_out3_design_2_clk_wiz_1_0

Setup :           12  Failing Endpoints,  Worst Slack       -0.203ns,  Total Violation       -2.400ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.627ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.203ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out3_design_2_clk_wiz_1_0 rise@31.250ns - clk_out1_design_2_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        0.806ns  (logic 0.379ns (47.004%)  route 0.427ns (52.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 30.218 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 29.414 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    31.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    32.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    26.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    27.975    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    28.056 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.358    29.414    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.379    29.793 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.427    30.220    design_2_i/Data_generator_0/inst/rst
    SLICE_X8Y92          FDCE                                         f  design_2_i/Data_generator_0/inst/buff_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    31.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    32.594 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    33.597    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    27.536 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    28.893    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.970 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.248    30.218    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[10]/C
                         clock pessimism              0.264    30.483    
                         clock uncertainty           -0.207    30.275    
    SLICE_X8Y92          FDCE (Recov_fdce_C_CLR)     -0.258    30.017    design_2_i/Data_generator_0/inst/buff_data_reg[10]
  -------------------------------------------------------------------
                         required time                         30.017    
                         arrival time                         -30.220    
  -------------------------------------------------------------------
                         slack                                 -0.203    

Slack (VIOLATED) :        -0.203ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out3_design_2_clk_wiz_1_0 rise@31.250ns - clk_out1_design_2_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        0.806ns  (logic 0.379ns (47.004%)  route 0.427ns (52.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 30.218 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 29.414 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    31.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    32.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    26.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    27.975    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    28.056 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.358    29.414    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.379    29.793 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.427    30.220    design_2_i/Data_generator_0/inst/rst
    SLICE_X8Y92          FDCE                                         f  design_2_i/Data_generator_0/inst/buff_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    31.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    32.594 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    33.597    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    27.536 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    28.893    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.970 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.248    30.218    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[11]/C
                         clock pessimism              0.264    30.483    
                         clock uncertainty           -0.207    30.275    
    SLICE_X8Y92          FDCE (Recov_fdce_C_CLR)     -0.258    30.017    design_2_i/Data_generator_0/inst/buff_data_reg[11]
  -------------------------------------------------------------------
                         required time                         30.017    
                         arrival time                         -30.220    
  -------------------------------------------------------------------
                         slack                                 -0.203    

Slack (VIOLATED) :        -0.203ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out3_design_2_clk_wiz_1_0 rise@31.250ns - clk_out1_design_2_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        0.806ns  (logic 0.379ns (47.004%)  route 0.427ns (52.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 30.218 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 29.414 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    31.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    32.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    26.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    27.975    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    28.056 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.358    29.414    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.379    29.793 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.427    30.220    design_2_i/Data_generator_0/inst/rst
    SLICE_X8Y92          FDCE                                         f  design_2_i/Data_generator_0/inst/buff_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    31.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    32.594 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    33.597    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    27.536 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    28.893    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.970 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.248    30.218    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[8]/C
                         clock pessimism              0.264    30.483    
                         clock uncertainty           -0.207    30.275    
    SLICE_X8Y92          FDCE (Recov_fdce_C_CLR)     -0.258    30.017    design_2_i/Data_generator_0/inst/buff_data_reg[8]
  -------------------------------------------------------------------
                         required time                         30.017    
                         arrival time                         -30.220    
  -------------------------------------------------------------------
                         slack                                 -0.203    

Slack (VIOLATED) :        -0.203ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out3_design_2_clk_wiz_1_0 rise@31.250ns - clk_out1_design_2_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        0.806ns  (logic 0.379ns (47.004%)  route 0.427ns (52.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 30.218 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 29.414 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    31.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    32.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    26.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    27.975    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    28.056 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.358    29.414    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.379    29.793 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.427    30.220    design_2_i/Data_generator_0/inst/rst
    SLICE_X8Y92          FDCE                                         f  design_2_i/Data_generator_0/inst/buff_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    31.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    32.594 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    33.597    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    27.536 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    28.893    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.970 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.248    30.218    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[9]/C
                         clock pessimism              0.264    30.483    
                         clock uncertainty           -0.207    30.275    
    SLICE_X8Y92          FDCE (Recov_fdce_C_CLR)     -0.258    30.017    design_2_i/Data_generator_0/inst/buff_data_reg[9]
  -------------------------------------------------------------------
                         required time                         30.017    
                         arrival time                         -30.220    
  -------------------------------------------------------------------
                         slack                                 -0.203    

Slack (VIOLATED) :        -0.201ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out3_design_2_clk_wiz_1_0 rise@31.250ns - clk_out1_design_2_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        0.803ns  (logic 0.379ns (47.189%)  route 0.424ns (52.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 30.217 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 29.414 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    31.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    32.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    26.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    27.975    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    28.056 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.358    29.414    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.379    29.793 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.424    30.217    design_2_i/Data_generator_0/inst/rst
    SLICE_X8Y90          FDCE                                         f  design_2_i/Data_generator_0/inst/buff_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    31.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    32.594 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    33.597    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    27.536 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    28.893    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.970 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.247    30.217    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[0]/C
                         clock pessimism              0.264    30.482    
                         clock uncertainty           -0.207    30.274    
    SLICE_X8Y90          FDCE (Recov_fdce_C_CLR)     -0.258    30.016    design_2_i/Data_generator_0/inst/buff_data_reg[0]
  -------------------------------------------------------------------
                         required time                         30.016    
                         arrival time                         -30.217    
  -------------------------------------------------------------------
                         slack                                 -0.201    

Slack (VIOLATED) :        -0.201ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out3_design_2_clk_wiz_1_0 rise@31.250ns - clk_out1_design_2_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        0.803ns  (logic 0.379ns (47.189%)  route 0.424ns (52.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 30.217 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 29.414 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    31.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    32.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    26.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    27.975    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    28.056 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.358    29.414    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.379    29.793 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.424    30.217    design_2_i/Data_generator_0/inst/rst
    SLICE_X8Y90          FDCE                                         f  design_2_i/Data_generator_0/inst/buff_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    31.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    32.594 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    33.597    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    27.536 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    28.893    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.970 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.247    30.217    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[1]/C
                         clock pessimism              0.264    30.482    
                         clock uncertainty           -0.207    30.274    
    SLICE_X8Y90          FDCE (Recov_fdce_C_CLR)     -0.258    30.016    design_2_i/Data_generator_0/inst/buff_data_reg[1]
  -------------------------------------------------------------------
                         required time                         30.016    
                         arrival time                         -30.217    
  -------------------------------------------------------------------
                         slack                                 -0.201    

Slack (VIOLATED) :        -0.201ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out3_design_2_clk_wiz_1_0 rise@31.250ns - clk_out1_design_2_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        0.803ns  (logic 0.379ns (47.189%)  route 0.424ns (52.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 30.217 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 29.414 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    31.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    32.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    26.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    27.975    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    28.056 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.358    29.414    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.379    29.793 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.424    30.217    design_2_i/Data_generator_0/inst/rst
    SLICE_X8Y90          FDCE                                         f  design_2_i/Data_generator_0/inst/buff_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    31.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    32.594 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    33.597    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    27.536 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    28.893    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.970 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.247    30.217    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[2]/C
                         clock pessimism              0.264    30.482    
                         clock uncertainty           -0.207    30.274    
    SLICE_X8Y90          FDCE (Recov_fdce_C_CLR)     -0.258    30.016    design_2_i/Data_generator_0/inst/buff_data_reg[2]
  -------------------------------------------------------------------
                         required time                         30.016    
                         arrival time                         -30.217    
  -------------------------------------------------------------------
                         slack                                 -0.201    

Slack (VIOLATED) :        -0.201ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out3_design_2_clk_wiz_1_0 rise@31.250ns - clk_out1_design_2_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        0.803ns  (logic 0.379ns (47.189%)  route 0.424ns (52.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 30.217 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 29.414 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    31.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    32.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    26.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    27.975    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    28.056 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.358    29.414    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.379    29.793 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.424    30.217    design_2_i/Data_generator_0/inst/rst
    SLICE_X8Y90          FDCE                                         f  design_2_i/Data_generator_0/inst/buff_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    31.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    32.594 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    33.597    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    27.536 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    28.893    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.970 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.247    30.217    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[3]/C
                         clock pessimism              0.264    30.482    
                         clock uncertainty           -0.207    30.274    
    SLICE_X8Y90          FDCE (Recov_fdce_C_CLR)     -0.258    30.016    design_2_i/Data_generator_0/inst/buff_data_reg[3]
  -------------------------------------------------------------------
                         required time                         30.016    
                         arrival time                         -30.217    
  -------------------------------------------------------------------
                         slack                                 -0.201    

Slack (VIOLATED) :        -0.196ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out3_design_2_clk_wiz_1_0 rise@31.250ns - clk_out1_design_2_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        0.799ns  (logic 0.379ns (47.441%)  route 0.420ns (52.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 30.217 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 29.414 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    31.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    32.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    26.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    27.975    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    28.056 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.358    29.414    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.379    29.793 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.420    30.213    design_2_i/Data_generator_0/inst/rst
    SLICE_X8Y91          FDCE                                         f  design_2_i/Data_generator_0/inst/buff_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    31.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    32.594 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    33.597    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    27.536 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    28.893    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.970 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.247    30.217    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[4]/C
                         clock pessimism              0.264    30.482    
                         clock uncertainty           -0.207    30.274    
    SLICE_X8Y91          FDCE (Recov_fdce_C_CLR)     -0.258    30.016    design_2_i/Data_generator_0/inst/buff_data_reg[4]
  -------------------------------------------------------------------
                         required time                         30.016    
                         arrival time                         -30.213    
  -------------------------------------------------------------------
                         slack                                 -0.196    

Slack (VIOLATED) :        -0.196ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out3_design_2_clk_wiz_1_0 rise@31.250ns - clk_out1_design_2_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        0.799ns  (logic 0.379ns (47.441%)  route 0.420ns (52.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 30.217 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 29.414 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    31.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    32.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    26.550 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    27.975    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    28.056 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.358    29.414    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.379    29.793 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.420    30.213    design_2_i/Data_generator_0/inst/rst
    SLICE_X8Y91          FDCE                                         f  design_2_i/Data_generator_0/inst/buff_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  sys_clock (IN)
                         net (fo=0)                   0.000    31.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    32.594 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    33.597    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    27.536 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    28.893    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    28.970 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          1.247    30.217    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[5]/C
                         clock pessimism              0.264    30.482    
                         clock uncertainty           -0.207    30.274    
    SLICE_X8Y91          FDCE (Recov_fdce_C_CLR)     -0.258    30.016    design_2_i/Data_generator_0/inst/buff_data_reg[5]
  -------------------------------------------------------------------
                         required time                         30.016    
                         arrival time                         -30.213    
  -------------------------------------------------------------------
                         slack                                 -0.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.627ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[10]/CLR
                            (removal check against rising-edge clock clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -3.750ns  (clk_out3_design_2_clk_wiz_1_0 rise@6.250ns - clk_out1_design_2_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.303%)  route 0.192ns (57.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 5.414 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 9.403 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    10.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     8.324 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     8.813    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.839 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.564     9.403    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     9.544 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.192     9.736    design_2_i/Data_generator_0/inst/rst
    SLICE_X8Y92          FDCE                                         f  design_2_i/Data_generator_0/inst/buff_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.684 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.164    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     4.019 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     4.553    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.582 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.832     5.414    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[10]/C
                         clock pessimism              0.555     5.969    
                         clock uncertainty            0.207     6.176    
    SLICE_X8Y92          FDCE (Remov_fdce_C_CLR)     -0.067     6.109    design_2_i/Data_generator_0/inst/buff_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.109    
                         arrival time                           9.736    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.627ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[11]/CLR
                            (removal check against rising-edge clock clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -3.750ns  (clk_out3_design_2_clk_wiz_1_0 rise@6.250ns - clk_out1_design_2_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.303%)  route 0.192ns (57.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 5.414 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 9.403 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    10.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     8.324 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     8.813    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.839 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.564     9.403    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     9.544 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.192     9.736    design_2_i/Data_generator_0/inst/rst
    SLICE_X8Y92          FDCE                                         f  design_2_i/Data_generator_0/inst/buff_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.684 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.164    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     4.019 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     4.553    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.582 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.832     5.414    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[11]/C
                         clock pessimism              0.555     5.969    
                         clock uncertainty            0.207     6.176    
    SLICE_X8Y92          FDCE (Remov_fdce_C_CLR)     -0.067     6.109    design_2_i/Data_generator_0/inst/buff_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.109    
                         arrival time                           9.736    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.627ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[8]/CLR
                            (removal check against rising-edge clock clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -3.750ns  (clk_out3_design_2_clk_wiz_1_0 rise@6.250ns - clk_out1_design_2_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.303%)  route 0.192ns (57.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 5.414 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 9.403 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    10.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     8.324 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     8.813    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.839 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.564     9.403    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     9.544 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.192     9.736    design_2_i/Data_generator_0/inst/rst
    SLICE_X8Y92          FDCE                                         f  design_2_i/Data_generator_0/inst/buff_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.684 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.164    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     4.019 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     4.553    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.582 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.832     5.414    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[8]/C
                         clock pessimism              0.555     5.969    
                         clock uncertainty            0.207     6.176    
    SLICE_X8Y92          FDCE (Remov_fdce_C_CLR)     -0.067     6.109    design_2_i/Data_generator_0/inst/buff_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.109    
                         arrival time                           9.736    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.627ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[9]/CLR
                            (removal check against rising-edge clock clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -3.750ns  (clk_out3_design_2_clk_wiz_1_0 rise@6.250ns - clk_out1_design_2_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.303%)  route 0.192ns (57.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 5.414 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 9.403 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    10.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     8.324 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     8.813    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.839 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.564     9.403    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     9.544 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.192     9.736    design_2_i/Data_generator_0/inst/rst
    SLICE_X8Y92          FDCE                                         f  design_2_i/Data_generator_0/inst/buff_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.684 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.164    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     4.019 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     4.553    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.582 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.832     5.414    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y92          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[9]/C
                         clock pessimism              0.555     5.969    
                         clock uncertainty            0.207     6.176    
    SLICE_X8Y92          FDCE (Remov_fdce_C_CLR)     -0.067     6.109    design_2_i/Data_generator_0/inst/buff_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.109    
                         arrival time                           9.736    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.645ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -3.750ns  (clk_out3_design_2_clk_wiz_1_0 rise@6.250ns - clk_out1_design_2_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.040%)  route 0.211ns (59.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 5.414 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 9.403 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    10.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     8.324 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     8.813    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.839 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.564     9.403    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     9.544 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.211     9.755    design_2_i/Data_generator_0/inst/rst
    SLICE_X8Y90          FDCE                                         f  design_2_i/Data_generator_0/inst/buff_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.684 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.164    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     4.019 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     4.553    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.582 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.832     5.414    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[0]/C
                         clock pessimism              0.555     5.969    
                         clock uncertainty            0.207     6.176    
    SLICE_X8Y90          FDCE (Remov_fdce_C_CLR)     -0.067     6.109    design_2_i/Data_generator_0/inst/buff_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.109    
                         arrival time                           9.755    
  -------------------------------------------------------------------
                         slack                                  3.645    

Slack (MET) :             3.645ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -3.750ns  (clk_out3_design_2_clk_wiz_1_0 rise@6.250ns - clk_out1_design_2_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.040%)  route 0.211ns (59.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 5.414 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 9.403 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    10.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     8.324 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     8.813    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.839 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.564     9.403    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     9.544 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.211     9.755    design_2_i/Data_generator_0/inst/rst
    SLICE_X8Y90          FDCE                                         f  design_2_i/Data_generator_0/inst/buff_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.684 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.164    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     4.019 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     4.553    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.582 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.832     5.414    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[1]/C
                         clock pessimism              0.555     5.969    
                         clock uncertainty            0.207     6.176    
    SLICE_X8Y90          FDCE (Remov_fdce_C_CLR)     -0.067     6.109    design_2_i/Data_generator_0/inst/buff_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.109    
                         arrival time                           9.755    
  -------------------------------------------------------------------
                         slack                                  3.645    

Slack (MET) :             3.645ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -3.750ns  (clk_out3_design_2_clk_wiz_1_0 rise@6.250ns - clk_out1_design_2_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.040%)  route 0.211ns (59.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 5.414 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 9.403 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    10.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     8.324 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     8.813    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.839 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.564     9.403    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     9.544 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.211     9.755    design_2_i/Data_generator_0/inst/rst
    SLICE_X8Y90          FDCE                                         f  design_2_i/Data_generator_0/inst/buff_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.684 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.164    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     4.019 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     4.553    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.582 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.832     5.414    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[2]/C
                         clock pessimism              0.555     5.969    
                         clock uncertainty            0.207     6.176    
    SLICE_X8Y90          FDCE (Remov_fdce_C_CLR)     -0.067     6.109    design_2_i/Data_generator_0/inst/buff_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.109    
                         arrival time                           9.755    
  -------------------------------------------------------------------
                         slack                                  3.645    

Slack (MET) :             3.645ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -3.750ns  (clk_out3_design_2_clk_wiz_1_0 rise@6.250ns - clk_out1_design_2_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.040%)  route 0.211ns (59.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 5.414 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 9.403 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    10.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     8.324 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     8.813    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.839 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.564     9.403    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     9.544 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.211     9.755    design_2_i/Data_generator_0/inst/rst
    SLICE_X8Y90          FDCE                                         f  design_2_i/Data_generator_0/inst/buff_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.684 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.164    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     4.019 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     4.553    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.582 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.832     5.414    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y90          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[3]/C
                         clock pessimism              0.555     5.969    
                         clock uncertainty            0.207     6.176    
    SLICE_X8Y90          FDCE (Remov_fdce_C_CLR)     -0.067     6.109    design_2_i/Data_generator_0/inst/buff_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.109    
                         arrival time                           9.755    
  -------------------------------------------------------------------
                         slack                                  3.645    

Slack (MET) :             3.647ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -3.750ns  (clk_out3_design_2_clk_wiz_1_0 rise@6.250ns - clk_out1_design_2_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.842%)  route 0.213ns (60.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 5.414 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 9.403 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    10.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     8.324 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     8.813    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.839 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.564     9.403    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     9.544 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.213     9.756    design_2_i/Data_generator_0/inst/rst
    SLICE_X8Y91          FDCE                                         f  design_2_i/Data_generator_0/inst/buff_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.684 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.164    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     4.019 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     4.553    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.582 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.832     5.414    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[4]/C
                         clock pessimism              0.555     5.969    
                         clock uncertainty            0.207     6.176    
    SLICE_X8Y91          FDCE (Remov_fdce_C_CLR)     -0.067     6.109    design_2_i/Data_generator_0/inst/buff_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.109    
                         arrival time                           9.756    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.647ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/output_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/Data_generator_0/inst/buff_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out3_design_2_clk_wiz_1_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -3.750ns  (clk_out3_design_2_clk_wiz_1_0 rise@6.250ns - clk_out1_design_2_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.842%)  route 0.213ns (60.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 5.414 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 9.403 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    10.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     8.324 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     8.813    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.839 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.564     9.403    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X9Y93          FDRE                                         r  design_2_i/USB_FIFO_0/inst/output_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     9.544 f  design_2_i/USB_FIFO_0/inst/output_led_reg/Q
                         net (fo=72, routed)          0.213     9.756    design_2_i/Data_generator_0/inst/rst
    SLICE_X8Y91          FDCE                                         f  design_2_i/Data_generator_0/inst/buff_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_2_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    P17                                               0.000     6.250 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.250    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.684 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.164    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     4.019 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     4.553    design_2_i/clk_wiz_1/inst/clk_out3_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.582 r  design_2_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=12, routed)          0.832     5.414    design_2_i/Data_generator_0/inst/CLK
    SLICE_X8Y91          FDCE                                         r  design_2_i/Data_generator_0/inst/buff_data_reg[5]/C
                         clock pessimism              0.555     5.969    
                         clock uncertainty            0.207     6.176    
    SLICE_X8Y91          FDCE (Remov_fdce_C_CLR)     -0.067     6.109    design_2_i/Data_generator_0/inst/buff_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.109    
                         arrival time                           9.756    
  -------------------------------------------------------------------
                         slack                                  3.647    





