<stg><name>swap<complex<ap_fixed<22, 7, 5, 3, 0> > ></name>


<trans_list>

<trans id="19" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="20" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="21" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="128" op_0_bw="64">
<![CDATA[
.split:5 %temp = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="1" op_4_bw="1" op_5_bw="5" op_6_bw="1" op_7_bw="45" op_8_bw="32" op_9_bw="45">
<![CDATA[
.split:9 %call_ln270 = call void @streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >, i128 %casted_output, i128 %temp, i1 %control_count_V_4, i1 %control_bits_V_4, i5 %sample_in_read_count_V_4, i1 %delay_line_stall_4, i45 %delayline_Array_18, i32 %control_delayline_Array_4, i45 %delayline_Array_17

]]></Node>
<StgValue><ssdm name="call_ln270"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="1" op_4_bw="1" op_5_bw="5" op_6_bw="1" op_7_bw="45" op_8_bw="32" op_9_bw="45">
<![CDATA[
.split:9 %call_ln270 = call void @streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >, i128 %casted_output, i128 %temp, i1 %control_count_V_4, i1 %control_bits_V_4, i5 %sample_in_read_count_V_4, i1 %delay_line_stall_4, i45 %delayline_Array_18, i32 %control_delayline_Array_4, i45 %delayline_Array_17

]]></Node>
<StgValue><ssdm name="call_ln270"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="8" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="5" op_7_bw="1" op_8_bw="45" op_9_bw="32" op_10_bw="45" op_11_bw="1" op_12_bw="1" op_13_bw="2" op_14_bw="5" op_15_bw="1" op_16_bw="45" op_17_bw="32" op_18_bw="45" op_19_bw="1" op_20_bw="1" op_21_bw="3" op_22_bw="5" op_23_bw="1" op_24_bw="45" op_25_bw="32" op_26_bw="45" op_27_bw="1" op_28_bw="1" op_29_bw="4" op_30_bw="5" op_31_bw="1" op_32_bw="45" op_33_bw="32" op_34_bw="45" op_35_bw="0" op_36_bw="0" op_37_bw="0">
<![CDATA[
.split:10 %call_ln274 = call void @swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.1, i128 %temp, i128 %p_fftInData_reOrdered, i1 %control_count_V_6, i1 %control_bits_V_6, i1 %pf_count_V_4, i5 %sample_in_read_count_V_6, i1 %delay_line_stall_6, i45 %delayline_Array_4, i32 %control_delayline_Array_6, i45 %delayline_Array_3, i1 %control_count_V_8, i1 %control_bits_V_8, i2 %pf_count_V_6, i5 %sample_in_read_count_V_8, i1 %delay_line_stall_8, i45 %delayline_Array_8, i32 %control_delayline_Array_8, i45 %delayline_Array_7, i1 %control_count_V_1, i1 %control_bits_V_1, i3 %pf_count_V_1, i5 %sample_in_read_count_V_1, i1 %delay_line_stall_1, i45 %delayline_Array_12, i32 %control_delayline_Array_1, i45 %delayline_Array_11, i1 %control_count_V_3, i1 %control_bits_V_3, i4 %pf_count_V_2, i5 %sample_in_read_count_V_3, i1 %delay_line_stall_3, i45 %delayline_Array_16, i32 %control_delayline_Array_3, i45 %delayline_Array_15

]]></Node>
<StgValue><ssdm name="call_ln274"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="9" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:0 %specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln0"/></StgValue>
</operation>

<operation id="10" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %casted_output, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %p_fftInData_reOrdered, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %casted_output, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %p_fftInData_reOrdered, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:6 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @temp_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i128 %temp, i128 %temp

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:7 %specmemcore_ln263 = specmemcore void @_ssdm_op_SpecMemCore, i128 %temp, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln263"/></StgValue>
</operation>

<operation id="16" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %temp, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="5" op_7_bw="1" op_8_bw="45" op_9_bw="32" op_10_bw="45" op_11_bw="1" op_12_bw="1" op_13_bw="2" op_14_bw="5" op_15_bw="1" op_16_bw="45" op_17_bw="32" op_18_bw="45" op_19_bw="1" op_20_bw="1" op_21_bw="3" op_22_bw="5" op_23_bw="1" op_24_bw="45" op_25_bw="32" op_26_bw="45" op_27_bw="1" op_28_bw="1" op_29_bw="4" op_30_bw="5" op_31_bw="1" op_32_bw="45" op_33_bw="32" op_34_bw="45" op_35_bw="0" op_36_bw="0" op_37_bw="0">
<![CDATA[
.split:10 %call_ln274 = call void @swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.1, i128 %temp, i128 %p_fftInData_reOrdered, i1 %control_count_V_6, i1 %control_bits_V_6, i1 %pf_count_V_4, i5 %sample_in_read_count_V_6, i1 %delay_line_stall_6, i45 %delayline_Array_4, i32 %control_delayline_Array_6, i45 %delayline_Array_3, i1 %control_count_V_8, i1 %control_bits_V_8, i2 %pf_count_V_6, i5 %sample_in_read_count_V_8, i1 %delay_line_stall_8, i45 %delayline_Array_8, i32 %control_delayline_Array_8, i45 %delayline_Array_7, i1 %control_count_V_1, i1 %control_bits_V_1, i3 %pf_count_V_1, i5 %sample_in_read_count_V_1, i1 %delay_line_stall_1, i45 %delayline_Array_12, i32 %control_delayline_Array_1, i45 %delayline_Array_11, i1 %control_count_V_3, i1 %control_bits_V_3, i4 %pf_count_V_2, i5 %sample_in_read_count_V_3, i1 %delay_line_stall_3, i45 %delayline_Array_16, i32 %control_delayline_Array_3, i45 %delayline_Array_15

]]></Node>
<StgValue><ssdm name="call_ln274"/></StgValue>
</operation>

<operation id="18" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0">
<![CDATA[
.split:11 %ret_ln275 = ret

]]></Node>
<StgValue><ssdm name="ret_ln275"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="23" name="casted_output" dir="0" iftype="3">
<core>FIFO_LUTRAM</core><StgValue><ssdm name="casted_output"/></StgValue>
</port>
<port id="24" name="p_fftInData_reOrdered" dir="1" iftype="3">
<core>FIFO_LUTRAM</core><StgValue><ssdm name="p_fftInData_reOrdered"/></StgValue>
</port>
<port id="25" name="control_count_V_4" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="control_count_V_4"/></StgValue>
</port>
<port id="26" name="control_bits_V_4" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="control_bits_V_4"/></StgValue>
</port>
<port id="27" name="sample_in_read_count_V_4" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="sample_in_read_count_V_4"/></StgValue>
</port>
<port id="28" name="delay_line_stall_4" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="delay_line_stall_4"/></StgValue>
</port>
<port id="29" name="delayline_Array_18" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="delayline_Array_18"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="30" name="control_delayline_Array_4" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="control_delayline_Array_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="31" name="delayline_Array_17" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="delayline_Array_17"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="32" name="control_count_V_6" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="control_count_V_6"/></StgValue>
</port>
<port id="33" name="control_bits_V_6" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="control_bits_V_6"/></StgValue>
</port>
<port id="34" name="pf_count_V_4" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="pf_count_V_4"/></StgValue>
</port>
<port id="35" name="sample_in_read_count_V_6" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="sample_in_read_count_V_6"/></StgValue>
</port>
<port id="36" name="delay_line_stall_6" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="delay_line_stall_6"/></StgValue>
</port>
<port id="37" name="delayline_Array_4" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="delayline_Array_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="38" name="control_delayline_Array_6" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="control_delayline_Array_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="39" name="delayline_Array_3" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="delayline_Array_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="40" name="control_count_V_8" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="control_count_V_8"/></StgValue>
</port>
<port id="41" name="control_bits_V_8" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="control_bits_V_8"/></StgValue>
</port>
<port id="42" name="pf_count_V_6" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="pf_count_V_6"/></StgValue>
</port>
<port id="43" name="sample_in_read_count_V_8" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="sample_in_read_count_V_8"/></StgValue>
</port>
<port id="44" name="delay_line_stall_8" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="delay_line_stall_8"/></StgValue>
</port>
<port id="45" name="delayline_Array_8" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="delayline_Array_8"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="46" name="control_delayline_Array_8" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="control_delayline_Array_8"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="47" name="delayline_Array_7" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="delayline_Array_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="48" name="control_count_V_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="control_count_V_1"/></StgValue>
</port>
<port id="49" name="control_bits_V_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="control_bits_V_1"/></StgValue>
</port>
<port id="50" name="pf_count_V_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="pf_count_V_1"/></StgValue>
</port>
<port id="51" name="sample_in_read_count_V_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="sample_in_read_count_V_1"/></StgValue>
</port>
<port id="52" name="delay_line_stall_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="delay_line_stall_1"/></StgValue>
</port>
<port id="53" name="delayline_Array_12" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="delayline_Array_12"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="54" name="control_delayline_Array_1" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="control_delayline_Array_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="55" name="delayline_Array_11" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="delayline_Array_11"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="56" name="control_count_V_3" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="control_count_V_3"/></StgValue>
</port>
<port id="57" name="control_bits_V_3" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="control_bits_V_3"/></StgValue>
</port>
<port id="58" name="pf_count_V_2" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="pf_count_V_2"/></StgValue>
</port>
<port id="59" name="sample_in_read_count_V_3" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="sample_in_read_count_V_3"/></StgValue>
</port>
<port id="60" name="delay_line_stall_3" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="delay_line_stall_3"/></StgValue>
</port>
<port id="61" name="delayline_Array_16" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="delayline_Array_16"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="62" name="control_delayline_Array_3" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="control_delayline_Array_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="63" name="delayline_Array_15" dir="3" iftype="1">
<core>ShiftReg</core><StgValue><ssdm name="delayline_Array_15"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="65" from="StgValue_64" to="temp" fromId="64" toId="5">
</dataflow>
<dataflow id="67" from="streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >" to="call_ln270" fromId="66" toId="6">
</dataflow>
<dataflow id="68" from="casted_output" to="call_ln270" fromId="23" toId="6">
</dataflow>
<dataflow id="69" from="temp" to="call_ln270" fromId="5" toId="6">
</dataflow>
<dataflow id="70" from="control_count_V_4" to="call_ln270" fromId="25" toId="6">
</dataflow>
<dataflow id="71" from="control_bits_V_4" to="call_ln270" fromId="26" toId="6">
</dataflow>
<dataflow id="72" from="sample_in_read_count_V_4" to="call_ln270" fromId="27" toId="6">
</dataflow>
<dataflow id="73" from="delay_line_stall_4" to="call_ln270" fromId="28" toId="6">
</dataflow>
<dataflow id="74" from="delayline_Array_18" to="call_ln270" fromId="29" toId="6">
</dataflow>
<dataflow id="75" from="control_delayline_Array_4" to="call_ln270" fromId="30" toId="6">
</dataflow>
<dataflow id="76" from="delayline_Array_17" to="call_ln270" fromId="31" toId="6">
</dataflow>
<dataflow id="77" from="streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >" to="call_ln270" fromId="66" toId="7">
</dataflow>
<dataflow id="78" from="casted_output" to="call_ln270" fromId="23" toId="7">
</dataflow>
<dataflow id="79" from="temp" to="call_ln270" fromId="5" toId="7">
</dataflow>
<dataflow id="80" from="control_count_V_4" to="call_ln270" fromId="25" toId="7">
</dataflow>
<dataflow id="81" from="control_bits_V_4" to="call_ln270" fromId="26" toId="7">
</dataflow>
<dataflow id="82" from="sample_in_read_count_V_4" to="call_ln270" fromId="27" toId="7">
</dataflow>
<dataflow id="83" from="delay_line_stall_4" to="call_ln270" fromId="28" toId="7">
</dataflow>
<dataflow id="84" from="delayline_Array_18" to="call_ln270" fromId="29" toId="7">
</dataflow>
<dataflow id="85" from="control_delayline_Array_4" to="call_ln270" fromId="30" toId="7">
</dataflow>
<dataflow id="86" from="delayline_Array_17" to="call_ln270" fromId="31" toId="7">
</dataflow>
<dataflow id="88" from="swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.1" to="call_ln274" fromId="87" toId="8">
</dataflow>
<dataflow id="89" from="temp" to="call_ln274" fromId="5" toId="8">
</dataflow>
<dataflow id="90" from="p_fftInData_reOrdered" to="call_ln274" fromId="24" toId="8">
</dataflow>
<dataflow id="91" from="control_count_V_6" to="call_ln274" fromId="32" toId="8">
</dataflow>
<dataflow id="92" from="control_bits_V_6" to="call_ln274" fromId="33" toId="8">
</dataflow>
<dataflow id="93" from="pf_count_V_4" to="call_ln274" fromId="34" toId="8">
</dataflow>
<dataflow id="94" from="sample_in_read_count_V_6" to="call_ln274" fromId="35" toId="8">
</dataflow>
<dataflow id="95" from="delay_line_stall_6" to="call_ln274" fromId="36" toId="8">
</dataflow>
<dataflow id="96" from="delayline_Array_4" to="call_ln274" fromId="37" toId="8">
</dataflow>
<dataflow id="97" from="control_delayline_Array_6" to="call_ln274" fromId="38" toId="8">
</dataflow>
<dataflow id="98" from="delayline_Array_3" to="call_ln274" fromId="39" toId="8">
</dataflow>
<dataflow id="99" from="control_count_V_8" to="call_ln274" fromId="40" toId="8">
</dataflow>
<dataflow id="100" from="control_bits_V_8" to="call_ln274" fromId="41" toId="8">
</dataflow>
<dataflow id="101" from="pf_count_V_6" to="call_ln274" fromId="42" toId="8">
</dataflow>
<dataflow id="102" from="sample_in_read_count_V_8" to="call_ln274" fromId="43" toId="8">
</dataflow>
<dataflow id="103" from="delay_line_stall_8" to="call_ln274" fromId="44" toId="8">
</dataflow>
<dataflow id="104" from="delayline_Array_8" to="call_ln274" fromId="45" toId="8">
</dataflow>
<dataflow id="105" from="control_delayline_Array_8" to="call_ln274" fromId="46" toId="8">
</dataflow>
<dataflow id="106" from="delayline_Array_7" to="call_ln274" fromId="47" toId="8">
</dataflow>
<dataflow id="107" from="control_count_V_1" to="call_ln274" fromId="48" toId="8">
</dataflow>
<dataflow id="108" from="control_bits_V_1" to="call_ln274" fromId="49" toId="8">
</dataflow>
<dataflow id="109" from="pf_count_V_1" to="call_ln274" fromId="50" toId="8">
</dataflow>
<dataflow id="110" from="sample_in_read_count_V_1" to="call_ln274" fromId="51" toId="8">
</dataflow>
<dataflow id="111" from="delay_line_stall_1" to="call_ln274" fromId="52" toId="8">
</dataflow>
<dataflow id="112" from="delayline_Array_12" to="call_ln274" fromId="53" toId="8">
</dataflow>
<dataflow id="113" from="control_delayline_Array_1" to="call_ln274" fromId="54" toId="8">
</dataflow>
<dataflow id="114" from="delayline_Array_11" to="call_ln274" fromId="55" toId="8">
</dataflow>
<dataflow id="115" from="control_count_V_3" to="call_ln274" fromId="56" toId="8">
</dataflow>
<dataflow id="116" from="control_bits_V_3" to="call_ln274" fromId="57" toId="8">
</dataflow>
<dataflow id="117" from="pf_count_V_2" to="call_ln274" fromId="58" toId="8">
</dataflow>
<dataflow id="118" from="sample_in_read_count_V_3" to="call_ln274" fromId="59" toId="8">
</dataflow>
<dataflow id="119" from="delay_line_stall_3" to="call_ln274" fromId="60" toId="8">
</dataflow>
<dataflow id="120" from="delayline_Array_16" to="call_ln274" fromId="61" toId="8">
</dataflow>
<dataflow id="121" from="control_delayline_Array_3" to="call_ln274" fromId="62" toId="8">
</dataflow>
<dataflow id="122" from="delayline_Array_15" to="call_ln274" fromId="63" toId="8">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecDataflowPipeline" to="specdataflowpipeline_ln0" fromId="123" toId="9">
</dataflow>
<dataflow id="126" from="StgValue_125" to="specdataflowpipeline_ln0" fromId="125" toId="9">
</dataflow>
<dataflow id="128" from="StgValue_127" to="specdataflowpipeline_ln0" fromId="127" toId="9">
</dataflow>
<dataflow id="130" from="empty_12" to="specdataflowpipeline_ln0" fromId="129" toId="9">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="131" toId="10">
</dataflow>
<dataflow id="133" from="casted_output" to="specmemcore_ln0" fromId="23" toId="10">
</dataflow>
<dataflow id="135" from="StgValue_134" to="specmemcore_ln0" fromId="134" toId="10">
</dataflow>
<dataflow id="137" from="StgValue_136" to="specmemcore_ln0" fromId="136" toId="10">
</dataflow>
<dataflow id="139" from="StgValue_138" to="specmemcore_ln0" fromId="138" toId="10">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="131" toId="11">
</dataflow>
<dataflow id="141" from="p_fftInData_reOrdered" to="specmemcore_ln0" fromId="24" toId="11">
</dataflow>
<dataflow id="142" from="StgValue_134" to="specmemcore_ln0" fromId="134" toId="11">
</dataflow>
<dataflow id="143" from="StgValue_136" to="specmemcore_ln0" fromId="136" toId="11">
</dataflow>
<dataflow id="144" from="StgValue_138" to="specmemcore_ln0" fromId="138" toId="11">
</dataflow>
<dataflow id="146" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="145" toId="12">
</dataflow>
<dataflow id="147" from="casted_output" to="specinterface_ln0" fromId="23" toId="12">
</dataflow>
<dataflow id="149" from="empty_0" to="specinterface_ln0" fromId="148" toId="12">
</dataflow>
<dataflow id="150" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="12">
</dataflow>
<dataflow id="151" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="12">
</dataflow>
<dataflow id="152" from="empty_12" to="specinterface_ln0" fromId="129" toId="12">
</dataflow>
<dataflow id="153" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="12">
</dataflow>
<dataflow id="154" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="12">
</dataflow>
<dataflow id="155" from="empty_12" to="specinterface_ln0" fromId="129" toId="12">
</dataflow>
<dataflow id="156" from="empty_12" to="specinterface_ln0" fromId="129" toId="12">
</dataflow>
<dataflow id="157" from="empty_12" to="specinterface_ln0" fromId="129" toId="12">
</dataflow>
<dataflow id="158" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="12">
</dataflow>
<dataflow id="159" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="12">
</dataflow>
<dataflow id="160" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="12">
</dataflow>
<dataflow id="161" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="12">
</dataflow>
<dataflow id="162" from="empty_12" to="specinterface_ln0" fromId="129" toId="12">
</dataflow>
<dataflow id="163" from="empty_12" to="specinterface_ln0" fromId="129" toId="12">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="145" toId="13">
</dataflow>
<dataflow id="165" from="p_fftInData_reOrdered" to="specinterface_ln0" fromId="24" toId="13">
</dataflow>
<dataflow id="166" from="empty_0" to="specinterface_ln0" fromId="148" toId="13">
</dataflow>
<dataflow id="167" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="13">
</dataflow>
<dataflow id="168" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="13">
</dataflow>
<dataflow id="169" from="empty_12" to="specinterface_ln0" fromId="129" toId="13">
</dataflow>
<dataflow id="170" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="13">
</dataflow>
<dataflow id="171" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="13">
</dataflow>
<dataflow id="172" from="empty_12" to="specinterface_ln0" fromId="129" toId="13">
</dataflow>
<dataflow id="173" from="empty_12" to="specinterface_ln0" fromId="129" toId="13">
</dataflow>
<dataflow id="174" from="empty_12" to="specinterface_ln0" fromId="129" toId="13">
</dataflow>
<dataflow id="175" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="13">
</dataflow>
<dataflow id="176" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="13">
</dataflow>
<dataflow id="177" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="13">
</dataflow>
<dataflow id="178" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="13">
</dataflow>
<dataflow id="179" from="empty_12" to="specinterface_ln0" fromId="129" toId="13">
</dataflow>
<dataflow id="180" from="empty_12" to="specinterface_ln0" fromId="129" toId="13">
</dataflow>
<dataflow id="182" from="_ssdm_op_SpecChannel" to="empty" fromId="181" toId="14">
</dataflow>
<dataflow id="184" from="temp_str" to="empty" fromId="183" toId="14">
</dataflow>
<dataflow id="186" from="StgValue_185" to="empty" fromId="185" toId="14">
</dataflow>
<dataflow id="188" from="p_str" to="empty" fromId="187" toId="14">
</dataflow>
<dataflow id="189" from="p_str" to="empty" fromId="187" toId="14">
</dataflow>
<dataflow id="191" from="StgValue_190" to="empty" fromId="190" toId="14">
</dataflow>
<dataflow id="192" from="StgValue_190" to="empty" fromId="190" toId="14">
</dataflow>
<dataflow id="193" from="temp" to="empty" fromId="5" toId="14">
</dataflow>
<dataflow id="194" from="temp" to="empty" fromId="5" toId="14">
</dataflow>
<dataflow id="195" from="_ssdm_op_SpecMemCore" to="specmemcore_ln263" fromId="131" toId="15">
</dataflow>
<dataflow id="196" from="temp" to="specmemcore_ln263" fromId="5" toId="15">
</dataflow>
<dataflow id="197" from="StgValue_134" to="specmemcore_ln263" fromId="134" toId="15">
</dataflow>
<dataflow id="198" from="StgValue_136" to="specmemcore_ln263" fromId="136" toId="15">
</dataflow>
<dataflow id="199" from="StgValue_138" to="specmemcore_ln263" fromId="138" toId="15">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="145" toId="16">
</dataflow>
<dataflow id="201" from="temp" to="specinterface_ln0" fromId="5" toId="16">
</dataflow>
<dataflow id="202" from="empty_0" to="specinterface_ln0" fromId="148" toId="16">
</dataflow>
<dataflow id="203" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="16">
</dataflow>
<dataflow id="204" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="16">
</dataflow>
<dataflow id="205" from="empty_12" to="specinterface_ln0" fromId="129" toId="16">
</dataflow>
<dataflow id="206" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="16">
</dataflow>
<dataflow id="207" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="16">
</dataflow>
<dataflow id="208" from="empty_12" to="specinterface_ln0" fromId="129" toId="16">
</dataflow>
<dataflow id="209" from="empty_12" to="specinterface_ln0" fromId="129" toId="16">
</dataflow>
<dataflow id="210" from="empty_12" to="specinterface_ln0" fromId="129" toId="16">
</dataflow>
<dataflow id="211" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="16">
</dataflow>
<dataflow id="212" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="16">
</dataflow>
<dataflow id="213" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="16">
</dataflow>
<dataflow id="214" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="16">
</dataflow>
<dataflow id="215" from="empty_12" to="specinterface_ln0" fromId="129" toId="16">
</dataflow>
<dataflow id="216" from="empty_12" to="specinterface_ln0" fromId="129" toId="16">
</dataflow>
<dataflow id="217" from="swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.1" to="call_ln274" fromId="87" toId="17">
</dataflow>
<dataflow id="218" from="temp" to="call_ln274" fromId="5" toId="17">
</dataflow>
<dataflow id="219" from="p_fftInData_reOrdered" to="call_ln274" fromId="24" toId="17">
</dataflow>
<dataflow id="220" from="control_count_V_6" to="call_ln274" fromId="32" toId="17">
</dataflow>
<dataflow id="221" from="control_bits_V_6" to="call_ln274" fromId="33" toId="17">
</dataflow>
<dataflow id="222" from="pf_count_V_4" to="call_ln274" fromId="34" toId="17">
</dataflow>
<dataflow id="223" from="sample_in_read_count_V_6" to="call_ln274" fromId="35" toId="17">
</dataflow>
<dataflow id="224" from="delay_line_stall_6" to="call_ln274" fromId="36" toId="17">
</dataflow>
<dataflow id="225" from="delayline_Array_4" to="call_ln274" fromId="37" toId="17">
</dataflow>
<dataflow id="226" from="control_delayline_Array_6" to="call_ln274" fromId="38" toId="17">
</dataflow>
<dataflow id="227" from="delayline_Array_3" to="call_ln274" fromId="39" toId="17">
</dataflow>
<dataflow id="228" from="control_count_V_8" to="call_ln274" fromId="40" toId="17">
</dataflow>
<dataflow id="229" from="control_bits_V_8" to="call_ln274" fromId="41" toId="17">
</dataflow>
<dataflow id="230" from="pf_count_V_6" to="call_ln274" fromId="42" toId="17">
</dataflow>
<dataflow id="231" from="sample_in_read_count_V_8" to="call_ln274" fromId="43" toId="17">
</dataflow>
<dataflow id="232" from="delay_line_stall_8" to="call_ln274" fromId="44" toId="17">
</dataflow>
<dataflow id="233" from="delayline_Array_8" to="call_ln274" fromId="45" toId="17">
</dataflow>
<dataflow id="234" from="control_delayline_Array_8" to="call_ln274" fromId="46" toId="17">
</dataflow>
<dataflow id="235" from="delayline_Array_7" to="call_ln274" fromId="47" toId="17">
</dataflow>
<dataflow id="236" from="control_count_V_1" to="call_ln274" fromId="48" toId="17">
</dataflow>
<dataflow id="237" from="control_bits_V_1" to="call_ln274" fromId="49" toId="17">
</dataflow>
<dataflow id="238" from="pf_count_V_1" to="call_ln274" fromId="50" toId="17">
</dataflow>
<dataflow id="239" from="sample_in_read_count_V_1" to="call_ln274" fromId="51" toId="17">
</dataflow>
<dataflow id="240" from="delay_line_stall_1" to="call_ln274" fromId="52" toId="17">
</dataflow>
<dataflow id="241" from="delayline_Array_12" to="call_ln274" fromId="53" toId="17">
</dataflow>
<dataflow id="242" from="control_delayline_Array_1" to="call_ln274" fromId="54" toId="17">
</dataflow>
<dataflow id="243" from="delayline_Array_11" to="call_ln274" fromId="55" toId="17">
</dataflow>
<dataflow id="244" from="control_count_V_3" to="call_ln274" fromId="56" toId="17">
</dataflow>
<dataflow id="245" from="control_bits_V_3" to="call_ln274" fromId="57" toId="17">
</dataflow>
<dataflow id="246" from="pf_count_V_2" to="call_ln274" fromId="58" toId="17">
</dataflow>
<dataflow id="247" from="sample_in_read_count_V_3" to="call_ln274" fromId="59" toId="17">
</dataflow>
<dataflow id="248" from="delay_line_stall_3" to="call_ln274" fromId="60" toId="17">
</dataflow>
<dataflow id="249" from="delayline_Array_16" to="call_ln274" fromId="61" toId="17">
</dataflow>
<dataflow id="250" from="control_delayline_Array_3" to="call_ln274" fromId="62" toId="17">
</dataflow>
<dataflow id="251" from="delayline_Array_15" to="call_ln274" fromId="63" toId="17">
</dataflow>
</dataflows>


</stg>
