v 20070216 1
P 2000 100 2000 400 1 0 0
{
T 1950 300 5 8 1 1 90 6 1
pinnumber=1
T 2050 300 5 8 0 1 90 8 1
pinseq=1
T 2000 450 9 8 1 1 90 0 1
pinlabel=RESET
T 2000 450 5 8 0 1 90 2 1
pintype=io
}
P 2400 100 2400 400 1 0 0
{
T 2350 300 5 8 1 1 90 6 1
pinnumber=2
T 2450 300 5 8 0 1 90 8 1
pinseq=2
T 2400 450 9 8 1 1 90 0 1
pinlabel=NC
T 2400 450 5 8 0 1 90 2 1
pintype=pas
}
P 2800 100 2800 400 1 0 0
{
T 2750 300 5 8 1 1 90 6 1
pinnumber=3
T 2850 300 5 8 0 1 90 8 1
pinseq=3
T 2800 450 9 8 1 1 90 0 1
pinlabel=AN1
T 2800 450 5 8 0 1 90 2 1
pintype=in
}
P 3200 100 3200 400 1 0 0
{
T 3150 300 5 8 1 1 90 6 1
pinnumber=4
T 3250 300 5 8 0 1 90 8 1
pinseq=4
T 3200 450 9 8 1 1 90 0 1
pinlabel=AN0
T 3200 450 5 8 0 1 90 2 1
pintype=in
}
P 3600 100 3600 400 1 0 0
{
T 3550 300 5 8 1 1 90 6 1
pinnumber=5
T 3650 300 5 8 0 1 90 8 1
pinseq=5
T 3600 450 9 8 1 1 90 0 1
pinlabel=SPEED10
T 3600 450 5 8 0 1 90 2 1
pintype=out
}
P 4000 100 4000 400 1 0 0
{
T 3950 300 5 8 1 1 90 6 1
pinnumber=6
T 4050 300 5 8 0 1 90 8 1
pinseq=6
T 4000 450 9 8 1 1 90 0 1
pinlabel=IO_VDD1
T 4000 450 5 8 0 1 90 2 1
pintype=pwr
}
P 4400 100 4400 400 1 0 0
{
T 4350 300 5 8 1 1 90 6 1
pinnumber=7
T 4450 300 5 8 0 1 90 8 1
pinseq=7
T 4400 450 9 8 1 1 90 0 1
pinlabel=IO_VSS1
T 4400 450 5 8 0 1 90 2 1
pintype=pwr
}
P 4800 100 4800 400 1 0 0
{
T 4750 300 5 8 1 1 90 6 1
pinnumber=8
T 4850 300 5 8 0 1 90 8 1
pinseq=8
T 4800 450 9 8 1 1 90 0 1
pinlabel=X2
T 4800 450 5 8 0 1 90 2 1
pintype=in
}
P 5200 100 5200 400 1 0 0
{
T 5150 300 5 8 1 1 90 6 1
pinnumber=9
T 5250 300 5 8 0 1 90 8 1
pinseq=9
T 5200 450 9 8 1 1 90 0 1
pinlabel=X1
T 5200 450 5 8 0 1 90 2 1
pintype=in
}
P 5600 100 5600 400 1 0 0
{
T 5550 300 5 8 1 1 90 6 1
pinnumber=10
T 5650 300 5 8 0 1 90 8 1
pinseq=10
T 5600 450 9 8 1 1 90 0 1
pinlabel=PCS_VDD
T 5600 450 5 8 0 1 90 2 1
pintype=pwr
}
P 6000 100 6000 400 1 0 0
{
T 5950 300 5 8 1 1 90 6 1
pinnumber=11
T 6050 300 5 8 0 1 90 8 1
pinseq=11
T 6000 450 9 8 1 1 90 0 1
pinlabel=PCS_VSS
T 6000 450 5 8 0 1 90 2 1
pintype=pwr
}
P 6400 100 6400 400 1 0 0
{
T 6350 300 5 8 1 1 90 6 1
pinnumber=12
T 6450 300 5 8 0 1 90 8 1
pinseq=12
T 6400 450 9 8 1 1 90 0 1
pinlabel=RXD[3]
T 6400 450 5 8 0 1 90 2 1
pintype=out
}
P 6800 100 6800 400 1 0 0
{
T 6750 300 5 8 1 1 90 6 1
pinnumber=13
T 6850 300 5 8 0 1 90 8 1
pinseq=13
T 6800 450 9 8 1 1 90 0 1
pinlabel=RXD[2]
T 6800 450 5 8 0 1 90 2 1
pintype=out
}
P 7200 100 7200 400 1 0 0
{
T 7150 300 5 8 1 1 90 6 1
pinnumber=14
T 7250 300 5 8 0 1 90 8 1
pinseq=14
T 7200 450 9 8 1 1 90 0 1
pinlabel=RXD[1]
T 7200 450 5 8 0 1 90 2 1
pintype=out
}
P 7600 100 7600 400 1 0 0
{
T 7550 300 5 8 1 1 90 6 1
pinnumber=15
T 7650 300 5 8 0 1 90 8 1
pinseq=15
T 7600 450 9 8 1 1 90 0 1
pinlabel=RXD[0]
T 7600 450 5 8 0 1 90 2 1
pintype=out
}
P 8000 100 8000 400 1 0 0
{
T 7950 300 5 8 1 1 90 6 1
pinnumber=16
T 8050 300 5 8 0 1 90 8 1
pinseq=16
T 8000 450 9 8 1 1 90 0 1
pinlabel=IO_VDD2
T 8000 450 5 8 0 1 90 2 1
pintype=pwr
}
P 8400 100 8400 400 1 0 0
{
T 8350 300 5 8 1 1 90 6 1
pinnumber=17
T 8450 300 5 8 0 1 90 8 1
pinseq=17
T 8400 450 9 8 1 1 90 0 1
pinlabel=IO_VSS2
T 8400 450 5 8 0 1 90 2 1
pintype=pwr
}
P 8800 100 8800 400 1 0 0
{
T 8750 300 5 8 1 1 90 6 1
pinnumber=18
T 8850 300 5 8 0 1 90 8 1
pinseq=18
T 8800 450 9 8 1 1 90 0 1
pinlabel=RX_CLK
T 8800 450 5 8 0 1 90 2 1
pintype=out
}
P 9200 100 9200 400 1 0 0
{
T 9150 300 5 8 1 1 90 6 1
pinnumber=19
T 9250 300 5 8 0 1 90 8 1
pinseq=19
T 9200 450 9 8 1 1 90 0 1
pinlabel=RX_ER
T 9200 450 5 8 0 1 90 2 1
pintype=out
}
P 9600 100 9600 400 1 0 0
{
T 9550 300 5 8 1 1 90 6 1
pinnumber=20
T 9650 300 5 8 0 1 90 8 1
pinseq=20
T 9600 450 9 8 1 1 90 0 1
pinlabel=RX_DV
T 9600 450 5 8 0 1 90 2 1
pintype=out
}
P 11100 10700 10800 10700 1 0 0
{
T 10900 10750 5 8 1 1 0 0 1
pinnumber=21
T 10900 10650 5 8 0 1 0 2 1
pinseq=21
T 10750 10700 9 8 1 1 0 6 1
pinlabel=COL/\_FXEN\_
T 10750 10700 5 8 0 1 0 8 1
pintype=io
}
P 11100 10200 10800 10200 1 0 0
{
T 10900 10250 5 8 1 1 0 0 1
pinnumber=22
T 10900 10150 5 8 0 1 0 2 1
pinseq=22
T 10750 10200 9 8 1 1 0 6 1
pinlabel=CRS/\_SYMBOL\_
T 10750 10200 5 8 0 1 0 8 1
pintype=io
}
P 11100 9700 10800 9700 1 0 0
{
T 10900 9750 5 8 1 1 0 0 1
pinnumber=23
T 10900 9650 5 8 0 1 0 2 1
pinseq=23
T 10750 9700 9 8 1 1 0 6 1
pinlabel=RX_EN
T 10750 9700 5 8 0 1 0 8 1
pintype=in
}
P 11100 9200 10800 9200 1 0 0
{
T 10900 9250 5 8 1 1 0 0 1
pinnumber=24
T 10900 9150 5 8 0 1 0 2 1
pinseq=24
T 10750 9200 9 8 1 1 0 6 1
pinlabel=TX_ER
T 10750 9200 5 8 0 1 0 8 1
pintype=in
}
P 11100 8700 10800 8700 1 0 0
{
T 10900 8750 5 8 1 1 0 0 1
pinnumber=25
T 10900 8650 5 8 0 1 0 2 1
pinseq=25
T 10750 8700 9 8 1 1 0 6 1
pinlabel=TX_EN
T 10750 8700 5 8 0 1 0 8 1
pintype=in
}
P 11100 8200 10800 8200 1 0 0
{
T 10900 8250 5 8 1 1 0 0 1
pinnumber=26
T 10900 8150 5 8 0 1 0 2 1
pinseq=26
T 10750 8200 9 8 1 1 0 6 1
pinlabel=IO_VDD3
T 10750 8200 5 8 0 1 0 8 1
pintype=pwr
}
P 11100 7700 10800 7700 1 0 0
{
T 10900 7750 5 8 1 1 0 0 1
pinnumber=27
T 10900 7650 5 8 0 1 0 2 1
pinseq=27
T 10750 7700 9 8 1 1 0 6 1
pinlabel=IO_VSS3
T 10750 7700 5 8 0 1 0 8 1
pintype=pwr
}
P 11100 7200 10800 7200 1 0 0
{
T 10900 7250 5 8 1 1 0 0 1
pinnumber=28
T 10900 7150 5 8 0 1 0 2 1
pinseq=28
T 10675 7200 9 8 1 1 0 6 1
pinlabel=TXD[3]
T 10675 7200 5 8 0 1 0 8 1
pintype=in
}
P 11100 6700 10800 6700 1 0 0
{
T 10900 6750 5 8 1 1 0 0 1
pinnumber=29
T 10900 6650 5 8 0 1 0 2 1
pinseq=29
T 10675 6700 9 8 1 1 0 6 1
pinlabel=TXD[2]
T 10675 6700 5 8 0 1 0 8 1
pintype=in
}
P 11100 6200 10800 6200 1 0 0
{
T 10900 6250 5 8 1 1 0 0 1
pinnumber=30
T 10900 6150 5 8 0 1 0 2 1
pinseq=30
T 10750 6200 9 8 1 1 0 6 1
pinlabel=TXD[1]
T 10750 6200 5 8 0 1 0 8 1
pintype=in
}
P 11100 5700 10800 5700 1 0 0
{
T 10900 5750 5 8 1 1 0 0 1
pinnumber=31
T 10900 5650 5 8 0 1 0 2 1
pinseq=31
T 10750 5700 9 8 1 1 0 6 1
pinlabel=TXD[0]
T 10750 5700 5 8 0 1 0 8 1
pintype=in
}
P 11100 5200 10800 5200 1 0 0
{
T 10900 5250 5 8 1 1 0 0 1
pinnumber=32
T 10900 5150 5 8 0 1 0 2 1
pinseq=32
T 10750 5200 9 8 1 1 0 6 1
pinlabel=IO_VSS4
T 10750 5200 5 8 0 1 0 8 1
pintype=pwr
}
P 11100 4700 10800 4700 1 0 0
{
T 10900 4750 5 8 1 1 0 0 1
pinnumber=33
T 10900 4650 5 8 0 1 0 2 1
pinseq=33
T 10750 4700 9 8 1 1 0 6 1
pinlabel=TX_CLK
T 10750 4700 5 8 0 1 0 8 1
pintype=out
}
P 11100 4200 10800 4200 1 0 0
{
T 10900 4250 5 8 1 1 0 0 1
pinnumber=34
T 10900 4150 5 8 0 1 0 2 1
pinseq=34
T 10750 4200 9 8 1 1 0 6 1
pinlabel=MDIO
T 10750 4200 5 8 0 1 0 8 1
pintype=io
}
P 11100 3700 10800 3700 1 0 0
{
T 10900 3750 5 8 1 1 0 0 1
pinnumber=35
T 10900 3650 5 8 0 1 0 2 1
pinseq=35
T 10750 3700 9 8 1 1 0 6 1
pinlabel=MDC
T 10750 3700 5 8 0 1 0 8 1
pintype=in
}
P 11100 3200 10800 3200 1 0 0
{
T 10900 3250 5 8 1 1 0 0 1
pinnumber=36
T 10900 3150 5 8 0 1 0 2 1
pinseq=36
T 10750 3200 9 8 1 1 0 6 1
pinlabel=IO_VDD5
T 10750 3200 5 8 0 1 0 8 1
pintype=pwr
}
P 11100 2700 10800 2700 1 0 0
{
T 10900 2750 5 8 1 1 0 0 1
pinnumber=37
T 10900 2650 5 8 0 1 0 2 1
pinseq=37
T 10750 2700 9 8 1 1 0 6 1
pinlabel=IO_VSS5
T 10750 2700 5 8 0 1 0 8 1
pintype=pwr
}
P 11100 2200 10800 2200 1 0 0
{
T 10900 2250 5 8 1 1 0 0 1
pinnumber=38
T 10900 2150 5 8 0 1 0 2 1
pinseq=38
T 10675 2200 9 8 1 1 0 6 1
pinlabel=LED_FDPOL/PHYAD[4]
T 10675 2200 5 8 0 1 0 8 1
pintype=out
}
P 11100 1700 10800 1700 1 0 0
{
T 10900 1750 5 8 1 1 0 0 1
pinnumber=39
T 10900 1650 5 8 0 1 0 2 1
pinseq=39
T 10750 1700 9 8 1 1 0 6 1
pinlabel=LED_LINK/PHYAD[3]
T 10750 1700 5 8 0 1 0 8 1
pintype=out
}
P 11100 1200 10800 1200 1 0 0
{
T 10900 1250 5 8 1 1 0 0 1
pinnumber=40
T 10900 1150 5 8 0 1 0 2 1
pinseq=40
T 10750 1200 9 8 1 1 0 6 1
pinlabel=LED_RX/PHYAD[2]
T 10750 1200 5 8 0 1 0 8 1
pintype=out
}
P 2000 11200 2000 10900 1 0 0
{
T 1950 11050 5 8 1 1 90 0 1
pinnumber=41
T 2050 11050 5 8 0 1 90 2 1
pinseq=41
T 2000 10850 9 8 1 1 90 6 1
pinlabel=LED_TX/PHYAD[1]
T 2000 10850 5 8 0 1 90 8 1
pintype=out
}
P 2400 11200 2400 10900 1 0 0
{
T 2350 11050 5 8 1 1 90 0 1
pinnumber=42
T 2450 11050 5 8 0 1 90 2 1
pinseq=42
T 2400 10850 9 8 1 1 90 6 1
pinlabel=LED_COL/PHYAD[0]
T 2400 10850 5 8 0 1 90 8 1
pintype=out
}
P 2800 11200 2800 10900 1 0 0
{
T 2750 11050 5 8 1 1 90 0 1
pinnumber=43
T 2850 11050 5 8 0 1 90 2 1
pinseq=43
T 2800 10850 9 8 1 1 90 6 1
pinlabel=FTXD+/AUITD+
T 2800 10850 5 8 0 1 90 8 1
pintype=out
}
P 3200 11200 3200 10900 1 0 0
{
T 3150 11050 5 8 1 1 90 0 1
pinnumber=44
T 3250 11050 5 8 0 1 90 2 1
pinseq=44
T 3200 10850 9 8 1 1 90 6 1
pinlabel=FTXD-/AUITD-
T 3200 10850 5 8 0 1 90 8 1
pintype=out
}
P 3600 11200 3600 10900 1 0 0
{
T 3550 11050 5 8 1 1 90 0 1
pinnumber=45
T 3650 11050 5 8 0 1 90 2 1
pinseq=45
T 3600 10850 9 8 1 1 90 6 1
pinlabel=AUIFX_GND
T 3600 10850 5 8 0 1 90 8 1
pintype=io
}
P 4000 11200 4000 10900 1 0 0
{
T 3950 11050 5 8 1 1 90 0 1
pinnumber=46
T 4050 11050 5 8 0 1 90 2 1
pinseq=46
T 4000 10850 9 8 1 1 90 6 1
pinlabel=AUIFX_VDD
T 4000 10850 5 8 0 1 90 8 1
pintype=io
}
P 4400 11200 4400 10900 1 0 0
{
T 4350 11050 5 8 1 1 90 0 1
pinnumber=47
T 4450 11050 5 8 0 1 90 2 1
pinseq=47
T 4400 10850 9 8 1 1 90 6 1
pinlabel=FXSD-/CD-
T 4400 10850 5 8 0 1 90 8 1
pintype=in
}
P 4800 11200 4800 10900 1 0 0
{
T 4750 11050 5 8 1 1 90 0 1
pinnumber=48
T 4850 11050 5 8 0 1 90 2 1
pinseq=48
T 4800 10850 9 8 1 1 90 6 1
pinlabel=FXSD+/CD+
T 4800 10850 5 8 0 1 90 8 1
pintype=in
}
P 5200 11200 5200 10900 1 0 0
{
T 5150 11050 5 8 1 1 90 0 1
pinnumber=49
T 5250 11050 5 8 0 1 90 2 1
pinseq=49
T 5200 10850 9 8 1 1 90 6 1
pinlabel=FXRD-/AUIRD-
T 5200 10850 5 8 0 1 90 8 1
pintype=in
}
P 5600 11200 5600 10900 1 0 0
{
T 5550 11050 5 8 1 1 90 0 1
pinnumber=50
T 5650 11050 5 8 0 1 90 2 1
pinseq=50
T 5600 10850 9 8 1 1 90 6 1
pinlabel=FXRD+/AUIRD+
T 5600 10850 5 8 0 1 90 8 1
pintype=in
}
P 6000 11200 6000 10900 1 0 0
{
T 5950 11050 5 8 1 1 90 0 1
pinnumber=51
T 6050 11050 5 8 0 1 90 2 1
pinseq=51
T 6000 10850 9 8 1 1 90 6 1
pinlabel=CP_AGND
T 6000 10850 5 8 0 1 90 8 1
pintype=pwr
}
P 6400 11200 6400 10900 1 0 0
{
T 6350 11050 5 8 1 1 90 0 1
pinnumber=52
T 6450 11050 5 8 0 1 90 2 1
pinseq=52
T 6400 10850 9 8 1 1 90 6 1
pinlabel=CP_AVDD
T 6400 10850 5 8 0 1 90 8 1
pintype=pwr
}
P 6800 11200 6800 10900 1 0 0
{
T 6750 11050 5 8 1 1 90 0 1
pinnumber=53
T 6850 11050 5 8 0 1 90 2 1
pinseq=53
T 6800 10850 9 8 1 1 90 6 1
pinlabel=CPTW_DVSS
T 6800 10850 5 8 0 1 90 8 1
pintype=pwr
}
P 7200 11200 7200 10900 1 0 0
{
T 7150 11050 5 8 1 1 90 0 1
pinnumber=54
T 7250 11050 5 8 0 1 90 2 1
pinseq=54
T 7200 10850 9 8 1 1 90 6 1
pinlabel=CPTW_DVDD
T 7200 10850 5 8 0 1 90 8 1
pintype=pwr
}
P 7600 11200 7600 10900 1 0 0
{
T 7550 11050 5 8 1 1 90 0 1
pinnumber=55
T 7650 11050 5 8 0 1 90 2 1
pinseq=55
T 7600 10850 9 8 1 1 90 6 1
pinlabel=NC
T 7600 10850 5 8 0 1 90 8 1
pintype=pas
}
P 8000 11200 8000 10900 1 0 0
{
T 7950 11050 5 8 1 1 90 0 1
pinnumber=56
T 8050 11050 5 8 0 1 90 2 1
pinseq=56
T 8000 10850 9 8 1 1 90 6 1
pinlabel=NC
T 8000 10850 5 8 0 1 90 8 1
pintype=pas
}
P 8400 11200 8400 10900 1 0 0
{
T 8350 11050 5 8 1 1 90 0 1
pinnumber=57
T 8450 11050 5 8 0 1 90 2 1
pinseq=57
T 8400 10850 9 8 1 1 90 6 1
pinlabel=ATP_GND
T 8400 10850 5 8 0 1 90 8 1
pintype=pwr
}
P 8800 11200 8800 10900 1 0 0
{
T 8750 11050 5 8 1 1 90 0 1
pinnumber=58
T 8850 11050 5 8 0 1 90 2 1
pinseq=58
T 8800 10850 9 8 1 1 90 6 1
pinlabel=NC
T 8800 10850 5 8 0 1 90 8 1
pintype=pas
}
P 9200 11200 9200 10900 1 0 0
{
T 9150 11050 5 8 1 1 90 0 1
pinnumber=59
T 9250 11050 5 8 0 1 90 2 1
pinseq=59
T 9200 10850 9 8 1 1 90 6 1
pinlabel=NC
T 9200 10850 5 8 0 1 90 8 1
pintype=pas
}
P 9600 11200 9600 10900 1 0 0
{
T 9550 11050 5 8 1 1 90 0 1
pinnumber=60
T 9650 11050 5 8 0 1 90 2 1
pinseq=60
T 9600 10850 9 8 1 1 90 6 1
pinlabel=TWREF
T 9600 10850 5 8 0 1 90 8 1
pintype=in
}
P 100 10400 400 10400 1 0 0
{
T 300 10450 5 8 1 1 0 6 1
pinnumber=61
T 300 10350 5 8 0 1 0 8 1
pinseq=61
T 450 10400 9 8 1 1 0 0 1
pinlabel=BGREF
T 450 10400 5 8 0 1 0 2 1
pintype=in
}
P 100 9900 400 9900 1 0 0
{
T 300 9950 5 8 1 1 0 6 1
pinnumber=62
T 300 9850 5 8 0 1 0 8 1
pinseq=62
T 450 9900 9 8 1 1 0 0 1
pinlabel=NC
T 450 9900 5 8 0 1 0 2 1
pintype=pas
}
P 100 9400 400 9400 1 0 0
{
T 300 9450 5 8 1 1 0 6 1
pinnumber=63
T 300 9350 5 8 0 1 0 8 1
pinseq=63
T 450 9400 9 8 1 1 0 0 1
pinlabel=THIN/REPEATER
T 450 9400 5 8 0 1 0 2 1
pintype=io
}
P 100 8900 400 8900 1 0 0
{
T 300 8950 5 8 1 1 0 6 1
pinnumber=64
T 300 8850 5 8 0 1 0 8 1
pinseq=64
T 450 8900 9 8 1 1 0 0 1
pinlabel=TW_AGND
T 450 8900 5 8 0 1 0 2 1
pintype=pwr
}
P 100 8400 400 8400 1 0 0
{
T 300 8450 5 8 1 1 0 6 1
pinnumber=65
T 300 8350 5 8 0 1 0 8 1
pinseq=65
T 450 8400 9 8 1 1 0 0 1
pinlabel=TPRD-
T 450 8400 5 8 0 1 0 2 1
pintype=in
}
P 100 7900 400 7900 1 0 0
{
T 300 7950 5 8 1 1 0 6 1
pinnumber=66
T 300 7850 5 8 0 1 0 8 1
pinseq=66
T 450 7900 9 8 1 1 0 0 1
pinlabel=VCM_CAP
T 450 7900 5 8 0 1 0 2 1
pintype=in
}
P 100 7400 400 7400 1 0 0
{
T 300 7450 5 8 1 1 0 6 1
pinnumber=67
T 300 7350 5 8 0 1 0 8 1
pinseq=67
T 450 7400 9 8 1 1 0 0 1
pinlabel=TPRD+
T 450 7400 5 8 0 1 0 2 1
pintype=in
}
P 100 6900 400 6900 1 0 0
{
T 300 6950 5 8 1 1 0 6 1
pinnumber=68
T 300 6850 5 8 0 1 0 8 1
pinseq=68
T 450 6900 9 8 1 1 0 0 1
pinlabel=TW_AVDD
T 450 6900 5 8 0 1 0 2 1
pintype=pwr
}
P 100 6400 400 6400 1 0 0
{
T 300 6450 5 8 1 1 0 6 1
pinnumber=69
T 300 6350 5 8 0 1 0 8 1
pinseq=69
T 450 6400 9 8 1 1 0 0 1
pinlabel=\_SERIAL10\_
T 450 6400 5 8 0 1 0 2 1
pintype=in
}
P 100 5900 400 5900 1 0 0
{
T 300 5950 5 8 1 1 0 6 1
pinnumber=70
T 300 5850 5 8 0 1 0 8 1
pinseq=70
T 450 5900 9 8 1 1 0 0 1
pinlabel=SUB_GND1
T 450 5900 5 8 0 1 0 2 1
pintype=pwr
}
P 100 5400 400 5400 1 0 0
{
T 300 5450 5 8 1 1 0 6 1
pinnumber=71
T 300 5350 5 8 0 1 0 8 1
pinseq=71
T 450 5400 9 8 1 1 0 0 1
pinlabel=CD_GND0
T 450 5400 5 8 0 1 0 2 1
pintype=pwr
}
P 100 4900 400 4900 1 0 0
{
T 300 4950 5 8 1 1 0 6 1
pinnumber=72
T 300 4850 5 8 0 1 0 8 1
pinseq=72
T 450 4900 9 8 1 1 0 0 1
pinlabel=CD_VDD0
T 450 4900 5 8 0 1 0 2 1
pintype=pwr
}
P 100 4400 400 4400 1 0 0
{
T 300 4450 5 8 1 1 0 6 1
pinnumber=73
T 300 4350 5 8 0 1 0 8 1
pinseq=73
T 450 4400 9 8 1 1 0 0 1
pinlabel=TPTD-
T 450 4400 5 8 0 1 0 2 1
pintype=out
}
P 100 3900 400 3900 1 0 0
{
T 300 3950 5 8 1 1 0 6 1
pinnumber=74
T 300 3850 5 8 0 1 0 8 1
pinseq=74
T 450 3900 9 8 1 1 0 0 1
pinlabel=TPTD+
T 450 3900 5 8 0 1 0 2 1
pintype=out
}
P 100 3400 400 3400 1 0 0
{
T 300 3450 5 8 1 1 0 6 1
pinnumber=75
T 300 3350 5 8 0 1 0 8 1
pinseq=75
T 450 3400 9 8 1 1 0 0 1
pinlabel=CD_GND1
T 450 3400 5 8 0 1 0 2 1
pintype=pwr
}
P 100 2900 400 2900 1 0 0
{
T 300 2950 5 8 1 1 0 6 1
pinnumber=76
T 300 2850 5 8 0 1 0 8 1
pinseq=76
T 450 2900 9 8 1 1 0 0 1
pinlabel=CD_VDD1
T 450 2900 5 8 0 1 0 2 1
pintype=pwr
}
P 100 2400 400 2400 1 0 0
{
T 300 2450 5 8 1 1 0 6 1
pinnumber=77
T 300 2350 5 8 0 1 0 8 1
pinseq=77
T 450 2400 9 8 1 1 0 0 1
pinlabel=SUB_GND2
T 450 2400 5 8 0 1 0 2 1
pintype=pwr
}
P 100 1900 400 1900 1 0 0
{
T 300 1950 5 8 1 1 0 6 1
pinnumber=78
T 300 1850 5 8 0 1 0 8 1
pinseq=78
T 450 1900 9 8 1 1 0 0 1
pinlabel=TXAR100
T 450 1900 5 8 0 1 0 2 1
pintype=io
}
P 100 1400 400 1400 1 0 0
{
T 300 1450 5 8 1 1 0 6 1
pinnumber=79
T 300 1350 5 8 0 1 0 8 1
pinseq=79
T 450 1400 9 8 1 1 0 0 1
pinlabel=TR_AVDD
T 450 1400 5 8 0 1 0 2 1
pintype=pwr
}
P 100 900 400 900 1 0 0
{
T 300 950 5 8 1 1 0 6 1
pinnumber=80
T 300 850 5 8 0 1 0 8 1
pinseq=80
T 450 900 9 8 1 1 0 0 1
pinlabel=TR_AGND
T 450 900 5 8 0 1 0 2 1
pintype=pwr
}
B 400 400 10400 10500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 11200 500 8 10 1 1 0 6 1
refdes=U?
T 10600 11300 9 10 1 0 0 0 1

T 400 11300 5 10 0 0 0 0 1
device=DP83843BVJE
T 400 11500 5 10 0 0 0 0 1
footprint=PQFP-80
T 400 11700 5 10 0 0 0 0 1
author=Paul Pham
T 400 11900 5 10 0 0 0 0 1
documentation=
T 400 12100 5 10 0 0 0 0 1
description=National Ethernet PHY Controller
T 400 12300 5 10 0 0 0 0 1
numslots=0
T 9800 11100 8 10 1 1 0 0 1
value=DP83843BVJE
