Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: mul32.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mul32.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mul32"
Output Format                      : NGC
Target Device                      : xc3s400a-4-ft256

---- Source Options
Top Module Name                    : mul32
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
loop_iteration_limit               : 2048

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/mul32.vhd" in Library work.
Architecture behavioral of Entity mul32 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <mul32> in library <work> (architecture <behavioral>).

INFO:Xst:2555 - '-hierarchy_separator' switch is being deprecated in a future release.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <mul32> in library <work> (Architecture <behavioral>).
Entity <mul32> analyzed. Unit <mul32> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mul32>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/mul32.vhd".
WARNING:Xst:1780 - Signal <interResult2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <interResult1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32x32-bit multiplier for signal <combinedResult>.
    Found 64-bit adder for signal <convertedResult>.
    Found 32-bit 4-to-1 multiplexer for signal <newOperand1>.
    Found 32-bit adder for signal <newOperand1$addsub0000> created at line 49.
    Found 32-bit 4-to-1 multiplexer for signal <newOperand2>.
    Found 32-bit adder for signal <newOperand2$addsub0000> created at line 53.
    Found 1-bit xor2 for signal <result1$xor0000> created at line 61.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred  64 Multiplexer(s).
Unit <mul32> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 64-bit adder                                          : 1
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 64-bit adder                                          : 1
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mul32> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mul32, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : mul32.ngr
Top Level Output File Name         : mul32
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 129

Cell Usage :
# BELS                             : 835
#      GND                         : 1
#      INV                         : 125
#      LUT1                        : 17
#      LUT2                        : 94
#      LUT3                        : 67
#      LUT4                        : 62
#      MUXCY                       : 231
#      VCC                         : 1
#      XORCY                       : 237
# IO Buffers                       : 129
#      IBUF                        : 65
#      OBUF                        : 64
# MULTs                            : 4
#      MULT18X18SIO                : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400aft256-4 

 Number of Slices:                      193  out of   3584     5%  
 Number of 4 input LUTs:                365  out of   7168     5%  
 Number of IOs:                         129
 Number of bonded IOBs:                 129  out of    195    66%  
 Number of MULT18X18SIOs:                 4  out of     20    20%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 27.738ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 858584305 / 64
-------------------------------------------------------------------------
Delay:               27.738ns (Levels of Logic = 76)
  Source:            operand1<0> (PAD)
  Destination:       result2<31> (PAD)

  Data Path: operand1<0> to result2<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.849   0.590  operand1_0_IBUF (operand1_0_IBUF)
     LUT1:I0->O            1   0.648   0.000  Madd_newOperand1_addsub0000_cy<0>_rt (Madd_newOperand1_addsub0000_cy<0>_rt)
     MUXCY:S->O            1   0.632   0.000  Madd_newOperand1_addsub0000_cy<0> (Madd_newOperand1_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Madd_newOperand1_addsub0000_cy<1> (Madd_newOperand1_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Madd_newOperand1_addsub0000_cy<2> (Madd_newOperand1_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Madd_newOperand1_addsub0000_cy<3> (Madd_newOperand1_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Madd_newOperand1_addsub0000_cy<4> (Madd_newOperand1_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Madd_newOperand1_addsub0000_cy<5> (Madd_newOperand1_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Madd_newOperand1_addsub0000_cy<6> (Madd_newOperand1_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Madd_newOperand1_addsub0000_cy<7> (Madd_newOperand1_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Madd_newOperand1_addsub0000_cy<8> (Madd_newOperand1_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Madd_newOperand1_addsub0000_cy<9> (Madd_newOperand1_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Madd_newOperand1_addsub0000_cy<10> (Madd_newOperand1_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Madd_newOperand1_addsub0000_cy<11> (Madd_newOperand1_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  Madd_newOperand1_addsub0000_cy<12> (Madd_newOperand1_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  Madd_newOperand1_addsub0000_cy<13> (Madd_newOperand1_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  Madd_newOperand1_addsub0000_cy<14> (Madd_newOperand1_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  Madd_newOperand1_addsub0000_cy<15> (Madd_newOperand1_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  Madd_newOperand1_addsub0000_cy<16> (Madd_newOperand1_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  Madd_newOperand1_addsub0000_cy<17> (Madd_newOperand1_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  Madd_newOperand1_addsub0000_cy<18> (Madd_newOperand1_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  Madd_newOperand1_addsub0000_cy<19> (Madd_newOperand1_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  Madd_newOperand1_addsub0000_cy<20> (Madd_newOperand1_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  Madd_newOperand1_addsub0000_cy<21> (Madd_newOperand1_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  Madd_newOperand1_addsub0000_cy<22> (Madd_newOperand1_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  Madd_newOperand1_addsub0000_cy<23> (Madd_newOperand1_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  Madd_newOperand1_addsub0000_cy<24> (Madd_newOperand1_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  Madd_newOperand1_addsub0000_cy<25> (Madd_newOperand1_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  Madd_newOperand1_addsub0000_cy<26> (Madd_newOperand1_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  Madd_newOperand1_addsub0000_cy<27> (Madd_newOperand1_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  Madd_newOperand1_addsub0000_cy<28> (Madd_newOperand1_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  Madd_newOperand1_addsub0000_cy<29> (Madd_newOperand1_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  Madd_newOperand1_addsub0000_cy<30> (Madd_newOperand1_addsub0000_cy<30>)
     XORCY:CI->O           1   0.844   0.452  Madd_newOperand1_addsub0000_xor<31> (newOperand1_addsub0000<31>)
     LUT3:I2->O            2   0.648   0.447  Mmux_newOperand1501 (newOperand1<31>)
     MULT18X18SIO:A14->P14    1   4.808   0.563  Mmult_combinedResult_submult_01 (Mmult_combinedResult_submult_01_P_to_Adder_B_14)
     LUT2:I0->O            1   0.648   0.000  Mmult_combinedResult_submult_00_Madd_lut<31> (Mmult_combinedResult_submult_00_Madd_lut<31>)
     MUXCY:S->O            1   0.632   0.000  Mmult_combinedResult_submult_00_Madd_cy<31> (Mmult_combinedResult_submult_00_Madd_cy<31>)
     MUXCY:CI->O           1   0.065   0.000  Mmult_combinedResult_submult_00_Madd_cy<32> (Mmult_combinedResult_submult_00_Madd_cy<32>)
     MUXCY:CI->O           1   0.065   0.000  Mmult_combinedResult_submult_00_Madd_cy<33> (Mmult_combinedResult_submult_00_Madd_cy<33>)
     MUXCY:CI->O           1   0.065   0.000  Mmult_combinedResult_submult_00_Madd_cy<34> (Mmult_combinedResult_submult_00_Madd_cy<34>)
     MUXCY:CI->O           1   0.065   0.000  Mmult_combinedResult_submult_00_Madd_cy<35> (Mmult_combinedResult_submult_00_Madd_cy<35>)
     MUXCY:CI->O           1   0.065   0.000  Mmult_combinedResult_submult_00_Madd_cy<36> (Mmult_combinedResult_submult_00_Madd_cy<36>)
     MUXCY:CI->O           1   0.065   0.000  Mmult_combinedResult_submult_00_Madd_cy<37> (Mmult_combinedResult_submult_00_Madd_cy<37>)
     MUXCY:CI->O           1   0.065   0.000  Mmult_combinedResult_submult_00_Madd_cy<38> (Mmult_combinedResult_submult_00_Madd_cy<38>)
     MUXCY:CI->O           1   0.065   0.000  Mmult_combinedResult_submult_00_Madd_cy<39> (Mmult_combinedResult_submult_00_Madd_cy<39>)
     MUXCY:CI->O           1   0.065   0.000  Mmult_combinedResult_submult_00_Madd_cy<40> (Mmult_combinedResult_submult_00_Madd_cy<40>)
     MUXCY:CI->O           1   0.065   0.000  Mmult_combinedResult_submult_00_Madd_cy<41> (Mmult_combinedResult_submult_00_Madd_cy<41>)
     MUXCY:CI->O           1   0.065   0.000  Mmult_combinedResult_submult_00_Madd_cy<42> (Mmult_combinedResult_submult_00_Madd_cy<42>)
     MUXCY:CI->O           1   0.065   0.000  Mmult_combinedResult_submult_00_Madd_cy<43> (Mmult_combinedResult_submult_00_Madd_cy<43>)
     MUXCY:CI->O           1   0.065   0.000  Mmult_combinedResult_submult_00_Madd_cy<44> (Mmult_combinedResult_submult_00_Madd_cy<44>)
     MUXCY:CI->O           1   0.065   0.000  Mmult_combinedResult_submult_00_Madd_cy<45> (Mmult_combinedResult_submult_00_Madd_cy<45>)
     MUXCY:CI->O           1   0.065   0.000  Mmult_combinedResult_submult_00_Madd_cy<46> (Mmult_combinedResult_submult_00_Madd_cy<46>)
     MUXCY:CI->O           0   0.065   0.000  Mmult_combinedResult_submult_00_Madd_cy<47> (Mmult_combinedResult_submult_00_Madd_cy<47>)
     XORCY:CI->O           1   0.844   0.563  Mmult_combinedResult_submult_00_Madd_xor<48> (Mmult_combinedResult_submult_0_48)
     LUT2:I0->O            1   0.648   0.000  Mmult_combinedResult_Madd_lut<48> (Mmult_combinedResult_Madd_lut<48>)
     MUXCY:S->O            1   0.632   0.000  Mmult_combinedResult_Madd_cy<48> (Mmult_combinedResult_Madd_cy<48>)
     MUXCY:CI->O           1   0.065   0.000  Mmult_combinedResult_Madd_cy<49> (Mmult_combinedResult_Madd_cy<49>)
     MUXCY:CI->O           1   0.065   0.000  Mmult_combinedResult_Madd_cy<50> (Mmult_combinedResult_Madd_cy<50>)
     MUXCY:CI->O           1   0.065   0.000  Mmult_combinedResult_Madd_cy<51> (Mmult_combinedResult_Madd_cy<51>)
     MUXCY:CI->O           1   0.065   0.000  Mmult_combinedResult_Madd_cy<52> (Mmult_combinedResult_Madd_cy<52>)
     MUXCY:CI->O           1   0.065   0.000  Mmult_combinedResult_Madd_cy<53> (Mmult_combinedResult_Madd_cy<53>)
     MUXCY:CI->O           1   0.065   0.000  Mmult_combinedResult_Madd_cy<54> (Mmult_combinedResult_Madd_cy<54>)
     MUXCY:CI->O           1   0.065   0.000  Mmult_combinedResult_Madd_cy<55> (Mmult_combinedResult_Madd_cy<55>)
     MUXCY:CI->O           1   0.065   0.000  Mmult_combinedResult_Madd_cy<56> (Mmult_combinedResult_Madd_cy<56>)
     MUXCY:CI->O           1   0.065   0.000  Mmult_combinedResult_Madd_cy<57> (Mmult_combinedResult_Madd_cy<57>)
     MUXCY:CI->O           1   0.065   0.000  Mmult_combinedResult_Madd_cy<58> (Mmult_combinedResult_Madd_cy<58>)
     MUXCY:CI->O           1   0.065   0.000  Mmult_combinedResult_Madd_cy<59> (Mmult_combinedResult_Madd_cy<59>)
     MUXCY:CI->O           1   0.065   0.000  Mmult_combinedResult_Madd_cy<60> (Mmult_combinedResult_Madd_cy<60>)
     MUXCY:CI->O           1   0.065   0.000  Mmult_combinedResult_Madd_cy<61> (Mmult_combinedResult_Madd_cy<61>)
     XORCY:CI->O           2   0.844   0.447  Mmult_combinedResult_Madd_xor<62> (combinedResult<62>)
     INV:I->O              1   0.648   0.000  Madd_convertedResult_not0000<62>1_INV_0 (Madd_convertedResult_not0000<62>)
     MUXCY:S->O            0   0.632   0.000  Madd_convertedResult_cy<62> (Madd_convertedResult_cy<62>)
     XORCY:CI->O           1   0.844   0.452  Madd_convertedResult_xor<63> (convertedResult<63>)
     LUT3:I2->O            1   0.648   0.420  result2<31>1 (result2_31_OBUF)
     OBUF:I->O                 4.520          result2_31_OBUF (result2<31>)
    ----------------------------------------
    Total                     27.738ns (23.804ns logic, 3.934ns route)
                                       (85.8% logic, 14.2% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.96 secs
 
--> 

Total memory usage is 264344 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

