#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Oct 30 16:11:55 2024
# Process ID: 25760
# Current directory: C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12276 C:\Users\vJanGo\Desktop\bitAI\Grade3Autumn\计组\project_1\project_1.xpr
# Log file: C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/vivado.log
# Journal file: C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2019.2/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Wed Oct 30 16:12:13 2024] Launched synth_1...
Run output will be captured here: C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mytest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mytest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_mux
INFO: [VRFC 10-311] analyzing module reg_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sim_1/new/mytest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mytest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0e4c61acd044413ab7a3ef2943a2198f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mytest_behav xil_defaultlib.mytest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2019.2/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0e4c61acd044413ab7a3ef2943a2198f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mytest_behav xil_defaultlib.mytest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.alu_mux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.reg_mux
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.mytest
Compiling module xil_defaultlib.glbl
Built simulation snapshot mytest_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/mytest_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 30 16:13:20 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mytest_behav -key {Behavioral:sim_1:Functional:mytest} -tclbatch {mytest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mytest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File F:/computerarc/myproject/testfile/instructions.txt referenced on C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sim_1/new/mytest.v at line 61 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File F:/computerarc/myproject/testfile/register.txt referenced on C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sim_1/new/mytest.v at line 63 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File F:/computerarc/myproject/testfile/data_memory.txt referenced on C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sim_1/new/mytest.v at line 65 cannot be opened for reading. Please ensure that this file is available in the current working directory.
value: xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mytest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 936.191 ; gain = 38.559
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Oct 30 16:15:08 2024] Launched synth_1...
Run output will be captured here: C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mytest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mytest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_mux
INFO: [VRFC 10-311] analyzing module reg_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sim_1/new/mytest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mytest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0e4c61acd044413ab7a3ef2943a2198f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mytest_behav xil_defaultlib.mytest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2019.2/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0e4c61acd044413ab7a3ef2943a2198f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mytest_behav xil_defaultlib.mytest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.alu_mux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.reg_mux
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.mytest
Compiling module xil_defaultlib.glbl
Built simulation snapshot mytest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mytest_behav -key {Behavioral:sim_1:Functional:mytest} -tclbatch {mytest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mytest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
value: 00400513
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mytest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 950.715 ; gain = 0.000
add_bp {C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sim_1/new/mytest.v} 73
remove_bps -file {C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sim_1/new/mytest.v} -line 73
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mytest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mytest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_mux
INFO: [VRFC 10-311] analyzing module reg_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sim_1/new/mytest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mytest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0e4c61acd044413ab7a3ef2943a2198f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mytest_behav xil_defaultlib.mytest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2019.2/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0e4c61acd044413ab7a3ef2943a2198f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mytest_behav xil_defaultlib.mytest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.alu_mux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.reg_mux
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.mytest
Compiling module xil_defaultlib.glbl
Built simulation snapshot mytest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mytest_behav -key {Behavioral:sim_1:Functional:mytest} -tclbatch {mytest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mytest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mytest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 968.641 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mytest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mytest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_mux
INFO: [VRFC 10-311] analyzing module reg_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sources_1/new/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.srcs/sim_1/new/mytest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mytest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0e4c61acd044413ab7a3ef2943a2198f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mytest_behav xil_defaultlib.mytest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2019.2/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0e4c61acd044413ab7a3ef2943a2198f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mytest_behav xil_defaultlib.mytest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.im
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.alu_mux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.reg_mux
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.mytest
Compiling module xil_defaultlib.glbl
Built simulation snapshot mytest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vJanGo/Desktop/bitAI/Grade3Autumn/计组/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mytest_behav -key {Behavioral:sim_1:Functional:mytest} -tclbatch {mytest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mytest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mytest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 968.641 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 30 17:13:41 2024...
