-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GAT_compute_one_graph_load_graph is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_mem_AWVALID : OUT STD_LOGIC;
    m_axi_mem_AWREADY : IN STD_LOGIC;
    m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_WVALID : OUT STD_LOGIC;
    m_axi_mem_WREADY : IN STD_LOGIC;
    m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_WLAST : OUT STD_LOGIC;
    m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_ARVALID : OUT STD_LOGIC;
    m_axi_mem_ARREADY : IN STD_LOGIC;
    m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_RVALID : IN STD_LOGIC;
    m_axi_mem_RREADY : OUT STD_LOGIC;
    m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mem_RLAST : IN STD_LOGIC;
    m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_BVALID : IN STD_LOGIC;
    m_axi_mem_BREADY : OUT STD_LOGIC;
    m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    node_feature_in : IN STD_LOGIC_VECTOR (63 downto 0);
    edge_list_in : IN STD_LOGIC_VECTOR (63 downto 0);
    out_nodes_features_skip_concat_bias_V_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_nodes_features_skip_concat_bias_V_0_ce1 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_0_we1 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_0_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    out_nodes_features_skip_concat_bias_V_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_nodes_features_skip_concat_bias_V_1_ce1 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_1_we1 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_1_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    out_nodes_features_skip_concat_bias_V_2_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_nodes_features_skip_concat_bias_V_2_ce1 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_2_we1 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_2_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    out_nodes_features_skip_concat_bias_V_3_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_nodes_features_skip_concat_bias_V_3_ce1 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_3_we1 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_3_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    out_nodes_features_skip_concat_bias_V_4_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_nodes_features_skip_concat_bias_V_4_ce1 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_4_we1 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_4_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    out_nodes_features_skip_concat_bias_V_5_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_nodes_features_skip_concat_bias_V_5_ce1 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_5_we1 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_5_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    out_nodes_features_skip_concat_bias_V_6_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_nodes_features_skip_concat_bias_V_6_ce1 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_6_we1 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_6_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    out_nodes_features_skip_concat_bias_V_7_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_nodes_features_skip_concat_bias_V_7_ce1 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_7_we1 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_7_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    out_nodes_features_skip_concat_bias_V_8_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_nodes_features_skip_concat_bias_V_8_ce1 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_8_we1 : OUT STD_LOGIC;
    out_nodes_features_skip_concat_bias_V_8_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
    edge_list_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    edge_list_ce1 : OUT STD_LOGIC;
    edge_list_we1 : OUT STD_LOGIC;
    edge_list_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of GAT_compute_one_graph_load_graph is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (17 downto 0) := "000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (17 downto 0) := "000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (17 downto 0) := "000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (17 downto 0) := "000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (17 downto 0) := "000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (17 downto 0) := "000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (17 downto 0) := "000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (17 downto 0) := "000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (17 downto 0) := "000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (17 downto 0) := "001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (17 downto 0) := "010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_AB : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101011";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal mem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal trunc_ln_fu_238_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln_reg_280 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln1_fu_259_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln1_reg_290 : STD_LOGIC_VECTOR (61 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_ap_start : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_ap_done : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_ap_idle : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_ap_ready : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_AWVALID : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_WVALID : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_WLAST : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARVALID : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_RREADY : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_BREADY : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_0_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_0_ce1 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_0_we1 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_0_d1 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_1_ce1 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_1_we1 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_1_d1 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_2_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_2_ce1 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_2_we1 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_2_d1 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_3_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_3_ce1 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_3_we1 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_3_d1 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_4_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_4_ce1 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_4_we1 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_4_d1 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_5_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_5_ce1 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_5_we1 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_5_d1 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_6_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_6_ce1 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_6_we1 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_6_d1 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_7_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_7_ce1 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_7_we1 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_7_d1 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_8_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_8_ce1 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_8_we1 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_8_d1 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_ap_start : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_ap_done : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_ap_idle : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_ap_ready : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_AWVALID : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_WVALID : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_WLAST : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARVALID : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_RREADY : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_BREADY : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_edge_list_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_edge_list_ce1 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_edge_list_we1 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_edge_list_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal sext_ln397_fu_248_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln403_fu_269_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component GAT_compute_one_graph_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_mem_AWVALID : OUT STD_LOGIC;
        m_axi_mem_AWREADY : IN STD_LOGIC;
        m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WVALID : OUT STD_LOGIC;
        m_axi_mem_WREADY : IN STD_LOGIC;
        m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_WLAST : OUT STD_LOGIC;
        m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARVALID : OUT STD_LOGIC;
        m_axi_mem_ARREADY : IN STD_LOGIC;
        m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RVALID : IN STD_LOGIC;
        m_axi_mem_RREADY : OUT STD_LOGIC;
        m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_RLAST : IN STD_LOGIC;
        m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BVALID : IN STD_LOGIC;
        m_axi_mem_BREADY : OUT STD_LOGIC;
        m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln397 : IN STD_LOGIC_VECTOR (61 downto 0);
        out_nodes_features_skip_concat_bias_V_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_nodes_features_skip_concat_bias_V_0_ce1 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_0_we1 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_0_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
        out_nodes_features_skip_concat_bias_V_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_nodes_features_skip_concat_bias_V_1_ce1 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_1_we1 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_1_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
        out_nodes_features_skip_concat_bias_V_2_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_nodes_features_skip_concat_bias_V_2_ce1 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_2_we1 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_2_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
        out_nodes_features_skip_concat_bias_V_3_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_nodes_features_skip_concat_bias_V_3_ce1 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_3_we1 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_3_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
        out_nodes_features_skip_concat_bias_V_4_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_nodes_features_skip_concat_bias_V_4_ce1 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_4_we1 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_4_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
        out_nodes_features_skip_concat_bias_V_5_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_nodes_features_skip_concat_bias_V_5_ce1 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_5_we1 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_5_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
        out_nodes_features_skip_concat_bias_V_6_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_nodes_features_skip_concat_bias_V_6_ce1 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_6_we1 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_6_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
        out_nodes_features_skip_concat_bias_V_7_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_nodes_features_skip_concat_bias_V_7_ce1 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_7_we1 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_7_d1 : OUT STD_LOGIC_VECTOR (27 downto 0);
        out_nodes_features_skip_concat_bias_V_8_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_nodes_features_skip_concat_bias_V_8_ce1 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_8_we1 : OUT STD_LOGIC;
        out_nodes_features_skip_concat_bias_V_8_d1 : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component GAT_compute_one_graph_load_graph_Pipeline_VITIS_LOOP_403_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_mem_AWVALID : OUT STD_LOGIC;
        m_axi_mem_AWREADY : IN STD_LOGIC;
        m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WVALID : OUT STD_LOGIC;
        m_axi_mem_WREADY : IN STD_LOGIC;
        m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_WLAST : OUT STD_LOGIC;
        m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARVALID : OUT STD_LOGIC;
        m_axi_mem_ARREADY : IN STD_LOGIC;
        m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RVALID : IN STD_LOGIC;
        m_axi_mem_RREADY : OUT STD_LOGIC;
        m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_RLAST : IN STD_LOGIC;
        m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BVALID : IN STD_LOGIC;
        m_axi_mem_BREADY : OUT STD_LOGIC;
        m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln403 : IN STD_LOGIC_VECTOR (61 downto 0);
        edge_list_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        edge_list_ce1 : OUT STD_LOGIC;
        edge_list_we1 : OUT STD_LOGIC;
        edge_list_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204 : component GAT_compute_one_graph_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_ap_start,
        ap_done => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_ap_done,
        ap_idle => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_ap_idle,
        ap_ready => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_ap_ready,
        m_axi_mem_AWVALID => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_AWVALID,
        m_axi_mem_AWREADY => ap_const_logic_0,
        m_axi_mem_AWADDR => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_AWADDR,
        m_axi_mem_AWID => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_AWID,
        m_axi_mem_AWLEN => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_AWPROT,
        m_axi_mem_AWQOS => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_AWQOS,
        m_axi_mem_AWREGION => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_AWREGION,
        m_axi_mem_AWUSER => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_AWUSER,
        m_axi_mem_WVALID => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_WVALID,
        m_axi_mem_WREADY => ap_const_logic_0,
        m_axi_mem_WDATA => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_WDATA,
        m_axi_mem_WSTRB => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_WSTRB,
        m_axi_mem_WLAST => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_WLAST,
        m_axi_mem_WID => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_WID,
        m_axi_mem_WUSER => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_WUSER,
        m_axi_mem_ARVALID => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARVALID,
        m_axi_mem_ARREADY => m_axi_mem_ARREADY,
        m_axi_mem_ARADDR => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARADDR,
        m_axi_mem_ARID => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARID,
        m_axi_mem_ARLEN => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARPROT,
        m_axi_mem_ARQOS => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARQOS,
        m_axi_mem_ARREGION => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARREGION,
        m_axi_mem_ARUSER => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARUSER,
        m_axi_mem_RVALID => m_axi_mem_RVALID,
        m_axi_mem_RREADY => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_RREADY,
        m_axi_mem_RDATA => m_axi_mem_RDATA,
        m_axi_mem_RLAST => m_axi_mem_RLAST,
        m_axi_mem_RID => m_axi_mem_RID,
        m_axi_mem_RUSER => m_axi_mem_RUSER,
        m_axi_mem_RRESP => m_axi_mem_RRESP,
        m_axi_mem_BVALID => ap_const_logic_0,
        m_axi_mem_BREADY => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_BREADY,
        m_axi_mem_BRESP => ap_const_lv2_0,
        m_axi_mem_BID => ap_const_lv1_0,
        m_axi_mem_BUSER => ap_const_lv1_0,
        sext_ln397 => trunc_ln_reg_280,
        out_nodes_features_skip_concat_bias_V_0_address1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_0_address1,
        out_nodes_features_skip_concat_bias_V_0_ce1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_0_ce1,
        out_nodes_features_skip_concat_bias_V_0_we1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_0_we1,
        out_nodes_features_skip_concat_bias_V_0_d1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_0_d1,
        out_nodes_features_skip_concat_bias_V_1_address1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_1_address1,
        out_nodes_features_skip_concat_bias_V_1_ce1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_1_ce1,
        out_nodes_features_skip_concat_bias_V_1_we1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_1_we1,
        out_nodes_features_skip_concat_bias_V_1_d1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_1_d1,
        out_nodes_features_skip_concat_bias_V_2_address1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_2_address1,
        out_nodes_features_skip_concat_bias_V_2_ce1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_2_ce1,
        out_nodes_features_skip_concat_bias_V_2_we1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_2_we1,
        out_nodes_features_skip_concat_bias_V_2_d1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_2_d1,
        out_nodes_features_skip_concat_bias_V_3_address1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_3_address1,
        out_nodes_features_skip_concat_bias_V_3_ce1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_3_ce1,
        out_nodes_features_skip_concat_bias_V_3_we1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_3_we1,
        out_nodes_features_skip_concat_bias_V_3_d1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_3_d1,
        out_nodes_features_skip_concat_bias_V_4_address1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_4_address1,
        out_nodes_features_skip_concat_bias_V_4_ce1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_4_ce1,
        out_nodes_features_skip_concat_bias_V_4_we1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_4_we1,
        out_nodes_features_skip_concat_bias_V_4_d1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_4_d1,
        out_nodes_features_skip_concat_bias_V_5_address1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_5_address1,
        out_nodes_features_skip_concat_bias_V_5_ce1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_5_ce1,
        out_nodes_features_skip_concat_bias_V_5_we1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_5_we1,
        out_nodes_features_skip_concat_bias_V_5_d1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_5_d1,
        out_nodes_features_skip_concat_bias_V_6_address1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_6_address1,
        out_nodes_features_skip_concat_bias_V_6_ce1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_6_ce1,
        out_nodes_features_skip_concat_bias_V_6_we1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_6_we1,
        out_nodes_features_skip_concat_bias_V_6_d1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_6_d1,
        out_nodes_features_skip_concat_bias_V_7_address1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_7_address1,
        out_nodes_features_skip_concat_bias_V_7_ce1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_7_ce1,
        out_nodes_features_skip_concat_bias_V_7_we1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_7_we1,
        out_nodes_features_skip_concat_bias_V_7_d1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_7_d1,
        out_nodes_features_skip_concat_bias_V_8_address1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_8_address1,
        out_nodes_features_skip_concat_bias_V_8_ce1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_8_ce1,
        out_nodes_features_skip_concat_bias_V_8_we1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_8_we1,
        out_nodes_features_skip_concat_bias_V_8_d1 => grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_8_d1);

    grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229 : component GAT_compute_one_graph_load_graph_Pipeline_VITIS_LOOP_403_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_ap_start,
        ap_done => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_ap_done,
        ap_idle => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_ap_idle,
        ap_ready => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_ap_ready,
        m_axi_mem_AWVALID => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_AWVALID,
        m_axi_mem_AWREADY => ap_const_logic_0,
        m_axi_mem_AWADDR => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_AWADDR,
        m_axi_mem_AWID => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_AWID,
        m_axi_mem_AWLEN => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_AWPROT,
        m_axi_mem_AWQOS => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_AWQOS,
        m_axi_mem_AWREGION => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_AWREGION,
        m_axi_mem_AWUSER => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_AWUSER,
        m_axi_mem_WVALID => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_WVALID,
        m_axi_mem_WREADY => ap_const_logic_0,
        m_axi_mem_WDATA => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_WDATA,
        m_axi_mem_WSTRB => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_WSTRB,
        m_axi_mem_WLAST => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_WLAST,
        m_axi_mem_WID => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_WID,
        m_axi_mem_WUSER => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_WUSER,
        m_axi_mem_ARVALID => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARVALID,
        m_axi_mem_ARREADY => m_axi_mem_ARREADY,
        m_axi_mem_ARADDR => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARADDR,
        m_axi_mem_ARID => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARID,
        m_axi_mem_ARLEN => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARPROT,
        m_axi_mem_ARQOS => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARQOS,
        m_axi_mem_ARREGION => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARREGION,
        m_axi_mem_ARUSER => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARUSER,
        m_axi_mem_RVALID => m_axi_mem_RVALID,
        m_axi_mem_RREADY => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_RREADY,
        m_axi_mem_RDATA => m_axi_mem_RDATA,
        m_axi_mem_RLAST => m_axi_mem_RLAST,
        m_axi_mem_RID => m_axi_mem_RID,
        m_axi_mem_RUSER => m_axi_mem_RUSER,
        m_axi_mem_RRESP => m_axi_mem_RRESP,
        m_axi_mem_BVALID => ap_const_logic_0,
        m_axi_mem_BREADY => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_BREADY,
        m_axi_mem_BRESP => ap_const_lv2_0,
        m_axi_mem_BID => ap_const_lv1_0,
        m_axi_mem_BUSER => ap_const_lv1_0,
        sext_ln403 => trunc_ln1_reg_290,
        edge_list_address1 => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_edge_list_address1,
        edge_list_ce1 => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_edge_list_ce1,
        edge_list_we1 => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_edge_list_we1,
        edge_list_d1 => grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_edge_list_d1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_ap_ready = ap_const_logic_1)) then 
                    grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_ap_ready = ap_const_logic_1)) then 
                    grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                trunc_ln1_reg_290 <= edge_list_in(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                trunc_ln_reg_280 <= node_feature_in(63 downto 2);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, m_axi_mem_ARREADY, ap_CS_fsm_state10, grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_ap_done, grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_ap_done, ap_CS_fsm_state9, ap_CS_fsm_state18)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((m_axi_mem_ARREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((m_axi_mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(m_axi_mem_ARREADY)
    begin
        if ((m_axi_mem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_ap_done)
    begin
        if ((grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, m_axi_mem_ARREADY)
    begin
        if (((m_axi_mem_ARREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_ap_done)
    begin
        if ((grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_ap_done, ap_CS_fsm_state18)
    begin
        if ((((grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_ap_done, ap_CS_fsm_state18)
    begin
        if (((grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    edge_list_address1 <= grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_edge_list_address1;
    edge_list_ce1 <= grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_edge_list_ce1;
    edge_list_d1 <= grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_edge_list_d1;
    edge_list_we1 <= grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_edge_list_we1;
    grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_ap_start <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_ap_start_reg;
    grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_ap_start <= grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_ap_start_reg;

    m_axi_mem_ARADDR_assign_proc : process(ap_start, ap_CS_fsm_state1, m_axi_mem_ARREADY, ap_CS_fsm_state10, grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARADDR, grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARADDR, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state17, ap_CS_fsm_state18, sext_ln397_fu_248_p1, sext_ln403_fu_269_p1)
    begin
        if (((m_axi_mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_mem_ARADDR <= sext_ln403_fu_269_p1;
        elsif ((not(((m_axi_mem_ARREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_mem_ARADDR <= sext_ln397_fu_248_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            m_axi_mem_ARADDR <= grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_mem_ARADDR <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARADDR;
        else 
            m_axi_mem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_mem_ARBURST_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARBURST, grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARBURST, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            m_axi_mem_ARBURST <= grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARBURST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_mem_ARBURST <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARBURST;
        else 
            m_axi_mem_ARBURST <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_mem_ARCACHE_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARCACHE, grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARCACHE, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            m_axi_mem_ARCACHE <= grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARCACHE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_mem_ARCACHE <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARCACHE;
        else 
            m_axi_mem_ARCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_mem_ARID_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARID, grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARID, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            m_axi_mem_ARID <= grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_mem_ARID <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARID;
        else 
            m_axi_mem_ARID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_mem_ARLEN_assign_proc : process(ap_start, ap_CS_fsm_state1, m_axi_mem_ARREADY, ap_CS_fsm_state10, grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARLEN, grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARLEN, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((m_axi_mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_mem_ARLEN <= ap_const_lv32_50;
        elsif ((not(((m_axi_mem_ARREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_mem_ARLEN <= ap_const_lv32_AB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            m_axi_mem_ARLEN <= grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_mem_ARLEN <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARLEN;
        else 
            m_axi_mem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_mem_ARLOCK_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARLOCK, grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARLOCK, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            m_axi_mem_ARLOCK <= grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARLOCK;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_mem_ARLOCK <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARLOCK;
        else 
            m_axi_mem_ARLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_mem_ARPROT_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARPROT, grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARPROT, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            m_axi_mem_ARPROT <= grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARPROT;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_mem_ARPROT <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARPROT;
        else 
            m_axi_mem_ARPROT <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_mem_ARQOS_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARQOS, grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARQOS, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            m_axi_mem_ARQOS <= grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARQOS;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_mem_ARQOS <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARQOS;
        else 
            m_axi_mem_ARQOS <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_mem_ARREGION_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARREGION, grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARREGION, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            m_axi_mem_ARREGION <= grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARREGION;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_mem_ARREGION <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARREGION;
        else 
            m_axi_mem_ARREGION <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_mem_ARSIZE_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARSIZE, grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARSIZE, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            m_axi_mem_ARSIZE <= grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARSIZE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_mem_ARSIZE <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARSIZE;
        else 
            m_axi_mem_ARSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_mem_ARUSER_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARUSER, grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARUSER, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            m_axi_mem_ARUSER <= grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_mem_ARUSER <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARUSER;
        else 
            m_axi_mem_ARUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_mem_ARVALID_assign_proc : process(ap_start, ap_CS_fsm_state1, m_axi_mem_ARREADY, ap_CS_fsm_state10, grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARVALID, grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARVALID, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((((m_axi_mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)) or (not(((m_axi_mem_ARREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            m_axi_mem_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            m_axi_mem_ARVALID <= grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_mem_ARVALID <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_ARVALID;
        else 
            m_axi_mem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_mem_AWADDR <= ap_const_lv64_0;
    m_axi_mem_AWBURST <= ap_const_lv2_0;
    m_axi_mem_AWCACHE <= ap_const_lv4_0;
    m_axi_mem_AWID <= ap_const_lv1_0;
    m_axi_mem_AWLEN <= ap_const_lv32_0;
    m_axi_mem_AWLOCK <= ap_const_lv2_0;
    m_axi_mem_AWPROT <= ap_const_lv3_0;
    m_axi_mem_AWQOS <= ap_const_lv4_0;
    m_axi_mem_AWREGION <= ap_const_lv4_0;
    m_axi_mem_AWSIZE <= ap_const_lv3_0;
    m_axi_mem_AWUSER <= ap_const_lv1_0;
    m_axi_mem_AWVALID <= ap_const_logic_0;
    m_axi_mem_BREADY <= ap_const_logic_0;

    m_axi_mem_RREADY_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_RREADY, grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_RREADY, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            m_axi_mem_RREADY <= grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229_m_axi_mem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_mem_RREADY <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_m_axi_mem_RREADY;
        else 
            m_axi_mem_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_mem_WDATA <= ap_const_lv32_0;
    m_axi_mem_WID <= ap_const_lv1_0;
    m_axi_mem_WLAST <= ap_const_logic_0;
    m_axi_mem_WSTRB <= ap_const_lv4_0;
    m_axi_mem_WUSER <= ap_const_lv1_0;
    m_axi_mem_WVALID <= ap_const_logic_0;

    mem_blk_n_AR_assign_proc : process(ap_start, ap_CS_fsm_state1, m_axi_mem_ARREADY, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            mem_blk_n_AR <= m_axi_mem_ARREADY;
        else 
            mem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;

    out_nodes_features_skip_concat_bias_V_0_address1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_0_address1;
    out_nodes_features_skip_concat_bias_V_0_ce1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_0_ce1;
    out_nodes_features_skip_concat_bias_V_0_d1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_0_d1;
    out_nodes_features_skip_concat_bias_V_0_we1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_0_we1;
    out_nodes_features_skip_concat_bias_V_1_address1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_1_address1;
    out_nodes_features_skip_concat_bias_V_1_ce1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_1_ce1;
    out_nodes_features_skip_concat_bias_V_1_d1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_1_d1;
    out_nodes_features_skip_concat_bias_V_1_we1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_1_we1;
    out_nodes_features_skip_concat_bias_V_2_address1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_2_address1;
    out_nodes_features_skip_concat_bias_V_2_ce1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_2_ce1;
    out_nodes_features_skip_concat_bias_V_2_d1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_2_d1;
    out_nodes_features_skip_concat_bias_V_2_we1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_2_we1;
    out_nodes_features_skip_concat_bias_V_3_address1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_3_address1;
    out_nodes_features_skip_concat_bias_V_3_ce1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_3_ce1;
    out_nodes_features_skip_concat_bias_V_3_d1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_3_d1;
    out_nodes_features_skip_concat_bias_V_3_we1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_3_we1;
    out_nodes_features_skip_concat_bias_V_4_address1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_4_address1;
    out_nodes_features_skip_concat_bias_V_4_ce1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_4_ce1;
    out_nodes_features_skip_concat_bias_V_4_d1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_4_d1;
    out_nodes_features_skip_concat_bias_V_4_we1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_4_we1;
    out_nodes_features_skip_concat_bias_V_5_address1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_5_address1;
    out_nodes_features_skip_concat_bias_V_5_ce1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_5_ce1;
    out_nodes_features_skip_concat_bias_V_5_d1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_5_d1;
    out_nodes_features_skip_concat_bias_V_5_we1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_5_we1;
    out_nodes_features_skip_concat_bias_V_6_address1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_6_address1;
    out_nodes_features_skip_concat_bias_V_6_ce1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_6_ce1;
    out_nodes_features_skip_concat_bias_V_6_d1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_6_d1;
    out_nodes_features_skip_concat_bias_V_6_we1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_6_we1;
    out_nodes_features_skip_concat_bias_V_7_address1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_7_address1;
    out_nodes_features_skip_concat_bias_V_7_ce1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_7_ce1;
    out_nodes_features_skip_concat_bias_V_7_d1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_7_d1;
    out_nodes_features_skip_concat_bias_V_7_we1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_7_we1;
    out_nodes_features_skip_concat_bias_V_8_address1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_8_address1;
    out_nodes_features_skip_concat_bias_V_8_ce1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_8_ce1;
    out_nodes_features_skip_concat_bias_V_8_d1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_8_d1;
    out_nodes_features_skip_concat_bias_V_8_we1 <= grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204_out_nodes_features_skip_concat_bias_V_8_we1;
        sext_ln397_fu_248_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_238_p4),64));

        sext_ln403_fu_269_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_fu_259_p4),64));

    trunc_ln1_fu_259_p4 <= edge_list_in(63 downto 2);
    trunc_ln_fu_238_p4 <= node_feature_in(63 downto 2);
end behav;
