/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: allregs.c,v 1.3 Broadcom SDK $
 * $Copyright: (c) 2016 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 *
 * File:	allregs.c
 * Purpose:	Independent register descriptions.
 */


/* Support no reset values/masks w/o diag shell */

#if !defined(SOC_NO_RESET_VALS)
    #define SOC_RESET_VAL_DEC(_lo, _hi) _lo, _hi,
    #define SOC_RESET_MASK_DEC(_lo, _hi) _lo, _hi,
#else
    #define SOC_RESET_VAL_DEC(_lo, _hi)
    #define SOC_RESET_MASK_DEC(_lo, _hi)
#endif

/*
 * The array soc_reg_list is indexed by soc_reg_int_t; it describes
 * all versions of registers for all chips.  Chip register arrays index
 * into this summary.
 */

soc_reg_info_t soc_reg_list[] = {
#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_AGINGCTRMEMDEBUGr */
        /* reg            AGINGCTRMEMDEBUGr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80042,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_AGINGCTRMEMDEBUGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000001f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_AGINGEXPMEMDEBUGr */
        /* reg            AGINGEXPMEMDEBUGr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80043,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_AGINGEXPMEMDEBUGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000003, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_AUX_ARB_CONTROLr */
        /* reg            AUX_ARB_CONTROLr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80000,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_AUX_ARB_CONTROLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000018, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000001f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASKr */
        /* reg            BCAST_BLOCK_MASKr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000104,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_BCAST_BLOCK_MASKr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BCAST_BLOCK_MASK_HIr */
        /* reg            BCAST_BLOCK_MASK_HIr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000105,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_BCAST_BLOCK_MASK_HIr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x003fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BCAST_STORM_CONTROLr */
        /* reg            BCAST_STORM_CONTROLr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xb000001,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_BCAST_STORM_CONTROLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x02000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BKPMETERINGBUCKETr */
        /* reg            BKPMETERINGBUCKETr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_BKPMETERINGBUCKETr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BKPMETERINGCONFIGr */
        /* reg            BKPMETERINGCONFIGr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* *fields     */ soc_BKPMETERINGCONFIGr_fields,
   /*   SOC_RESET_VAL_DEC(0x20000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUSr */
        /* reg            BKPMETERINGDISCSTATUSr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80008,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_BKPMETERINGDISCSTATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BKPMETERINGDISCSTATUS_HIr */
        /* reg            BKPMETERINGDISCSTATUS_HIr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80009,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_BKPMETERINGDISCSTATUS_HIr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x003fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BKPMETERINGSTATUSr */
        /* reg            BKPMETERINGSTATUSr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80004,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_BKPMETERINGDISCSTATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BKPMETERINGSTATUS_HIr */
        /* reg            BKPMETERINGSTATUS_HIr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80005,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_BKPMETERINGDISCSTATUS_HIr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x003fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BKP_DISC_BMAPr */
        /* reg            BKP_DISC_BMAPr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe080112,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_BKP_DISC_BMAPr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BKP_DISC_BMAP_HIr */
        /* reg            BKP_DISC_BMAP_HIr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe080113,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_BKP_DISC_BMAP_HIr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BSAFE_GLB_CMD_CTRLr */
        /* reg            BSAFE_GLB_CMD_CTRLr */
        /* block       */ SOC_BLK_BSAFE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80214,
        /* flags       */ 0,
        /* nFields     */ 13,
        /* *fields     */ soc_BSAFE_GLB_CMD_CTRLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BSAFE_GLB_CMD_DATA_INr */
        /* reg            BSAFE_GLB_CMD_DATA_INr */
        /* block       */ SOC_BLK_BSAFE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80218,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_BSAFE_GLB_CMD_DATA_INr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BSAFE_GLB_CMD_DATA_OUTr */
        /* reg            BSAFE_GLB_CMD_DATA_OUTr */
        /* block       */ SOC_BLK_BSAFE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8021c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_BSAFE_GLB_CMD_DATA_OUTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BSAFE_GLB_DEV_STATUSr */
        /* reg            BSAFE_GLB_DEV_STATUSr */
        /* block       */ SOC_BLK_BSAFE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80210,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 7,
        /* *fields     */ soc_BSAFE_GLB_DEV_STATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BSAFE_GLB_INT_CTRLr */
        /* reg            BSAFE_GLB_INT_CTRLr */
        /* block       */ SOC_BLK_BSAFE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80220,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* *fields     */ soc_BSAFE_GLB_INT_CTRLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BSAFE_GLB_PRESCALEr */
        /* reg            BSAFE_GLB_PRESCALEr */
        /* block       */ SOC_BLK_BSAFE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80204,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* *fields     */ soc_BSAFE_GLB_PRESCALEr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BSAFE_GLB_PROD_CFGr */
        /* reg            BSAFE_GLB_PROD_CFGr */
        /* block       */ SOC_BLK_BSAFE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8020c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_BSAFE_GLB_PROD_CFGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BSAFE_GLB_TIMERr */
        /* reg            BSAFE_GLB_TIMERr */
        /* block       */ SOC_BLK_BSAFE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80200,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_BSAFE_GLB_TIMERr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_BSAFE_GLB_UHSM_CFGr */
        /* reg            BSAFE_GLB_UHSM_CFGr */
        /* block       */ SOC_BLK_BSAFE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80208,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_BSAFE_GLB_UHSM_CFGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CBPCELLCRCERRPTRr */
        /* reg            CBPCELLCRCERRPTRr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80037,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_CBPCELLCRCERRPTRr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00003fff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CBPCELLHDRMEMDEBUGr */
        /* reg            CBPCELLHDRMEMDEBUGr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8004e,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_AGINGCTRMEMDEBUGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000001f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CBPCELLHDRPARITYERRPTRr */
        /* reg            CBPCELLHDRPARITYERRPTRr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80038,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* *fields     */ soc_CBPCELLHDRPARITYERRPTRr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CBPDATAMEMDEBUGr */
        /* reg            CBPDATAMEMDEBUGr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x80044,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 4,
        /* *fields     */ soc_AGINGCTRMEMDEBUGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000001f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CBPPKTHDRMEM0DEBUGr */
        /* reg            CBPPKTHDRMEM0DEBUGr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8004c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_AGINGCTRMEMDEBUGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000001f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CBPPKTHDRMEM1DEBUGr */
        /* reg            CBPPKTHDRMEM1DEBUGr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8004d,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_AGINGCTRMEMDEBUGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000001f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CBPPKTHDRPARITYERRPTRr */
        /* reg            CBPPKTHDRPARITYERRPTRr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80039,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_CBPCELLCRCERRPTRr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00003fff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CCPMEMDEBUGr */
        /* reg            CCPMEMDEBUGr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80040,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_AGINGEXPMEMDEBUGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000003, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CCPPARITYERRORPTRr */
        /* reg            CCPPARITYERRORPTRr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8003f,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_CCPPARITYERRORPTRr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00003fff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CFAPCONFIGr */
        /* reg            CFAPCONFIGr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8001a,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_CFAPCONFIGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000fff, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00007fff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CFAPFULLTHRESHOLDr */
        /* reg            CFAPFULLTHRESHOLDr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8001c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_CFAPFULLTHRESHOLDr_fields,
   /*   SOC_RESET_VAL_DEC(0x03e00fc0, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CFAPMEMDEBUGr */
        /* reg            CFAPMEMDEBUGr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80041,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_AGINGCTRMEMDEBUGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000001f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CFAPPARITYERRORPTRr */
        /* reg            CFAPPARITYERRORPTRr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8003e,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_CFAPPARITYERRORPTRr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00003fff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CFAPREADPOINTERr */
        /* reg            CFAPREADPOINTERr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8001b,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* *fields     */ soc_CFAPREADPOINTERr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000073, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00007fff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMICTXCOSMASKr */
        /* reg            CMICTXCOSMASKr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80022,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMICTXCOSMASKr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x000000ff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_CONFIGr */
        /* reg            CMIC_CONFIGr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x10c,
        /* flags       */ 0,
        /* nFields     */ 29,
        /* *fields     */ soc_CMIC_CONFIGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000043, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_COS_CTRL_RXr */
        /* reg            CMIC_COS_CTRL_RXr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x180,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_COS_CTRL_RXr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_COS_CTRL_RX_HIr */
        /* reg            CMIC_COS_CTRL_RX_HIr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x184,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_COS_CTRL_RXr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_DEV_REV_IDr */
        /* reg            CMIC_DEV_REV_IDr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x178,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_DEV_REV_IDr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xff000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_DMA_CTRLr */
        /* reg            CMIC_DMA_CTRLr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x100,
        /* flags       */ 0,
        /* nFields     */ 28,
        /* *fields     */ soc_CMIC_DMA_CTRLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_DMA_DESC0r */
        /* reg            CMIC_DMA_DESC0r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x110,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_DMA_DESC0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_DMA_DESC1r */
        /* reg            CMIC_DMA_DESC1r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x114,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_DMA_DESC0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_DMA_DESC2r */
        /* reg            CMIC_DMA_DESC2r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x118,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_DMA_DESC0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_DMA_DESC3r */
        /* reg            CMIC_DMA_DESC3r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x11c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_DMA_DESC0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_DMA_STATr */
        /* reg            CMIC_DMA_STATr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x104,
        /* flags       */ 0,
        /* nFields     */ 26,
        /* *fields     */ soc_CMIC_DMA_STATr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_ENDIANESS_SELr */
        /* reg            CMIC_ENDIANESS_SELr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x174,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_ENDIANESS_SELr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_GFPORT_CLOCK_CONFIGr */
        /* reg            CMIC_GFPORT_CLOCK_CONFIGr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x14c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_CMIC_GFPORT_CLOCK_CONFIGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_I2C_CTRLr */
        /* reg            CMIC_I2C_CTRLr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x128,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_I2C_CTRLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000044, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffff47, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_I2C_DATAr */
        /* reg            CMIC_I2C_DATAr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x124,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_CMIC_I2C_DATAr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_I2C_RESETr */
        /* reg            CMIC_I2C_RESETr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x13c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_CMIC_I2C_RESETr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffff00, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_I2C_SLAVE_ADDRr */
        /* reg            CMIC_I2C_SLAVE_ADDRr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x120,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_I2C_SLAVE_ADDRr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000088, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_I2C_SLAVE_XADDRr */
        /* reg            CMIC_I2C_SLAVE_XADDRr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x130,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_CMIC_I2C_SLAVE_XADDRr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_I2C_STATr */
        /* reg            CMIC_I2C_STATr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x12c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_I2C_STATr_fields,
   /*   SOC_RESET_VAL_DEC(0x000000f8, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_IRQ_MASKr */
        /* reg            CMIC_IRQ_MASKr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x148,
        /* flags       */ 0,
        /* nFields     */ 27,
        /* *fields     */ soc_CMIC_IRQ_MASKr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_IRQ_STATr */
        /* reg            CMIC_IRQ_STATr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x144,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 27,
        /* *fields     */ soc_CMIC_IRQ_STATr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_LEDUP_CTRLr */
        /* reg            CMIC_LEDUP_CTRLr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x1000,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_LEDUP_CTRLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000000f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_LEDUP_DATA_RAMr */
        /* reg            CMIC_LEDUP_DATA_RAMr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 256,
        /* offset      */ 0x1c00,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_LEDUP_DATA_RAMr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_LEDUP_PROGRAM_RAMr */
        /* reg            CMIC_LEDUP_PROGRAM_RAMr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 256,
        /* offset      */ 0x1800,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_LEDUP_DATA_RAMr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_LEDUP_STATUSr */
        /* reg            CMIC_LEDUP_STATUSr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x1004,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* *fields     */ soc_CMIC_LEDUP_STATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x000003ff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_0_4r */
        /* reg            CMIC_LED_PORT_ORDER_REMAP_0_4r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0xd00,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_LED_PORT_ORDER_REMAP_0_4r_fields,
   /*   SOC_RESET_VAL_DEC(0x0a2481c6, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_10_14r */
        /* reg            CMIC_LED_PORT_ORDER_REMAP_10_14r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0xd08,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_LED_PORT_ORDER_REMAP_10_14r_fields,
   /*   SOC_RESET_VAL_DEC(0x144d2450, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_15_19r */
        /* reg            CMIC_LED_PORT_ORDER_REMAP_15_19r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0xd0c,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_LED_PORT_ORDER_REMAP_15_19r_fields,
   /*   SOC_RESET_VAL_DEC(0x19617595, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_20_24r */
        /* reg            CMIC_LED_PORT_ORDER_REMAP_20_24r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0xd10,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_LED_PORT_ORDER_REMAP_20_24r_fields,
   /*   SOC_RESET_VAL_DEC(0x1e75c6da, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_25_29r */
        /* reg            CMIC_LED_PORT_ORDER_REMAP_25_29r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0xd14,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_LED_PORT_ORDER_REMAP_25_29r_fields,
   /*   SOC_RESET_VAL_DEC(0x238a181f, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_30_34r */
        /* reg            CMIC_LED_PORT_ORDER_REMAP_30_34r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0xd18,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_LED_PORT_ORDER_REMAP_30_34r_fields,
   /*   SOC_RESET_VAL_DEC(0x289e6964, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_35_39r */
        /* reg            CMIC_LED_PORT_ORDER_REMAP_35_39r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0xd1c,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_LED_PORT_ORDER_REMAP_35_39r_fields,
   /*   SOC_RESET_VAL_DEC(0x2db2baa9, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_40_44r */
        /* reg            CMIC_LED_PORT_ORDER_REMAP_40_44r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0xd20,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_LED_PORT_ORDER_REMAP_40_44r_fields,
   /*   SOC_RESET_VAL_DEC(0x32c70bee, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_45_49r */
        /* reg            CMIC_LED_PORT_ORDER_REMAP_45_49r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0xd24,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_LED_PORT_ORDER_REMAP_45_49r_fields,
   /*   SOC_RESET_VAL_DEC(0x040f5d33, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_50_54r */
        /* reg            CMIC_LED_PORT_ORDER_REMAP_50_54r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0xd28,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_LED_PORT_ORDER_REMAP_50_54r_fields,
   /*   SOC_RESET_VAL_DEC(0x00002045, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_5_9r */
        /* reg            CMIC_LED_PORT_ORDER_REMAP_5_9r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0xd04,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_LED_PORT_ORDER_REMAP_5_9r_fields,
   /*   SOC_RESET_VAL_DEC(0x0f38d30b, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_LINK_STATr */
        /* reg            CMIC_LINK_STATr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x140,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_LINK_STATr_fields,
   /*   SOC_RESET_VAL_DEC(0xffffffff, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_LINK_STAT_HIr */
        /* reg            CMIC_LINK_STAT_HIr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x700,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_LINK_STATr_fields,
   /*   SOC_RESET_VAL_DEC(0xffffffff, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_MIIM_ADDRESSr */
        /* reg            CMIC_MIIM_ADDRESSr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x4a0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_MIIM_ADDRESSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r */
        /* reg            CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x4c8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r_fields,
   /*   SOC_RESET_VAL_DEC(0x0c0b0a09, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r */
        /* reg            CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x4cc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r_fields,
   /*   SOC_RESET_VAL_DEC(0x100f0e0d, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r */
        /* reg            CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x4d0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r_fields,
   /*   SOC_RESET_VAL_DEC(0x14131211, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r */
        /* reg            CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x4d4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r_fields,
   /*   SOC_RESET_VAL_DEC(0x18171615, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r */
        /* reg            CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x4d8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r_fields,
   /*   SOC_RESET_VAL_DEC(0x1c1b1a19, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r */
        /* reg            CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x4dc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r_fields,
   /*   SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r */
        /* reg            CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x4e0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r_fields,
   /*   SOC_RESET_VAL_DEC(0x04030201, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r */
        /* reg            CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x4e4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r_fields,
   /*   SOC_RESET_VAL_DEC(0x08070605, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r */
        /* reg            CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x4c0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r_fields,
   /*   SOC_RESET_VAL_DEC(0x04030201, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r */
        /* reg            CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x4e8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r_fields,
   /*   SOC_RESET_VAL_DEC(0x0c0b0a09, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r */
        /* reg            CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x4ec,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r_fields,
   /*   SOC_RESET_VAL_DEC(0x100f0e0d, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r */
        /* reg            CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x4f0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r_fields,
   /*   SOC_RESET_VAL_DEC(0x14131211, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r */
        /* reg            CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x4f4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r_fields,
   /*   SOC_RESET_VAL_DEC(0x18171615, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r */
        /* reg            CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x4f8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r_fields,
   /*   SOC_RESET_VAL_DEC(0x1c1b1a19, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r */
        /* reg            CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x4fc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r_fields,
   /*   SOC_RESET_VAL_DEC(0x001f1e1d, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r */
        /* reg            CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x4c4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r_fields,
   /*   SOC_RESET_VAL_DEC(0x08070605, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_MIIM_INT_SEL_MAPr */
        /* reg            CMIC_MIIM_INT_SEL_MAPr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x4ac,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_MIIM_INT_SEL_MAPr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_HIr */
        /* reg            CMIC_MIIM_INT_SEL_MAP_HIr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x710,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_MIIM_INT_SEL_MAPr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PARAMr */
        /* reg            CMIC_MIIM_PARAMr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x158,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_MIIM_PARAMr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PORT_TYPE_MAPr */
        /* reg            CMIC_MIIM_PORT_TYPE_MAPr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x4a8,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PORT_TYPE_MAP_HIr */
        /* reg            CMIC_MIIM_PORT_TYPE_MAP_HIr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x70c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAPr */
        /* reg            CMIC_MIIM_PROTOCOL_MAPr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x4a4,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_HIr */
        /* reg            CMIC_MIIM_PROTOCOL_MAP_HIr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x708,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_MIIM_READ_DATAr */
        /* reg            CMIC_MIIM_READ_DATAr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x15c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_MIIM_READ_DATAr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_PKT_COSr */
        /* reg            CMIC_PKT_COSr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x730,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_CMIC_PKT_COSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_FROMCPUr */
        /* reg            CMIC_PKT_COUNT_FROMCPUr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x1cc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_PKT_COUNT_FROMCPUr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_FROMCPU_MHr */
        /* reg            CMIC_PKT_COUNT_FROMCPU_MHr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x1c8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_PKT_COUNT_FROMCPUr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_SCHANr */
        /* reg            CMIC_PKT_COUNT_SCHANr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x1c0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_PKT_COUNT_FROMCPUr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_SCHAN_REPr */
        /* reg            CMIC_PKT_COUNT_SCHAN_REPr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x1c4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_PKT_COUNT_FROMCPUr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_TOCPUDr */
        /* reg            CMIC_PKT_COUNT_TOCPUDr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x1d4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_PKT_COUNT_FROMCPUr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_TOCPUDMr */
        /* reg            CMIC_PKT_COUNT_TOCPUDMr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x1d0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_PKT_COUNT_FROMCPUr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_TOCPUEr */
        /* reg            CMIC_PKT_COUNT_TOCPUEr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x1dc,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_PKT_COUNT_FROMCPUr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_TOCPUEMr */
        /* reg            CMIC_PKT_COUNT_TOCPUEMr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x1d8,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_PKT_COUNT_FROMCPUr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_PKT_COUNT_TOCPUNr */
        /* reg            CMIC_PKT_COUNT_TOCPUNr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x1e0,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_PKT_COUNT_FROMCPUr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_PKT_CTRLr */
        /* reg            CMIC_PKT_CTRLr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x714,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_PKT_CTRLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000003f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_PKT_ETHER_SIGr */
        /* reg            CMIC_PKT_ETHER_SIGr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x72c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_CMIC_PKT_ETHER_SIGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_PKT_LMAC0_HIr */
        /* reg            CMIC_PKT_LMAC0_HIr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x718,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_CMIC_PKT_LMAC0_HIr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_PKT_LMAC0_LOr */
        /* reg            CMIC_PKT_LMAC0_LOr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x71c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_PKT_LMAC0_LOr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_PKT_LMAC1_HIr */
        /* reg            CMIC_PKT_LMAC1_HIr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x720,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_CMIC_PKT_LMAC1_HIr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_PKT_LMAC1_LOr */
        /* reg            CMIC_PKT_LMAC1_LOr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x724,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_PKT_LMAC1_LOr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_PKT_PORTSr */
        /* reg            CMIC_PKT_PORTSr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x734,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_PKT_PORTSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_PKT_PORTS_HIr */
        /* reg            CMIC_PKT_PORTS_HIr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x738,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_PKT_PORTS_HIr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASONr */
        /* reg            CMIC_PKT_REASONr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x750,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_PKT_REASONr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_DIRECTr */
        /* reg            CMIC_PKT_REASON_DIRECTr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x754,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_PKT_REASONr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_PKT_REASON_MINIr */
        /* reg            CMIC_PKT_REASON_MINIr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x758,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_PKT_REASONr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_PKT_RMACr */
        /* reg            CMIC_PKT_RMACr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x73c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_PKT_RMACr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_PKT_RMAC_HIr */
        /* reg            CMIC_PKT_RMAC_HIr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x740,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_CMIC_PKT_RMAC_HIr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_PKT_RMH0r */
        /* reg            CMIC_PKT_RMH0r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x744,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_PKT_RMH0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_PKT_RMH1r */
        /* reg            CMIC_PKT_RMH1r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x748,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_PKT_RMH1r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_PKT_RMH2r */
        /* reg            CMIC_PKT_RMH2r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x74c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_PKT_RMH2r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_PKT_RMH3r */
        /* reg            CMIC_PKT_RMH3r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x788,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_PKT_RMH2r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_PKT_VLANr */
        /* reg            CMIC_PKT_VLANr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x728,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_CMIC_PKT_VLANr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_RATE_ADJUSTr */
        /* reg            CMIC_RATE_ADJUSTr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x1b8,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_CMIC_RATE_ADJUSTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00010018, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_RATE_ADJUST_I2Cr */
        /* reg            CMIC_RATE_ADJUST_I2Cr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x1b4,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_CMIC_RATE_ADJUST_I2Cr_fields,
   /*   SOC_RESET_VAL_DEC(0x00010006, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_RATE_ADJUST_INT_MDIOr */
        /* reg            CMIC_RATE_ADJUST_INT_MDIOr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x1bc,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_CMIC_RATE_ADJUST_I2Cr_fields,
   /*   SOC_RESET_VAL_DEC(0x00010006, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_RATE_ADJUST_STDMAr */
        /* reg            CMIC_RATE_ADJUST_STDMAr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x1b0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_CMIC_RATE_ADJUST_I2Cr_fields,
   /*   SOC_RESET_VAL_DEC(0x00010006, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_SBUS_RING_MAPr */
        /* reg            CMIC_SBUS_RING_MAPr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x400,
        /* flags       */ 0,
        /* nFields     */ 16,
        /* *fields     */ soc_CMIC_SBUS_RING_MAPr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_SBUS_TIMEOUTr */
        /* reg            CMIC_SBUS_TIMEOUTr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x408,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_SBUS_TIMEOUTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000200, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_SCAN_PORTSr */
        /* reg            CMIC_SCAN_PORTSr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x160,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_MIIM_INT_SEL_MAPr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_SCAN_PORTS_HIr */
        /* reg            CMIC_SCAN_PORTS_HIr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x704,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_MIIM_INT_SEL_MAPr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_SCHAN_CTRLr */
        /* reg            CMIC_SCHAN_CTRLr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x50,
        /* flags       */ 0,
        /* nFields     */ 19,
        /* *fields     */ soc_CMIC_SCHAN_CTRLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_SCHAN_ERRr */
        /* reg            CMIC_SCHAN_ERRr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x5c,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_SCHAN_ERRr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_SCHAN_MESSAGEr */
        /* reg            CMIC_SCHAN_MESSAGEr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 20,
        /* offset      */ 0,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_SCHAN_MESSAGEr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_SCHAN_MESSAGE_EXTr */
        /* reg            CMIC_SCHAN_MESSAGE_EXTr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 22,
        /* offset      */ 0x800,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_SCHAN_MESSAGEr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_SCHAN_RCPU_RPIO_MESSAGEr */
        /* reg            CMIC_SCHAN_RCPU_RPIO_MESSAGEr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 22,
        /* offset      */ 0x900,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_SCHAN_MESSAGEr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_SLAM_DMA_CFGr */
        /* reg            CMIC_SLAM_DMA_CFGr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x44c,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* *fields     */ soc_CMIC_SLAM_DMA_CFGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr */
        /* reg            CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x454,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_DMA_DESC0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_SLAM_DMA_ENTRY_COUNTr */
        /* reg            CMIC_SLAM_DMA_ENTRY_COUNTr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x448,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_CMIC_SLAM_DMA_ENTRY_COUNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_SLAM_DMA_PCIMEM_START_ADDRr */
        /* reg            CMIC_SLAM_DMA_PCIMEM_START_ADDRr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x440,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_DMA_DESC0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_SLAM_DMA_SBUS_START_ADDRr */
        /* reg            CMIC_SLAM_DMA_SBUS_START_ADDRr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x444,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_DMA_DESC0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_SOFT_RESET_REGr */
        /* reg            CMIC_SOFT_RESET_REGr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x580,
        /* flags       */ 0,
        /* nFields     */ 12,
        /* *fields     */ soc_CMIC_SOFT_RESET_REGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_ADDRr */
        /* reg            CMIC_STAT_DMA_ADDRr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x164,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_DMA_DESC0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_15_8r */
        /* reg            CMIC_STAT_DMA_BLKNUM_MAP_15_8r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x484,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_STAT_DMA_BLKNUM_MAP_15_8r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_23_16r */
        /* reg            CMIC_STAT_DMA_BLKNUM_MAP_23_16r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x488,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_STAT_DMA_BLKNUM_MAP_23_16r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_31_24r */
        /* reg            CMIC_STAT_DMA_BLKNUM_MAP_31_24r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x48c,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_STAT_DMA_BLKNUM_MAP_31_24r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_39_32r */
        /* reg            CMIC_STAT_DMA_BLKNUM_MAP_39_32r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x490,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_STAT_DMA_BLKNUM_MAP_39_32r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_47_40r */
        /* reg            CMIC_STAT_DMA_BLKNUM_MAP_47_40r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x494,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_STAT_DMA_BLKNUM_MAP_47_40r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_55_48r */
        /* reg            CMIC_STAT_DMA_BLKNUM_MAP_55_48r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x498,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_STAT_DMA_BLKNUM_MAP_55_48r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_63_56r */
        /* reg            CMIC_STAT_DMA_BLKNUM_MAP_63_56r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x49c,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_STAT_DMA_BLKNUM_MAP_63_56r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_7_0r */
        /* reg            CMIC_STAT_DMA_BLKNUM_MAP_7_0r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x480,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_STAT_DMA_BLKNUM_MAP_7_0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_CURRENTr */
        /* reg            CMIC_STAT_DMA_CURRENTr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x170,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_STAT_DMA_CURRENTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_EGR_STATS_CFGr */
        /* reg            CMIC_STAT_DMA_EGR_STATS_CFGr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x464,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_STAT_DMA_EGR_STATS_CFGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_ING_STATS_CFGr */
        /* reg            CMIC_STAT_DMA_ING_STATS_CFGr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x460,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_STAT_DMA_ING_STATS_CFGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_MAC_STATS_CFGr */
        /* reg            CMIC_STAT_DMA_MAC_STATS_CFGr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x468,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_STAT_DMA_MAC_STATS_CFGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x3f3fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_11_8r */
        /* reg            CMIC_STAT_DMA_PORTNUM_MAP_11_8r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x5c8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_STAT_DMA_PORTNUM_MAP_11_8r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_15_12r */
        /* reg            CMIC_STAT_DMA_PORTNUM_MAP_15_12r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x5cc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_STAT_DMA_PORTNUM_MAP_15_12r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_19_16r */
        /* reg            CMIC_STAT_DMA_PORTNUM_MAP_19_16r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x5d0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_STAT_DMA_PORTNUM_MAP_19_16r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_23_20r */
        /* reg            CMIC_STAT_DMA_PORTNUM_MAP_23_20r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x5d4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_STAT_DMA_PORTNUM_MAP_23_20r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_27_24r */
        /* reg            CMIC_STAT_DMA_PORTNUM_MAP_27_24r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x5d8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_STAT_DMA_PORTNUM_MAP_27_24r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_31_28r */
        /* reg            CMIC_STAT_DMA_PORTNUM_MAP_31_28r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x5dc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_STAT_DMA_PORTNUM_MAP_31_28r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_35_32r */
        /* reg            CMIC_STAT_DMA_PORTNUM_MAP_35_32r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x5e0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_STAT_DMA_PORTNUM_MAP_35_32r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_39_36r */
        /* reg            CMIC_STAT_DMA_PORTNUM_MAP_39_36r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x5e4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_STAT_DMA_PORTNUM_MAP_39_36r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_3_0r */
        /* reg            CMIC_STAT_DMA_PORTNUM_MAP_3_0r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x5c0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_STAT_DMA_PORTNUM_MAP_3_0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_43_40r */
        /* reg            CMIC_STAT_DMA_PORTNUM_MAP_43_40r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x5e8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_STAT_DMA_PORTNUM_MAP_43_40r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_47_44r */
        /* reg            CMIC_STAT_DMA_PORTNUM_MAP_47_44r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x5ec,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_STAT_DMA_PORTNUM_MAP_47_44r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_51_48r */
        /* reg            CMIC_STAT_DMA_PORTNUM_MAP_51_48r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x5f0,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_STAT_DMA_PORTNUM_MAP_51_48r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_55_52r */
        /* reg            CMIC_STAT_DMA_PORTNUM_MAP_55_52r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x5f4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_STAT_DMA_PORTNUM_MAP_55_52r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_59_56r */
        /* reg            CMIC_STAT_DMA_PORTNUM_MAP_59_56r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x5f8,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_STAT_DMA_PORTNUM_MAP_59_56r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_63_60r */
        /* reg            CMIC_STAT_DMA_PORTNUM_MAP_63_60r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x5fc,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_STAT_DMA_PORTNUM_MAP_63_60r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_7_4r */
        /* reg            CMIC_STAT_DMA_PORTNUM_MAP_7_4r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x5c4,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_STAT_DMA_PORTNUM_MAP_7_4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTSr */
        /* reg            CMIC_STAT_DMA_PORTSr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x16c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORTS_HIr */
        /* reg            CMIC_STAT_DMA_PORTS_HIr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x780,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORT_TYPE_MAPr */
        /* reg            CMIC_STAT_DMA_PORT_TYPE_MAPr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x46c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_PORT_TYPE_MAP_HIr */
        /* reg            CMIC_STAT_DMA_PORT_TYPE_MAP_HIr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x784,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STAT_DMA_SETUPr */
        /* reg            CMIC_STAT_DMA_SETUPr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x168,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_STAT_DMA_SETUPr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_STRAP_OPTIONSr */
        /* reg            CMIC_STRAP_OPTIONSr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x188,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_CMIC_STRAP_OPTIONSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_SWITCH_FEATURE_ENABLEr */
        /* reg            CMIC_SWITCH_FEATURE_ENABLEr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x17c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* *fields     */ soc_CMIC_SWITCH_FEATURE_ENABLEr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffff00, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_SW_PIO_ACK_DATA_BEAT_COUNTr */
        /* reg            CMIC_SW_PIO_ACK_DATA_BEAT_COUNTr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x404,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* *fields     */ soc_CMIC_SW_PIO_ACK_DATA_BEAT_COUNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_TABLE_DMA_CFGr */
        /* reg            CMIC_TABLE_DMA_CFGr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x42c,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* *fields     */ soc_CMIC_TABLE_DMA_CFGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr */
        /* reg            CMIC_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x434,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_DMA_DESC0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_TABLE_DMA_ENTRY_COUNTr */
        /* reg            CMIC_TABLE_DMA_ENTRY_COUNTr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x428,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_CMIC_SLAM_DMA_ENTRY_COUNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_TABLE_DMA_PCIMEM_START_ADDRr */
        /* reg            CMIC_TABLE_DMA_PCIMEM_START_ADDRr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x420,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_DMA_DESC0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_TABLE_DMA_SBUS_START_ADDRr */
        /* reg            CMIC_TABLE_DMA_SBUS_START_ADDRr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x424,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_DMA_DESC0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_TAP_CONTROLr */
        /* reg            CMIC_TAP_CONTROLr */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x194,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* *fields     */ soc_CMIC_TAP_CONTROLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_0r */
        /* reg            CMIC_XGXS_MDIO_CONFIG_0r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x500,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS_MDIO_CONFIG_0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_1r */
        /* reg            CMIC_XGXS_MDIO_CONFIG_1r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x504,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS_MDIO_CONFIG_0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_2r */
        /* reg            CMIC_XGXS_MDIO_CONFIG_2r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x508,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS_MDIO_CONFIG_0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_3r */
        /* reg            CMIC_XGXS_MDIO_CONFIG_3r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x50c,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_CMIC_XGXS_MDIO_CONFIG_0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_XGXS_PLL_CONTROL_1r */
        /* reg            CMIC_XGXS_PLL_CONTROL_1r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x584,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* *fields     */ soc_CMIC_XGXS_PLL_CONTROL_1r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000001, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CMIC_XGXS_PLL_CONTROL_2r */
        /* reg            CMIC_XGXS_PLL_CONTROL_2r */
        /* block       */ SOC_BLK_CMIC,
        /* regtype     */ soc_cpureg,
        /* numels      */ 1,
        /* offset      */ 0x588,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* *fields     */ soc_CMIC_XGXS_PLL_CONTROL_2r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CNGCOSPKTLIMIT0r */
        /* reg            CNGCOSPKTLIMIT0r */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_portreg,
        /* numels      */ 8,
        /* offset      */ 0xf,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* *fields     */ soc_CNGCOSPKTLIMIT0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000080, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x000007ff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CNGCOSPKTLIMIT1r */
        /* reg            CNGCOSPKTLIMIT1r */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_portreg,
        /* numels      */ 8,
        /* offset      */ 0x17,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* *fields     */ soc_CNGCOSPKTLIMIT1r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000080, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x000007ff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CNGDROPCOUNT0r */
        /* reg            CNGDROPCOUNT0r */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_CNGDROPCOUNT0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CNGDROPCOUNT1r */
        /* reg            CNGDROPCOUNT1r */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4d,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_CNGDROPCOUNT0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CNG_MAPr */
        /* reg            CNG_MAPr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xb000000,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* *fields     */ soc_CNG_MAPr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x000fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_COSLCCOUNTr */
        /* reg            COSLCCOUNTr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_portreg,
        /* numels      */ 8,
        /* offset      */ 0x2f,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_COSLCCOUNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000fff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_COSPKTCOUNTr */
        /* reg            COSPKTCOUNTr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_portreg,
        /* numels      */ 8,
        /* offset      */ 0x1f,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_COSPKTCOUNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x000007ff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_COS_SELr */
        /* reg            COS_SELr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe00010f,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* *fields     */ soc_COS_SELr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_COS_SEL_2r */
        /* reg            COS_SEL_2r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe00012f,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* *fields     */ soc_COS_SEL_2r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CPU_CONTROL_1r */
        /* reg            CPU_CONTROL_1r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb080004,
        /* flags       */ 0,
        /* nFields     */ 28,
        /* *fields     */ soc_CPU_CONTROL_1r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CPU_CONTROL_2r */
        /* reg            CPU_CONTROL_2r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe080125,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_CONTROL_2r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CPU_CONTROL_3r */
        /* reg            CPU_CONTROL_3r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe080132,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_CONTROL_3r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CPU_COS_SELr */
        /* reg            CPU_COS_SELr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe08012a,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* *fields     */ soc_COS_SELr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CPU_COS_SEL_2r */
        /* reg            CPU_COS_SEL_2r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe080130,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* *fields     */ soc_COS_SEL_2r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CPU_PRIORITY_SELr */
        /* reg            CPU_PRIORITY_SELr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe080129,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PRIORITY_SELr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_CPU_PRIORITY_SEL_2r */
        /* reg            CPU_PRIORITY_SEL_2r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe08012e,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* *fields     */ soc_CPU_PRIORITY_SEL_2r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_DLFBC_STORM_CONTROLr */
        /* reg            DLFBC_STORM_CONTROLr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xb000003,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_BCAST_STORM_CONTROLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x02000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_DOS_CONTROLr */
        /* reg            DOS_CONTROLr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1080001,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* *fields     */ soc_DOS_CONTROLr_fields,
   /*   SOC_RESET_VAL_DEC(0x02804000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_DOS_CONTROL_2r */
        /* reg            DOS_CONTROL_2r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1080002,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* *fields     */ soc_DOS_CONTROL_2r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000200, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_DYNCELLCOUNTr */
        /* reg            DYNCELLCOUNTr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x38,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_DYNCELLCOUNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000fff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_DYNCELLLIMITr */
        /* reg            DYNCELLLIMITr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x37,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_DYNCELLLIMITr_fields,
   /*   SOC_RESET_VAL_DEC(0x00201400, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGRDROPPKTCOUNTr */
        /* reg            EGRDROPPKTCOUNTr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4b,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_EGRDROPPKTCOUNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGRESSCELLREQUESTCOUNTr */
        /* reg            EGRESSCELLREQUESTCOUNTr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x41,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_EGRESSCELLREQUESTCOUNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGRMETERINGBUCKETr */
        /* reg            EGRMETERINGBUCKETr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4f,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_EGRMETERINGBUCKETr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGRMETERINGCONFIGr */
        /* reg            EGRMETERINGCONFIGr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4e,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_EGRMETERINGCONFIGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x003fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGRTXPKTCTRr */
        /* reg            EGRTXPKTCTRr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x8002d,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* *fields     */ soc_EGRTXPKTCTRr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGRTXPKTCTRCONFIGr */
        /* reg            EGRTXPKTCTRCONFIGr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x80025,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 4,
        /* *fields     */ soc_EGRTXPKTCTRCONFIGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_CONFIGr */
        /* reg            EGR_CONFIGr */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1080000,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* *fields     */ soc_EGR_CONFIGr_fields,
   /*   SOC_RESET_VAL_DEC(0x40800000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_CONFIG_1r */
        /* reg            EGR_CONFIG_1r */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1080001,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* *fields     */ soc_EGR_CONFIG_1r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x000001ff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_DBGr */
        /* reg            EGR_DBGr */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6000000,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_DBGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000007, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_ENABLEr */
        /* reg            EGR_ENABLEr */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xa000100,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_EGR_ENABLEr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000001, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_EVENT_DEBUGr */
        /* reg            EGR_EVENT_DEBUGr */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9080003,
        /* flags       */ 0,
        /* nFields     */ 21,
        /* *fields     */ soc_EGR_EVENT_DEBUGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x001fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_HW_RESET_CONTROL_0r */
        /* reg            EGR_HW_RESET_CONTROL_0r */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80000,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_HW_RESET_CONTROL_0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_HW_RESET_CONTROL_1r */
        /* reg            EGR_HW_RESET_CONTROL_1r */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80001,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_HW_RESET_CONTROL_1r_fields,
   /*   SOC_RESET_VAL_DEC(0x00002000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_MC_CONTROL_1r */
        /* reg            EGR_MC_CONTROL_1r */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9080001,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_MC_CONTROL_1r_fields,
   /*   SOC_RESET_VAL_DEC(0x00001000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_MC_CONTROL_2r */
        /* reg            EGR_MC_CONTROL_2r */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x9080002,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_MC_CONTROL_2r_fields,
   /*   SOC_RESET_VAL_DEC(0x10000100, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_MMU_REQUESTSr */
        /* reg            EGR_MMU_REQUESTSr */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xa000102,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_EGR_MMU_REQUESTSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000000f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_MTU_SIZEr */
        /* reg            EGR_MTU_SIZEr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000124,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_EGR_MTU_SIZEr_fields,
   /*   SOC_RESET_VAL_DEC(0x00003fff, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00003fff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_PORTr */
        /* reg            EGR_PORTr */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x1000002,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_PORTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00001fff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_PORT_L3UC_MODSr */
        /* reg            EGR_PORT_L3UC_MODSr */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x1000004,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_PORT_L3UC_MODSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000000f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_PORT_REQUESTSr */
        /* reg            EGR_PORT_REQUESTSr */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xa000101,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_EGR_MMU_REQUESTSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000000f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_Q_BEGINr */
        /* reg            EGR_Q_BEGINr */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80002,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_EGR_Q_BEGINr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_Q_ENDr */
        /* reg            EGR_Q_ENDr */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa080103,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_EGR_Q_ENDr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_RSPAN_VLAN_TAGr */
        /* reg            EGR_RSPAN_VLAN_TAGr */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x9000000,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_EGR_RSPAN_VLAN_TAGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_SHAPING_CONTROLr */
        /* reg            EGR_SHAPING_CONTROLr */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa080104,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_EGR_SHAPING_CONTROLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000001f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_TUNNEL_CONTROLr */
        /* reg            EGR_TUNNEL_CONTROLr */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7080000,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_TUNNEL_CONTROLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_TUNNEL_ID_MASKr */
        /* reg            EGR_TUNNEL_ID_MASKr */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x7080001,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_EGR_TUNNEL_ID_MASKr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG0r */
        /* reg            EGR_TUNNEL_PIMDR1_CFG0r */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8080000,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_EGR_TUNNEL_PIMDR1_CFG0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG1r */
        /* reg            EGR_TUNNEL_PIMDR1_CFG1r */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8080001,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_EGR_TUNNEL_PIMDR1_CFG1r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG0r */
        /* reg            EGR_TUNNEL_PIMDR2_CFG0r */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8080002,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_EGR_TUNNEL_PIMDR1_CFG0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG1r */
        /* reg            EGR_TUNNEL_PIMDR2_CFG1r */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8080003,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_EGR_TUNNEL_PIMDR1_CFG1r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_1r */
        /* reg            EGR_VLAN_CONTROL_1r */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x1000003,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_EGR_VLAN_CONTROL_1r_fields,
   /*   SOC_RESET_VAL_DEC(0x00008100, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EMIRROR_CONTROLr */
        /* reg            EMIRROR_CONTROLr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000109,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EMIRROR_CONTROL_HIr */
        /* reg            EMIRROR_CONTROL_HIr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe00010a,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_EMIRROR_CONTROL_HIr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x003fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EPC_LINK_BMAPr */
        /* reg            EPC_LINK_BMAPr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe080110,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_MIIM_INT_SEL_MAPr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EPC_LINK_BMAP_HIr */
        /* reg            EPC_LINK_BMAP_HIr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe080111,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_EPC_LINK_BMAP_HIr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x003fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_ESA0r */
        /* reg            ESA0r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x210,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_ESA0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_ESA1r */
        /* reg            ESA1r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x211,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_ESA0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_ESA2r */
        /* reg            ESA2r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x212,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_ESA0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FE_CLRTr */
        /* reg            FE_CLRTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x204,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_FE_CLRTr_fields,
   /*   SOC_RESET_VAL_DEC(0x0000370f, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00003f0f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FE_EXCESSIVE_DEFER_LIMITr */
        /* reg            FE_EXCESSIVE_DEFER_LIMITr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20f,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_FE_EXCESSIVE_DEFER_LIMITr_fields,
   /*   SOC_RESET_VAL_DEC(0x000017b7, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FE_IPGRr */
        /* reg            FE_IPGRr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x203,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_FE_IPGRr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00007f7f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FE_IPGTr */
        /* reg            FE_IPGTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x202,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_FE_IPGTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000007f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FE_MAC1r */
        /* reg            FE_MAC1r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x200,
        /* flags       */ 0,
        /* nFields     */ 11,
        /* *fields     */ soc_FE_MAC1r_fields,
   /*   SOC_RESET_VAL_DEC(0x00008000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000f51f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FE_MAC2r */
        /* reg            FE_MAC2r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x201,
        /* flags       */ 0,
        /* nFields     */ 13,
        /* *fields     */ soc_FE_MAC2r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x000073ff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FE_MAXFr */
        /* reg            FE_MAXFr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x205,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_FE_MAXFr_fields,
   /*   SOC_RESET_VAL_DEC(0x000005ee, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FE_SUPPr */
        /* reg            FE_SUPPr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x206,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* *fields     */ soc_FE_SUPPr_fields,
   /*   SOC_RESET_VAL_DEC(0x00001000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00001101, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FE_TESTr */
        /* reg            FE_TESTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x207,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* *fields     */ soc_FE_TESTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000007, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_ENABLEr */
        /* reg            FP_CAM_BIST_ENABLEr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc08000a,
        /* flags       */ 0,
        /* nFields     */ 16,
        /* *fields     */ soc_FP_CAM_BIST_ENABLEr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S10_STATUSr */
        /* reg            FP_CAM_BIST_S10_STATUSr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc080005,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_FP_CAM_BIST_S10_STATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S12_STATUSr */
        /* reg            FP_CAM_BIST_S12_STATUSr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc080006,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_FP_CAM_BIST_S12_STATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S14_STATUSr */
        /* reg            FP_CAM_BIST_S14_STATUSr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc080007,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_FP_CAM_BIST_S14_STATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S15_STATUSr */
        /* reg            FP_CAM_BIST_S15_STATUSr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc080008,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_FP_CAM_BIST_S15_STATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S2_STATUSr */
        /* reg            FP_CAM_BIST_S2_STATUSr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc080000,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_FP_CAM_BIST_S2_STATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S3_STATUSr */
        /* reg            FP_CAM_BIST_S3_STATUSr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc080001,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_FP_CAM_BIST_S3_STATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S5_STATUSr */
        /* reg            FP_CAM_BIST_S5_STATUSr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc080002,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_FP_CAM_BIST_S5_STATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S6_STATUSr */
        /* reg            FP_CAM_BIST_S6_STATUSr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc080003,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_FP_CAM_BIST_S6_STATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_S8_STATUSr */
        /* reg            FP_CAM_BIST_S8_STATUSr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc080004,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_FP_CAM_BIST_S8_STATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FP_CAM_BIST_STATUSr */
        /* reg            FP_CAM_BIST_STATUSr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc080009,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* *fields     */ soc_FP_CAM_BIST_STATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FP_CAM_CONTROL_LOWERr */
        /* reg            FP_CAM_CONTROL_LOWERr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc08000d,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* *fields     */ soc_FP_CAM_CONTROL_LOWERr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_0r */
        /* reg            FP_CAM_DEBUG_DATA_0r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc08000e,
        /* flags       */ SOC_REG_FLAG_WO,
        /* nFields     */ 1,
        /* *fields     */ soc_FP_CAM_DEBUG_DATA_0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_1r */
        /* reg            FP_CAM_DEBUG_DATA_1r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc08000f,
        /* flags       */ SOC_REG_FLAG_WO,
        /* nFields     */ 1,
        /* *fields     */ soc_FP_CAM_DEBUG_DATA_0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_2r */
        /* reg            FP_CAM_DEBUG_DATA_2r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc080010,
        /* flags       */ SOC_REG_FLAG_WO,
        /* nFields     */ 1,
        /* *fields     */ soc_FP_CAM_DEBUG_DATA_0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_3r */
        /* reg            FP_CAM_DEBUG_DATA_3r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc080011,
        /* flags       */ SOC_REG_FLAG_WO,
        /* nFields     */ 1,
        /* *fields     */ soc_FP_CAM_DEBUG_DATA_0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_4r */
        /* reg            FP_CAM_DEBUG_DATA_4r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc080012,
        /* flags       */ SOC_REG_FLAG_WO,
        /* nFields     */ 1,
        /* *fields     */ soc_FP_CAM_DEBUG_DATA_0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_DATA_5r */
        /* reg            FP_CAM_DEBUG_DATA_5r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc080013,
        /* flags       */ SOC_REG_FLAG_WO,
        /* nFields     */ 1,
        /* *fields     */ soc_FP_CAM_DEBUG_DATA_5r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FP_CAM_DEBUG_SENDr */
        /* reg            FP_CAM_DEBUG_SENDr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc080015,
        /* flags       */ SOC_REG_FLAG_WO,
        /* nFields     */ 1,
        /* *fields     */ soc_FP_CAM_DEBUG_SENDr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FP_METER_CONTROLr */
        /* reg            FP_METER_CONTROLr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc08000c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_EGR_SHAPING_CONTROLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000001f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FP_SLICE_CONFIGr */
        /* reg            FP_SLICE_CONFIGr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc080017,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* *fields     */ soc_FP_SLICE_CONFIGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_FP_SLICE_ENABLEr */
        /* reg            FP_SLICE_ENABLEr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xc08000b,
        /* flags       */ 0,
        /* nFields     */ 16,
        /* *fields     */ soc_FP_SLICE_ENABLEr_fields,
   /*   SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_CNTr */
        /* reg            GE0_GBODE_CELL_CNTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80010,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBODE_CELL_CNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_REQ_CNTr */
        /* reg            GE0_GBODE_CELL_REQ_CNTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8001c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBODE_CELL_REQ_CNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE0_GBOD_OVRFLWr */
        /* reg            GE0_GBOD_OVRFLWr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80004,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBOD_OVRFLWr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000001, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE10_GBODE_CELL_CNTr */
        /* reg            GE10_GBODE_CELL_CNTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8001a,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBODE_CELL_CNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE10_GBODE_CELL_REQ_CNTr */
        /* reg            GE10_GBODE_CELL_REQ_CNTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80026,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBODE_CELL_REQ_CNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE10_GBOD_OVRFLWr */
        /* reg            GE10_GBOD_OVRFLWr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8000e,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBOD_OVRFLWr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000001, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE11_GBODE_CELL_CNTr */
        /* reg            GE11_GBODE_CELL_CNTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8001b,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBODE_CELL_CNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE11_GBODE_CELL_REQ_CNTr */
        /* reg            GE11_GBODE_CELL_REQ_CNTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80027,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBODE_CELL_REQ_CNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE11_GBOD_OVRFLWr */
        /* reg            GE11_GBOD_OVRFLWr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8000f,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBOD_OVRFLWr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000001, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_CNTr */
        /* reg            GE1_GBODE_CELL_CNTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80011,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBODE_CELL_CNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_REQ_CNTr */
        /* reg            GE1_GBODE_CELL_REQ_CNTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8001d,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBODE_CELL_REQ_CNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE1_GBOD_OVRFLWr */
        /* reg            GE1_GBOD_OVRFLWr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80005,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBOD_OVRFLWr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000001, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_CNTr */
        /* reg            GE2_GBODE_CELL_CNTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80012,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBODE_CELL_CNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_REQ_CNTr */
        /* reg            GE2_GBODE_CELL_REQ_CNTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8001e,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBODE_CELL_REQ_CNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE2_GBOD_OVRFLWr */
        /* reg            GE2_GBOD_OVRFLWr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80006,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBOD_OVRFLWr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000001, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_CNTr */
        /* reg            GE3_GBODE_CELL_CNTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80013,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBODE_CELL_CNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_REQ_CNTr */
        /* reg            GE3_GBODE_CELL_REQ_CNTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8001f,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBODE_CELL_REQ_CNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE3_GBOD_OVRFLWr */
        /* reg            GE3_GBOD_OVRFLWr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80007,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBOD_OVRFLWr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000001, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_CNTr */
        /* reg            GE4_GBODE_CELL_CNTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80014,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBODE_CELL_CNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_REQ_CNTr */
        /* reg            GE4_GBODE_CELL_REQ_CNTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80020,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBODE_CELL_REQ_CNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE4_GBOD_OVRFLWr */
        /* reg            GE4_GBOD_OVRFLWr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80008,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBOD_OVRFLWr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000001, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_CNTr */
        /* reg            GE5_GBODE_CELL_CNTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80015,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBODE_CELL_CNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_REQ_CNTr */
        /* reg            GE5_GBODE_CELL_REQ_CNTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80021,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBODE_CELL_REQ_CNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE5_GBOD_OVRFLWr */
        /* reg            GE5_GBOD_OVRFLWr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80009,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBOD_OVRFLWr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000001, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_CNTr */
        /* reg            GE6_GBODE_CELL_CNTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80016,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBODE_CELL_CNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_REQ_CNTr */
        /* reg            GE6_GBODE_CELL_REQ_CNTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80022,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBODE_CELL_REQ_CNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE6_GBOD_OVRFLWr */
        /* reg            GE6_GBOD_OVRFLWr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8000a,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBOD_OVRFLWr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000001, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_CNTr */
        /* reg            GE7_GBODE_CELL_CNTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80017,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBODE_CELL_CNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_REQ_CNTr */
        /* reg            GE7_GBODE_CELL_REQ_CNTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80023,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBODE_CELL_REQ_CNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE7_GBOD_OVRFLWr */
        /* reg            GE7_GBOD_OVRFLWr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8000b,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBOD_OVRFLWr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000001, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE8_GBODE_CELL_CNTr */
        /* reg            GE8_GBODE_CELL_CNTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80018,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBODE_CELL_CNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE8_GBODE_CELL_REQ_CNTr */
        /* reg            GE8_GBODE_CELL_REQ_CNTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80024,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBODE_CELL_REQ_CNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE8_GBOD_OVRFLWr */
        /* reg            GE8_GBOD_OVRFLWr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8000c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBOD_OVRFLWr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000001, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE9_GBODE_CELL_CNTr */
        /* reg            GE9_GBODE_CELL_CNTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80019,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBODE_CELL_CNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE9_GBODE_CELL_REQ_CNTr */
        /* reg            GE9_GBODE_CELL_REQ_CNTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80025,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBODE_CELL_REQ_CNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE9_GBOD_OVRFLWr */
        /* reg            GE9_GBOD_OVRFLWr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8000d,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GE0_GBOD_OVRFLWr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000001, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE_EGR_PKT_DROP_CTLr */
        /* reg            GE_EGR_PKT_DROP_CTLr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x301,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_GE_EGR_PKT_DROP_CTLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000001, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GE_PORT_CONFIGr */
        /* reg            GE_PORT_CONFIGr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x300,
        /* flags       */ 0,
        /* nFields     */ 5,
        /* *fields     */ soc_GE_PORT_CONFIGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000020, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000003f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GMACC0r */
        /* reg            GMACC0r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x100,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_GMACC0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x800003ff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GMACC1r */
        /* reg            GMACC1r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x101,
        /* flags       */ 0,
        /* nFields     */ 18,
        /* *fields     */ soc_GMACC1r_fields,
   /*   SOC_RESET_VAL_DEC(0x000a1001, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x50cf1fff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GMACC2r */
        /* reg            GMACC2r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x102,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_GMACC2r_fields,
   /*   SOC_RESET_VAL_DEC(0x0000000c, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000003f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GPCSCr */
        /* reg            GPCSCr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x103,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_GPCSCr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000006, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZEr */
        /* reg            GPORT_CNTMAXSIZEr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80003,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_GPORT_CNTMAXSIZEr_fields,
   /*   SOC_RESET_VAL_DEC(0x000005ee, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00003fff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GPORT_CONFIGr */
        /* reg            GPORT_CONFIGr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80000,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* *fields     */ soc_GPORT_CONFIGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000001, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GPORT_DROP_ON_WRONG_SOP_S0_CNTr */
        /* reg            GPORT_DROP_ON_WRONG_SOP_S0_CNTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8002c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GPORT_DROP_ON_WRONG_SOP_S0_CNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GPORT_DROP_ON_WRONG_SOP_S1_CNTr */
        /* reg            GPORT_DROP_ON_WRONG_SOP_S1_CNTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8002b,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_GPORT_DROP_ON_WRONG_SOP_S1_CNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GPORT_RSV_MASKr */
        /* reg            GPORT_RSV_MASKr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80001,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_GPORT_RSV_MASKr_fields,
   /*   SOC_RESET_VAL_DEC(0x04380000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x7fff0000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GPORT_SOP_S0r */
        /* reg            GPORT_SOP_S0r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8002a,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_GPORT_SOP_S0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GPORT_SOP_S1r */
        /* reg            GPORT_SOP_S1r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80029,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_GPORT_SOP_S1r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASKr */
        /* reg            GPORT_STAT_UPDATE_MASKr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80002,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_GPORT_RSV_MASKr_fields,
   /*   SOC_RESET_VAL_DEC(0x04380000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x7fff0000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GPORT_TPIDr */
        /* reg            GPORT_TPIDr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80028,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_GPORT_TPIDr_fields,
   /*   SOC_RESET_VAL_DEC(0x00008100, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GR64r */
        /* reg            GR64r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x11,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 51,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GR127r */
        /* reg            GR127r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x12,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 52,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GR255r */
        /* reg            GR255r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x13,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 53,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GR511r */
        /* reg            GR511r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x14,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 54,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GR1023r */
        /* reg            GR1023r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x15,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 55,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GR1518r */
        /* reg            GR1518r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x16,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 56,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GR2047r */
        /* reg            GR2047r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x18,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 58,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GR4095r */
        /* reg            GR4095r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x19,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 59,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GR9216r */
        /* reg            GR9216r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x1a,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 60,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GRALNr */
        /* reg            GRALNr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 38,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GRBCAr */
        /* reg            GRBCAr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x10,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 50,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GRBYTr */
        /* reg            GRBYTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x1c,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 62,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GRCDEr */
        /* reg            GRCDEr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x6,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 40,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GRFCRr */
        /* reg            GRFCRr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x7,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 41,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GRFCSr */
        /* reg            GRFCSr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 34,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GRFLRr */
        /* reg            GRFLRr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x5,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 39,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GRFRGr */
        /* reg            GRFRGr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xd,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 47,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GRJBRr */
        /* reg            GRJBRr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x9,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 43,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GRMCAr */
        /* reg            GRMCAr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xf,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 49,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GRMGVr */
        /* reg            GRMGVr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x17,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 57,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GRMTUEr */
        /* reg            GRMTUEr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xa,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 44,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GROVRr */
        /* reg            GROVRr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x8,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 42,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GRPKTr */
        /* reg            GRPKTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x1b,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 61,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GRPOKr */
        /* reg            GRPOKr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x1e,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 64,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GRUCr */
        /* reg            GRUCr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x1d,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 63,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GRUNDr */
        /* reg            GRUNDr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xc,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 46,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GRXCFr */
        /* reg            GRXCFr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x1,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 35,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GRXPFr */
        /* reg            GRXPFr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 36,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GRXUOr */
        /* reg            GRXUOr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x3,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 37,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GSA0r */
        /* reg            GSA0r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x104,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_GSA0r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GSA1r */
        /* reg            GSA1r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x105,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_GSA1r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GT64r */
        /* reg            GT64r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2e,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 80,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GT127r */
        /* reg            GT127r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2f,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 81,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GT255r */
        /* reg            GT255r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x30,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 82,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GT511r */
        /* reg            GT511r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x31,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 83,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GT1023r */
        /* reg            GT1023r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x32,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 84,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GT1518r */
        /* reg            GT1518r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x33,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 85,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GT2047r */
        /* reg            GT2047r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x35,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 87,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GT4095r */
        /* reg            GT4095r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x36,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 88,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GT9216r */
        /* reg            GT9216r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x37,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 89,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GTBCAr */
        /* reg            GTBCAr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2d,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 79,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GTBYTr */
        /* reg            GTBYTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x39,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 91,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GTDFRr */
        /* reg            GTDFRr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x24,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 70,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GTEDFr */
        /* reg            GTEDFr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x25,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 71,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GTFCSr */
        /* reg            GTFCSr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x21,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 67,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GTFRGr */
        /* reg            GTFRGr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2a,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 76,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GTJBRr */
        /* reg            GTJBRr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x20,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 66,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GTLCLr */
        /* reg            GTLCLr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x28,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 74,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GTMCAr */
        /* reg            GTMCAr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2c,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 78,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GTMCLr */
        /* reg            GTMCLr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x27,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 73,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GTMGVr */
        /* reg            GTMGVr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x34,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 86,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GTNCLr */
        /* reg            GTNCLr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2b,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 77,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GTOVRr */
        /* reg            GTOVRr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x23,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 69,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GTPKTr */
        /* reg            GTPKTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x38,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 90,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GTPOKr */
        /* reg            GTPOKr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x3b,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 93,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GTSCLr */
        /* reg            GTSCLr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x26,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 72,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GTUCr */
        /* reg            GTUCr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x3a,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 92,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GTXCFr */
        /* reg            GTXCFr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x22,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 68,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GTXCLr */
        /* reg            GTXCLr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x29,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 75,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_GTXPFr */
        /* reg            GTXPFr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x1f,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 65,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_HASH_CONTROLr */
        /* reg            HASH_CONTROLr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1080004,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* *fields     */ soc_HASH_CONTROLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00010000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x007fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMITr */
        /* reg            HOLCOSPKTSETLIMITr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_portreg,
        /* numels      */ 8,
        /* offset      */ 0x7,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 2,
        /* *fields     */ soc_HOLCOSPKTSETLIMITr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000840, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00001fff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_HOLCOSSTATUSr */
        /* reg            HOLCOSSTATUSr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x8000a,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_BKPMETERINGDISCSTATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_HOLCOSSTATUS_HIr */
        /* reg            HOLCOSSTATUS_HIr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x80012,
        /* flags       */ SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_BKPMETERINGDISCSTATUS_HIr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x003fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_HOLDr */
        /* reg            HOLDr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000014,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_HOLDr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000) */
        /* ctr_idx     */ 20,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_HOLD_COS0r */
        /* reg            HOLD_COS0r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe080015,
        /* flags       */ SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_HOLDr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_HOLD_COS1r */
        /* reg            HOLD_COS1r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe080016,
        /* flags       */ SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_HOLDr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_HOLD_COS2r */
        /* reg            HOLD_COS2r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe080017,
        /* flags       */ SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_HOLDr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_HOLD_COS3r */
        /* reg            HOLD_COS3r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe080018,
        /* flags       */ SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_HOLDr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_HOLD_COS4r */
        /* reg            HOLD_COS4r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe080019,
        /* flags       */ SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_HOLDr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_HOLD_COS5r */
        /* reg            HOLD_COS5r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe08001a,
        /* flags       */ SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_HOLDr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_HOLD_COS6r */
        /* reg            HOLD_COS6r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe08001b,
        /* flags       */ SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_HOLDr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_HOLD_COS7r */
        /* reg            HOLD_COS7r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe08001c,
        /* flags       */ SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_HOLDr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_HOLD_COS_PORT_SELECTr */
        /* reg            HOLD_COS_PORT_SELECTr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe080128,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_HOLD_COS_PORT_SELECTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000003f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_HOL_STAT_BMAPr */
        /* reg            HOL_STAT_BMAPr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0xe080114,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* *fields     */ soc_BKP_DISC_BMAPr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_HOL_STAT_BMAP_HIr */
        /* reg            HOL_STAT_BMAP_HIr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0xe08011c,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* *fields     */ soc_BKP_DISC_BMAP_HIr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IBCAST_BLOCK_MASKr */
        /* reg            IBCAST_BLOCK_MASKr */
        /* block       */ SOC_BLK_IPIPE_HI,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000104,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_BCAST_BLOCK_MASKr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IBCAST_BLOCK_MASK_HIr */
        /* reg            IBCAST_BLOCK_MASK_HIr */
        /* block       */ SOC_BLK_IPIPE_HI,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000105,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_BCAST_BLOCK_MASK_HIr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x003fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IBPBKPSTATUSr */
        /* reg            IBPBKPSTATUSr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80002,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_BKPMETERINGDISCSTATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IBPBKPSTATUS_HIr */
        /* reg            IBPBKPSTATUS_HIr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80003,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_BKPMETERINGDISCSTATUS_HIr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x003fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IBPCELLCOUNTr */
        /* reg            IBPCELLCOUNTr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x4,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_IBPCELLCOUNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00003fff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IBPCELLSETLIMITr */
        /* reg            IBPCELLSETLIMITr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x2,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_IBPCELLSETLIMITr_fields,
   /*   SOC_RESET_VAL_DEC(0x00004118, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IBPDISCARDSETLIMITr */
        /* reg            IBPDISCARDSETLIMITr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x3,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_IBPDISCARDSETLIMITr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000198, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00003fff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IBPDISCSTATUSr */
        /* reg            IBPDISCSTATUSr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80006,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_BKPMETERINGDISCSTATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IBPDISCSTATUS_HIr */
        /* reg            IBPDISCSTATUS_HIr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80007,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_BKPMETERINGDISCSTATUS_HIr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x003fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IBPPKTCOUNTr */
        /* reg            IBPPKTCOUNTr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x1,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_IBPPKTCOUNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00003fff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IBPPKTSETLIMITr */
        /* reg            IBPPKTSETLIMITr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_IBPPKTSETLIMITr_fields,
   /*   SOC_RESET_VAL_DEC(0x00004118, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_ICONTROL_OPCODE_BITMAPr */
        /* reg            ICONTROL_OPCODE_BITMAPr */
        /* block       */ SOC_BLK_IPIPE_HI,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xb000008,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_ICONTROL_OPCODE_BITMAPr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000007, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_ICOS_SELr */
        /* reg            ICOS_SELr */
        /* block       */ SOC_BLK_IPIPE_HI,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe00010f,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* *fields     */ soc_COS_SELr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_ICOS_SEL_2r */
        /* reg            ICOS_SEL_2r */
        /* block       */ SOC_BLK_IPIPE_HI,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe00012f,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* *fields     */ soc_COS_SEL_2r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IEGR_PORTr */
        /* reg            IEGR_PORTr */
        /* block       */ SOC_BLK_EPIPE_HI,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x1000002,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_PORTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00001fff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IEGR_PORT_L3UC_MODSr */
        /* reg            IEGR_PORT_L3UC_MODSr */
        /* block       */ SOC_BLK_EPIPE_HI,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x1000004,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_PORT_L3UC_MODSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000000f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IEMIRROR_CONTROLr */
        /* reg            IEMIRROR_CONTROLr */
        /* block       */ SOC_BLK_IPIPE_HI,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000109,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IEMIRROR_CONTROL_HIr */
        /* reg            IEMIRROR_CONTROL_HIr */
        /* block       */ SOC_BLK_IPIPE_HI,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe00010a,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_EMIRROR_CONTROL_HIr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x003fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IGMP_MLD_PKT_CONTROLr */
        /* reg            IGMP_MLD_PKT_CONTROLr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xb000009,
        /* flags       */ 0,
        /* nFields     */ 19,
        /* *fields     */ soc_IGMP_MLD_PKT_CONTROLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IHIGIG_CONTROLr */
        /* reg            IHIGIG_CONTROLr */
        /* block       */ SOC_BLK_IPIPE_HI,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x100000b,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_IHIGIG_CONTROLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000001, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IMIRROR_CONTROLr */
        /* reg            IMIRROR_CONTROLr */
        /* block       */ SOC_BLK_IPIPE_HI,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000108,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* *fields     */ soc_IMIRROR_CONTROLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x000001ff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IMRP4r */
        /* reg            IMRP4r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000003,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 3,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IMRP6r */
        /* reg            IMRP6r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000007,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 7,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_ING_CONFIGr */
        /* reg            ING_CONFIGr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1080000,
        /* flags       */ 0,
        /* nFields     */ 23,
        /* *fields     */ soc_ING_CONFIGr_fields,
   /*   SOC_RESET_VAL_DEC(0x0060000e, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x007fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_ING_EVENT_DEBUGr */
        /* reg            ING_EVENT_DEBUGr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe080131,
        /* flags       */ 0,
        /* nFields     */ 32,
        /* *fields     */ soc_ING_EVENT_DEBUGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_ING_HW_RESET_CONTROL_1r */
        /* reg            ING_HW_RESET_CONTROL_1r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80001,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_ING_HW_RESET_CONTROL_1r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_ING_HW_RESET_CONTROL_2r */
        /* reg            ING_HW_RESET_CONTROL_2r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80002,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_ING_HW_RESET_CONTROL_2r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_ING_MISC_CONFIGr */
        /* reg            ING_MISC_CONFIGr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe08012d,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* *fields     */ soc_ING_MISC_CONFIGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000007, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_ING_MISC_CONFIG2r */
        /* reg            ING_MISC_CONFIG2r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb08000c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_ING_MISC_CONFIG2r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000001, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_ING_Q_BEGINr */
        /* reg            ING_Q_BEGINr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80006,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_EGR_Q_BEGINr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASKr */
        /* reg            IUNKNOWN_MCAST_BLOCK_MASKr */
        /* block       */ SOC_BLK_IPIPE_HI,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000102,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_BCAST_BLOCK_MASKr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_HIr */
        /* reg            IUNKNOWN_MCAST_BLOCK_MASK_HIr */
        /* block       */ SOC_BLK_IPIPE_HI,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000103,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_BCAST_BLOCK_MASK_HIr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x003fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IUNKNOWN_OPCODEr */
        /* reg            IUNKNOWN_OPCODEr */
        /* block       */ SOC_BLK_IPIPE_HI,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x1000009,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_IUNKNOWN_OPCODEr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IUNKNOWN_OPCODE_HIr */
        /* reg            IUNKNOWN_OPCODE_HIr */
        /* block       */ SOC_BLK_IPIPE_HI,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x100000a,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_IUNKNOWN_OPCODE_HIr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x003fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASKr */
        /* reg            IUNKNOWN_UCAST_BLOCK_MASKr */
        /* block       */ SOC_BLK_IPIPE_HI,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000100,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_BCAST_BLOCK_MASKr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_HIr */
        /* reg            IUNKNOWN_UCAST_BLOCK_MASK_HIr */
        /* block       */ SOC_BLK_IPIPE_HI,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000101,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_BCAST_BLOCK_MASK_HIr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x003fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_L2_AGE_DEBUGr */
        /* reg            L2_AGE_DEBUGr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80005,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* *fields     */ soc_L2_AGE_DEBUGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00001fff, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00007fff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_L2_AGE_TIMERr */
        /* reg            L2_AGE_TIMERr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80003,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_L2_AGE_TIMERr_fields,
   /*   SOC_RESET_VAL_DEC(0x0010012c, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x001fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_L2_ENTRY_CONTROLr */
        /* reg            L2_ENTRY_CONTROLr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6080009,
        /* flags       */ 0,
        /* nFields     */ 16,
        /* *fields     */ soc_L2_ENTRY_CONTROLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_CONTROLr */
        /* reg            L2_ENTRY_PARITY_CONTROLr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x608000c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_L2_ENTRY_PARITY_CONTROLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000003, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_L2_ENTRY_PARITY_STATUSr */
        /* reg            L2_ENTRY_PARITY_STATUSr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x608000d,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* *fields     */ soc_L2_ENTRY_PARITY_STATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_L2_HIT_CONTROLr */
        /* reg            L2_HIT_CONTROLr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x608000b,
        /* flags       */ 0,
        /* nFields     */ 4,
        /* *fields     */ soc_L2_HIT_CONTROLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_L2_MOD_FIFO_CNTr */
        /* reg            L2_MOD_FIFO_CNTr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x608000a,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_L2_MOD_FIFO_CNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000001f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S10_STATUSr */
        /* reg            L2_USER_ENTRY_CAM_BIST_S10_STATUSr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6080008,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_L2_USER_ENTRY_CAM_BIST_S10_STATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S2_STATUSr */
        /* reg            L2_USER_ENTRY_CAM_BIST_S2_STATUSr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6080003,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_L2_USER_ENTRY_CAM_BIST_S2_STATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S3_STATUSr */
        /* reg            L2_USER_ENTRY_CAM_BIST_S3_STATUSr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6080004,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_L2_USER_ENTRY_CAM_BIST_S3_STATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S5_STATUSr */
        /* reg            L2_USER_ENTRY_CAM_BIST_S5_STATUSr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6080005,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_L2_USER_ENTRY_CAM_BIST_S5_STATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S6_STATUSr */
        /* reg            L2_USER_ENTRY_CAM_BIST_S6_STATUSr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6080006,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_L2_USER_ENTRY_CAM_BIST_S6_STATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S8_STATUSr */
        /* reg            L2_USER_ENTRY_CAM_BIST_S8_STATUSr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6080007,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_L2_USER_ENTRY_CAM_BIST_S8_STATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_STATUSr */
        /* reg            L2_USER_ENTRY_CAM_BIST_STATUSr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6080002,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_L2_USER_ENTRY_CAM_BIST_STATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_L2_USER_ENTRY_CAM_CONTROLr */
        /* reg            L2_USER_ENTRY_CAM_CONTROLr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6080001,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_L2_USER_ENTRY_CAM_CONTROLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_LWMCOSCELLSETLIMITr */
        /* reg            LWMCOSCELLSETLIMITr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_portreg,
        /* numels      */ 8,
        /* offset      */ 0x27,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 2,
        /* *fields     */ soc_LWMCOSCELLSETLIMITr_fields,
   /*   SOC_RESET_VAL_DEC(0x00011020, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_MAC_LIMIT_CONFIGr */
        /* reg            MAC_LIMIT_CONFIGr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6080010,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_MAC_LIMIT_CONFIGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000000f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_MAC_LIMIT_ENABLEr */
        /* reg            MAC_LIMIT_ENABLEr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x108000c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_MAC_LIMIT_ENABLEr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000001, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_MAC_TX_STATUSr */
        /* reg            MAC_TX_STATUSr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x303,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_MAC_TX_STATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000001, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_MAXFRr */
        /* reg            MAXFRr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x108,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_FE_MAXFr_fields,
   /*   SOC_RESET_VAL_DEC(0x000005ee, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_MCAST_STORM_CONTROLr */
        /* reg            MCAST_STORM_CONTROLr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xb000002,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_BCAST_STORM_CONTROLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x02000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_MC_CONTROL_1r */
        /* reg            MC_CONTROL_1r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1080005,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_MC_CONTROL_1r_fields,
   /*   SOC_RESET_VAL_DEC(0x00001000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_MC_CONTROL_2r */
        /* reg            MC_CONTROL_2r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1080006,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_MC_CONTROL_2r_fields,
   /*   SOC_RESET_VAL_DEC(0x10000100, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_MC_CONTROL_3r */
        /* reg            MC_CONTROL_3r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1080007,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_MC_CONTROL_3r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000003f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_MEMFAILINTMASKr */
        /* reg            MEMFAILINTMASKr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80035,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* *fields     */ soc_MEMFAILINTMASKr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x000001ff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_MEMFAILINTSTATUSr */
        /* reg            MEMFAILINTSTATUSr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80036,
        /* flags       */ 0,
        /* nFields     */ 10,
        /* *fields     */ soc_MEMFAILINTSTATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_MIRROR_CONTROLr */
        /* reg            MIRROR_CONTROLr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000108,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* *fields     */ soc_IMIRROR_CONTROLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x000001ff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_MISCCONFIGr */
        /* reg            MISCCONFIGr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8001f,
        /* flags       */ 0,
        /* nFields     */ 9,
        /* *fields     */ soc_MISCCONFIGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000401, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000ffd, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_MMUPORTENABLEr */
        /* reg            MMUPORTENABLEr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80023,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_MMUPORTENABLEr_fields,
   /*   SOC_RESET_VAL_DEC(0xffffffff, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_MMUPORTENABLE_HIr */
        /* reg            MMUPORTENABLE_HIr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80024,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_MMUPORTENABLE_HIr_fields,
   /*   SOC_RESET_VAL_DEC(0x003fffff, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x003fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_MMUPORTTXENABLEr */
        /* reg            MMUPORTTXENABLEr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8004f,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_MMUPORTTXENABLEr_fields,
   /*   SOC_RESET_VAL_DEC(0xffffffff, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_MMUPORTTXENABLE_HIr */
        /* reg            MMUPORTTXENABLE_HIr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80050,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_MMUPORTTXENABLE_HIr_fields,
   /*   SOC_RESET_VAL_DEC(0x003fffff, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x003fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_PAUSE_CONTROLr */
        /* reg            PAUSE_CONTROLr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x302,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_PAUSE_CONTROLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_PER_PORT_AGE_CONTROLr */
        /* reg            PER_PORT_AGE_CONTROLr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80004,
        /* flags       */ 0,
        /* nFields     */ 7,
        /* *fields     */ soc_PER_PORT_AGE_CONTROLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x17ffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_PER_PORT_REPL_CONTROLr */
        /* reg            PER_PORT_REPL_CONTROLr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x6080000,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_PER_PORT_REPL_CONTROLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x000007ff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_PKTAGINGLIMITr */
        /* reg            PKTAGINGLIMITr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8001e,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* *fields     */ soc_PKTAGINGLIMITr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_PKTAGINGTIMERr */
        /* reg            PKTAGINGTIMERr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8001d,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_PKTAGINGTIMERr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00003fff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_PORT_BRIDGE_BMAPr */
        /* reg            PORT_BRIDGE_BMAPr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe08012b,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_PORT_BRIDGE_BMAP_HIr */
        /* reg            PORT_BRIDGE_BMAP_HIr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe08012c,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_EMIRROR_CONTROL_HIr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x003fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_PPPEMPTYSTATUSr */
        /* reg            PPPEMPTYSTATUSr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80000,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_CMIC_LINK_STATr_fields,
   /*   SOC_RESET_VAL_DEC(0xffffffff, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_PPPEMPTYSTATUS_HIr */
        /* reg            PPPEMPTYSTATUS_HIr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80001,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_PPPEMPTYSTATUS_HIr_fields,
   /*   SOC_RESET_VAL_DEC(0x003fffff, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x003fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_PRIORITY_CONTROLr */
        /* reg            PRIORITY_CONTROLr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe080133,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_PRIORITY_CONTROLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000003, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_PROTOCOL_PKT_CONTROLr */
        /* reg            PROTOCOL_PKT_CONTROLr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xb000006,
        /* flags       */ 0,
        /* nFields     */ 8,
        /* *fields     */ soc_PROTOCOL_PKT_CONTROLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x000000ff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RDBGC0r */
        /* reg            RDBGC0r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe00000b,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 11,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RDBGC1r */
        /* reg            RDBGC1r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe00000c,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 12,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RDBGC2r */
        /* reg            RDBGC2r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe00000d,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 13,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RDBGC3r */
        /* reg            RDBGC3r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe00000e,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 14,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RDBGC4r */
        /* reg            RDBGC4r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe00000f,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 15,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RDBGC5r */
        /* reg            RDBGC5r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000010,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 16,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RDBGC6r */
        /* reg            RDBGC6r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000011,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 17,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RDBGC7r */
        /* reg            RDBGC7r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000012,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 18,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RDBGC8r */
        /* reg            RDBGC8r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000013,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 19,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RDBGC0_SELECTr */
        /* reg            RDBGC0_SELECTr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe080020,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_RDBGC0_SELECTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RDBGC1_SELECTr */
        /* reg            RDBGC1_SELECTr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe080021,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_RDBGC0_SELECTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RDBGC2_SELECTr */
        /* reg            RDBGC2_SELECTr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe080022,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_RDBGC0_SELECTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RDBGC3_SELECTr */
        /* reg            RDBGC3_SELECTr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe080023,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_RDBGC0_SELECTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RDBGC4_SELECTr */
        /* reg            RDBGC4_SELECTr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe080024,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_RDBGC0_SELECTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RDBGC5_SELECTr */
        /* reg            RDBGC5_SELECTr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe080025,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_RDBGC0_SELECTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RDBGC6_SELECTr */
        /* reg            RDBGC6_SELECTr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe080026,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_RDBGC0_SELECTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RDBGC7_SELECTr */
        /* reg            RDBGC7_SELECTr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe080027,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_RDBGC0_SELECTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RDBGC8_SELECTr */
        /* reg            RDBGC8_SELECTr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe080028,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_RDBGC0_SELECTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RDISCr */
        /* reg            RDISCr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000008,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 8,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_REVCDr */
        /* reg            REVCDr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x10b,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 3,
        /* *fields     */ soc_REVCDr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000501, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RIPC4r */
        /* reg            RIPC4r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000001,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RIPC6r */
        /* reg            RIPC6r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000005,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 5,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RIPD4r */
        /* reg            RIPD4r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000000,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 0,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RIPD6r */
        /* reg            RIPD6r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000004,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 4,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RIPHE4r */
        /* reg            RIPHE4r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000002,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 2,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RIPHE6r */
        /* reg            RIPHE6r */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000006,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 6,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RPORTDr */
        /* reg            RPORTDr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe00000a,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 10,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RRBYTr */
        /* reg            RRBYTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 48,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RRPKTr */
        /* reg            RRPKTr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xb,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_GR1023r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 45,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RSV_READr */
        /* reg            RSV_READr */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x304,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_RSV_READr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_RUCr */
        /* reg            RUCr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000009,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 9,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_SC_BYTE_METER_CONFIGr */
        /* reg            SC_BYTE_METER_CONFIGr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xb00000b,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* *fields     */ soc_SC_BYTE_METER_CONFIGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000006, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_SFLOW_EGR_RAND_SEEDr */
        /* reg            SFLOW_EGR_RAND_SEEDr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe080127,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_SFLOW_EGR_RAND_SEEDr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000002, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_SFLOW_EGR_THRESHOLDr */
        /* reg            SFLOW_EGR_THRESHOLDr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe00010c,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_SFLOW_EGR_THRESHOLDr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_SFLOW_ING_RAND_SEEDr */
        /* reg            SFLOW_ING_RAND_SEEDr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xe080126,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_SFLOW_ING_RAND_SEEDr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000001, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_SFLOW_ING_THRESHOLDr */
        /* reg            SFLOW_ING_THRESHOLDr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe00010b,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_SFLOW_EGR_THRESHOLDr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_SOFTRESETPBMr */
        /* reg            SOFTRESETPBMr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8003a,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_SOFTRESETPBMr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_SOFTRESETPBM_HIr */
        /* reg            SOFTRESETPBM_HIr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8003b,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_SOFTRESETPBM_HIr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x003fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_SYS_MAC_ACTIONr */
        /* reg            SYS_MAC_ACTIONr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xb08000a,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* *fields     */ soc_SYS_MAC_ACTIONr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000007, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_SYS_MAC_COUNTr */
        /* reg            SYS_MAC_COUNTr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x608000e,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_SYS_MAC_COUNTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00001fff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_SYS_MAC_LIMITr */
        /* reg            SYS_MAC_LIMITr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x608000f,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_SYS_MAC_LIMITr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00003fff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_TDBGC0r */
        /* reg            TDBGC0r */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xa000000,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 21,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_TDBGC1r */
        /* reg            TDBGC1r */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xa000001,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 22,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_TDBGC2r */
        /* reg            TDBGC2r */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xa000002,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 23,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_TDBGC3r */
        /* reg            TDBGC3r */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xa000003,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 24,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_TDBGC4r */
        /* reg            TDBGC4r */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xa000004,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 25,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_TDBGC5r */
        /* reg            TDBGC5r */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xa000005,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 26,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_TDBGC6r */
        /* reg            TDBGC6r */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xa000006,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 27,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_TDBGC7r */
        /* reg            TDBGC7r */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xa000007,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 28,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_TDBGC8r */
        /* reg            TDBGC8r */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xa000008,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 29,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_TDBGC9r */
        /* reg            TDBGC9r */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xa000009,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 30,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_TDBGC10r */
        /* reg            TDBGC10r */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xa00000a,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 31,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_TDBGC11r */
        /* reg            TDBGC11r */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xa00000b,
        /* flags       */ SOC_REG_FLAG_COUNTER,
        /* nFields     */ 1,
        /* *fields     */ soc_IMRP4r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ 32,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_TDBGC0_SELECTr */
        /* reg            TDBGC0_SELECTr */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa080020,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_TDBGC0_SELECTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x001fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_TDBGC10_SELECTr */
        /* reg            TDBGC10_SELECTr */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa08002a,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_TDBGC0_SELECTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x001fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_TDBGC11_SELECTr */
        /* reg            TDBGC11_SELECTr */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa08002b,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_TDBGC0_SELECTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x001fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_TDBGC1_SELECTr */
        /* reg            TDBGC1_SELECTr */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa080021,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_TDBGC0_SELECTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x001fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_TDBGC2_SELECTr */
        /* reg            TDBGC2_SELECTr */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa080022,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_TDBGC0_SELECTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x001fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_TDBGC3_SELECTr */
        /* reg            TDBGC3_SELECTr */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa080023,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_TDBGC0_SELECTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x001fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_TDBGC4_SELECTr */
        /* reg            TDBGC4_SELECTr */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa080024,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_TDBGC0_SELECTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x001fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_TDBGC5_SELECTr */
        /* reg            TDBGC5_SELECTr */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa080025,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_TDBGC0_SELECTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x001fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_TDBGC6_SELECTr */
        /* reg            TDBGC6_SELECTr */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa080026,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_TDBGC0_SELECTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x001fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_TDBGC7_SELECTr */
        /* reg            TDBGC7_SELECTr */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa080027,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_TDBGC0_SELECTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x001fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_TDBGC8_SELECTr */
        /* reg            TDBGC8_SELECTr */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa080028,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_TDBGC0_SELECTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x001fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_TDBGC9_SELECTr */
        /* reg            TDBGC9_SELECTr */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0xa080029,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_TDBGC0_SELECTr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x001fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_TEST2r */
        /* reg            TEST2r */
        /* block       */ SOC_BLK_GPORT,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x119,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_TEST2r_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000003, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_TOTALDYNCELLRESETLIMITr */
        /* reg            TOTALDYNCELLRESETLIMITr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80051,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_TOTALDYNCELLRESETLIMITr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000800, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_TOTALDYNCELLSETLIMITr */
        /* reg            TOTALDYNCELLSETLIMITr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80020,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_TOTALDYNCELLSETLIMITr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000f00, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_TOTALDYNCELLUSEDr */
        /* reg            TOTALDYNCELLUSEDr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x80021,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_TOTALDYNCELLUSEDr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_TPCEr */
        /* reg            TPCEr */
        /* block       */ SOC_BLK_EPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xa00000c,
        /* flags       */ SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        /* nFields     */ 1,
        /* *fields     */ soc_HOLDr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000) */
        /* ctr_idx     */ 33,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_UDF_ETHERTYPE_MATCHr */
        /* reg            UDF_ETHERTYPE_MATCHr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 8,
        /* offset      */ 0x2080000,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 4,
        /* *fields     */ soc_UDF_ETHERTYPE_MATCHr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x000fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_UDF_IPPROTO_MATCHr */
        /* reg            UDF_IPPROTO_MATCHr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 2,
        /* offset      */ 0x2080008,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 3,
        /* *fields     */ soc_UDF_IPPROTO_MATCHr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x000003ff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASKr */
        /* reg            UNKNOWN_MCAST_BLOCK_MASKr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000102,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_BCAST_BLOCK_MASKr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_HIr */
        /* reg            UNKNOWN_MCAST_BLOCK_MASK_HIr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000103,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_BCAST_BLOCK_MASK_HIr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x003fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASKr */
        /* reg            UNKNOWN_UCAST_BLOCK_MASKr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000100,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_BCAST_BLOCK_MASKr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_HIr */
        /* reg            UNKNOWN_UCAST_BLOCK_MASK_HIr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0xe000101,
        /* flags       */ 0,
        /* nFields     */ 1,
        /* *fields     */ soc_BCAST_BLOCK_MASK_HIr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x003fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_VLAN_CTRLr */
        /* reg            VLAN_CTRLr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x1080003,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* *fields     */ soc_VLAN_CTRLr_fields,
   /*   SOC_RESET_VAL_DEC(0x10200000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S10_STATUSr */
        /* reg            VLAN_SUBNET_CAM_BIST_S10_STATUSr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4080007,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_L2_USER_ENTRY_CAM_BIST_S10_STATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S2_STATUSr */
        /* reg            VLAN_SUBNET_CAM_BIST_S2_STATUSr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4080002,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_L2_USER_ENTRY_CAM_BIST_S2_STATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S3_STATUSr */
        /* reg            VLAN_SUBNET_CAM_BIST_S3_STATUSr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4080003,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_L2_USER_ENTRY_CAM_BIST_S3_STATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S5_STATUSr */
        /* reg            VLAN_SUBNET_CAM_BIST_S5_STATUSr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4080004,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_L2_USER_ENTRY_CAM_BIST_S5_STATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S6_STATUSr */
        /* reg            VLAN_SUBNET_CAM_BIST_S6_STATUSr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4080005,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_L2_USER_ENTRY_CAM_BIST_S6_STATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S8_STATUSr */
        /* reg            VLAN_SUBNET_CAM_BIST_S8_STATUSr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4080006,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_L2_USER_ENTRY_CAM_BIST_S8_STATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUSr */
        /* reg            VLAN_SUBNET_CAM_BIST_STATUSr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4080001,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_L2_USER_ENTRY_CAM_BIST_STATUSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_CONTROLr */
        /* reg            VLAN_SUBNET_CAM_CONTROLr */
        /* block       */ SOC_BLK_IPIPE,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x4080000,
        /* flags       */ 0,
        /* nFields     */ 3,
        /* *fields     */ soc_VLAN_SUBNET_CAM_CONTROLr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_WRRWEIGHT_COSr */
        /* reg            WRRWEIGHT_COSr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_portreg,
        /* numels      */ 8,
        /* offset      */ 0x43,
        /* flags       */ SOC_REG_FLAG_ARRAY,
        /* nFields     */ 1,
        /* *fields     */ soc_WRRWEIGHT_COSr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000007f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_XQCOSARBSELr */
        /* reg            XQCOSARBSELr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x42,
        /* flags       */ 0,
        /* nFields     */ 2,
        /* *fields     */ soc_XQCOSARBSELr_fields,
   /*   SOC_RESET_VAL_DEC(0x0000000c, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x0000000f, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_XQEMPTYr */
        /* reg            XQEMPTYr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x39,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 8,
        /* *fields     */ soc_XQEMPTYr_fields,
   /*   SOC_RESET_VAL_DEC(0x000000ff, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x000000ff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_XQMEMDEBUGr */
        /* reg            XQMEMDEBUGr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x51,
        /* flags       */ 0,
        /* nFields     */ 6,
        /* *fields     */ soc_XQMEMDEBUGr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00000000, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_XQPARITYERRORPBMr */
        /* reg            XQPARITYERRORPBMr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8003c,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_XQPARITYERRORPBMr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0xffffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_XQPARITYERRORPBM_HIr */
        /* reg            XQPARITYERRORPBM_HIr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_genreg,
        /* numels      */ 1,
        /* offset      */ 0x8003d,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 1,
        /* *fields     */ soc_XQPARITYERRORPBM_HIr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x003fffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_XQPARITYERRORPTRr */
        /* reg            XQPARITYERRORPTRr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x50,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* *fields     */ soc_XQPARITYERRORPTRr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_XQREADPOINTERr */
        /* reg            XQREADPOINTERr */
        /* block       */ SOC_BLK_MMU,
        /* regtype     */ soc_portreg,
        /* numels      */ 1,
        /* offset      */ 0x40,
        /* flags       */ SOC_REG_FLAG_RO,
        /* nFields     */ 2,
        /* *fields     */ soc_XQREADPOINTERr_fields,
   /*   SOC_RESET_VAL_DEC(0x00000000, 0x00000000) */
   /*   SOC_RESET_MASK_DEC(0x00003fff, 0x00000000) */
        /* ctr_idx     */ -1,
    },
#endif /* chips */

    {0} /* Extra empty entry for compiler */

}; /* soc_reg_list array */


/*
 * The arrays soc_reg_name, soc_reg_alias and soc_reg_desc are indexed
 * by soc_reg_t like the chip specific register arrays.
 */
#if !defined(SOC_NO_NAMES)
char *soc_reg_name[] = {
    "AGINGCTRMEMDEBUG",
    "AGINGEXPMEMDEBUG",
    "AUX_ARB_CONTROL",
    "BCAST_BLOCK_MASK",
    "BCAST_BLOCK_MASK_HI",
    "BCAST_STORM_CONTROL",
    "BKPMETERINGBUCKET",
    "BKPMETERINGCONFIG",
    "BKPMETERINGDISCSTATUS",
    "BKPMETERINGDISCSTATUS_HI",
    "BKPMETERINGSTATUS",
    "BKPMETERINGSTATUS_HI",
    "BKP_DISC_BMAP",
    "BKP_DISC_BMAP_HI",
    "BSAFE_GLB_CMD_CTRL",
    "BSAFE_GLB_CMD_DATA_IN",
    "BSAFE_GLB_CMD_DATA_OUT",
    "BSAFE_GLB_DEV_STATUS",
    "BSAFE_GLB_INT_CTRL",
    "BSAFE_GLB_PRESCALE",
    "BSAFE_GLB_PROD_CFG",
    "BSAFE_GLB_TIMER",
    "BSAFE_GLB_UHSM_CFG",
    "CBPCELLCRCERRPTR",
    "CBPCELLHDRMEMDEBUG",
    "CBPCELLHDRPARITYERRPTR",
    "CBPDATAMEMDEBUG",
    "CBPPKTHDRMEM0DEBUG",
    "CBPPKTHDRMEM1DEBUG",
    "CBPPKTHDRPARITYERRPTR",
    "CCPMEMDEBUG",
    "CCPPARITYERRORPTR",
    "CFAPCONFIG",
    "CFAPFULLTHRESHOLD",
    "CFAPMEMDEBUG",
    "CFAPPARITYERRORPTR",
    "CFAPREADPOINTER",
    "CMICTXCOSMASK",
    "CMIC_CONFIG",
    "CMIC_COS_CTRL_RX",
    "CMIC_COS_CTRL_RX_HI",
    "CMIC_DEV_REV_ID",
    "CMIC_DMA_CTRL",
    "CMIC_DMA_DESC0",
    "CMIC_DMA_DESC1",
    "CMIC_DMA_DESC2",
    "CMIC_DMA_DESC3",
    "CMIC_DMA_STAT",
    "CMIC_ENDIANESS_SEL",
    "CMIC_GFPORT_CLOCK_CONFIG",
    "CMIC_I2C_CTRL",
    "CMIC_I2C_DATA",
    "CMIC_I2C_RESET",
    "CMIC_I2C_SLAVE_ADDR",
    "CMIC_I2C_SLAVE_XADDR",
    "CMIC_I2C_STAT",
    "CMIC_IRQ_MASK",
    "CMIC_IRQ_STAT",
    "CMIC_LEDUP_CTRL",
    "CMIC_LEDUP_DATA_RAM",
    "CMIC_LEDUP_PROGRAM_RAM",
    "CMIC_LEDUP_STATUS",
    "CMIC_LED_PORT_ORDER_REMAP_0_4",
    "CMIC_LED_PORT_ORDER_REMAP_10_14",
    "CMIC_LED_PORT_ORDER_REMAP_15_19",
    "CMIC_LED_PORT_ORDER_REMAP_20_24",
    "CMIC_LED_PORT_ORDER_REMAP_25_29",
    "CMIC_LED_PORT_ORDER_REMAP_30_34",
    "CMIC_LED_PORT_ORDER_REMAP_35_39",
    "CMIC_LED_PORT_ORDER_REMAP_40_44",
    "CMIC_LED_PORT_ORDER_REMAP_45_49",
    "CMIC_LED_PORT_ORDER_REMAP_50_54",
    "CMIC_LED_PORT_ORDER_REMAP_5_9",
    "CMIC_LINK_STAT",
    "CMIC_LINK_STAT_HI",
    "CMIC_MIIM_ADDRESS",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60",
    "CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4",
    "CMIC_MIIM_INT_SEL_MAP",
    "CMIC_MIIM_INT_SEL_MAP_HI",
    "CMIC_MIIM_PARAM",
    "CMIC_MIIM_PORT_TYPE_MAP",
    "CMIC_MIIM_PORT_TYPE_MAP_HI",
    "CMIC_MIIM_PROTOCOL_MAP",
    "CMIC_MIIM_PROTOCOL_MAP_HI",
    "CMIC_MIIM_READ_DATA",
    "CMIC_PKT_COS",
    "CMIC_PKT_COUNT_FROMCPU",
    "CMIC_PKT_COUNT_FROMCPU_MH",
    "CMIC_PKT_COUNT_SCHAN",
    "CMIC_PKT_COUNT_SCHAN_REP",
    "CMIC_PKT_COUNT_TOCPUD",
    "CMIC_PKT_COUNT_TOCPUDM",
    "CMIC_PKT_COUNT_TOCPUE",
    "CMIC_PKT_COUNT_TOCPUEM",
    "CMIC_PKT_COUNT_TOCPUN",
    "CMIC_PKT_CTRL",
    "CMIC_PKT_ETHER_SIG",
    "CMIC_PKT_LMAC0_HI",
    "CMIC_PKT_LMAC0_LO",
    "CMIC_PKT_LMAC1_HI",
    "CMIC_PKT_LMAC1_LO",
    "CMIC_PKT_PORTS",
    "CMIC_PKT_PORTS_HI",
    "CMIC_PKT_REASON",
    "CMIC_PKT_REASON_DIRECT",
    "CMIC_PKT_REASON_MINI",
    "CMIC_PKT_RMAC",
    "CMIC_PKT_RMAC_HI",
    "CMIC_PKT_RMH0",
    "CMIC_PKT_RMH1",
    "CMIC_PKT_RMH2",
    "CMIC_PKT_RMH3",
    "CMIC_PKT_VLAN",
    "CMIC_RATE_ADJUST",
    "CMIC_RATE_ADJUST_I2C",
    "CMIC_RATE_ADJUST_INT_MDIO",
    "CMIC_RATE_ADJUST_STDMA",
    "CMIC_SBUS_RING_MAP",
    "CMIC_SBUS_TIMEOUT",
    "CMIC_SCAN_PORTS",
    "CMIC_SCAN_PORTS_HI",
    "CMIC_SCHAN_CTRL",
    "CMIC_SCHAN_ERR",
    "CMIC_SCHAN_MESSAGE",
    "CMIC_SCHAN_MESSAGE_EXT",
    "CMIC_SCHAN_RCPU_RPIO_MESSAGE",
    "CMIC_SLAM_DMA_CFG",
    "CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDR",
    "CMIC_SLAM_DMA_ENTRY_COUNT",
    "CMIC_SLAM_DMA_PCIMEM_START_ADDR",
    "CMIC_SLAM_DMA_SBUS_START_ADDR",
    "CMIC_SOFT_RESET_REG",
    "CMIC_STAT_DMA_ADDR",
    "CMIC_STAT_DMA_BLKNUM_MAP_15_8",
    "CMIC_STAT_DMA_BLKNUM_MAP_23_16",
    "CMIC_STAT_DMA_BLKNUM_MAP_31_24",
    "CMIC_STAT_DMA_BLKNUM_MAP_39_32",
    "CMIC_STAT_DMA_BLKNUM_MAP_47_40",
    "CMIC_STAT_DMA_BLKNUM_MAP_55_48",
    "CMIC_STAT_DMA_BLKNUM_MAP_63_56",
    "CMIC_STAT_DMA_BLKNUM_MAP_7_0",
    "CMIC_STAT_DMA_CURRENT",
    "CMIC_STAT_DMA_EGR_STATS_CFG",
    "CMIC_STAT_DMA_ING_STATS_CFG",
    "CMIC_STAT_DMA_MAC_STATS_CFG",
    "CMIC_STAT_DMA_PORTNUM_MAP_11_8",
    "CMIC_STAT_DMA_PORTNUM_MAP_15_12",
    "CMIC_STAT_DMA_PORTNUM_MAP_19_16",
    "CMIC_STAT_DMA_PORTNUM_MAP_23_20",
    "CMIC_STAT_DMA_PORTNUM_MAP_27_24",
    "CMIC_STAT_DMA_PORTNUM_MAP_31_28",
    "CMIC_STAT_DMA_PORTNUM_MAP_35_32",
    "CMIC_STAT_DMA_PORTNUM_MAP_39_36",
    "CMIC_STAT_DMA_PORTNUM_MAP_3_0",
    "CMIC_STAT_DMA_PORTNUM_MAP_43_40",
    "CMIC_STAT_DMA_PORTNUM_MAP_47_44",
    "CMIC_STAT_DMA_PORTNUM_MAP_51_48",
    "CMIC_STAT_DMA_PORTNUM_MAP_55_52",
    "CMIC_STAT_DMA_PORTNUM_MAP_59_56",
    "CMIC_STAT_DMA_PORTNUM_MAP_63_60",
    "CMIC_STAT_DMA_PORTNUM_MAP_7_4",
    "CMIC_STAT_DMA_PORTS",
    "CMIC_STAT_DMA_PORTS_HI",
    "CMIC_STAT_DMA_PORT_TYPE_MAP",
    "CMIC_STAT_DMA_PORT_TYPE_MAP_HI",
    "CMIC_STAT_DMA_SETUP",
    "CMIC_STRAP_OPTIONS",
    "CMIC_SWITCH_FEATURE_ENABLE",
    "CMIC_SW_PIO_ACK_DATA_BEAT_COUNT",
    "CMIC_TABLE_DMA_CFG",
    "CMIC_TABLE_DMA_CUR_ENTRY_SBUS_ADDR",
    "CMIC_TABLE_DMA_ENTRY_COUNT",
    "CMIC_TABLE_DMA_PCIMEM_START_ADDR",
    "CMIC_TABLE_DMA_SBUS_START_ADDR",
    "CMIC_TAP_CONTROL",
    "CMIC_XGXS_MDIO_CONFIG_0",
    "CMIC_XGXS_MDIO_CONFIG_1",
    "CMIC_XGXS_MDIO_CONFIG_2",
    "CMIC_XGXS_MDIO_CONFIG_3",
    "CMIC_XGXS_PLL_CONTROL_1",
    "CMIC_XGXS_PLL_CONTROL_2",
    "CNGCOSPKTLIMIT0",
    "CNGCOSPKTLIMIT1",
    "CNGDROPCOUNT0",
    "CNGDROPCOUNT1",
    "CNG_MAP",
    "COSLCCOUNT",
    "COSPKTCOUNT",
    "COS_SEL",
    "COS_SEL_2",
    "CPU_CONTROL_1",
    "CPU_CONTROL_2",
    "CPU_CONTROL_3",
    "CPU_COS_SEL",
    "CPU_COS_SEL_2",
    "CPU_PRIORITY_SEL",
    "CPU_PRIORITY_SEL_2",
    "DLFBC_STORM_CONTROL",
    "DOS_CONTROL",
    "DOS_CONTROL_2",
    "DYNCELLCOUNT",
    "DYNCELLLIMIT",
    "EGRDROPPKTCOUNT",
    "EGRESSCELLREQUESTCOUNT",
    "EGRMETERINGBUCKET",
    "EGRMETERINGCONFIG",
    "EGRTXPKTCTR",
    "EGRTXPKTCTRCONFIG",
    "EGR_CONFIG",
    "EGR_CONFIG_1",
    "EGR_DBG",
    "EGR_ENABLE",
    "EGR_EVENT_DEBUG",
    "EGR_HW_RESET_CONTROL_0",
    "EGR_HW_RESET_CONTROL_1",
    "EGR_MC_CONTROL_1",
    "EGR_MC_CONTROL_2",
    "EGR_MMU_REQUESTS",
    "EGR_MTU_SIZE",
    "EGR_PORT",
    "EGR_PORT_L3UC_MODS",
    "EGR_PORT_REQUESTS",
    "EGR_Q_BEGIN",
    "EGR_Q_END",
    "EGR_RSPAN_VLAN_TAG",
    "EGR_SHAPING_CONTROL",
    "EGR_TUNNEL_CONTROL",
    "EGR_TUNNEL_ID_MASK",
    "EGR_TUNNEL_PIMDR1_CFG0",
    "EGR_TUNNEL_PIMDR1_CFG1",
    "EGR_TUNNEL_PIMDR2_CFG0",
    "EGR_TUNNEL_PIMDR2_CFG1",
    "EGR_VLAN_CONTROL_1",
    "EMIRROR_CONTROL",
    "EMIRROR_CONTROL_HI",
    "EPC_LINK_BMAP",
    "EPC_LINK_BMAP_HI",
    "ESA0",
    "ESA1",
    "ESA2",
    "FE_CLRT",
    "FE_EXCESSIVE_DEFER_LIMIT",
    "FE_IPGR",
    "FE_IPGT",
    "FE_MAC1",
    "FE_MAC2",
    "FE_MAXF",
    "FE_SUPP",
    "FE_TEST",
    "FP_CAM_BIST_ENABLE",
    "FP_CAM_BIST_S10_STATUS",
    "FP_CAM_BIST_S12_STATUS",
    "FP_CAM_BIST_S14_STATUS",
    "FP_CAM_BIST_S15_STATUS",
    "FP_CAM_BIST_S2_STATUS",
    "FP_CAM_BIST_S3_STATUS",
    "FP_CAM_BIST_S5_STATUS",
    "FP_CAM_BIST_S6_STATUS",
    "FP_CAM_BIST_S8_STATUS",
    "FP_CAM_BIST_STATUS",
    "FP_CAM_CONTROL_LOWER",
    "FP_CAM_DEBUG_DATA_0",
    "FP_CAM_DEBUG_DATA_1",
    "FP_CAM_DEBUG_DATA_2",
    "FP_CAM_DEBUG_DATA_3",
    "FP_CAM_DEBUG_DATA_4",
    "FP_CAM_DEBUG_DATA_5",
    "FP_CAM_DEBUG_SEND",
    "FP_METER_CONTROL",
    "FP_SLICE_CONFIG",
    "FP_SLICE_ENABLE",
    "GE0_GBODE_CELL_CNT",
    "GE0_GBODE_CELL_REQ_CNT",
    "GE0_GBOD_OVRFLW",
    "GE10_GBODE_CELL_CNT",
    "GE10_GBODE_CELL_REQ_CNT",
    "GE10_GBOD_OVRFLW",
    "GE11_GBODE_CELL_CNT",
    "GE11_GBODE_CELL_REQ_CNT",
    "GE11_GBOD_OVRFLW",
    "GE1_GBODE_CELL_CNT",
    "GE1_GBODE_CELL_REQ_CNT",
    "GE1_GBOD_OVRFLW",
    "GE2_GBODE_CELL_CNT",
    "GE2_GBODE_CELL_REQ_CNT",
    "GE2_GBOD_OVRFLW",
    "GE3_GBODE_CELL_CNT",
    "GE3_GBODE_CELL_REQ_CNT",
    "GE3_GBOD_OVRFLW",
    "GE4_GBODE_CELL_CNT",
    "GE4_GBODE_CELL_REQ_CNT",
    "GE4_GBOD_OVRFLW",
    "GE5_GBODE_CELL_CNT",
    "GE5_GBODE_CELL_REQ_CNT",
    "GE5_GBOD_OVRFLW",
    "GE6_GBODE_CELL_CNT",
    "GE6_GBODE_CELL_REQ_CNT",
    "GE6_GBOD_OVRFLW",
    "GE7_GBODE_CELL_CNT",
    "GE7_GBODE_CELL_REQ_CNT",
    "GE7_GBOD_OVRFLW",
    "GE8_GBODE_CELL_CNT",
    "GE8_GBODE_CELL_REQ_CNT",
    "GE8_GBOD_OVRFLW",
    "GE9_GBODE_CELL_CNT",
    "GE9_GBODE_CELL_REQ_CNT",
    "GE9_GBOD_OVRFLW",
    "GE_EGR_PKT_DROP_CTL",
    "GE_PORT_CONFIG",
    "GMACC0",
    "GMACC1",
    "GMACC2",
    "GPCSC",
    "GPORT_CNTMAXSIZE",
    "GPORT_CONFIG",
    "GPORT_DROP_ON_WRONG_SOP_S0_CNT",
    "GPORT_DROP_ON_WRONG_SOP_S1_CNT",
    "GPORT_RSV_MASK",
    "GPORT_SOP_S0",
    "GPORT_SOP_S1",
    "GPORT_STAT_UPDATE_MASK",
    "GPORT_TPID",
    "GR64",
    "GR127",
    "GR255",
    "GR511",
    "GR1023",
    "GR1518",
    "GR2047",
    "GR4095",
    "GR9216",
    "GRALN",
    "GRBCA",
    "GRBYT",
    "GRCDE",
    "GRFCR",
    "GRFCS",
    "GRFLR",
    "GRFRG",
    "GRJBR",
    "GRMCA",
    "GRMGV",
    "GRMTUE",
    "GROVR",
    "GRPKT",
    "GRPOK",
    "GRUC",
    "GRUND",
    "GRXCF",
    "GRXPF",
    "GRXUO",
    "GSA0",
    "GSA1",
    "GT64",
    "GT127",
    "GT255",
    "GT511",
    "GT1023",
    "GT1518",
    "GT2047",
    "GT4095",
    "GT9216",
    "GTBCA",
    "GTBYT",
    "GTDFR",
    "GTEDF",
    "GTFCS",
    "GTFRG",
    "GTJBR",
    "GTLCL",
    "GTMCA",
    "GTMCL",
    "GTMGV",
    "GTNCL",
    "GTOVR",
    "GTPKT",
    "GTPOK",
    "GTSCL",
    "GTUC",
    "GTXCF",
    "GTXCL",
    "GTXPF",
    "HASH_CONTROL",
    "HOLCOSPKTSETLIMIT",
    "HOLCOSSTATUS",
    "HOLCOSSTATUS_HI",
    "HOLD",
    "HOLD_COS0",
    "HOLD_COS1",
    "HOLD_COS2",
    "HOLD_COS3",
    "HOLD_COS4",
    "HOLD_COS5",
    "HOLD_COS6",
    "HOLD_COS7",
    "HOLD_COS_PORT_SELECT",
    "HOL_STAT_BMAP",
    "HOL_STAT_BMAP_HI",
    "IBCAST_BLOCK_MASK",
    "IBCAST_BLOCK_MASK_HI",
    "IBPBKPSTATUS",
    "IBPBKPSTATUS_HI",
    "IBPCELLCOUNT",
    "IBPCELLSETLIMIT",
    "IBPDISCARDSETLIMIT",
    "IBPDISCSTATUS",
    "IBPDISCSTATUS_HI",
    "IBPPKTCOUNT",
    "IBPPKTSETLIMIT",
    "ICONTROL_OPCODE_BITMAP",
    "ICOS_SEL",
    "ICOS_SEL_2",
    "IEGR_PORT",
    "IEGR_PORT_L3UC_MODS",
    "IEMIRROR_CONTROL",
    "IEMIRROR_CONTROL_HI",
    "IGMP_MLD_PKT_CONTROL",
    "IHIGIG_CONTROL",
    "IMIRROR_CONTROL",
    "IMRP4",
    "IMRP6",
    "ING_CONFIG",
    "ING_EVENT_DEBUG",
    "ING_HW_RESET_CONTROL_1",
    "ING_HW_RESET_CONTROL_2",
    "ING_MISC_CONFIG",
    "ING_MISC_CONFIG2",
    "ING_Q_BEGIN",
    "IUNKNOWN_MCAST_BLOCK_MASK",
    "IUNKNOWN_MCAST_BLOCK_MASK_HI",
    "IUNKNOWN_OPCODE",
    "IUNKNOWN_OPCODE_HI",
    "IUNKNOWN_UCAST_BLOCK_MASK",
    "IUNKNOWN_UCAST_BLOCK_MASK_HI",
    "L2_AGE_DEBUG",
    "L2_AGE_TIMER",
    "L2_ENTRY_CONTROL",
    "L2_ENTRY_PARITY_CONTROL",
    "L2_ENTRY_PARITY_STATUS",
    "L2_HIT_CONTROL",
    "L2_MOD_FIFO_CNT",
    "L2_USER_ENTRY_CAM_BIST_S10_STATUS",
    "L2_USER_ENTRY_CAM_BIST_S2_STATUS",
    "L2_USER_ENTRY_CAM_BIST_S3_STATUS",
    "L2_USER_ENTRY_CAM_BIST_S5_STATUS",
    "L2_USER_ENTRY_CAM_BIST_S6_STATUS",
    "L2_USER_ENTRY_CAM_BIST_S8_STATUS",
    "L2_USER_ENTRY_CAM_BIST_STATUS",
    "L2_USER_ENTRY_CAM_CONTROL",
    "LWMCOSCELLSETLIMIT",
    "MAC_LIMIT_CONFIG",
    "MAC_LIMIT_ENABLE",
    "MAC_TX_STATUS",
    "MAXFR",
    "MCAST_STORM_CONTROL",
    "MC_CONTROL_1",
    "MC_CONTROL_2",
    "MC_CONTROL_3",
    "MEMFAILINTMASK",
    "MEMFAILINTSTATUS",
    "MIRROR_CONTROL",
    "MISCCONFIG",
    "MMUPORTENABLE",
    "MMUPORTENABLE_HI",
    "MMUPORTTXENABLE",
    "MMUPORTTXENABLE_HI",
    "PAUSE_CONTROL",
    "PER_PORT_AGE_CONTROL",
    "PER_PORT_REPL_CONTROL",
    "PKTAGINGLIMIT",
    "PKTAGINGTIMER",
    "PORT_BRIDGE_BMAP",
    "PORT_BRIDGE_BMAP_HI",
    "PPPEMPTYSTATUS",
    "PPPEMPTYSTATUS_HI",
    "PRIORITY_CONTROL",
    "PROTOCOL_PKT_CONTROL",
    "RDBGC0",
    "RDBGC1",
    "RDBGC2",
    "RDBGC3",
    "RDBGC4",
    "RDBGC5",
    "RDBGC6",
    "RDBGC7",
    "RDBGC8",
    "RDBGC0_SELECT",
    "RDBGC1_SELECT",
    "RDBGC2_SELECT",
    "RDBGC3_SELECT",
    "RDBGC4_SELECT",
    "RDBGC5_SELECT",
    "RDBGC6_SELECT",
    "RDBGC7_SELECT",
    "RDBGC8_SELECT",
    "RDISC",
    "REVCD",
    "RIPC4",
    "RIPC6",
    "RIPD4",
    "RIPD6",
    "RIPHE4",
    "RIPHE6",
    "RPORTD",
    "RRBYT",
    "RRPKT",
    "RSV_READ",
    "RUC",
    "SC_BYTE_METER_CONFIG",
    "SFLOW_EGR_RAND_SEED",
    "SFLOW_EGR_THRESHOLD",
    "SFLOW_ING_RAND_SEED",
    "SFLOW_ING_THRESHOLD",
    "SOFTRESETPBM",
    "SOFTRESETPBM_HI",
    "SYS_MAC_ACTION",
    "SYS_MAC_COUNT",
    "SYS_MAC_LIMIT",
    "TDBGC0",
    "TDBGC1",
    "TDBGC2",
    "TDBGC3",
    "TDBGC4",
    "TDBGC5",
    "TDBGC6",
    "TDBGC7",
    "TDBGC8",
    "TDBGC9",
    "TDBGC10",
    "TDBGC11",
    "TDBGC0_SELECT",
    "TDBGC10_SELECT",
    "TDBGC11_SELECT",
    "TDBGC1_SELECT",
    "TDBGC2_SELECT",
    "TDBGC3_SELECT",
    "TDBGC4_SELECT",
    "TDBGC5_SELECT",
    "TDBGC6_SELECT",
    "TDBGC7_SELECT",
    "TDBGC8_SELECT",
    "TDBGC9_SELECT",
    "TEST2",
    "TOTALDYNCELLRESETLIMIT",
    "TOTALDYNCELLSETLIMIT",
    "TOTALDYNCELLUSED",
    "TPCE",
    "UDF_ETHERTYPE_MATCH",
    "UDF_IPPROTO_MATCH",
    "UNKNOWN_MCAST_BLOCK_MASK",
    "UNKNOWN_MCAST_BLOCK_MASK_HI",
    "UNKNOWN_UCAST_BLOCK_MASK",
    "UNKNOWN_UCAST_BLOCK_MASK_HI",
    "VLAN_CTRL",
    "VLAN_SUBNET_CAM_BIST_S10_STATUS",
    "VLAN_SUBNET_CAM_BIST_S2_STATUS",
    "VLAN_SUBNET_CAM_BIST_S3_STATUS",
    "VLAN_SUBNET_CAM_BIST_S5_STATUS",
    "VLAN_SUBNET_CAM_BIST_S6_STATUS",
    "VLAN_SUBNET_CAM_BIST_S8_STATUS",
    "VLAN_SUBNET_CAM_BIST_STATUS",
    "VLAN_SUBNET_CAM_CONTROL",
    "WRRWEIGHT_COS",
    "XQCOSARBSEL",
    "XQEMPTY",
    "XQMEMDEBUG",
    "XQPARITYERRORPBM",
    "XQPARITYERRORPBM_HI",
    "XQPARITYERRORPTR",
    "XQREADPOINTER",
    "" /* Extra null entry for compiler */
}; /* soc_reg_name array */
#endif /* !defined(SOC_NO_NAMES) */

