Fitter report for computer
Wed Jul 01 11:54:09 2020
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. Output Pin Default Load For Reported TCO
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Other Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. Fitter Device Options
 31. Operating Settings and Conditions
 32. Fitter Messages
 33. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Wed Jul 01 11:54:09 2020      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; computer                                   ;
; Top-level Entity Name              ; computer                                   ;
; Family                             ; Cyclone II                                 ;
; Device                             ; EP2C8F256C6                                ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 3,294 / 8,256 ( 40 % )                     ;
;     Total combinational functions  ; 2,772 / 8,256 ( 34 % )                     ;
;     Dedicated logic registers      ; 1,439 / 8,256 ( 17 % )                     ;
; Total registers                    ; 1439                                       ;
; Total pins                         ; 66 / 182 ( 36 % )                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 3,072 / 165,888 ( 2 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 36 ( 0 % )                             ;
; Total PLLs                         ; 0 / 2 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; AUTO                           ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                               ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                    ; Destination Port ; Destination Port Name ;
+----------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; cpu:cpu_instance|IF:if_stage|if_id_instruction[0]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[0]  ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[1]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[1]  ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[2]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[2]  ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[3]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[3]  ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[4]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[4]  ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[5]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[5]  ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[6]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[6]  ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[7]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[7]  ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[8]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[8]  ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[9]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[9]  ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[10] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[10] ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[11] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[11] ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[12] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[12] ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[13] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[13] ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[14] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[14] ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[15] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[15] ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[16] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[16] ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[17] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[17] ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[18] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[18] ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[19] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[19] ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[20] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[20] ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[21] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[21] ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[22] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[22] ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[23] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[23] ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[24] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[24] ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[25] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[25] ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[26] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[26] ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[27] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[27] ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[28] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[28] ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[29] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[29] ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[30] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[30] ; PORTADATAOUT     ;                       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[31] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|q_a[31] ; PORTADATAOUT     ;                       ;
+----------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 4347 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 4347 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 4344    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/Project/Verilog/computer/output_files/computer.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 3,294 / 8,256 ( 40 % )  ;
;     -- Combinational with no register       ; 1855                    ;
;     -- Register only                        ; 522                     ;
;     -- Combinational with a register        ; 917                     ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 2033                    ;
;     -- 3 input functions                    ; 383                     ;
;     -- <=2 input functions                  ; 356                     ;
;     -- Register only                        ; 522                     ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 2537                    ;
;     -- arithmetic mode                      ; 235                     ;
;                                             ;                         ;
; Total registers*                            ; 1,439 / 8,778 ( 16 % )  ;
;     -- Dedicated logic registers            ; 1,439 / 8,256 ( 17 % )  ;
;     -- I/O registers                        ; 0 / 522 ( 0 % )         ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 231 / 516 ( 45 % )      ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 66 / 182 ( 36 % )       ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )          ;
;                                             ;                         ;
; Global signals                              ; 2                       ;
; M4Ks                                        ; 2 / 36 ( 6 % )          ;
; Total block memory bits                     ; 3,072 / 165,888 ( 2 % ) ;
; Total block memory implementation bits      ; 9,216 / 165,888 ( 6 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 36 ( 0 % )          ;
; PLLs                                        ; 0 / 2 ( 0 % )           ;
; Global clocks                               ; 2 / 8 ( 25 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 16% / 16% / 16%         ;
; Peak interconnect usage (total/H/V)         ; 36% / 37% / 35%         ;
; Maximum fan-out                             ; 1742                    ;
; Highest non-global fan-out                  ; 205                     ;
; Total fan-out                               ; 15192                   ;
; Average fan-out                             ; 3.30                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 3294 / 8256 ( 40 % ) ; 0 / 8256 ( 0 % )               ;
;     -- Combinational with no register       ; 1855                 ; 0                              ;
;     -- Register only                        ; 522                  ; 0                              ;
;     -- Combinational with a register        ; 917                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 2033                 ; 0                              ;
;     -- 3 input functions                    ; 383                  ; 0                              ;
;     -- <=2 input functions                  ; 356                  ; 0                              ;
;     -- Register only                        ; 522                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 2537                 ; 0                              ;
;     -- arithmetic mode                      ; 235                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 1439                 ; 0                              ;
;     -- Dedicated logic registers            ; 1439 / 8256 ( 17 % ) ; 0 / 8256 ( 0 % )               ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 231 / 516 ( 45 % )   ; 0 / 516 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 66                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 36 ( 0 % )       ; 0 / 36 ( 0 % )                 ;
; Total memory bits                           ; 3072                 ; 0                              ;
; Total RAM block bits                        ; 9216                 ; 0                              ;
; M4K                                         ; 2 / 36 ( 5 % )       ; 0 / 36 ( 0 % )                 ;
; Clock control block                         ; 2 / 10 ( 20 % )      ; 0 / 10 ( 0 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 0                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 0                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 15767                ; 0                              ;
;     -- Registered Connections               ; 5740                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 2                    ; 0                              ;
;     -- Output Ports                         ; 64                   ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                  ;
+-------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+-------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; clock ; H2    ; 1        ; 0            ; 9            ; 0           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; reset ; H1    ; 1        ; 0            ; 9            ; 1           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+-------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                             ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; aixin[0]  ; F3    ; 1        ; 0            ; 16           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[10] ; G7    ; 2        ; 7            ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[11] ; E4    ; 1        ; 0            ; 15           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[12] ; D1    ; 1        ; 0            ; 15           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[13] ; A4    ; 2        ; 3            ; 19           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[14] ; G6    ; 2        ; 7            ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[15] ; B4    ; 2        ; 3            ; 19           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[16] ; A8    ; 2        ; 16           ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[17] ; A5    ; 2        ; 3            ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[18] ; R8    ; 4        ; 16           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[19] ; B8    ; 2        ; 16           ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[1]  ; E3    ; 1        ; 0            ; 15           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[20] ; D9    ; 2        ; 21           ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[21] ; D10   ; 2        ; 18           ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[22] ; F9    ; 2        ; 21           ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[23] ; D11   ; 2        ; 18           ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[24] ; C6    ; 2        ; 5            ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[25] ; A6    ; 2        ; 9            ; 19           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[26] ; T7    ; 4        ; 12           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[27] ; D6    ; 2        ; 5            ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[28] ; C5    ; 2        ; 5            ; 19           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[29] ; C4    ; 2        ; 5            ; 19           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[2]  ; D2    ; 1        ; 0            ; 16           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[30] ; K1    ; 1        ; 0            ; 8            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[31] ; D4    ; 1        ; 0            ; 16           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[3]  ; D8    ; 2        ; 9            ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[4]  ; B3    ; 2        ; 1            ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[5]  ; F6    ; 2        ; 1            ; 19           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[6]  ; G4    ; 1        ; 0            ; 15           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[7]  ; K2    ; 1        ; 0            ; 8            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[8]  ; A9    ; 2        ; 18           ; 19           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; aixin[9]  ; R7    ; 4        ; 12           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[0]     ; D3    ; 1        ; 0            ; 16           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[10]    ; J6    ; 1        ; 0            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[11]    ; E1    ; 1        ; 0            ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[12]    ; B7    ; 2        ; 14           ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[13]    ; B9    ; 2        ; 18           ; 19           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[14]    ; A7    ; 2        ; 14           ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[15]    ; F7    ; 2        ; 14           ; 19           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[16]    ; F5    ; 1        ; 0            ; 17           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[17]    ; F8    ; 2        ; 12           ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[18]    ; M3    ; 1        ; 0            ; 5            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[19]    ; P6    ; 4        ; 9            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[1]     ; T6    ; 4        ; 7            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[20]    ; M2    ; 1        ; 0            ; 6            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[21]    ; R6    ; 4        ; 7            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[22]    ; L1    ; 1        ; 0            ; 7            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[23]    ; E2    ; 1        ; 0            ; 14           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[24]    ; N2    ; 1        ; 0            ; 4            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[25]    ; L3    ; 1        ; 0            ; 5            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[26]    ; N1    ; 1        ; 0            ; 5            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[27]    ; K5    ; 1        ; 0            ; 8            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[28]    ; J4    ; 1        ; 0            ; 6            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[29]    ; L2    ; 1        ; 0            ; 7            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[2]     ; B5    ; 2        ; 3            ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[30]    ; N6    ; 4        ; 9            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[31]    ; T8    ; 4        ; 14           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[3]     ; K6    ; 4        ; 7            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[4]     ; K4    ; 1        ; 0            ; 8            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[5]     ; D7    ; 2        ; 7            ; 19           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[6]     ; B6    ; 2        ; 9            ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[7]     ; H6    ; 1        ; 0            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[8]     ; N8    ; 4        ; 9            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pc[9]     ; M1    ; 1        ; 0            ; 6            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 30 / 43 ( 70 % ) ; 3.3V          ; --           ;
; 2        ; 28 / 46 ( 61 % ) ; 3.3V          ; --           ;
; 3        ; 1 / 47 ( 2 % )   ; 3.3V          ; --           ;
; 4        ; 10 / 46 ( 22 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 199        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 198        ; 2        ; aixin[13]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 196        ; 2        ; aixin[17]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 187        ; 2        ; aixin[25]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 179        ; 2        ; pc[14]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 177        ; 2        ; aixin[16]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 175        ; 2        ; aixin[8]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 169        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ; 165        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A12      ; 162        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A13      ; 160        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A14      ; 156        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 200        ; 2        ; aixin[4]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B4       ; 197        ; 2        ; aixin[15]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B5       ; 195        ; 2        ; pc[2]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ; 186        ; 2        ; pc[6]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 180        ; 2        ; pc[12]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 178        ; 2        ; aixin[19]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 176        ; 2        ; pc[13]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 168        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 164        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B12      ; 161        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B13      ; 159        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B14      ; 155        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C1       ; 2          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 3          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 0          ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C4       ; 194        ; 2        ; aixin[29]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C5       ; 193        ; 2        ; aixin[28]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C6       ; 192        ; 2        ; aixin[24]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ; 158        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C13      ; 157        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C14      ; 151        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C15      ; 149        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C16      ; 150        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 12         ; 1        ; aixin[12]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D2       ; 11         ; 1        ; aixin[2]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D3       ; 8          ; 1        ; pc[0]                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D4       ; 9          ; 1        ; aixin[31]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D5       ; 4          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D6       ; 191        ; 2        ; aixin[27]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ; 190        ; 2        ; pc[5]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D8       ; 185        ; 2        ; aixin[3]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 172        ; 2        ; aixin[20]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ; 174        ; 2        ; aixin[21]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ; 173        ; 2        ; aixin[23]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D13      ; 152        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D14      ; 154        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D15      ; 144        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D16      ; 145        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 18         ; 1        ; pc[11]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E2       ; 19         ; 1        ; pc[23]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E3       ; 13         ; 1        ; aixin[1]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E4       ; 14         ; 1        ; aixin[11]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E5       ; 5          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E6       ; 201        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E7       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E10      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E11      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E13      ; 141        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E14      ; 153        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E15      ; 146        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E16      ; 147        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 24         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ; 22         ; 1        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ; 10         ; 1        ; aixin[0]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F4       ; 1          ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; F5       ; 6          ; 1        ; pc[16]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F6       ; 202        ; 2        ; aixin[5]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F7       ; 181        ; 2        ; pc[15]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F8       ; 182        ; 2        ; pc[17]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 171        ; 2        ; aixin[22]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ; 170        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F13      ; 142        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F14      ; 148        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F15      ; 135        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F16      ; 136        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 21         ; 1        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ; 20         ; 1        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ; 15         ; 1        ; aixin[6]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G5       ; 26         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ; 188        ; 2        ; aixin[14]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G7       ; 189        ; 2        ; aixin[10]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ; 166        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G11      ; 167        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G12      ; 139        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G13      ; 140        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G14      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 134        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G16      ; 133        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 28         ; 1        ; reset                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H2       ; 27         ; 1        ; clock                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 25         ; 1        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 23         ; 1        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ; 17         ; 1        ; pc[7]                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H7       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H11      ; 138        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H12      ; 131        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H13      ; 143        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ; 129        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H16      ; 130        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J1       ; 31         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J2       ; 30         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 39         ; 1        ; pc[28]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J5       ; 29         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 16         ; 1        ; pc[10]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J7       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ; 137        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J12      ; 132        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J13      ; 124        ; 3        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J15      ; 128        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J16      ; 127        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 33         ; 1        ; aixin[30]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K2       ; 32         ; 1        ; aixin[7]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K3       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ; 34         ; 1        ; pc[4]                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K5       ; 35         ; 1        ; pc[27]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K6       ; 64         ; 4        ; pc[3]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; K7       ; 63         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K8       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K10      ; 88         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K11      ; 87         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K12      ; 123        ; 3        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ; 104        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K14      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 126        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K16      ; 125        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 37         ; 1        ; pc[22]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L2       ; 38         ; 1        ; pc[29]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L3       ; 43         ; 1        ; pc[25]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L4       ; 52         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 72         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L8       ; 73         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L9       ; 83         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L10      ; 84         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L11      ; 100        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L12      ; 103        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L13      ; 122        ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ; 118        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L15      ; 119        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L16      ; 120        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M1       ; 40         ; 1        ; pc[9]                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M2       ; 41         ; 1        ; pc[20]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M3       ; 42         ; 1        ; pc[18]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M4       ; 53         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M5       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M6       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M10      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M11      ; 99         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M12      ; 102        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M13      ; 121        ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ; 114        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M15      ; 115        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M16      ; 116        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N1       ; 44         ; 1        ; pc[26]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N2       ; 45         ; 1        ; pc[24]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N3       ; 49         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N4       ; 50         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N6       ; 68         ; 4        ; pc[30]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; N7       ; 62         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N8       ; 69         ; 4        ; pc[8]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; N9       ; 78         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N10      ; 79         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N11      ; 89         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N12      ; 101        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N13      ; 105        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N14      ; 106        ; 3        ; ~LVDS54p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N15      ; 109        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ; 110        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ; 46         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 47         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 51         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P4       ; 57         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P5       ; 56         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P6       ; 67         ; 4        ; pc[19]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; P7       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P10      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 82         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P12      ; 90         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P13      ; 91         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P14      ; 111        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P15      ; 107        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ; 108        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R1       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R4       ; 59         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R5       ; 61         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R6       ; 66         ; 4        ; pc[21]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R7       ; 71         ; 4        ; aixin[9]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R8       ; 75         ; 4        ; aixin[18]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R9       ; 77         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R10      ; 85         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R11      ; 81         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R12      ; 93         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R13      ; 96         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 98         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T2       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T3       ; 55         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T4       ; 58         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T5       ; 60         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T6       ; 65         ; 4        ; pc[1]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T7       ; 70         ; 4        ; aixin[26]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T8       ; 74         ; 4        ; pc[31]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T9       ; 76         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T10      ; 86         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T11      ; 80         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T12      ; 92         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T13      ; 95         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T14      ; 97         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T15      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                   ; Library Name ;
+-----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |computer                                                 ; 3294 (0)    ; 1439 (0)                  ; 0 (0)         ; 3072        ; 2    ; 0            ; 0       ; 0         ; 66   ; 0            ; 1855 (0)     ; 522 (0)           ; 917 (0)          ; |computer                                                                                                                                                             ;              ;
;    |cpu:cpu_instance|                                     ; 3294 (32)   ; 1439 (32)                 ; 0 (0)         ; 3072        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1855 (0)     ; 522 (0)           ; 917 (30)         ; |computer|cpu:cpu_instance                                                                                                                                            ;              ;
;       |EX:ex_stage|                                       ; 882 (90)    ; 105 (105)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 735 (0)      ; 71 (71)           ; 76 (17)          ; |computer|cpu:cpu_instance|EX:ex_stage                                                                                                                                ;              ;
;          |alu:alu_instance|                               ; 794 (794)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 735 (735)    ; 0 (0)             ; 59 (59)          ; |computer|cpu:cpu_instance|EX:ex_stage|alu:alu_instance                                                                                                               ;              ;
;       |ID:id_stage|                                       ; 2075 (249)  ; 1134 (142)                ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 924 (98)     ; 384 (2)           ; 767 (148)        ; |computer|cpu:cpu_instance|ID:id_stage                                                                                                                                ;              ;
;          |cu:cu_instance|                                 ; 35 (35)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 2 (2)            ; |computer|cpu:cpu_instance|ID:id_stage|cu:cu_instance                                                                                                                 ;              ;
;          |registers:registers_instance|                   ; 1030 (1030) ; 992 (992)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 382 (382)         ; 616 (616)        ; |computer|cpu:cpu_instance|ID:id_stage|registers:registers_instance                                                                                                   ;              ;
;          |selector_2x32:rs_data_selector|                 ; 684 (684)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 391 (391)    ; 0 (0)             ; 293 (293)        ; |computer|cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector                                                                                                 ;              ;
;          |selector_2x32:rt_data_selector|                 ; 685 (685)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 370 (370)    ; 0 (0)             ; 315 (315)        ; |computer|cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector                                                                                                 ;              ;
;       |IF:if_stage|                                       ; 130 (63)    ; 32 (32)                   ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 95 (30)      ; 0 (0)             ; 35 (32)          ; |computer|cpu:cpu_instance|IF:if_stage                                                                                                                                ;              ;
;          |instruction_memory:instruction_memory_instance| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |computer|cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance                                                                                 ;              ;
;             |rom:rom_instance|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |computer|cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance                                                                ;              ;
;                |altsyncram:altsyncram_component|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |computer|cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component                                ;              ;
;                   |altsyncram_lva1:auto_generated|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |computer|cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated ;              ;
;          |selector_2x32:selector_instance|                ; 68 (68)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (65)      ; 0 (0)             ; 3 (3)            ; |computer|cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance                                                                                                ;              ;
;       |MEM:mem_stage|                                     ; 153 (101)   ; 136 (104)                 ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 67 (39)           ; 76 (49)          ; |computer|cpu:cpu_instance|MEM:mem_stage                                                                                                                              ;              ;
;          |data_memory:data_memory_instance|               ; 65 (1)      ; 32 (0)                    ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 28 (0)            ; 27 (1)           ; |computer|cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance                                                                                             ;              ;
;             |io:io_instance|                              ; 34 (34)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 28 (28)           ; 4 (4)            ; |computer|cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance|io:io_instance                                                                              ;              ;
;             |ram:ram_instance|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |computer|cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance|ram:ram_instance                                                                            ;              ;
;                |altsyncram:altsyncram_component|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |computer|cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance|ram:ram_instance|altsyncram:altsyncram_component                                            ;              ;
;                   |altsyncram_oee1:auto_generated|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |computer|cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance|ram:ram_instance|altsyncram:altsyncram_component|altsyncram_oee1:auto_generated             ;              ;
;             |selector_2x32:selector_instance|             ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 24 (24)          ; |computer|cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance|selector_2x32:selector_instance                                                             ;              ;
;       |WB:wb_stage|                                       ; 64 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 41 (0)           ; |computer|cpu:cpu_instance|WB:wb_stage                                                                                                                                ;              ;
;          |selector_4x32:wb_data_selector|                 ; 64 (64)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 41 (41)          ; |computer|cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector                                                                                                 ;              ;
;       |selector_4x32:forward_data_selector|               ; 70 (70)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 68 (68)      ; 0 (0)             ; 2 (2)            ; |computer|cpu:cpu_instance|selector_4x32:forward_data_selector                                                                                                        ;              ;
+-----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                ;
+-----------+----------+---------------+---------------+-----------------------+-----+
; Name      ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+-----------+----------+---------------+---------------+-----------------------+-----+
; pc[0]     ; Output   ; --            ; --            ; --                    ; --  ;
; pc[1]     ; Output   ; --            ; --            ; --                    ; --  ;
; pc[2]     ; Output   ; --            ; --            ; --                    ; --  ;
; pc[3]     ; Output   ; --            ; --            ; --                    ; --  ;
; pc[4]     ; Output   ; --            ; --            ; --                    ; --  ;
; pc[5]     ; Output   ; --            ; --            ; --                    ; --  ;
; pc[6]     ; Output   ; --            ; --            ; --                    ; --  ;
; pc[7]     ; Output   ; --            ; --            ; --                    ; --  ;
; pc[8]     ; Output   ; --            ; --            ; --                    ; --  ;
; pc[9]     ; Output   ; --            ; --            ; --                    ; --  ;
; pc[10]    ; Output   ; --            ; --            ; --                    ; --  ;
; pc[11]    ; Output   ; --            ; --            ; --                    ; --  ;
; pc[12]    ; Output   ; --            ; --            ; --                    ; --  ;
; pc[13]    ; Output   ; --            ; --            ; --                    ; --  ;
; pc[14]    ; Output   ; --            ; --            ; --                    ; --  ;
; pc[15]    ; Output   ; --            ; --            ; --                    ; --  ;
; pc[16]    ; Output   ; --            ; --            ; --                    ; --  ;
; pc[17]    ; Output   ; --            ; --            ; --                    ; --  ;
; pc[18]    ; Output   ; --            ; --            ; --                    ; --  ;
; pc[19]    ; Output   ; --            ; --            ; --                    ; --  ;
; pc[20]    ; Output   ; --            ; --            ; --                    ; --  ;
; pc[21]    ; Output   ; --            ; --            ; --                    ; --  ;
; pc[22]    ; Output   ; --            ; --            ; --                    ; --  ;
; pc[23]    ; Output   ; --            ; --            ; --                    ; --  ;
; pc[24]    ; Output   ; --            ; --            ; --                    ; --  ;
; pc[25]    ; Output   ; --            ; --            ; --                    ; --  ;
; pc[26]    ; Output   ; --            ; --            ; --                    ; --  ;
; pc[27]    ; Output   ; --            ; --            ; --                    ; --  ;
; pc[28]    ; Output   ; --            ; --            ; --                    ; --  ;
; pc[29]    ; Output   ; --            ; --            ; --                    ; --  ;
; pc[30]    ; Output   ; --            ; --            ; --                    ; --  ;
; pc[31]    ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[7]  ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[8]  ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[9]  ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[10] ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[11] ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[12] ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[13] ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[14] ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[15] ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[16] ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[17] ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[18] ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[19] ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[20] ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[21] ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[22] ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[23] ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[24] ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[25] ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[26] ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[27] ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[28] ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[29] ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[30] ; Output   ; --            ; --            ; --                    ; --  ;
; aixin[31] ; Output   ; --            ; --            ; --                    ; --  ;
; clock     ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; reset     ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
+-----------+----------+---------------+---------------+-----------------------+-----+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; clock               ;                   ;         ;
; reset               ;                   ;         ;
+---------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------+-------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                      ; Location          ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------+-------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; clock                                                                                     ; PIN_H2            ; 1442    ; Clock                     ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; cpu:cpu_instance|ID:id_stage|block~0                                                      ; LCCOMB_X8_Y9_N22  ; 147     ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~1                      ; LCCOMB_X8_Y3_N28  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~10                     ; LCCOMB_X8_Y3_N16  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~11                     ; LCCOMB_X8_Y3_N14  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~12                     ; LCCOMB_X8_Y3_N24  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~13                     ; LCCOMB_X8_Y3_N26  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~14                     ; LCCOMB_X8_Y3_N4   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~15                     ; LCCOMB_X8_Y3_N30  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~16                     ; LCCOMB_X8_Y3_N20  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~17                     ; LCCOMB_X8_Y3_N18  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~19                     ; LCCOMB_X7_Y5_N30  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~20                     ; LCCOMB_X7_Y5_N20  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~21                     ; LCCOMB_X7_Y5_N28  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~22                     ; LCCOMB_X7_Y5_N18  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~24                     ; LCCOMB_X22_Y4_N22 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~26                     ; LCCOMB_X22_Y4_N0  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~27                     ; LCCOMB_X22_Y4_N2  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~28                     ; LCCOMB_X22_Y4_N20 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~29                     ; LCCOMB_X22_Y4_N10 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~3                      ; LCCOMB_X8_Y3_N22  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~30                     ; LCCOMB_X22_Y4_N24 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~31                     ; LCCOMB_X22_Y4_N18 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~32                     ; LCCOMB_X7_Y5_N24  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~33                     ; LCCOMB_X7_Y5_N2   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~34                     ; LCCOMB_X7_Y5_N6   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~35                     ; LCCOMB_X7_Y5_N8   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~4                      ; LCCOMB_X8_Y3_N0   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~5                      ; LCCOMB_X8_Y3_N2   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~6                      ; LCCOMB_X8_Y3_N8   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~7                      ; LCCOMB_X8_Y3_N10  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~8                      ; LCCOMB_X8_Y3_N12  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~9                      ; LCCOMB_X8_Y3_N6   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance|comb~0                    ; LCCOMB_X12_Y12_N6 ; 2       ; Write enable              ; no     ; --                   ; --               ; --                        ;
; cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance|io:io_instance|aixin[0]~1 ; LCCOMB_X12_Y12_N8 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; reset                                                                                     ; PIN_H1            ; 1408    ; Async. clear              ; yes    ; Global Clock         ; GCLK1            ; --                        ;
+-------------------------------------------------------------------------------------------+-------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                      ;
+-------+----------+---------+----------------------+------------------+---------------------------+
; Name  ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+----------+---------+----------------------+------------------+---------------------------+
; clock ; PIN_H2   ; 1442    ; Global Clock         ; GCLK2            ; --                        ;
; reset ; PIN_H1   ; 1408    ; Global Clock         ; GCLK1            ; --                        ;
+-------+----------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                         ;
+---------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                          ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------+---------+
; cpu:cpu_instance|IF:if_stage|if_id_instruction[16]                                                            ; 205     ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[19]                                                            ; 199     ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[21]                                                            ; 199     ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[17]                                                            ; 198     ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[18]                                                            ; 198     ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[24]                                                            ; 198     ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[22]                                                            ; 197     ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[23]                                                            ; 197     ;
; cpu:cpu_instance|ID:id_stage|block~0                                                                          ; 147     ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[2]                                                          ; 94      ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[1]                                                          ; 89      ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[3]                                                          ; 79      ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[0]                                                          ; 77      ;
; cpu:cpu_instance|MEM:mem_stage|mem_wb_register_source[1]                                                      ; 64      ;
; cpu:cpu_instance|MEM:mem_stage|mem_wb_register_source[0]                                                      ; 64      ;
; cpu:cpu_instance|ID:id_stage|id_ex_register_source[0]                                                         ; 58      ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[31]                                                         ; 58      ;
; cpu:cpu_instance|ID:id_stage|id_ex_register_source[1]                                                         ; 55      ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_operation[0]                                                           ; 53      ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[15]~34                                     ; 48      ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[15]~33                                     ; 48      ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[15]~30                                     ; 48      ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[15]~27                                     ; 48      ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[20]~17                                     ; 48      ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[20]~16                                     ; 48      ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[20]~13                                     ; 48      ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[20]~10                                     ; 48      ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_alu_result[7]                                                             ; 48      ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_operation[1]                                                           ; 46      ;
; cpu:cpu_instance|ID:id_stage|forward_rt~3                                                                     ; 45      ;
; cpu:cpu_instance|ID:id_stage|forward_rs~0                                                                     ; 39      ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[31]~24                                     ; 36      ;
; cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance|io:io_instance|aixin[0]~1                     ; 32      ;
; cpu:cpu_instance|ID:id_stage|cu:cu_instance|alu_immediate                                                     ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~35                                         ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~34                                         ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~33                                         ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~32                                         ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~31                                         ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~30                                         ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~29                                         ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~28                                         ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~27                                         ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~26                                         ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~24                                         ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~22                                         ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~21                                         ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~20                                         ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~19                                         ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~17                                         ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~16                                         ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~15                                         ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~14                                         ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~13                                         ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~12                                         ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~11                                         ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~10                                         ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~9                                          ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~8                                          ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~7                                          ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~6                                          ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~5                                          ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~4                                          ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~3                                          ; 32      ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~1                                          ; 32      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[31]~63                                     ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[30]~61                                     ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[29]~59                                     ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[28]~57                                     ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[27]~55                                     ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[26]~53                                     ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[25]~51                                     ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[24]~49                                     ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[22]~47                                     ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[23]~45                                     ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[20]~43                                     ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[21]~41                                     ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[18]~39                                     ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[19]~37                                     ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[16]~35                                     ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[17]~33                                     ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[15]~31                                     ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[14]~29                                     ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[13]~27                                     ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[12]~25                                     ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[11]~23                                     ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[10]~21                                     ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[9]~19                                      ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[8]~17                                      ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[7]~15                                      ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[6]~13                                      ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[5]~11                                      ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[4]~9                                       ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[3]~7                                       ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[2]~5                                       ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[1]~3                                       ; 31      ;
; cpu:cpu_instance|MEM:mem_stage|mem_wb_register_number[1]                                                      ; 31      ;
; cpu:cpu_instance|MEM:mem_stage|mem_wb_register_number[2]                                                      ; 31      ;
; cpu:cpu_instance|WB:wb_stage|selector_4x32:wb_data_selector|result[0]~1                                       ; 31      ;
; cpu:cpu_instance|ID:id_stage|cu:cu_instance|pc_source[1]~0                                                    ; 31      ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[14]~45                                    ; 30      ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[14]~44                                    ; 30      ;
; cpu:cpu_instance|ID:id_stage|immediate[16]~1                                                                  ; 30      ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_operation[2]                                                           ; 30      ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[31]~16                                     ; 28      ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_operation[3]                                                           ; 28      ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[15]~3                                                       ; 27      ;
; cpu:cpu_instance|MEM:mem_stage|mem_wb_register_number[0]                                                      ; 26      ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[4]                                                          ; 26      ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux2~7                                                          ; 22      ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux2~5                                                          ; 21      ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftRight0~4                                                   ; 20      ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux17~8                                                         ; 18      ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux2~8                                                          ; 17      ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux7~6                                                          ; 17      ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux7~5                                                          ; 17      ;
; cpu:cpu_instance|ID:id_stage|cu:cu_instance|WideNor0                                                          ; 15      ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[29]                                                            ; 15      ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux17~9                                                         ; 14      ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[30]                                                         ; 14      ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux17~19                                                        ; 13      ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux2~22                                                         ; 13      ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux2~21                                                         ; 13      ;
; cpu:cpu_instance|ID:id_stage|cu:cu_instance|comb~3                                                            ; 13      ;
; cpu:cpu_instance|selector_4x32:forward_data_selector|result[0]~37                                             ; 13      ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~12                                                   ; 12      ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[1]                                                             ; 12      ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[0]                                                          ; 12      ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[1]                                                          ; 12      ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[0]                                                             ; 11      ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[2]                                                          ; 11      ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~13                                                   ; 10      ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[26]                                                            ; 10      ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[28]                                                            ; 10      ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[9]                                                          ; 10      ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[10]                                                         ; 10      ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[11]                                                         ; 10      ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[12]                                                         ; 10      ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[13]                                                         ; 10      ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[14]                                                         ; 10      ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[15]                                                         ; 10      ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[5]                                                          ; 10      ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[7]                                                          ; 10      ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[8]                                                          ; 10      ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[3]                                                          ; 10      ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[4]                                                          ; 10      ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux17~7                                                         ; 9       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux17~6                                                         ; 9       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux17~5                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Equal1~0                                            ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[5]                                                          ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[7]                                                          ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[8]                                                          ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[9]                                                          ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[10]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[11]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[12]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[13]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[14]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[15]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[16]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[17]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[18]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[19]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[20]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[21]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[22]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[23]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[24]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[25]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[26]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[27]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[28]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[17]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[18]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[19]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[20]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[21]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[22]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[23]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[24]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[29]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[25]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[26]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[27]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[28]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[16]                                                         ; 9       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter2[6]                                                          ; 9       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~18                                         ; 8       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~2                                          ; 8       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~0                                          ; 8       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux2~6                                                          ; 8       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[6]                                                          ; 8       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[29]                                                         ; 8       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[30]                                                         ; 8       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[2]                                                             ; 8       ;
; cpu:cpu_instance|ID:id_stage|cu:cu_instance|comb~5                                                            ; 7       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux10~5                                                         ; 7       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux10~3                                                         ; 7       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux10~1                                                         ; 7       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux17~10                                                        ; 7       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[20]                                                            ; 7       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux7~9                                                          ; 6       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux7~8                                                          ; 6       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftRight1~32                                                  ; 6       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux7~7                                                          ; 6       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~11                                                   ; 6       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~9                                                    ; 6       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~8                                                    ; 6       ;
; cpu:cpu_instance|ID:id_stage|id_ex_alu_parameter1[31]                                                         ; 6       ;
; cpu:cpu_instance|ID:id_stage|cu:cu_instance|i_jr~1                                                            ; 6       ;
; cpu:cpu_instance|ID:id_stage|cu:cu_instance|i_type~0                                                          ; 6       ;
; cpu:cpu_instance|ID:id_stage|cu:cu_instance|i_cont~2                                                          ; 6       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[3]                                                             ; 6       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[4]                                                             ; 6       ;
; cpu:cpu_instance|ID:id_stage|cu:cu_instance|shift~0                                                           ; 5       ;
; cpu:cpu_instance|MEM:mem_stage|mem_wb_register_number[3]                                                      ; 5       ;
; cpu:cpu_instance|MEM:mem_stage|mem_wb_register_number[4]                                                      ; 5       ;
; cpu:cpu_instance|MEM:mem_stage|mem_wb_write_register                                                          ; 5       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftRight1~52                                                  ; 5       ;
; cpu:cpu_instance|selector_4x32:forward_data_selector|result[31]~42                                            ; 5       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftRight1~11                                                  ; 5       ;
; cpu:cpu_instance|ID:id_stage|cu:cu_instance|write_data~0                                                      ; 5       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[15]                                                            ; 5       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[25]                                                            ; 5       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[27]                                                            ; 5       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[30]                                                            ; 5       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[31]                                                            ; 5       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[5]                                                             ; 5       ;
; cpu:cpu_instance|selector_4x32:forward_data_selector|result[5]~103                                            ; 4       ;
; cpu:cpu_instance|selector_4x32:forward_data_selector|result[7]~101                                            ; 4       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux7~19                                                         ; 4       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux24~20                                                        ; 4       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux24~19                                                        ; 4       ;
; cpu:cpu_instance|ID:id_stage|cu:cu_instance|alu_operation[3]~2                                                ; 4       ;
; cpu:cpu_instance|ID:id_stage|cu:cu_instance|comb~6                                                            ; 4       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~25                                         ; 4       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_alu_result[6]                                                             ; 4       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_alu_result[5]                                                             ; 4       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_alu_result[4]                                                             ; 4       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_alu_result[3]                                                             ; 4       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_alu_result[2]                                                             ; 4       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[0]~8                                      ; 4       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux2~9                                                          ; 4       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux16~5                                                         ; 4       ;
; cpu:cpu_instance|selector_4x32:forward_data_selector|result[6]~48                                             ; 4       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux24~10                                                        ; 4       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux24~9                                                         ; 4       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux24~7                                                         ; 4       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux24~5                                                         ; 4       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftRight0~36                                                  ; 4       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftRight1~40                                                  ; 4       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~16                                                   ; 4       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftRight1~19                                                  ; 4       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftRight1~17                                                  ; 4       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftRight0~12                                                  ; 4       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftRight0~11                                                  ; 4       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Equal0~0                                            ; 4       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[9]                                                             ; 4       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[10]                                                            ; 4       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[11]                                                            ; 4       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[12]                                                            ; 4       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[13]                                                            ; 4       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[14]                                                            ; 4       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[6]                                                             ; 4       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[7]                                                             ; 4       ;
; cpu:cpu_instance|IF:if_stage|if_id_instruction[8]                                                             ; 4       ;
; cpu:cpu_instance|ID:id_stage|id_ex_register_number[4]                                                         ; 4       ;
; cpu:cpu_instance|selector_4x32:forward_data_selector|result[4]~105                                            ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[23]~696                                    ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[21]~695                                    ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[19]~694                                    ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[17]~693                                    ; 3       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|Decoder0~23                                         ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux31~6                                                         ; 3       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[7]                                        ; 3       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[6]                                        ; 3       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[5]                                        ; 3       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[4]                                        ; 3       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[3]                                        ; 3       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[2]                                        ; 3       ;
; cpu:cpu_instance|ID:id_stage|immediate[16]~0                                                                  ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[30]~692                                    ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[31]~671                                    ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[31]~680                                    ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux0~9                                                          ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[30]~659                                    ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux1~11                                                         ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[28]~650                                    ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[29]~629                                    ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[29]~638                                    ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux2~20                                                         ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[28]~617                                    ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux3~10                                                         ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[26]~608                                    ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[27]~587                                    ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[27]~596                                    ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux4~9                                                          ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[26]~575                                    ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux5~9                                                          ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[24]~566                                    ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[25]~545                                    ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[25]~554                                    ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux6~9                                                          ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[24]~533                                    ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux7~18                                                         ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[22]~524                                    ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[22]~512                                    ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux9~8                                                          ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[23]~483                                    ; 3       ;
; cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance|selector_2x32:selector_instance|result[23]~12 ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux8~8                                                          ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[20]~482                                    ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[20]~469                                    ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux11~8                                                         ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[21]~441                                    ; 3       ;
; cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance|selector_2x32:selector_instance|result[21]~11 ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux10~13                                                        ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[18]~440                                    ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[18]~426                                    ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux13~8                                                         ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[19]~399                                    ; 3       ;
; cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance|selector_2x32:selector_instance|result[19]~10 ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux12~8                                                         ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[16]~398                                    ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[16]~383                                    ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux15~13                                                        ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux30~14                                                        ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[17]~357                                    ; 3       ;
; cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance|selector_2x32:selector_instance|result[17]~9  ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux14~8                                                         ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[14]~356                                    ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[15]~335                                    ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[15]~340                                    ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux16~12                                                        ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[14]~319                                    ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux17~18                                                        ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[12]~314                                    ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[13]~293                                    ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[13]~298                                    ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux18~8                                                         ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[12]~277                                    ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux19~8                                                         ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftRight0~66                                                  ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[10]~272                                    ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[11]~251                                    ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[11]~256                                    ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux20~8                                                         ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[10]~235                                    ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux21~8                                                         ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[8]~230                                     ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[9]~209                                     ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[9]~214                                     ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux22~8                                                         ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[8]~193                                     ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux23~8                                                         ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~38                                                   ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftRight0~59                                                  ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~35                                                   ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~33                                                   ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux25~8                                                         ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~30                                                   ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftRight0~51                                                  ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~27                                                   ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~25                                                   ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftRight0~47                                                  ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[4]~109                                     ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~22                                                   ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftRight0~39                                                  ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftRight0~37                                                  ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[2]~104                                     ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[3]~83                                      ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[3]~88                                      ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux28~9                                                         ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~18                                                   ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~17                                                   ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftRight0~32                                                  ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftRight1~34                                                  ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[2]~67                                      ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux29~10                                                        ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftRight0~23                                                  ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftRight0~20                                                  ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftRight1~21                                                  ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftRight1~18                                                  ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[0]~62                                      ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rt_data_selector|result[1]~41                                      ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[1]~46                                      ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux30~13                                                        ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftRight0~18                                                  ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftRight1~10                                                  ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftRight1~9                                                   ; 3       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~14                                                   ; 3       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[0]~25                                      ; 3       ;
; cpu:cpu_instance|IF:if_stage|if_id_pc4[31]                                                                    ; 3       ;
; cpu:cpu_instance|IF:if_stage|if_id_pc4[30]                                                                    ; 3       ;
; cpu:cpu_instance|IF:if_stage|if_id_pc4[29]                                                                    ; 3       ;
; cpu:cpu_instance|IF:if_stage|if_id_pc4[28]                                                                    ; 3       ;
; cpu:cpu_instance|ID:id_stage|id_ex_register_number[2]                                                         ; 3       ;
; cpu:cpu_instance|ID:id_stage|id_ex_register_number[3]                                                         ; 3       ;
; cpu:cpu_instance|ID:id_stage|id_ex_register_number[0]                                                         ; 3       ;
; cpu:cpu_instance|ID:id_stage|id_ex_register_number[1]                                                         ; 3       ;
; cpu:cpu_instance|ID:id_stage|id_ex_write_register                                                             ; 3       ;
; cpu:cpu_instance|ID:id_stage|cu:cu_instance|alu_immediate~3                                                   ; 2       ;
; cpu:cpu_instance|ID:id_stage|cu:cu_instance|comb~8                                                            ; 2       ;
; cpu:cpu_instance|selector_4x32:forward_data_selector|result[29]~99                                            ; 2       ;
; cpu:cpu_instance|selector_4x32:forward_data_selector|result[28]~98                                            ; 2       ;
; cpu:cpu_instance|selector_4x32:forward_data_selector|result[27]~97                                            ; 2       ;
; cpu:cpu_instance|selector_4x32:forward_data_selector|result[26]~96                                            ; 2       ;
; cpu:cpu_instance|selector_4x32:forward_data_selector|result[25]~95                                            ; 2       ;
; cpu:cpu_instance|selector_4x32:forward_data_selector|result[24]~94                                            ; 2       ;
; cpu:cpu_instance|selector_4x32:forward_data_selector|result[14]~93                                            ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftRight0~77                                                  ; 2       ;
; cpu:cpu_instance|selector_4x32:forward_data_selector|result[13]~92                                            ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftRight0~76                                                  ; 2       ;
; cpu:cpu_instance|selector_4x32:forward_data_selector|result[12]~91                                            ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftRight1~55                                                  ; 2       ;
; cpu:cpu_instance|selector_4x32:forward_data_selector|result[11]~90                                            ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftRight1~54                                                  ; 2       ;
; cpu:cpu_instance|selector_4x32:forward_data_selector|result[10]~89                                            ; 2       ;
; cpu:cpu_instance|selector_4x32:forward_data_selector|result[9]~88                                             ; 2       ;
; cpu:cpu_instance|selector_4x32:forward_data_selector|result[8]~87                                             ; 2       ;
; cpu:cpu_instance|selector_4x32:forward_data_selector|result[3]~86                                             ; 2       ;
; cpu:cpu_instance|selector_4x32:forward_data_selector|result[2]~85                                             ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~115                                                  ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~114                                                  ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[31]                                                                  ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[30]                                                                  ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[29]                                                                  ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[28]                                                                  ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[27]                                                                  ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[26]                                                                  ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[25]                                                                  ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[24]                                                                  ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[22]                                                                  ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[23]                                                                  ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[20]                                                                  ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[21]                                                                  ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[18]                                                                  ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[19]                                                                  ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[16]                                                                  ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[17]                                                                  ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[15]                                                                  ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[14]                                                                  ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[13]                                                                  ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[12]                                                                  ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[11]                                                                  ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[10]                                                                  ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[9]                                                                   ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[8]                                                                   ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[7]                                                                   ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[6]                                                                   ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux26~8                                                         ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[5]                                                                   ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux27~8                                                         ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[4]                                                                   ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[3]                                                                   ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[2]                                                                   ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[1]                                                                   ; 2       ;
; cpu:cpu_instance|ID:id_stage|cu:cu_instance|i_lui~1                                                           ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux24~18                                                        ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_data[0]                                                                   ; 2       ;
; cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance|comb~0                                        ; 2       ;
; cpu:cpu_instance|EX:ex_stage|ex_mem_write_data                                                                ; 2       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[31]                                       ; 2       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[30]                                       ; 2       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[29]                                       ; 2       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[28]                                       ; 2       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[27]                                       ; 2       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[26]                                       ; 2       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[25]                                       ; 2       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[24]                                       ; 2       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[23]                                       ; 2       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[22]                                       ; 2       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[21]                                       ; 2       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[20]                                       ; 2       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[19]                                       ; 2       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[18]                                       ; 2       ;
; cpu:cpu_instance|ID:id_stage|cu:cu_instance|alu_immediate~2                                                   ; 2       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[17]                                       ; 2       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[16]                                       ; 2       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[15]                                       ; 2       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[14]                                       ; 2       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[13]                                       ; 2       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[12]                                       ; 2       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[11]                                       ; 2       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[10]                                       ; 2       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[9]                                        ; 2       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[8]                                        ; 2       ;
; cpu:cpu_instance|old_pc[3]                                                                                    ; 2       ;
; cpu:cpu_instance|IF:if_stage|if_id_pc4[3]                                                                     ; 2       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[14]~11                                    ; 2       ;
; cpu:cpu_instance|old_pc[2]                                                                                    ; 2       ;
; cpu:cpu_instance|IF:if_stage|if_id_pc4[2]                                                                     ; 2       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[1]~10                                     ; 2       ;
; cpu:cpu_instance|old_pc[1]                                                                                    ; 2       ;
; cpu:cpu_instance|IF:if_stage|if_id_pc4[1]                                                                     ; 2       ;
; cpu:cpu_instance|IF:if_stage|selector_2x32:selector_instance|result[0]~9                                      ; 2       ;
; cpu:cpu_instance|ID:id_stage|Equal2~24                                                                        ; 2       ;
; cpu:cpu_instance|selector_4x32:forward_data_selector|result[31]~84                                            ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftRight0~70                                                  ; 2       ;
; cpu:cpu_instance|ID:id_stage|id_ex_pc4[31]                                                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[15][31]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[12][31]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[14][31]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[13][31]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[3][31]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[1][31]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[7][31]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[4][31]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[6][31]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[5][31]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[2][31]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[31][31]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[19][31]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[23][31]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[27][31]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[28][31]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[16][31]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[24][31]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[20][31]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[30][31]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[18][31]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[26][31]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[22][31]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[29][31]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[17][31]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[21][31]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[25][31]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[11][31]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[8][31]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[9][31]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[10][31]                                    ; 2       ;
; cpu:cpu_instance|selector_4x32:forward_data_selector|result[30]~82                                            ; 2       ;
; cpu:cpu_instance|ID:id_stage|id_ex_pc4[30]                                                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[15][30]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[12][30]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[13][30]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[14][30]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[3][30]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[1][30]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[2][30]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[7][30]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[4][30]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[5][30]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[6][30]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[11][30]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[8][30]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[10][30]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[9][30]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[31][30]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[19][30]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[23][30]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[27][30]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[28][30]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[16][30]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[24][30]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[20][30]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[29][30]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[17][30]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[21][30]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[25][30]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[30][30]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[18][30]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[26][30]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[22][30]                                    ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~105                                                  ; 2       ;
; cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance|selector_2x32:selector_instance|result[29]~18 ; 2       ;
; cpu:cpu_instance|ID:id_stage|id_ex_pc4[29]                                                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[15][29]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[12][29]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[14][29]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[13][29]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[3][29]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[1][29]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[7][29]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[4][29]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[6][29]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[5][29]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[2][29]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[31][29]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[19][29]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[23][29]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[27][29]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[28][29]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[16][29]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[24][29]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[20][29]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[30][29]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[18][29]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[26][29]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[22][29]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[29][29]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[17][29]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[21][29]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[25][29]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[11][29]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[8][29]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[9][29]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[10][29]                                    ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|Mux2~10                                                         ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~104                                                  ; 2       ;
; cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance|selector_2x32:selector_instance|result[28]~17 ; 2       ;
; cpu:cpu_instance|ID:id_stage|id_ex_pc4[28]                                                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[15][28]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[12][28]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[13][28]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[14][28]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[3][28]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[1][28]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[2][28]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[7][28]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[4][28]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[5][28]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[6][28]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[11][28]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[8][28]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[10][28]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[9][28]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[31][28]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[19][28]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[23][28]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[27][28]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[28][28]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[16][28]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[24][28]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[20][28]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[29][28]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[17][28]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[21][28]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[25][28]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[30][28]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[18][28]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[26][28]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[22][28]                                    ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~103                                                  ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~102                                                  ; 2       ;
; cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance|selector_2x32:selector_instance|result[27]~16 ; 2       ;
; cpu:cpu_instance|ID:id_stage|id_ex_pc4[27]                                                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[15][27]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[12][27]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[14][27]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[13][27]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[3][27]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[1][27]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[7][27]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[4][27]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[6][27]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[5][27]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[2][27]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[31][27]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[19][27]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[23][27]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[27][27]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[28][27]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[16][27]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[24][27]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[20][27]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[30][27]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[18][27]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[26][27]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[22][27]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[29][27]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[17][27]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[21][27]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[25][27]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[11][27]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[8][27]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[9][27]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[10][27]                                    ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~101                                                  ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~100                                                  ; 2       ;
; cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance|selector_2x32:selector_instance|result[26]~15 ; 2       ;
; cpu:cpu_instance|ID:id_stage|id_ex_pc4[26]                                                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[15][26]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[12][26]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[13][26]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[14][26]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[3][26]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[1][26]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[2][26]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[7][26]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[4][26]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[5][26]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[6][26]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[11][26]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[8][26]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[10][26]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[9][26]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[31][26]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[19][26]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[23][26]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[27][26]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[28][26]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[16][26]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[24][26]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[20][26]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[29][26]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[17][26]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[21][26]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[25][26]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[30][26]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[18][26]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[26][26]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[22][26]                                    ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~99                                                   ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~98                                                   ; 2       ;
; cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance|selector_2x32:selector_instance|result[25]~14 ; 2       ;
; cpu:cpu_instance|ID:id_stage|id_ex_pc4[25]                                                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[15][25]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[12][25]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[14][25]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[13][25]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[3][25]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[1][25]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[7][25]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[4][25]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[6][25]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[5][25]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[2][25]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[31][25]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[19][25]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[23][25]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[27][25]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[28][25]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[16][25]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[24][25]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[20][25]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[30][25]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[18][25]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[26][25]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[22][25]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[29][25]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[17][25]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[21][25]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[25][25]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[11][25]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[8][25]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[9][25]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[10][25]                                    ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~97                                                   ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~96                                                   ; 2       ;
; cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance|selector_2x32:selector_instance|result[24]~13 ; 2       ;
; cpu:cpu_instance|ID:id_stage|id_ex_pc4[24]                                                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[15][24]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[12][24]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[13][24]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[14][24]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[3][24]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[1][24]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[2][24]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[7][24]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[4][24]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[5][24]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[6][24]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[11][24]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[8][24]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[10][24]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[9][24]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[31][24]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[19][24]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[23][24]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[27][24]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[28][24]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[16][24]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[24][24]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[20][24]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[29][24]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[17][24]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[21][24]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[25][24]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[30][24]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[18][24]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[26][24]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[22][24]                                    ; 2       ;
; cpu:cpu_instance|selector_4x32:forward_data_selector|result[22]~74                                            ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~95                                                   ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~94                                                   ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~93                                                   ; 2       ;
; cpu:cpu_instance|ID:id_stage|id_ex_pc4[22]                                                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[15][22]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[12][22]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[13][22]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[14][22]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[3][22]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[1][22]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[2][22]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[7][22]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[4][22]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[5][22]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[6][22]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[11][22]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[8][22]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[10][22]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[9][22]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[31][22]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[19][22]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[23][22]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[27][22]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[28][22]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[16][22]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[24][22]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[20][22]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[29][22]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[17][22]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[21][22]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[25][22]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[30][22]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[18][22]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[26][22]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[22][22]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[23]~491                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[23]~490                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[15][23]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[12][23]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[14][23]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[13][23]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[3][23]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[1][23]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[7][23]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[4][23]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[6][23]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[5][23]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[2][23]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[31][23]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[19][23]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[23][23]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[27][23]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[28][23]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[16][23]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[24][23]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[20][23]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[30][23]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[18][23]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[26][23]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[22][23]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[29][23]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[17][23]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[21][23]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[25][23]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[11][23]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[8][23]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[9][23]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[10][23]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[23]~470                                    ; 2       ;
; cpu:cpu_instance|selector_4x32:forward_data_selector|result[23]~71                                            ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~92                                                   ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~91                                                   ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~90                                                   ; 2       ;
; cpu:cpu_instance|ID:id_stage|id_ex_pc4[23]                                                                    ; 2       ;
; cpu:cpu_instance|selector_4x32:forward_data_selector|result[20]~70                                            ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~89                                                   ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~88                                                   ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~87                                                   ; 2       ;
; cpu:cpu_instance|ID:id_stage|id_ex_pc4[20]                                                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[15][20]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[12][20]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[13][20]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[14][20]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[3][20]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[1][20]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[2][20]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[7][20]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[4][20]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[5][20]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[6][20]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[11][20]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[8][20]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[10][20]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[9][20]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[31][20]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[19][20]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[23][20]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[27][20]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[28][20]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[16][20]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[24][20]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[20][20]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[29][20]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[17][20]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[21][20]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[25][20]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[30][20]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[18][20]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[26][20]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[22][20]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[21]~448                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[21]~447                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[15][21]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[12][21]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[14][21]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[13][21]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[3][21]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[1][21]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[7][21]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[4][21]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[6][21]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[5][21]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[2][21]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[31][21]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[19][21]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[23][21]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[27][21]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[28][21]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[16][21]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[24][21]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[20][21]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[30][21]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[18][21]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[26][21]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[22][21]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[29][21]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[17][21]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[21][21]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[25][21]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[11][21]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[8][21]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[9][21]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[10][21]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[21]~427                                    ; 2       ;
; cpu:cpu_instance|selector_4x32:forward_data_selector|result[21]~67                                            ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~86                                                   ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~85                                                   ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~84                                                   ; 2       ;
; cpu:cpu_instance|ID:id_stage|id_ex_pc4[21]                                                                    ; 2       ;
; cpu:cpu_instance|selector_4x32:forward_data_selector|result[18]~66                                            ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~83                                                   ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~82                                                   ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~81                                                   ; 2       ;
; cpu:cpu_instance|ID:id_stage|id_ex_pc4[18]                                                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[15][18]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[12][18]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[13][18]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[14][18]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[3][18]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[1][18]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[2][18]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[7][18]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[4][18]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[5][18]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[6][18]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[11][18]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[8][18]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[10][18]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[9][18]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[31][18]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[19][18]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[23][18]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[27][18]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[28][18]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[16][18]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[24][18]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[20][18]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[29][18]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[17][18]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[21][18]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[25][18]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[30][18]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[18][18]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[26][18]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[22][18]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[19]~405                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[19]~404                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[15][19]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[12][19]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[14][19]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[13][19]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[3][19]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[1][19]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[7][19]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[4][19]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[6][19]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[5][19]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[2][19]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[31][19]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[19][19]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[23][19]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[27][19]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[28][19]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[16][19]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[24][19]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[20][19]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[30][19]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[18][19]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[26][19]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[22][19]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[29][19]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[17][19]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[21][19]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[25][19]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[11][19]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[8][19]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[9][19]                                     ; 2       ;
; cpu:cpu_instance|ID:id_stage|registers:registers_instance|register[10][19]                                    ; 2       ;
; cpu:cpu_instance|ID:id_stage|selector_2x32:rs_data_selector|result[19]~384                                    ; 2       ;
; cpu:cpu_instance|selector_4x32:forward_data_selector|result[19]~63                                            ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~80                                                   ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~79                                                   ; 2       ;
; cpu:cpu_instance|EX:ex_stage|alu:alu_instance|ShiftLeft0~78                                                   ; 2       ;
; cpu:cpu_instance|ID:id_stage|id_ex_pc4[19]                                                                    ; 2       ;
; cpu:cpu_instance|selector_4x32:forward_data_selector|result[16]~62                                            ; 2       ;
+---------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------+-------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                   ; Type ; Mode        ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF     ; Location    ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------+-------------+----------------------+-----------------+-----------------+
; cpu:cpu_instance|IF:if_stage|instruction_memory:instruction_memory_instance|rom:rom_instance|altsyncram:altsyncram_component|altsyncram_lva1:auto_generated|ALTSYNCRAM ; M4K  ; ROM         ; Dual Clocks  ; 64           ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2048 ; 64                          ; 32                          ; --                          ; --                          ; 2048                ; 1    ; rom.mif ; M4K_X11_Y11 ; Don't care           ; Don't care      ; Don't care      ;
; cpu:cpu_instance|MEM:mem_stage|data_memory:data_memory_instance|ram:ram_instance|altsyncram:altsyncram_component|altsyncram_oee1:auto_generated|ALTSYNCRAM             ; M4K  ; Single Port ; Single Clock ; 32           ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1024 ; 32                          ; 32                          ; --                          ; --                          ; 1024                ; 1    ; ram.mif ; M4K_X11_Y12 ; Don't care           ; Don't care      ; Don't care      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------+-------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 5,314 / 26,052 ( 20 % ) ;
; C16 interconnects           ; 19 / 1,156 ( 2 % )      ;
; C4 interconnects            ; 2,962 / 17,952 ( 16 % ) ;
; Direct links                ; 767 / 26,052 ( 3 % )    ;
; Global clocks               ; 2 / 8 ( 25 % )          ;
; Local interconnects         ; 1,814 / 8,256 ( 22 % )  ;
; R24 interconnects           ; 72 / 1,020 ( 7 % )      ;
; R4 interconnects            ; 3,673 / 22,440 ( 16 % ) ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 14.26) ; Number of LABs  (Total = 231) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 2                             ;
; 2                                           ; 4                             ;
; 3                                           ; 1                             ;
; 4                                           ; 4                             ;
; 5                                           ; 2                             ;
; 6                                           ; 3                             ;
; 7                                           ; 2                             ;
; 8                                           ; 3                             ;
; 9                                           ; 2                             ;
; 10                                          ; 4                             ;
; 11                                          ; 7                             ;
; 12                                          ; 2                             ;
; 13                                          ; 10                            ;
; 14                                          ; 13                            ;
; 15                                          ; 24                            ;
; 16                                          ; 148                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.29) ; Number of LABs  (Total = 231) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 190                           ;
; 1 Clock                            ; 191                           ;
; 1 Clock enable                     ; 28                            ;
; 1 Sync. clear                      ; 12                            ;
; 2 Clock enables                    ; 109                           ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.58) ; Number of LABs  (Total = 231) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 4                             ;
; 3                                            ; 0                             ;
; 4                                            ; 4                             ;
; 5                                            ; 1                             ;
; 6                                            ; 5                             ;
; 7                                            ; 0                             ;
; 8                                            ; 3                             ;
; 9                                            ; 1                             ;
; 10                                           ; 2                             ;
; 11                                           ; 2                             ;
; 12                                           ; 3                             ;
; 13                                           ; 6                             ;
; 14                                           ; 4                             ;
; 15                                           ; 11                            ;
; 16                                           ; 34                            ;
; 17                                           ; 14                            ;
; 18                                           ; 19                            ;
; 19                                           ; 12                            ;
; 20                                           ; 13                            ;
; 21                                           ; 7                             ;
; 22                                           ; 12                            ;
; 23                                           ; 13                            ;
; 24                                           ; 9                             ;
; 25                                           ; 7                             ;
; 26                                           ; 5                             ;
; 27                                           ; 4                             ;
; 28                                           ; 7                             ;
; 29                                           ; 3                             ;
; 30                                           ; 2                             ;
; 31                                           ; 7                             ;
; 32                                           ; 17                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.84) ; Number of LABs  (Total = 231) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 0                             ;
; 1                                                ; 3                             ;
; 2                                                ; 7                             ;
; 3                                                ; 2                             ;
; 4                                                ; 13                            ;
; 5                                                ; 11                            ;
; 6                                                ; 18                            ;
; 7                                                ; 10                            ;
; 8                                                ; 16                            ;
; 9                                                ; 20                            ;
; 10                                               ; 16                            ;
; 11                                               ; 11                            ;
; 12                                               ; 14                            ;
; 13                                               ; 9                             ;
; 14                                               ; 15                            ;
; 15                                               ; 15                            ;
; 16                                               ; 29                            ;
; 17                                               ; 10                            ;
; 18                                               ; 4                             ;
; 19                                               ; 1                             ;
; 20                                               ; 1                             ;
; 21                                               ; 0                             ;
; 22                                               ; 1                             ;
; 23                                               ; 1                             ;
; 24                                               ; 4                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 22.68) ; Number of LABs  (Total = 231) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 0                             ;
; 3                                            ; 2                             ;
; 4                                            ; 1                             ;
; 5                                            ; 3                             ;
; 6                                            ; 2                             ;
; 7                                            ; 2                             ;
; 8                                            ; 4                             ;
; 9                                            ; 2                             ;
; 10                                           ; 2                             ;
; 11                                           ; 4                             ;
; 12                                           ; 4                             ;
; 13                                           ; 5                             ;
; 14                                           ; 2                             ;
; 15                                           ; 5                             ;
; 16                                           ; 15                            ;
; 17                                           ; 6                             ;
; 18                                           ; 10                            ;
; 19                                           ; 8                             ;
; 20                                           ; 4                             ;
; 21                                           ; 10                            ;
; 22                                           ; 9                             ;
; 23                                           ; 9                             ;
; 24                                           ; 11                            ;
; 25                                           ; 11                            ;
; 26                                           ; 8                             ;
; 27                                           ; 8                             ;
; 28                                           ; 16                            ;
; 29                                           ; 16                            ;
; 30                                           ; 21                            ;
; 31                                           ; 18                            ;
; 32                                           ; 10                            ;
; 33                                           ; 1                             ;
; 34                                           ; 0                             ;
; 35                                           ; 1                             ;
; 36                                           ; 0                             ;
; 37                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119004): Automatically selected device EP2C8F256C6 for design computer
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C5F256C6 is compatible
    Info (176445): Device EP2C15AF256C6 is compatible
    Info (176445): Device EP2C20F256C6 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location C3
    Info (169125): Pin ~nCSO~ is reserved at location F4
    Info (169125): Pin ~LVDS54p/nCEO~ is reserved at location N14
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 66 pins of 66 total pins
    Info (169086): Pin pc[0] not assigned to an exact location on the device
    Info (169086): Pin pc[1] not assigned to an exact location on the device
    Info (169086): Pin pc[2] not assigned to an exact location on the device
    Info (169086): Pin pc[3] not assigned to an exact location on the device
    Info (169086): Pin pc[4] not assigned to an exact location on the device
    Info (169086): Pin pc[5] not assigned to an exact location on the device
    Info (169086): Pin pc[6] not assigned to an exact location on the device
    Info (169086): Pin pc[7] not assigned to an exact location on the device
    Info (169086): Pin pc[8] not assigned to an exact location on the device
    Info (169086): Pin pc[9] not assigned to an exact location on the device
    Info (169086): Pin pc[10] not assigned to an exact location on the device
    Info (169086): Pin pc[11] not assigned to an exact location on the device
    Info (169086): Pin pc[12] not assigned to an exact location on the device
    Info (169086): Pin pc[13] not assigned to an exact location on the device
    Info (169086): Pin pc[14] not assigned to an exact location on the device
    Info (169086): Pin pc[15] not assigned to an exact location on the device
    Info (169086): Pin pc[16] not assigned to an exact location on the device
    Info (169086): Pin pc[17] not assigned to an exact location on the device
    Info (169086): Pin pc[18] not assigned to an exact location on the device
    Info (169086): Pin pc[19] not assigned to an exact location on the device
    Info (169086): Pin pc[20] not assigned to an exact location on the device
    Info (169086): Pin pc[21] not assigned to an exact location on the device
    Info (169086): Pin pc[22] not assigned to an exact location on the device
    Info (169086): Pin pc[23] not assigned to an exact location on the device
    Info (169086): Pin pc[24] not assigned to an exact location on the device
    Info (169086): Pin pc[25] not assigned to an exact location on the device
    Info (169086): Pin pc[26] not assigned to an exact location on the device
    Info (169086): Pin pc[27] not assigned to an exact location on the device
    Info (169086): Pin pc[28] not assigned to an exact location on the device
    Info (169086): Pin pc[29] not assigned to an exact location on the device
    Info (169086): Pin pc[30] not assigned to an exact location on the device
    Info (169086): Pin pc[31] not assigned to an exact location on the device
    Info (169086): Pin aixin[0] not assigned to an exact location on the device
    Info (169086): Pin aixin[1] not assigned to an exact location on the device
    Info (169086): Pin aixin[2] not assigned to an exact location on the device
    Info (169086): Pin aixin[3] not assigned to an exact location on the device
    Info (169086): Pin aixin[4] not assigned to an exact location on the device
    Info (169086): Pin aixin[5] not assigned to an exact location on the device
    Info (169086): Pin aixin[6] not assigned to an exact location on the device
    Info (169086): Pin aixin[7] not assigned to an exact location on the device
    Info (169086): Pin aixin[8] not assigned to an exact location on the device
    Info (169086): Pin aixin[9] not assigned to an exact location on the device
    Info (169086): Pin aixin[10] not assigned to an exact location on the device
    Info (169086): Pin aixin[11] not assigned to an exact location on the device
    Info (169086): Pin aixin[12] not assigned to an exact location on the device
    Info (169086): Pin aixin[13] not assigned to an exact location on the device
    Info (169086): Pin aixin[14] not assigned to an exact location on the device
    Info (169086): Pin aixin[15] not assigned to an exact location on the device
    Info (169086): Pin aixin[16] not assigned to an exact location on the device
    Info (169086): Pin aixin[17] not assigned to an exact location on the device
    Info (169086): Pin aixin[18] not assigned to an exact location on the device
    Info (169086): Pin aixin[19] not assigned to an exact location on the device
    Info (169086): Pin aixin[20] not assigned to an exact location on the device
    Info (169086): Pin aixin[21] not assigned to an exact location on the device
    Info (169086): Pin aixin[22] not assigned to an exact location on the device
    Info (169086): Pin aixin[23] not assigned to an exact location on the device
    Info (169086): Pin aixin[24] not assigned to an exact location on the device
    Info (169086): Pin aixin[25] not assigned to an exact location on the device
    Info (169086): Pin aixin[26] not assigned to an exact location on the device
    Info (169086): Pin aixin[27] not assigned to an exact location on the device
    Info (169086): Pin aixin[28] not assigned to an exact location on the device
    Info (169086): Pin aixin[29] not assigned to an exact location on the device
    Info (169086): Pin aixin[30] not assigned to an exact location on the device
    Info (169086): Pin aixin[31] not assigned to an exact location on the device
    Info (169086): Pin clock not assigned to an exact location on the device
    Info (169086): Pin reset not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Warning (332125): Found combinational loop of 10 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux0~9|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~62|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~62|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~62|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~62|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux0~4|datad"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux0~4|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux0~6|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux0~6|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux0~9|datac"
Warning (332125): Found combinational loop of 10 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux1~11|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~60|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~60|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~60|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~60|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux1~6|datad"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux1~6|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux1~8|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux1~8|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux1~11|datac"
Warning (332125): Found combinational loop of 12 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~58|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~58|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux2~14|datad"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux2~14|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux2~17|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux2~17|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux2~18|datad"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux2~18|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux2~20|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux2~20|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~58|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~58|combout"
Warning (332125): Found combinational loop of 12 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~56|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~56|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux3~4|datad"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux3~4|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux3~7|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux3~7|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux3~8|datad"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux3~8|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux3~10|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux3~10|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~56|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~56|combout"
Warning (332125): Found combinational loop of 12 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~54|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~54|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux4~4|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux4~4|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux4~5|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux4~5|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux4~8|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux4~8|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux4~9|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux4~9|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~54|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~54|combout"
Warning (332125): Found combinational loop of 10 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~52|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~52|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux5~4|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux5~4|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux5~8|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux5~8|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux5~9|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux5~9|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~52|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~52|combout"
Warning (332125): Found combinational loop of 12 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~50|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~50|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux6~4|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux6~4|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux6~5|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux6~5|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux6~8|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux6~8|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux6~9|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux6~9|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~50|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~50|combout"
Warning (332125): Found combinational loop of 10 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~48|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~48|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux7~13|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux7~13|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux7~17|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux7~17|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux7~18|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux7~18|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~48|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~48|combout"
Warning (332125): Found combinational loop of 14 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~46|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~46|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux8~2|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux8~2|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux8~3|datad"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux8~3|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux8~4|datad"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux8~4|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux8~5|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux8~5|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux8~8|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux8~8|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~46|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~46|combout"
Warning (332125): Found combinational loop of 12 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~44|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~44|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux9~2|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux9~2|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux9~3|datad"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux9~3|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux9~4|datad"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux9~4|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux9~8|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux9~8|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~44|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~44|combout"
Warning (332125): Found combinational loop of 14 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~42|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~42|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux10~7|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux10~7|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux10~8|datad"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux10~8|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux10~9|datad"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux10~9|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux10~10|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux10~10|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux10~13|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux10~13|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~42|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~42|combout"
Warning (332125): Found combinational loop of 12 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~40|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~40|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux11~2|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux11~2|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux11~3|datad"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux11~3|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux11~4|datad"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux11~4|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux11~8|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux11~8|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~40|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~40|combout"
Warning (332125): Found combinational loop of 14 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~38|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~38|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux12~2|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux12~2|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux12~3|datad"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux12~3|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux12~4|datad"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux12~4|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux12~5|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux12~5|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux12~8|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux12~8|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~38|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~38|combout"
Warning (332125): Found combinational loop of 12 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~36|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~36|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux13~2|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux13~2|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux13~3|datad"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux13~3|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux13~4|datad"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux13~4|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux13~8|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux13~8|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~36|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~36|combout"
Warning (332125): Found combinational loop of 14 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~34|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~34|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux14~2|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux14~2|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux14~3|datad"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux14~3|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux14~4|datad"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux14~4|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux14~5|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux14~5|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux14~8|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux14~8|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~34|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~34|combout"
Warning (332125): Found combinational loop of 12 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~32|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~32|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux15~14|datad"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux15~14|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux15~8|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux15~8|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux15~10|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux15~10|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux15~13|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux15~13|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~32|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~32|combout"
Warning (332125): Found combinational loop of 12 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~30|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~30|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux16~13|datad"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux16~13|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux16~6|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux16~6|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux16~8|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux16~8|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux16~12|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux16~12|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~30|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~30|combout"
Warning (332125): Found combinational loop of 10 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~28|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~28|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux17~16|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux17~16|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux17~17|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux17~17|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux17~18|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux17~18|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~28|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~28|combout"
Warning (332125): Found combinational loop of 10 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~26|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~26|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux18~6|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux18~6|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux18~7|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux18~7|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux18~8|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux18~8|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~26|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~26|combout"
Warning (332125): Found combinational loop of 10 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~24|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~24|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux19~6|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux19~6|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux19~7|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux19~7|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux19~8|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux19~8|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~24|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~24|combout"
Warning (332125): Found combinational loop of 10 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~22|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~22|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux20~6|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux20~6|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux20~7|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux20~7|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux20~8|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux20~8|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~22|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~22|combout"
Warning (332125): Found combinational loop of 10 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~20|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~20|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux21~6|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux21~6|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux21~7|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux21~7|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux21~8|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux21~8|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~20|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~20|combout"
Warning (332125): Found combinational loop of 10 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~18|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~18|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux22~6|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux22~6|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux22~7|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux22~7|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux22~8|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux22~8|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~18|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~18|combout"
Warning (332125): Found combinational loop of 10 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~16|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~16|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux23~6|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux23~6|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux23~7|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux23~7|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux23~8|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux23~8|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~16|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~16|combout"
Warning (332125): Found combinational loop of 10 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~14|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~14|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux24~16|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux24~16|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux24~17|datad"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux24~17|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux24~18|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux24~18|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~14|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~14|combout"
Warning (332125): Found combinational loop of 10 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux25~8|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~12|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~12|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~12|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~12|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux25~6|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux25~6|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux25~7|datad"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux25~7|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux25~8|datac"
Warning (332125): Found combinational loop of 10 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~10|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~10|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux26~6|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux26~6|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux26~7|datad"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux26~7|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux26~8|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux26~8|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~10|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~10|combout"
Warning (332125): Found combinational loop of 10 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~8|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~8|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux27~6|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux27~6|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux27~7|datad"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux27~7|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux27~8|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux27~8|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~8|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~8|combout"
Warning (332125): Found combinational loop of 12 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~6|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~6|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux28~6|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux28~6|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux28~7|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux28~7|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux28~8|datad"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux28~8|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux28~9|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux28~9|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~6|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~6|combout"
Warning (332125): Found combinational loop of 12 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~4|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~4|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux29~6|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux29~6|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux29~8|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux29~8|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux29~9|datad"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux29~9|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux29~10|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux29~10|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~4|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~4|combout"
Warning (332125): Found combinational loop of 12 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~2|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~2|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux30~3|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux30~3|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux30~5|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux30~5|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux30~7|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux30~7|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux30~13|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux30~13|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~2|dataa"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~2|combout"
Warning (332125): Found combinational loop of 10 nodes
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~0|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add32~0|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux31~2|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux31~2|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux31~3|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux31~3|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux31~6|datac"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Mux31~6|combout"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~0|datab"
    Warning (332126): Node "cpu_instance|ex_stage|alu_instance|Add2~0|combout"
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clock (placed in PIN H2 (CLK0, LVDSCLK0p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node reset (placed in PIN H1 (CLK1, LVDSCLK0n, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 32 registers into blocks of type EC
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 64 (unused VREF, 3.3V VCCIO, 0 input, 64 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  39 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  46 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:07
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 13% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9
Info (170194): Fitter routing operations ending: elapsed time is 00:00:05
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 2.86 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 64 output pins without output pin load capacitance assignment
    Info (306007): Pin "pc[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pc[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "aixin[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info (144001): Generated suppressed messages file E:/Project/Verilog/computer/output_files/computer.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 398 warnings
    Info: Peak virtual memory: 4857 megabytes
    Info: Processing ended: Wed Jul 01 11:54:10 2020
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:19


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/Project/Verilog/computer/output_files/computer.fit.smsg.


