*** Starting GigaPlace ***
**INFO: user set placement options

**INFO: user set opt options
setOptMode -activeHoldViews { best_case } -activeSetupViews { worst_Case } -autoSetupViews { worst_Case} -drcMargin 0 -effort high -fixDrc true -optimizeFF true -setupTargetSlack 0
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
Deleted 0 physical inst  (cell - / prefix -).
No user setting net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=8 (0 fixed + 8 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=12 #term=37 #term/net=3.08, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=5
stdCell: 8 single + 0 double + 0 multi
Total standard cell length = 0.0186 (mm), area = 0.0000 (mm^2)
Average module density = 0.660.
Density for the design = 0.660.
       = stdcell_area 93 sites (33 um^2) / alloc_area 141 sites (51 um^2).
Pin Density = 0.2624.
            = total # of pins 37 / total area 141.
=== lastAutoLevel = 3 
=== macro end level: 6 ===
Total number of fetched objects 12
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2171.67 CPU=0:00:00.0 REAL=0:00:00.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2114.4M
Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2114.4M
Total number of fetched objects 12
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2179.67 CPU=0:00:00.0 REAL=0:00:00.0)
Iteration  3: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:02.6 real = 0:00:02.0 mem = 2122.4M
Iteration  4: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2122.4M
Iteration  5: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2122.4M
Iteration  6: Total net bbox = 9.910e+01 (5.91e+01 4.00e+01)
              Est.  stn bbox = 1.043e+02 (6.21e+01 4.22e+01)
              cpu = 0:00:02.6 real = 0:00:02.0 mem = 2122.4M
Finished Global Placement (cpu=0:00:02.6, real=0:00:02.0, mem=2122.4M)
Info: 0 clock gating cells identified, 0 (on average) moved
counter
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:34 mem=1645.1M) ***
Total net bbox length = 9.910e+01 (5.910e+01 4.000e+01) (ext = 7.750e+01)
Move report: Detail placement moves 8 insts, mean move: 2.06 um, max move: 4.00 um
	Max move on inst (out_reg[0]): (7.40, 6.40) --> (5.20, 4.60)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1645.1MB
Summary Report:
Instances move: 8 (out of 8 movable)
Instances flipped: 0
Mean displacement: 2.06 um
Max displacement: 4.00 um (Instance: out_reg[0]) (7.4, 6.4) -> (5.2, 4.6)
	Length: 19 sites, height: 1 rows, site name: CORE, cell type: DFQM2RA
Total net bbox length = 1.171e+02 (6.510e+01 5.200e+01) (ext = 6.710e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1645.1MB
*** Finished refinePlace (0:02:34 mem=1645.1M) ***
*** Finished Initial Placement (cpu=0:00:04.6, real=0:00:05.0, mem=1645.1M) ***
Starting congestion repair ...
[NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=168 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 12 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.220000e+01um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 32
[NR-eGR] Layer2(ME2)(V) length: 2.040000e+01um, number of vias: 35
[NR-eGR] Layer3(ME3)(H) length: 2.900000e+01um, number of vias: 3
[NR-eGR] Layer4(ME4)(V) length: 3.600000e+00um, number of vias: 0
[NR-eGR] Layer5(ME5)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.300000e+01um, number of vias: 70
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
***** Total cpu  0:0:5
***** Total real time  0:0:6
**placeDesign ... cpu = 0: 0: 5, real = 0: 0: 6, mem = 1645.1M **
**WARN: (IMPOPT-576):	5 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1667.1M, totSessionCpu=0:02:36 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1667.1M)
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1661.121M)
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
AAE DB initialization (MEM=1719.95 CPU=0:00:00.1 REAL=0:00:00.0) 
Total number of fetched objects 12
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2284.12 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:03.0 totSessionCpu=0:02:40 mem=2284.1M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst_Case 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  8.637  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    7    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.957%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 2228.9M, totSessionCpu=0:02:40 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2228.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2228.9M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+---------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
+--------+--------+----------+------------+--------+----------+---------+---------------+
|   0.000|   0.000|    65.96%|   0:00:00.0| 2456.3M|worst_Case|       NA| NA            |
+--------+--------+----------+------------+--------+----------+---------+---------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2456.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2456.3M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization

Active setup views:
 worst_Case
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0404
real setup target slack: 0.0404
[NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 2302.7 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=168 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 12 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.220000e+01um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 2302.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.00 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:02:50 mem=2302.7M) ***
incr SKP is on..., with optDC mode
Move report: Timing Driven Placement moves 8 insts, mean move: 2.05 um, max move: 4.00 um
	Max move on inst (out_reg[0]): (5.20, 4.60) --> (7.40, 6.40)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2302.7MB
Move report: Detail placement moves 8 insts, mean move: 2.05 um, max move: 4.00 um
	Max move on inst (out_reg[0]): (7.40, 6.40) --> (5.20, 4.60)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2302.7MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2302.7MB
*** Finished refinePlace (0:02:51 mem=2302.7M) ***
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=168 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 12 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.220000e+01um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 32
[NR-eGR] Layer2(ME2)(V) length: 2.040000e+01um, number of vias: 35
[NR-eGR] Layer3(ME3)(H) length: 2.900000e+01um, number of vias: 3
[NR-eGR] Layer4(ME4)(V) length: 3.600000e+00um, number of vias: 0
[NR-eGR] Layer5(ME5)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.300000e+01um, number of vias: 70
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2253.0M)
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2253.016M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:15, real = 0:00:14, mem = 2253.0M, totSessionCpu=0:02:51 **
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 12
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2358.43 CPU=0:00:00.0 REAL=0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 65.96
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    65.96%|        -|   0.000|   0.000|   0:00:00.0| 2454.8M|
|    65.96%|        0|   0.000|   0.000|   0:00:00.0| 2454.8M|
|    65.96%|        0|   0.000|   0.000|   0:00:00.0| 2454.8M|
|    65.96%|        0|   0.000|   0.000|   0:00:00.0| 2454.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 65.96
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:01.0) **
*** Starting refinePlace (0:02:53 mem=2454.8M) ***
Total net bbox length = 1.171e+02 (6.510e+01 5.200e+01) (ext = 6.710e+01)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2454.8MB
Summary Report:
Instances move: 0 (out of 8 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.171e+02 (6.510e+01 5.200e+01) (ext = 6.710e+01)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2454.8MB
*** Finished refinePlace (0:02:53 mem=2454.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2454.8M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2454.8M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=2305.21M, totSessionCpu=0:02:53).
[NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=168 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=12  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 12 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=800  L6=800  L7=1600  L8=1600  L9=12000
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [2, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.220000e+01um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 32
[NR-eGR] Layer2(ME2)(V) length: 2.040000e+01um, number of vias: 35
[NR-eGR] Layer3(ME3)(H) length: 2.900000e+01um, number of vias: 3
[NR-eGR] Layer4(ME4)(V) length: 3.600000e+00um, number of vias: 0
[NR-eGR] Layer5(ME5)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer6(ME6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(AL_RDL)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.300000e+01um, number of vias: 70
[NR-eGR] End Peak syMemory usage = 2261.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2261.047M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 12
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2375.49 CPU=0:00:00.0 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 8.64 |          0|          0|          0|  65.96  |            |           |
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 8.64 |          0|          0|          0|  65.96  |   0:00:00.0|    2451.8M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2451.8M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2432.7M)
Compute RC Scale Done ...
doiPBLastSyncSlave
Extraction called for design 'counter' of instances=8 and nets=14 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2283.039M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Total number of fetched objects 12
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2364.45 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:02:54 mem=2364.4M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:18, real = 0:00:17, mem = 2309.2M, totSessionCpu=0:02:54 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst_Case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.637  |  9.150  |  8.637  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    7    |    3    |    6    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.957%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:17, mem = 2307.2M, totSessionCpu=0:02:54 **
*** Finished optDesign ***
*** Free Virtual Timing Model ...(mem=2307.2M)
**place_opt_design ... cpu = 0:00:25, real = 0:00:26, mem = 2240.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665           5  %s : Net has unplaced terms or is connec...
*** Message Summary: 13 warning(s), 0 error(s)

