|BancoRegistro
addrRa[0] => Mux0.IN2
addrRa[0] => Mux1.IN2
addrRa[0] => Mux2.IN2
addrRa[0] => Mux3.IN2
addrRa[1] => Mux0.IN1
addrRa[1] => Mux1.IN1
addrRa[1] => Mux2.IN1
addrRa[1] => Mux3.IN1
addrRa[2] => Mux0.IN0
addrRa[2] => Mux1.IN0
addrRa[2] => Mux2.IN0
addrRa[2] => Mux3.IN0
addrRb[0] => Mux4.IN2
addrRb[0] => Mux5.IN2
addrRb[0] => Mux6.IN2
addrRb[0] => Mux7.IN2
addrRb[1] => Mux4.IN1
addrRb[1] => Mux5.IN1
addrRb[1] => Mux6.IN1
addrRb[1] => Mux7.IN1
addrRb[2] => Mux4.IN0
addrRb[2] => Mux5.IN0
addrRb[2] => Mux6.IN0
addrRb[2] => Mux7.IN0
datOutRa[0] << Mux3.DB_MAX_OUTPUT_PORT_TYPE
datOutRa[1] << Mux2.DB_MAX_OUTPUT_PORT_TYPE
datOutRa[2] << Mux1.DB_MAX_OUTPUT_PORT_TYPE
datOutRa[3] << Mux0.DB_MAX_OUTPUT_PORT_TYPE
datOutRb[0] << Mux7.DB_MAX_OUTPUT_PORT_TYPE
datOutRb[1] << Mux6.DB_MAX_OUTPUT_PORT_TYPE
datOutRb[2] << Mux5.DB_MAX_OUTPUT_PORT_TYPE
datOutRb[3] << Mux4.DB_MAX_OUTPUT_PORT_TYPE
addrW[0] => Decoder0.IN2
addrW[1] => Decoder0.IN1
addrW[2] => Decoder0.IN0
datW[0] => breg.DATAB
datW[0] => breg.DATAB
datW[0] => breg.DATAB
datW[0] => breg.DATAB
datW[0] => breg.DATAB
datW[0] => breg.DATAB
datW[0] => breg.DATAB
datW[0] => breg.DATAB
datW[1] => breg.DATAB
datW[1] => breg.DATAB
datW[1] => breg.DATAB
datW[1] => breg.DATAB
datW[1] => breg.DATAB
datW[1] => breg.DATAB
datW[1] => breg.DATAB
datW[1] => breg.DATAB
datW[2] => breg.DATAB
datW[2] => breg.DATAB
datW[2] => breg.DATAB
datW[2] => breg.DATAB
datW[2] => breg.DATAB
datW[2] => breg.DATAB
datW[2] => breg.DATAB
datW[2] => breg.DATAB
datW[3] => breg.DATAB
datW[3] => breg.DATAB
datW[3] => breg.DATAB
datW[3] => breg.DATAB
datW[3] => breg.DATAB
datW[3] => breg.DATAB
datW[3] => breg.DATAB
datW[3] => breg.DATAB
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
RegWrite => breg.OUTPUTSELECT
clk => breg[0][0].CLK
clk => breg[0][1].CLK
clk => breg[0][2].CLK
clk => breg[0][3].CLK
clk => breg[1][0].CLK
clk => breg[1][1].CLK
clk => breg[1][2].CLK
clk => breg[1][3].CLK
clk => breg[2][0].CLK
clk => breg[2][1].CLK
clk => breg[2][2].CLK
clk => breg[2][3].CLK
clk => breg[3][0].CLK
clk => breg[3][1].CLK
clk => breg[3][2].CLK
clk => breg[3][3].CLK
clk => breg[4][0].CLK
clk => breg[4][1].CLK
clk => breg[4][2].CLK
clk => breg[4][3].CLK
clk => breg[5][0].CLK
clk => breg[5][1].CLK
clk => breg[5][2].CLK
clk => breg[5][3].CLK
clk => breg[6][0].CLK
clk => breg[6][1].CLK
clk => breg[6][2].CLK
clk => breg[6][3].CLK
clk => breg[7][0].CLK
clk => breg[7][1].CLK
clk => breg[7][2].CLK
clk => breg[7][3].CLK
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT
rst => breg.OUTPUTSELECT


