

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Mon May 20 13:45:17 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  25.00 ns|  7.015 ns|     6.75 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline |
    |   min   |   max   |    min   |    max   | min |  max  |   Type   |
    +---------+---------+----------+----------+-----+-------+----------+
    |    12102|    12354|  0.303 ms|  0.309 ms|  602|  12338|  dataflow|
    +---------+---------+----------+----------+-----+-------+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-------+------------------------------------------+
        |                                                                                       |                                                                        |  Latency (cycles) |   Latency (absolute)  |   Interval  |                 Pipeline                 |
        |                                        Instance                                       |                                 Module                                 |   min   |   max   |    min    |    max    | min |  max  |                   Type                   |
        +---------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-------+------------------------------------------+
        |grp_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_s_fu_368      |zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_s  |      163|      163|   4.075 us|   4.075 us|  163|    163|                                        no|
        |grp_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_375         |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s     |      601|     6151|  15.025 us|   0.154 ms|  601|   6151|                                        no|
        |grp_relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_s_fu_415         |relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_s     |      106|      106|   2.650 us|   2.650 us|  106|    106|                                        no|
        |grp_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_421      |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s  |      106|      106|   2.650 us|   2.650 us|  106|    106|                                        no|
        |grp_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_s_fu_459      |zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_s  |       61|       61|   1.525 us|   1.525 us|   61|     61|                                        no|
        |grp_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_465         |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_s     |      193|    12337|   4.825 us|   0.308 ms|  193|  12337|                                        no|
        |grp_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_s_fu_571         |relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_s     |       26|       26|   0.650 us|   0.650 us|   26|     26|                                        no|
        |grp_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_s_fu_577      |pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_s  |       26|       26|   0.650 us|   0.650 us|   26|     26|                                        no|
        |grp_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_s_fu_633          |concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_s      |       13|       13|   0.325 us|   0.325 us|   13|     13|                                        no|
        |grp_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_s_fu_641            |dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_s        |      301|      302|   7.525 us|   7.550 us|  301|    301|  loop rewind stp(delay=0 clock cycles(s))|
        |call_ln80_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_s_fu_651  |relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_s    |        0|        0|       0 ns|       0 ns|    0|      0|                                        no|
        |grp_dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_s_fu_657            |dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_s        |        7|        8|   0.175 us|   0.200 us|    7|      7|  loop rewind stp(delay=0 clock cycles(s))|
        |grp_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_s_fu_665               |sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_s           |        2|        2|  50.000 ns|  50.000 ns|    2|      2|                                        no|
        +---------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-------+------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%layer19_out = alloca i64 1"   --->   Operation 28 'alloca' 'layer19_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 150> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%layer2_out = alloca i64 1"   --->   Operation 29 'alloca' 'layer2_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 104> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%layer4_out = alloca i64 1"   --->   Operation 30 'alloca' 'layer4_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 104> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%layer5_out = alloca i64 1"   --->   Operation 31 'alloca' 'layer5_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 24> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%layer20_out = alloca i64 1"   --->   Operation 32 'alloca' 'layer20_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 48> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%layer6_out = alloca i64 1"   --->   Operation 33 'alloca' 'layer6_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 112> <Depth = 24> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%layer8_out = alloca i64 1"   --->   Operation 34 'alloca' 'layer8_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 70> <Depth = 24> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%layer9_out = alloca i64 1"   --->   Operation 35 'alloca' 'layer9_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 112> <Depth = 6> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%layer12_out = alloca i64 1"   --->   Operation 36 'alloca' 'layer12_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 688> <Depth = 1> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%layer13_out = alloca i64 1"   --->   Operation 37 'alloca' 'layer13_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 112> <Depth = 1> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%layer15_out = alloca i64 1"   --->   Operation 38 'alloca' 'layer15_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 70> <Depth = 1> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%layer16_out = alloca i64 1"   --->   Operation 39 'alloca' 'layer16_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln39 = call void @zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config19>, i16 %y_profile_input, i16 %layer19_out" [firmware/myproject.cpp:39]   --->   Operation 40 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln39 = call void @zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config19>, i16 %y_profile_input, i16 %layer19_out" [firmware/myproject.cpp:39]   --->   Operation 41 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln43 = call void @conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>, i16 %layer19_out, i64 %layer2_out, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12, i16 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1, i16 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer, i32 %sX_3, i32 %sY_3, i32 %pY_3, i32 %pX_3, i2 %outidx_2, i9 %w2" [firmware/myproject.cpp:43]   --->   Operation 42 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln43 = call void @conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>, i16 %layer19_out, i64 %layer2_out, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12, i16 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1, i16 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer, i32 %sX_3, i32 %sY_3, i32 %pY_3, i32 %pX_3, i2 %outidx_2, i9 %w2" [firmware/myproject.cpp:43]   --->   Operation 43 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln47 = call void @relu<array<ap_fixed,4u>,array<ap_ufixed<10,0,4,0,0>,4u>,relu_config4>, i64 %layer2_out, i40 %layer4_out" [firmware/myproject.cpp:47]   --->   Operation 44 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln47 = call void @relu<array<ap_fixed,4u>,array<ap_ufixed<10,0,4,0,0>,4u>,relu_config4>, i64 %layer2_out, i40 %layer4_out" [firmware/myproject.cpp:47]   --->   Operation 45 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 46 [2/2] (0.00ns)   --->   "%call_ln51 = call void @pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5>, i40 %layer4_out, i64 %layer5_out, i32 %sY_1, i32 %pY_1, i32 %pX_1, i32 %sX_1, i10 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6, i10 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5, i10 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4, i10 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_14, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_13, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_12, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_11, i10 %void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3, i10 %void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2, i10 %void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1, i10 %void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer" [firmware/myproject.cpp:51]   --->   Operation 46 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln51 = call void @pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5>, i40 %layer4_out, i64 %layer5_out, i32 %sY_1, i32 %pY_1, i32 %pX_1, i32 %sX_1, i10 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6, i10 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5, i10 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4, i10 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_14, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_13, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_12, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_11, i10 %void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3, i10 %void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2, i10 %void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1, i10 %void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer" [firmware/myproject.cpp:51]   --->   Operation 47 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln55 = call void @zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config20>, i64 %layer5_out, i64 %layer20_out" [firmware/myproject.cpp:55]   --->   Operation 48 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln55 = call void @zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config20>, i64 %layer5_out, i64 %layer20_out" [firmware/myproject.cpp:55]   --->   Operation 49 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 50 [2/2] (0.00ns)   --->   "%call_ln59 = call void @conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,7u>,config6>, i64 %layer20_out, i112 %layer6_out, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_7, i16 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_3, i16 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_6, i16 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_2, i16 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_5, i16 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_1, i16 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_4, i16 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E, i32 %sX_2, i32 %sY_2, i32 %pY_2, i32 %pX_2, i3 %outidx_1, i9 %w6" [firmware/myproject.cpp:59]   --->   Operation 50 'call' 'call_ln59' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln59 = call void @conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,7u>,config6>, i64 %layer20_out, i112 %layer6_out, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_7, i16 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_3, i16 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_6, i16 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_2, i16 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_5, i16 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_1, i16 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_4, i16 %p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E, i32 %sX_2, i32 %sY_2, i32 %pY_2, i32 %pX_2, i3 %outidx_1, i9 %w6" [firmware/myproject.cpp:59]   --->   Operation 51 'call' 'call_ln59' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 52 [2/2] (0.00ns)   --->   "%call_ln63 = call void @relu<array<ap_fixed,7u>,array<ap_ufixed<10,0,4,0,0>,7u>,relu_config8>, i112 %layer6_out, i70 %layer8_out" [firmware/myproject.cpp:63]   --->   Operation 52 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln63 = call void @relu<array<ap_fixed,7u>,array<ap_ufixed<10,0,4,0,0>,7u>,relu_config8>, i112 %layer6_out, i70 %layer8_out" [firmware/myproject.cpp:63]   --->   Operation 53 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln67 = call void @pooling2d_cl<array<ap_ufixed,7u>,array<ap_fixed<16,6,5,3,0>,7u>,config9>, i70 %layer8_out, i112 %layer9_out, i32 %sY, i32 %pY, i32 %pX, i32 %sX, i10 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2, i10 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1, i10 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_10, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_9, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_8, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_7, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_6, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_5, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_4, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_3, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_2, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_1, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a, i10 %void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_6, i10 %void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_5, i10 %void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_4, i10 %void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_3, i10 %void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_2, i10 %void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_1, i10 %void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer" [firmware/myproject.cpp:67]   --->   Operation 54 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln67 = call void @pooling2d_cl<array<ap_ufixed,7u>,array<ap_fixed<16,6,5,3,0>,7u>,config9>, i70 %layer8_out, i112 %layer9_out, i32 %sY, i32 %pY, i32 %pX, i32 %sX, i10 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2, i10 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1, i10 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_10, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_9, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_8, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_7, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_6, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_5, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_4, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_3, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_2, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_1, i10 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a, i10 %void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_6, i10 %void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_5, i10 %void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_4, i10 %void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_3, i10 %void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_2, i10 %void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_1, i10 %void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer" [firmware/myproject.cpp:67]   --->   Operation 55 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln72 = call void @concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,43u>,config12>, i112 %layer9_out, i16 %y0_input, i688 %layer12_out" [firmware/myproject.cpp:72]   --->   Operation 56 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln72 = call void @concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,43u>,config12>, i112 %layer9_out, i16 %y0_input, i688 %layer12_out" [firmware/myproject.cpp:72]   --->   Operation 57 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 58 [2/2] (0.00ns)   --->   "%call_ln76 = call void @dense<array<ap_fixed,43u>,array<ap_fixed<16,6,5,3,0>,7u>,config13>, i688 %layer12_out, i112 %layer13_out, i3 %outidx, i9 %w13" [firmware/myproject.cpp:76]   --->   Operation 58 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln76 = call void @dense<array<ap_fixed,43u>,array<ap_fixed<16,6,5,3,0>,7u>,config13>, i688 %layer12_out, i112 %layer13_out, i3 %outidx, i9 %w13" [firmware/myproject.cpp:76]   --->   Operation 59 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 60 [1/1] (0.00ns)   --->   "%call_ln80 = call void @relu<array<ap_fixed,7u>,array<ap_ufixed<10,0,4,0,0>,7u>,relu_config15>, i112 %layer13_out, i70 %layer15_out" [firmware/myproject.cpp:80]   --->   Operation 60 'call' 'call_ln80' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln84 = call void @dense<array<ap_ufixed,7u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>, i70 %layer15_out, i16 %layer16_out, i10 %w16" [firmware/myproject.cpp:84]   --->   Operation 61 'call' 'call_ln84' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln84 = call void @dense<array<ap_ufixed,7u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>, i70 %layer15_out, i16 %layer16_out, i10 %w16" [firmware/myproject.cpp:84]   --->   Operation 62 'call' 'call_ln84' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln86 = call void @sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config18>, i16 %layer16_out, i16 %layer18_out, i10 %sigmoid_table" [firmware/myproject.cpp:86]   --->   Operation 63 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln86 = call void @sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config18>, i16 %layer16_out, i16 %layer18_out, i10 %sigmoid_table" [firmware/myproject.cpp:86]   --->   Operation 64 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 65 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln13 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_6" [firmware/myproject.cpp:13]   --->   Operation 65 'specdataflowpipeline' 'specdataflowpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 66 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [firmware/myproject.cpp:6]   --->   Operation 66 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y_profile_input, void @empty_4, i32 1, i32 1, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y_profile_input"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y0_input, void @empty_4, i32 1, i32 1, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y0_input"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer18_out, void @empty_4, i32 1, i32 1, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer18_out"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 73 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @layer19_out_str, i32 1, void @p_str, void @p_str, i32 150, i32 150, i16 %layer19_out, i16 %layer19_out"   --->   Operation 73 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer19_out, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 75 [1/1] (0.00ns)   --->   "%empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @layer2_out_str, i32 1, void @p_str, void @p_str, i32 104, i32 104, i64 %layer2_out, i64 %layer2_out"   --->   Operation 75 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer2_out, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 77 [1/1] (0.00ns)   --->   "%empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @layer4_out_str, i32 1, void @p_str, void @p_str, i32 104, i32 104, i40 %layer4_out, i40 %layer4_out"   --->   Operation 77 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %layer4_out, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 79 [1/1] (0.00ns)   --->   "%empty_50 = specchannel i32 @_ssdm_op_SpecChannel, void @layer5_out_str, i32 1, void @p_str, void @p_str, i32 24, i32 24, i64 %layer5_out, i64 %layer5_out"   --->   Operation 79 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer5_out, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 81 [1/1] (0.00ns)   --->   "%empty_51 = specchannel i32 @_ssdm_op_SpecChannel, void @layer20_out_str, i32 1, void @p_str, void @p_str, i32 48, i32 48, i64 %layer20_out, i64 %layer20_out"   --->   Operation 81 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer20_out, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 83 [1/1] (0.00ns)   --->   "%empty_52 = specchannel i32 @_ssdm_op_SpecChannel, void @layer6_out_str, i32 1, void @p_str, void @p_str, i32 24, i32 24, i112 %layer6_out, i112 %layer6_out"   --->   Operation 83 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i112 %layer6_out, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 85 [1/1] (0.00ns)   --->   "%empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @layer8_out_str, i32 1, void @p_str, void @p_str, i32 24, i32 24, i70 %layer8_out, i70 %layer8_out"   --->   Operation 85 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i70 %layer8_out, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 87 [1/1] (0.00ns)   --->   "%empty_54 = specchannel i32 @_ssdm_op_SpecChannel, void @layer9_out_str, i32 1, void @p_str, void @p_str, i32 6, i32 6, i112 %layer9_out, i112 %layer9_out"   --->   Operation 87 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i112 %layer9_out, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 89 [1/1] (0.00ns)   --->   "%empty_55 = specchannel i32 @_ssdm_op_SpecChannel, void @layer12_out_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i688 %layer12_out, i688 %layer12_out"   --->   Operation 89 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i688 %layer12_out, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 91 [1/1] (0.00ns)   --->   "%empty_56 = specchannel i32 @_ssdm_op_SpecChannel, void @layer13_out_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i112 %layer13_out, i112 %layer13_out"   --->   Operation 91 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i112 %layer13_out, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 93 [1/1] (0.00ns)   --->   "%empty_57 = specchannel i32 @_ssdm_op_SpecChannel, void @layer15_out_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i70 %layer15_out, i70 %layer15_out"   --->   Operation 93 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i70 %layer15_out, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 95 [1/1] (0.00ns)   --->   "%empty_58 = specchannel i32 @_ssdm_op_SpecChannel, void @layer16_out_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i16 %layer16_out, i16 %layer16_out"   --->   Operation 95 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer16_out, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 97 [1/1] (0.00ns)   --->   "%ret_ln88 = ret" [firmware/myproject.cpp:88]   --->   Operation 97 'ret' 'ret_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y_profile_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y0_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer18_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sY_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pY_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pX_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ outidx_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sY_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pY_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pX_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sX_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sY_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pY_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pX_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ outidx_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sY]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pY]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pX]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sX]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ outidx]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sigmoid_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer19_out               (alloca              ) [ 0011111111111111111111111111]
layer2_out                (alloca              ) [ 0011111111111111111111111111]
layer4_out                (alloca              ) [ 0011111111111111111111111111]
layer5_out                (alloca              ) [ 0011111111111111111111111111]
layer20_out               (alloca              ) [ 0011111111111111111111111111]
layer6_out                (alloca              ) [ 0011111111111111111111111111]
layer8_out                (alloca              ) [ 0011111111111111111111111111]
layer9_out                (alloca              ) [ 0011111111111111111111111111]
layer12_out               (alloca              ) [ 0011111111111111111111111111]
layer13_out               (alloca              ) [ 0011111111111111111111111111]
layer15_out               (alloca              ) [ 0011111111111111111111111111]
layer16_out               (alloca              ) [ 0011111111111111111111111111]
call_ln39                 (call                ) [ 0000000000000000000000000000]
call_ln43                 (call                ) [ 0000000000000000000000000000]
call_ln47                 (call                ) [ 0000000000000000000000000000]
call_ln51                 (call                ) [ 0000000000000000000000000000]
call_ln55                 (call                ) [ 0000000000000000000000000000]
call_ln59                 (call                ) [ 0000000000000000000000000000]
call_ln63                 (call                ) [ 0000000000000000000000000000]
call_ln67                 (call                ) [ 0000000000000000000000000000]
call_ln72                 (call                ) [ 0000000000000000000000000000]
call_ln76                 (call                ) [ 0000000000000000000000000000]
call_ln80                 (call                ) [ 0000000000000000000000000000]
call_ln84                 (call                ) [ 0000000000000000000000000000]
call_ln86                 (call                ) [ 0000000000000000000000000000]
specdataflowpipeline_ln13 (specdataflowpipeline) [ 0000000000000000000000000000]
spectopmodule_ln6         (spectopmodule       ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000000000000000000]
empty                     (specchannel         ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000000000000]
empty_48                  (specchannel         ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000000000000]
empty_49                  (specchannel         ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000000000000]
empty_50                  (specchannel         ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000000000000]
empty_51                  (specchannel         ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000000000000]
empty_52                  (specchannel         ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000000000000]
empty_53                  (specchannel         ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000000000000]
empty_54                  (specchannel         ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000000000000]
empty_55                  (specchannel         ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000000000000]
empty_56                  (specchannel         ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000000000000]
empty_57                  (specchannel         ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000000000000]
empty_58                  (specchannel         ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000000000000000]
ret_ln88                  (ret                 ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y_profile_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_profile_input"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y0_input">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y0_input"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer18_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer18_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="sX_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="sY_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pY_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pX_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="outidx_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="w2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="sY_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="pY_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="pX_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="sX_1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_14">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_14"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_13">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_12">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_12"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_11">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_11"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10"/></StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8"/></StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_7">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_3">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_6">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_2">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_5">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_1">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_4">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="sX_2">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_2"/></StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="sY_2">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_2"/></StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="pY_2">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_2"/></StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="pX_2">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_2"/></StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="outidx_1">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="w6">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="sY">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY"/></StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="pY">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY"/></StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="pX">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX"/></StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="sX">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX"/></StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2"/></StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1"/></StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel"/></StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_10">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_10"/></StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_9">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_9"/></StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_8">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_8"/></StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_7">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_7"/></StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_6">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_6"/></StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_5">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_5"/></StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_4">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_4"/></StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_3">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_3"/></StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_2">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_2"/></StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_1">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_1"/></StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a"/></StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_6">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="210" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_5">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="212" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_4">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="214" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_3">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="216" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_2">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="218" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_1">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="220" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="222" class="1000" name="outidx">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="224" class="1000" name="w13">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="226" class="1000" name="w16">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="228" class="1000" name="sigmoid_table">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config19>"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu<array<ap_fixed,4u>,array<ap_ufixed<10,0,4,0,0>,4u>,relu_config4>"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config5>"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config20>"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,7u>,config6>"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu<array<ap_fixed,7u>,array<ap_ufixed<10,0,4,0,0>,7u>,relu_config8>"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pooling2d_cl<array<ap_ufixed,7u>,array<ap_fixed<16,6,5,3,0>,7u>,config9>"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,43u>,config12>"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense<array<ap_fixed,43u>,array<ap_fixed<16,6,5,3,0>,7u>,config13>"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu<array<ap_fixed,7u>,array<ap_ufixed<10,0,4,0,0>,7u>,relu_config15>"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense<array<ap_ufixed,7u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config18>"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer19_out_str"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_str"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out_str"/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out_str"/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer20_out_str"/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_str"/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer8_out_str"/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer9_out_str"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer12_out_str"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer13_out_str"/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer15_out_str"/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer16_out_str"/></StgValue>
</bind>
</comp>

<comp id="320" class="1004" name="layer19_out_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer19_out/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="layer2_out_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_out/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="layer4_out_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="40" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer4_out/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="layer5_out_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer5_out/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="layer20_out_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer20_out/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="layer6_out_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="112" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer6_out/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="layer8_out_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="1" index="1" bw="70" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer8_out/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="layer9_out_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="1" index="1" bw="112" slack="15"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer9_out/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="layer12_out_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="1" index="1" bw="688" slack="17"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer12_out/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="layer13_out_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="1" index="1" bw="112" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer13_out/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="layer15_out_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="70" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer15_out/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="layer16_out_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="1" index="1" bw="16" slack="22"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer16_out/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_s_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="0" slack="0"/>
<pin id="370" dir="0" index="1" bw="16" slack="0"/>
<pin id="371" dir="0" index="2" bw="16" slack="1"/>
<pin id="372" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln39/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="0" slack="0"/>
<pin id="377" dir="0" index="1" bw="16" slack="3"/>
<pin id="378" dir="0" index="2" bw="64" slack="3"/>
<pin id="379" dir="0" index="3" bw="16" slack="0"/>
<pin id="380" dir="0" index="4" bw="16" slack="0"/>
<pin id="381" dir="0" index="5" bw="16" slack="0"/>
<pin id="382" dir="0" index="6" bw="16" slack="0"/>
<pin id="383" dir="0" index="7" bw="16" slack="0"/>
<pin id="384" dir="0" index="8" bw="16" slack="0"/>
<pin id="385" dir="0" index="9" bw="16" slack="0"/>
<pin id="386" dir="0" index="10" bw="16" slack="0"/>
<pin id="387" dir="0" index="11" bw="16" slack="0"/>
<pin id="388" dir="0" index="12" bw="16" slack="0"/>
<pin id="389" dir="0" index="13" bw="16" slack="0"/>
<pin id="390" dir="0" index="14" bw="32" slack="0"/>
<pin id="391" dir="0" index="15" bw="32" slack="0"/>
<pin id="392" dir="0" index="16" bw="32" slack="0"/>
<pin id="393" dir="0" index="17" bw="32" slack="0"/>
<pin id="394" dir="0" index="18" bw="2" slack="0"/>
<pin id="395" dir="0" index="19" bw="9" slack="0"/>
<pin id="396" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_s_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="0" slack="0"/>
<pin id="417" dir="0" index="1" bw="64" slack="5"/>
<pin id="418" dir="0" index="2" bw="40" slack="5"/>
<pin id="419" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln47/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="grp_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="0" slack="0"/>
<pin id="423" dir="0" index="1" bw="40" slack="7"/>
<pin id="424" dir="0" index="2" bw="64" slack="7"/>
<pin id="425" dir="0" index="3" bw="32" slack="0"/>
<pin id="426" dir="0" index="4" bw="32" slack="0"/>
<pin id="427" dir="0" index="5" bw="32" slack="0"/>
<pin id="428" dir="0" index="6" bw="32" slack="0"/>
<pin id="429" dir="0" index="7" bw="10" slack="0"/>
<pin id="430" dir="0" index="8" bw="10" slack="0"/>
<pin id="431" dir="0" index="9" bw="10" slack="0"/>
<pin id="432" dir="0" index="10" bw="10" slack="0"/>
<pin id="433" dir="0" index="11" bw="10" slack="0"/>
<pin id="434" dir="0" index="12" bw="10" slack="0"/>
<pin id="435" dir="0" index="13" bw="10" slack="0"/>
<pin id="436" dir="0" index="14" bw="10" slack="0"/>
<pin id="437" dir="0" index="15" bw="10" slack="0"/>
<pin id="438" dir="0" index="16" bw="10" slack="0"/>
<pin id="439" dir="0" index="17" bw="10" slack="0"/>
<pin id="440" dir="0" index="18" bw="10" slack="0"/>
<pin id="441" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln51/8 "/>
</bind>
</comp>

<comp id="459" class="1004" name="grp_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_s_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="0" slack="0"/>
<pin id="461" dir="0" index="1" bw="64" slack="9"/>
<pin id="462" dir="0" index="2" bw="64" slack="9"/>
<pin id="463" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln55/10 "/>
</bind>
</comp>

<comp id="465" class="1004" name="grp_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="0" slack="0"/>
<pin id="467" dir="0" index="1" bw="64" slack="11"/>
<pin id="468" dir="0" index="2" bw="112" slack="11"/>
<pin id="469" dir="0" index="3" bw="16" slack="0"/>
<pin id="470" dir="0" index="4" bw="16" slack="0"/>
<pin id="471" dir="0" index="5" bw="16" slack="0"/>
<pin id="472" dir="0" index="6" bw="16" slack="0"/>
<pin id="473" dir="0" index="7" bw="16" slack="0"/>
<pin id="474" dir="0" index="8" bw="16" slack="0"/>
<pin id="475" dir="0" index="9" bw="16" slack="0"/>
<pin id="476" dir="0" index="10" bw="16" slack="0"/>
<pin id="477" dir="0" index="11" bw="16" slack="0"/>
<pin id="478" dir="0" index="12" bw="16" slack="0"/>
<pin id="479" dir="0" index="13" bw="16" slack="0"/>
<pin id="480" dir="0" index="14" bw="16" slack="0"/>
<pin id="481" dir="0" index="15" bw="16" slack="0"/>
<pin id="482" dir="0" index="16" bw="16" slack="0"/>
<pin id="483" dir="0" index="17" bw="16" slack="0"/>
<pin id="484" dir="0" index="18" bw="16" slack="0"/>
<pin id="485" dir="0" index="19" bw="16" slack="0"/>
<pin id="486" dir="0" index="20" bw="16" slack="0"/>
<pin id="487" dir="0" index="21" bw="16" slack="0"/>
<pin id="488" dir="0" index="22" bw="16" slack="0"/>
<pin id="489" dir="0" index="23" bw="16" slack="0"/>
<pin id="490" dir="0" index="24" bw="16" slack="0"/>
<pin id="491" dir="0" index="25" bw="16" slack="0"/>
<pin id="492" dir="0" index="26" bw="16" slack="0"/>
<pin id="493" dir="0" index="27" bw="16" slack="0"/>
<pin id="494" dir="0" index="28" bw="16" slack="0"/>
<pin id="495" dir="0" index="29" bw="16" slack="0"/>
<pin id="496" dir="0" index="30" bw="16" slack="0"/>
<pin id="497" dir="0" index="31" bw="16" slack="0"/>
<pin id="498" dir="0" index="32" bw="16" slack="0"/>
<pin id="499" dir="0" index="33" bw="16" slack="0"/>
<pin id="500" dir="0" index="34" bw="16" slack="0"/>
<pin id="501" dir="0" index="35" bw="16" slack="0"/>
<pin id="502" dir="0" index="36" bw="16" slack="0"/>
<pin id="503" dir="0" index="37" bw="16" slack="0"/>
<pin id="504" dir="0" index="38" bw="16" slack="0"/>
<pin id="505" dir="0" index="39" bw="16" slack="0"/>
<pin id="506" dir="0" index="40" bw="16" slack="0"/>
<pin id="507" dir="0" index="41" bw="16" slack="0"/>
<pin id="508" dir="0" index="42" bw="16" slack="0"/>
<pin id="509" dir="0" index="43" bw="16" slack="0"/>
<pin id="510" dir="0" index="44" bw="16" slack="0"/>
<pin id="511" dir="0" index="45" bw="16" slack="0"/>
<pin id="512" dir="0" index="46" bw="16" slack="0"/>
<pin id="513" dir="0" index="47" bw="32" slack="0"/>
<pin id="514" dir="0" index="48" bw="32" slack="0"/>
<pin id="515" dir="0" index="49" bw="32" slack="0"/>
<pin id="516" dir="0" index="50" bw="32" slack="0"/>
<pin id="517" dir="0" index="51" bw="3" slack="0"/>
<pin id="518" dir="0" index="52" bw="9" slack="0"/>
<pin id="519" dir="1" index="53" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln59/12 "/>
</bind>
</comp>

<comp id="571" class="1004" name="grp_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_s_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="0" slack="0"/>
<pin id="573" dir="0" index="1" bw="112" slack="13"/>
<pin id="574" dir="0" index="2" bw="70" slack="13"/>
<pin id="575" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/14 "/>
</bind>
</comp>

<comp id="577" class="1004" name="grp_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_s_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="0" slack="0"/>
<pin id="579" dir="0" index="1" bw="70" slack="15"/>
<pin id="580" dir="0" index="2" bw="112" slack="15"/>
<pin id="581" dir="0" index="3" bw="32" slack="0"/>
<pin id="582" dir="0" index="4" bw="32" slack="0"/>
<pin id="583" dir="0" index="5" bw="32" slack="0"/>
<pin id="584" dir="0" index="6" bw="32" slack="0"/>
<pin id="585" dir="0" index="7" bw="10" slack="0"/>
<pin id="586" dir="0" index="8" bw="10" slack="0"/>
<pin id="587" dir="0" index="9" bw="10" slack="0"/>
<pin id="588" dir="0" index="10" bw="10" slack="0"/>
<pin id="589" dir="0" index="11" bw="10" slack="0"/>
<pin id="590" dir="0" index="12" bw="10" slack="0"/>
<pin id="591" dir="0" index="13" bw="10" slack="0"/>
<pin id="592" dir="0" index="14" bw="10" slack="0"/>
<pin id="593" dir="0" index="15" bw="10" slack="0"/>
<pin id="594" dir="0" index="16" bw="10" slack="0"/>
<pin id="595" dir="0" index="17" bw="10" slack="0"/>
<pin id="596" dir="0" index="18" bw="10" slack="0"/>
<pin id="597" dir="0" index="19" bw="10" slack="0"/>
<pin id="598" dir="0" index="20" bw="10" slack="0"/>
<pin id="599" dir="0" index="21" bw="10" slack="0"/>
<pin id="600" dir="0" index="22" bw="10" slack="0"/>
<pin id="601" dir="0" index="23" bw="10" slack="0"/>
<pin id="602" dir="0" index="24" bw="10" slack="0"/>
<pin id="603" dir="0" index="25" bw="10" slack="0"/>
<pin id="604" dir="0" index="26" bw="10" slack="0"/>
<pin id="605" dir="0" index="27" bw="10" slack="0"/>
<pin id="606" dir="1" index="28" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/16 "/>
</bind>
</comp>

<comp id="633" class="1004" name="grp_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_s_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="0" slack="0"/>
<pin id="635" dir="0" index="1" bw="112" slack="17"/>
<pin id="636" dir="0" index="2" bw="16" slack="0"/>
<pin id="637" dir="0" index="3" bw="688" slack="17"/>
<pin id="638" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln72/18 "/>
</bind>
</comp>

<comp id="641" class="1004" name="grp_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_s_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="0" slack="0"/>
<pin id="643" dir="0" index="1" bw="688" slack="19"/>
<pin id="644" dir="0" index="2" bw="112" slack="19"/>
<pin id="645" dir="0" index="3" bw="3" slack="0"/>
<pin id="646" dir="0" index="4" bw="9" slack="0"/>
<pin id="647" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln76/20 "/>
</bind>
</comp>

<comp id="651" class="1004" name="call_ln80_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_s_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="0" slack="0"/>
<pin id="653" dir="0" index="1" bw="112" slack="21"/>
<pin id="654" dir="0" index="2" bw="70" slack="21"/>
<pin id="655" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln80/22 "/>
</bind>
</comp>

<comp id="657" class="1004" name="grp_dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_s_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="0" slack="0"/>
<pin id="659" dir="0" index="1" bw="70" slack="22"/>
<pin id="660" dir="0" index="2" bw="16" slack="22"/>
<pin id="661" dir="0" index="3" bw="10" slack="0"/>
<pin id="662" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln84/23 "/>
</bind>
</comp>

<comp id="665" class="1004" name="grp_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_s_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="0" slack="0"/>
<pin id="667" dir="0" index="1" bw="16" slack="24"/>
<pin id="668" dir="0" index="2" bw="16" slack="0"/>
<pin id="669" dir="0" index="3" bw="10" slack="0"/>
<pin id="670" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln86/25 "/>
</bind>
</comp>

<comp id="674" class="1005" name="layer19_out_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="16" slack="1"/>
<pin id="676" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer19_out "/>
</bind>
</comp>

<comp id="680" class="1005" name="layer2_out_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="64" slack="3"/>
<pin id="682" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="layer2_out "/>
</bind>
</comp>

<comp id="686" class="1005" name="layer4_out_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="40" slack="5"/>
<pin id="688" dir="1" index="1" bw="40" slack="5"/>
</pin_list>
<bind>
<opset="layer4_out "/>
</bind>
</comp>

<comp id="692" class="1005" name="layer5_out_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="64" slack="7"/>
<pin id="694" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="layer5_out "/>
</bind>
</comp>

<comp id="698" class="1005" name="layer20_out_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="64" slack="9"/>
<pin id="700" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="layer20_out "/>
</bind>
</comp>

<comp id="704" class="1005" name="layer6_out_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="112" slack="11"/>
<pin id="706" dir="1" index="1" bw="112" slack="11"/>
</pin_list>
<bind>
<opset="layer6_out "/>
</bind>
</comp>

<comp id="710" class="1005" name="layer8_out_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="70" slack="13"/>
<pin id="712" dir="1" index="1" bw="70" slack="13"/>
</pin_list>
<bind>
<opset="layer8_out "/>
</bind>
</comp>

<comp id="716" class="1005" name="layer9_out_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="112" slack="15"/>
<pin id="718" dir="1" index="1" bw="112" slack="15"/>
</pin_list>
<bind>
<opset="layer9_out "/>
</bind>
</comp>

<comp id="722" class="1005" name="layer12_out_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="688" slack="17"/>
<pin id="724" dir="1" index="1" bw="688" slack="17"/>
</pin_list>
<bind>
<opset="layer12_out "/>
</bind>
</comp>

<comp id="728" class="1005" name="layer13_out_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="112" slack="19"/>
<pin id="730" dir="1" index="1" bw="112" slack="19"/>
</pin_list>
<bind>
<opset="layer13_out "/>
</bind>
</comp>

<comp id="734" class="1005" name="layer15_out_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="70" slack="21"/>
<pin id="736" dir="1" index="1" bw="70" slack="21"/>
</pin_list>
<bind>
<opset="layer15_out "/>
</bind>
</comp>

<comp id="740" class="1005" name="layer16_out_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="16" slack="22"/>
<pin id="742" dir="1" index="1" bw="16" slack="22"/>
</pin_list>
<bind>
<opset="layer16_out "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="323"><net_src comp="230" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="230" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="230" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="230" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="230" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="230" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="230" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="230" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="230" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="230" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="230" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="230" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="232" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="0" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="397"><net_src comp="234" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="398"><net_src comp="6" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="399"><net_src comp="8" pin="0"/><net_sink comp="375" pin=4"/></net>

<net id="400"><net_src comp="10" pin="0"/><net_sink comp="375" pin=5"/></net>

<net id="401"><net_src comp="12" pin="0"/><net_sink comp="375" pin=6"/></net>

<net id="402"><net_src comp="14" pin="0"/><net_sink comp="375" pin=7"/></net>

<net id="403"><net_src comp="16" pin="0"/><net_sink comp="375" pin=8"/></net>

<net id="404"><net_src comp="18" pin="0"/><net_sink comp="375" pin=9"/></net>

<net id="405"><net_src comp="20" pin="0"/><net_sink comp="375" pin=10"/></net>

<net id="406"><net_src comp="22" pin="0"/><net_sink comp="375" pin=11"/></net>

<net id="407"><net_src comp="24" pin="0"/><net_sink comp="375" pin=12"/></net>

<net id="408"><net_src comp="26" pin="0"/><net_sink comp="375" pin=13"/></net>

<net id="409"><net_src comp="28" pin="0"/><net_sink comp="375" pin=14"/></net>

<net id="410"><net_src comp="30" pin="0"/><net_sink comp="375" pin=15"/></net>

<net id="411"><net_src comp="32" pin="0"/><net_sink comp="375" pin=16"/></net>

<net id="412"><net_src comp="34" pin="0"/><net_sink comp="375" pin=17"/></net>

<net id="413"><net_src comp="36" pin="0"/><net_sink comp="375" pin=18"/></net>

<net id="414"><net_src comp="38" pin="0"/><net_sink comp="375" pin=19"/></net>

<net id="420"><net_src comp="236" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="442"><net_src comp="238" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="443"><net_src comp="40" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="444"><net_src comp="42" pin="0"/><net_sink comp="421" pin=4"/></net>

<net id="445"><net_src comp="44" pin="0"/><net_sink comp="421" pin=5"/></net>

<net id="446"><net_src comp="46" pin="0"/><net_sink comp="421" pin=6"/></net>

<net id="447"><net_src comp="48" pin="0"/><net_sink comp="421" pin=7"/></net>

<net id="448"><net_src comp="50" pin="0"/><net_sink comp="421" pin=8"/></net>

<net id="449"><net_src comp="52" pin="0"/><net_sink comp="421" pin=9"/></net>

<net id="450"><net_src comp="54" pin="0"/><net_sink comp="421" pin=10"/></net>

<net id="451"><net_src comp="56" pin="0"/><net_sink comp="421" pin=11"/></net>

<net id="452"><net_src comp="58" pin="0"/><net_sink comp="421" pin=12"/></net>

<net id="453"><net_src comp="60" pin="0"/><net_sink comp="421" pin=13"/></net>

<net id="454"><net_src comp="62" pin="0"/><net_sink comp="421" pin=14"/></net>

<net id="455"><net_src comp="64" pin="0"/><net_sink comp="421" pin=15"/></net>

<net id="456"><net_src comp="66" pin="0"/><net_sink comp="421" pin=16"/></net>

<net id="457"><net_src comp="68" pin="0"/><net_sink comp="421" pin=17"/></net>

<net id="458"><net_src comp="70" pin="0"/><net_sink comp="421" pin=18"/></net>

<net id="464"><net_src comp="240" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="520"><net_src comp="242" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="521"><net_src comp="72" pin="0"/><net_sink comp="465" pin=3"/></net>

<net id="522"><net_src comp="74" pin="0"/><net_sink comp="465" pin=4"/></net>

<net id="523"><net_src comp="76" pin="0"/><net_sink comp="465" pin=5"/></net>

<net id="524"><net_src comp="78" pin="0"/><net_sink comp="465" pin=6"/></net>

<net id="525"><net_src comp="80" pin="0"/><net_sink comp="465" pin=7"/></net>

<net id="526"><net_src comp="82" pin="0"/><net_sink comp="465" pin=8"/></net>

<net id="527"><net_src comp="84" pin="0"/><net_sink comp="465" pin=9"/></net>

<net id="528"><net_src comp="86" pin="0"/><net_sink comp="465" pin=10"/></net>

<net id="529"><net_src comp="88" pin="0"/><net_sink comp="465" pin=11"/></net>

<net id="530"><net_src comp="90" pin="0"/><net_sink comp="465" pin=12"/></net>

<net id="531"><net_src comp="92" pin="0"/><net_sink comp="465" pin=13"/></net>

<net id="532"><net_src comp="94" pin="0"/><net_sink comp="465" pin=14"/></net>

<net id="533"><net_src comp="96" pin="0"/><net_sink comp="465" pin=15"/></net>

<net id="534"><net_src comp="98" pin="0"/><net_sink comp="465" pin=16"/></net>

<net id="535"><net_src comp="100" pin="0"/><net_sink comp="465" pin=17"/></net>

<net id="536"><net_src comp="102" pin="0"/><net_sink comp="465" pin=18"/></net>

<net id="537"><net_src comp="104" pin="0"/><net_sink comp="465" pin=19"/></net>

<net id="538"><net_src comp="106" pin="0"/><net_sink comp="465" pin=20"/></net>

<net id="539"><net_src comp="108" pin="0"/><net_sink comp="465" pin=21"/></net>

<net id="540"><net_src comp="110" pin="0"/><net_sink comp="465" pin=22"/></net>

<net id="541"><net_src comp="112" pin="0"/><net_sink comp="465" pin=23"/></net>

<net id="542"><net_src comp="114" pin="0"/><net_sink comp="465" pin=24"/></net>

<net id="543"><net_src comp="116" pin="0"/><net_sink comp="465" pin=25"/></net>

<net id="544"><net_src comp="118" pin="0"/><net_sink comp="465" pin=26"/></net>

<net id="545"><net_src comp="120" pin="0"/><net_sink comp="465" pin=27"/></net>

<net id="546"><net_src comp="122" pin="0"/><net_sink comp="465" pin=28"/></net>

<net id="547"><net_src comp="124" pin="0"/><net_sink comp="465" pin=29"/></net>

<net id="548"><net_src comp="126" pin="0"/><net_sink comp="465" pin=30"/></net>

<net id="549"><net_src comp="128" pin="0"/><net_sink comp="465" pin=31"/></net>

<net id="550"><net_src comp="130" pin="0"/><net_sink comp="465" pin=32"/></net>

<net id="551"><net_src comp="132" pin="0"/><net_sink comp="465" pin=33"/></net>

<net id="552"><net_src comp="134" pin="0"/><net_sink comp="465" pin=34"/></net>

<net id="553"><net_src comp="136" pin="0"/><net_sink comp="465" pin=35"/></net>

<net id="554"><net_src comp="138" pin="0"/><net_sink comp="465" pin=36"/></net>

<net id="555"><net_src comp="140" pin="0"/><net_sink comp="465" pin=37"/></net>

<net id="556"><net_src comp="142" pin="0"/><net_sink comp="465" pin=38"/></net>

<net id="557"><net_src comp="144" pin="0"/><net_sink comp="465" pin=39"/></net>

<net id="558"><net_src comp="146" pin="0"/><net_sink comp="465" pin=40"/></net>

<net id="559"><net_src comp="148" pin="0"/><net_sink comp="465" pin=41"/></net>

<net id="560"><net_src comp="150" pin="0"/><net_sink comp="465" pin=42"/></net>

<net id="561"><net_src comp="152" pin="0"/><net_sink comp="465" pin=43"/></net>

<net id="562"><net_src comp="154" pin="0"/><net_sink comp="465" pin=44"/></net>

<net id="563"><net_src comp="156" pin="0"/><net_sink comp="465" pin=45"/></net>

<net id="564"><net_src comp="158" pin="0"/><net_sink comp="465" pin=46"/></net>

<net id="565"><net_src comp="160" pin="0"/><net_sink comp="465" pin=47"/></net>

<net id="566"><net_src comp="162" pin="0"/><net_sink comp="465" pin=48"/></net>

<net id="567"><net_src comp="164" pin="0"/><net_sink comp="465" pin=49"/></net>

<net id="568"><net_src comp="166" pin="0"/><net_sink comp="465" pin=50"/></net>

<net id="569"><net_src comp="168" pin="0"/><net_sink comp="465" pin=51"/></net>

<net id="570"><net_src comp="170" pin="0"/><net_sink comp="465" pin=52"/></net>

<net id="576"><net_src comp="244" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="607"><net_src comp="246" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="608"><net_src comp="172" pin="0"/><net_sink comp="577" pin=3"/></net>

<net id="609"><net_src comp="174" pin="0"/><net_sink comp="577" pin=4"/></net>

<net id="610"><net_src comp="176" pin="0"/><net_sink comp="577" pin=5"/></net>

<net id="611"><net_src comp="178" pin="0"/><net_sink comp="577" pin=6"/></net>

<net id="612"><net_src comp="180" pin="0"/><net_sink comp="577" pin=7"/></net>

<net id="613"><net_src comp="182" pin="0"/><net_sink comp="577" pin=8"/></net>

<net id="614"><net_src comp="184" pin="0"/><net_sink comp="577" pin=9"/></net>

<net id="615"><net_src comp="186" pin="0"/><net_sink comp="577" pin=10"/></net>

<net id="616"><net_src comp="188" pin="0"/><net_sink comp="577" pin=11"/></net>

<net id="617"><net_src comp="190" pin="0"/><net_sink comp="577" pin=12"/></net>

<net id="618"><net_src comp="192" pin="0"/><net_sink comp="577" pin=13"/></net>

<net id="619"><net_src comp="194" pin="0"/><net_sink comp="577" pin=14"/></net>

<net id="620"><net_src comp="196" pin="0"/><net_sink comp="577" pin=15"/></net>

<net id="621"><net_src comp="198" pin="0"/><net_sink comp="577" pin=16"/></net>

<net id="622"><net_src comp="200" pin="0"/><net_sink comp="577" pin=17"/></net>

<net id="623"><net_src comp="202" pin="0"/><net_sink comp="577" pin=18"/></net>

<net id="624"><net_src comp="204" pin="0"/><net_sink comp="577" pin=19"/></net>

<net id="625"><net_src comp="206" pin="0"/><net_sink comp="577" pin=20"/></net>

<net id="626"><net_src comp="208" pin="0"/><net_sink comp="577" pin=21"/></net>

<net id="627"><net_src comp="210" pin="0"/><net_sink comp="577" pin=22"/></net>

<net id="628"><net_src comp="212" pin="0"/><net_sink comp="577" pin=23"/></net>

<net id="629"><net_src comp="214" pin="0"/><net_sink comp="577" pin=24"/></net>

<net id="630"><net_src comp="216" pin="0"/><net_sink comp="577" pin=25"/></net>

<net id="631"><net_src comp="218" pin="0"/><net_sink comp="577" pin=26"/></net>

<net id="632"><net_src comp="220" pin="0"/><net_sink comp="577" pin=27"/></net>

<net id="639"><net_src comp="248" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="2" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="648"><net_src comp="250" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="222" pin="0"/><net_sink comp="641" pin=3"/></net>

<net id="650"><net_src comp="224" pin="0"/><net_sink comp="641" pin=4"/></net>

<net id="656"><net_src comp="252" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="663"><net_src comp="254" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="226" pin="0"/><net_sink comp="657" pin=3"/></net>

<net id="671"><net_src comp="256" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="4" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="673"><net_src comp="228" pin="0"/><net_sink comp="665" pin=3"/></net>

<net id="677"><net_src comp="320" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="683"><net_src comp="324" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="689"><net_src comp="328" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="695"><net_src comp="332" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="697"><net_src comp="692" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="701"><net_src comp="336" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="707"><net_src comp="340" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="713"><net_src comp="344" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="571" pin=2"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="719"><net_src comp="348" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="725"><net_src comp="352" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="633" pin=3"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="731"><net_src comp="356" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="641" pin=2"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="737"><net_src comp="360" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="651" pin=2"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="743"><net_src comp="364" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="657" pin=2"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="665" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer18_out | {25 26 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17 | {4 5 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14 | {4 5 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11 | {4 5 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16 | {4 5 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13 | {4 5 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10 | {4 5 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18 | {4 5 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15 | {4 5 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12 | {4 5 }
	Port: void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1 | {4 5 }
	Port: void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer | {4 5 }
	Port: sX_3 | {4 5 }
	Port: sY_3 | {4 5 }
	Port: pY_3 | {4 5 }
	Port: pX_3 | {4 5 }
	Port: sY_1 | {8 9 }
	Port: pY_1 | {8 9 }
	Port: pX_1 | {8 9 }
	Port: sX_1 | {8 9 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6 | {8 9 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5 | {8 9 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4 | {8 9 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 | {8 9 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_14 | {8 9 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_13 | {8 9 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_12 | {8 9 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_11 | {8 9 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3 | {8 9 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2 | {8 9 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1 | {8 9 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer | {8 9 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 | {12 13 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 | {12 13 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 | {12 13 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4 | {12 13 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 | {12 13 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9 | {12 13 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 | {12 13 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 | {12 13 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 | {12 13 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9 | {12 13 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8 | {12 13 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_7 | {12 13 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_3 | {12 13 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_6 | {12 13 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_2 | {12 13 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_5 | {12 13 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_1 | {12 13 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_4 | {12 13 }
	Port: p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E | {12 13 }
	Port: sX_2 | {12 13 }
	Port: sY_2 | {12 13 }
	Port: pY_2 | {12 13 }
	Port: pX_2 | {12 13 }
	Port: sY | {16 17 }
	Port: pY | {16 17 }
	Port: pX | {16 17 }
	Port: sX | {16 17 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2 | {16 17 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 | {16 17 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel | {16 17 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_10 | {16 17 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_9 | {16 17 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_8 | {16 17 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_7 | {16 17 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_6 | {16 17 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_5 | {16 17 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_4 | {16 17 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_3 | {16 17 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_2 | {16 17 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_1 | {16 17 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a | {16 17 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_6 | {16 17 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_5 | {16 17 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_4 | {16 17 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_3 | {16 17 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_2 | {16 17 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_1 | {16 17 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer | {16 17 }
 - Input state : 
	Port: myproject : y_profile_input | {2 3 }
	Port: myproject : y0_input | {18 19 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17 | {4 5 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14 | {4 5 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11 | {4 5 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16 | {4 5 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13 | {4 5 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10 | {4 5 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18 | {4 5 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15 | {4 5 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12 | {4 5 }
	Port: myproject : void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1 | {4 5 }
	Port: myproject : void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer | {4 5 }
	Port: myproject : sX_3 | {4 5 }
	Port: myproject : sY_3 | {4 5 }
	Port: myproject : pY_3 | {4 5 }
	Port: myproject : pX_3 | {4 5 }
	Port: myproject : outidx_2 | {4 5 }
	Port: myproject : w2 | {4 5 }
	Port: myproject : sY_1 | {8 9 }
	Port: myproject : pY_1 | {8 9 }
	Port: myproject : pX_1 | {8 9 }
	Port: myproject : sX_1 | {8 9 }
	Port: myproject : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6 | {8 9 }
	Port: myproject : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5 | {8 9 }
	Port: myproject : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4 | {8 9 }
	Port: myproject : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 | {8 9 }
	Port: myproject : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_14 | {8 9 }
	Port: myproject : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_13 | {8 9 }
	Port: myproject : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_12 | {8 9 }
	Port: myproject : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_11 | {8 9 }
	Port: myproject : void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3 | {8 9 }
	Port: myproject : void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2 | {8 9 }
	Port: myproject : void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1 | {8 9 }
	Port: myproject : void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer | {8 9 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 | {12 13 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 | {12 13 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 | {12 13 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4 | {12 13 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 | {12 13 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9 | {12 13 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 | {12 13 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 | {12 13 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 | {12 13 }
	Port: myproject : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9 | {12 13 }
	Port: myproject : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8 | {12 13 }
	Port: myproject : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_7 | {12 13 }
	Port: myproject : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_3 | {12 13 }
	Port: myproject : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_6 | {12 13 }
	Port: myproject : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_2 | {12 13 }
	Port: myproject : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_5 | {12 13 }
	Port: myproject : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_1 | {12 13 }
	Port: myproject : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_4 | {12 13 }
	Port: myproject : p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E | {12 13 }
	Port: myproject : sX_2 | {12 13 }
	Port: myproject : sY_2 | {12 13 }
	Port: myproject : pY_2 | {12 13 }
	Port: myproject : pX_2 | {12 13 }
	Port: myproject : outidx_1 | {12 13 }
	Port: myproject : w6 | {12 13 }
	Port: myproject : sY | {16 17 }
	Port: myproject : pY | {16 17 }
	Port: myproject : pX | {16 17 }
	Port: myproject : sX | {16 17 }
	Port: myproject : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2 | {16 17 }
	Port: myproject : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 | {16 17 }
	Port: myproject : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel | {16 17 }
	Port: myproject : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_10 | {16 17 }
	Port: myproject : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_9 | {16 17 }
	Port: myproject : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_8 | {16 17 }
	Port: myproject : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_7 | {16 17 }
	Port: myproject : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_6 | {16 17 }
	Port: myproject : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_5 | {16 17 }
	Port: myproject : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_4 | {16 17 }
	Port: myproject : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_3 | {16 17 }
	Port: myproject : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_2 | {16 17 }
	Port: myproject : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_1 | {16 17 }
	Port: myproject : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a | {16 17 }
	Port: myproject : void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_6 | {16 17 }
	Port: myproject : void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_5 | {16 17 }
	Port: myproject : void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_4 | {16 17 }
	Port: myproject : void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_3 | {16 17 }
	Port: myproject : void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_2 | {16 17 }
	Port: myproject : void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_1 | {16 17 }
	Port: myproject : void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer | {16 17 }
	Port: myproject : outidx | {20 21 }
	Port: myproject : w13 | {20 21 }
	Port: myproject : w16 | {23 24 }
	Port: myproject : sigmoid_table | {25 26 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                                    Functional Unit                                    |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |   grp_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_s_fu_368   |    0    |    0    |  0.387  |    29   |    81   |    0    |
|          |     grp_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_375    |    0    |    1    |  1.548  |   644   |   827   |    0    |
|          |     grp_relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_s_fu_415    |    0    |    0    |    0    |    7    |   252   |    0    |
|          |   grp_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_421   |    0    |    0    |    0    |    44   |   813   |    0    |
|          |   grp_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_s_fu_459   |    0    |    0    |  0.387  |    76   |    77   |    0    |
|          |     grp_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_465    |    0    |    1    |  2.709  |   2088  |   1078  |    0    |
|   call   |     grp_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_s_fu_571    |    0    |    0    |    0    |    5    |   416   |    0    |
|          |   grp_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_s_fu_577   |    0    |    0    |    0    |    42   |   1070  |    0    |
|          |     grp_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_s_fu_633     |    0    |    0    |  7.258  |   692   |   573   |    0    |
|          |      grp_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_s_fu_641      |    0    |    1    |  1.161  |   1636  |   589   |    0    |
|          | call_ln80_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_s_fu_651 |    0    |    0    |    0    |    0    |   392   |    0    |
|          |      grp_dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_s_fu_657      |    0    |    0    |  1.161  |   181   |   168   |    0    |
|          |        grp_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_s_fu_665       |    0    |    0    |  0.774  |    26   |   169   |    0    |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                                                       |    0    |    3    |  15.385 |   5470  |   6505  |    0    |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-----------------------------------------------------------------------------------+--------+--------+--------+
|                                                                                   |  BRAM  |   FF   |   LUT  |
+-----------------------------------------------------------------------------------+--------+--------+--------+
|                                       outidx                                      |    0   |    4   |   33   |
|                                      outidx_1                                     |    0   |    4   |   17   |
|                                      outidx_2                                     |    0   |    2   |    3   |
| p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E |    -   |   64   |   32   |
|p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_1|    -   |   64   |   32   |
|p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_2|    -   |   64   |   32   |
|p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_3|    -   |   64   |   32   |
|p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_4|    -   |   64   |   32   |
|p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_5|    -   |   64   |   32   |
|p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_6|    -   |   64   |   32   |
|p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5E_7|    -   |   64   |   32   |
|                                   sigmoid_table                                   |    1   |    0   |    0   |
|     void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer     |    -   |   64   |   32   |
|    void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1    |    -   |   64   |   32   |
|          void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer          |    -   |   64   |   32   |
|         void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1         |    -   |   64   |   32   |
|         void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2         |    -   |   64   |   32   |
|         void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3         |    -   |   64   |   32   |
|          void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer          |    -   |   64   |   32   |
|         void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_1         |    -   |   64   |   32   |
|         void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_2         |    -   |   64   |   32   |
|         void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_3         |    -   |   64   |   32   |
|         void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_4         |    -   |   64   |   32   |
|         void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_5         |    -   |   64   |   32   |
|         void_pooling2d_cl_stream_stream_array_ap_fixed_7u_0_line_buffer_6         |    -   |   64   |   32   |
|                                        w13                                        |    1   |    0   |    0   |
|                                        w16                                        |    0   |   16   |   17   |
|                                         w2                                        |    0   |   16   |   17   |
|                                         w6                                        |    1   |    0   |    0   |
+-----------------------------------------------------------------------------------+--------+--------+--------+
|                                       Total                                       |    3   |  1386  |   759  |
+-----------------------------------------------------------------------------------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|layer12_out_reg_722|   688  |
|layer13_out_reg_728|   112  |
|layer15_out_reg_734|   70   |
|layer16_out_reg_740|   16   |
|layer19_out_reg_674|   16   |
|layer20_out_reg_698|   64   |
| layer2_out_reg_680|   64   |
| layer4_out_reg_686|   40   |
| layer5_out_reg_692|   64   |
| layer6_out_reg_704|   112  |
| layer8_out_reg_710|   70   |
| layer9_out_reg_716|   112  |
+-------------------+--------+
|       Total       |  1428  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |    3   |   15   |  5470  |  6505  |    0   |
|   Memory  |    3   |    -   |    -   |  1386  |   759  |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |  1428  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   15   |  8284  |  7264  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
