

Implementation tool: Xilinx Vivado v.2018.3
Project:             fir_filter
Solution:            OperationChaining3nsSolution
Device target:       xc7z020clg484-1
Report date:         Fri Apr 26 12:22:28 +0200 2024

#=== Post-Implementation Resource usage ===
SLICE:          107
LUT:            192
FF:             377
DSP:              4
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    3.000
CP achieved post-synthesis:    3.667
CP achieved post-implementation:    3.627
Timing not met
