#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Sat Dec 12 12:11:04 2020
# Process ID: 22848
# Current directory: D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/AQ1_chip2chip_Slave/AQ1_chip2chip_Slave.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/AQ1_chip2chip_Slave/AQ1_chip2chip_Slave.runs/synth_1/top.vds
# Journal file: D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/AQ1_chip2chip_Slave/AQ1_chip2chip_Slave.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23820
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1025.426 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/AQ1_chip2chip_Slave/AQ1_chip2chip_Slave.srcs/sources_1/imports/chip2chip_slave/top.v:35]
INFO: [Synth 8-6157] synthesizing module 'debounce' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/AQ1_chip2chip_Slave/AQ1_chip2chip_Slave.srcs/sources_1/imports/chip2chip_slave/top.v:11]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/AQ1_chip2chip_Slave/AQ1_chip2chip_Slave.srcs/sources_1/imports/chip2chip_slave/top.v:11]
INFO: [Synth 8-6157] synthesizing module 'onepulse' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/AQ1_chip2chip_Slave/AQ1_chip2chip_Slave.srcs/sources_1/imports/chip2chip_slave/top.v:24]
INFO: [Synth 8-6155] done synthesizing module 'onepulse' (2#1) [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/AQ1_chip2chip_Slave/AQ1_chip2chip_Slave.srcs/sources_1/imports/chip2chip_slave/top.v:24]
INFO: [Synth 8-6157] synthesizing module 'slave_control' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/AQ1_chip2chip_Slave/AQ1_chip2chip_Slave.srcs/sources_1/imports/chip2chip_slave/slave_control.v:22]
	Parameter state_wait_rqst bound to: 2'b00 
	Parameter state_wait_to_send_ack bound to: 2'b01 
	Parameter state_send_ack bound to: 2'b10 
	Parameter state_wait_data bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/AQ1_chip2chip_Slave/AQ1_chip2chip_Slave.srcs/sources_1/imports/chip2chip_slave/counter.v:18]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/AQ1_chip2chip_Slave/AQ1_chip2chip_Slave.srcs/sources_1/imports/chip2chip_slave/counter.v:18]
INFO: [Synth 8-6155] done synthesizing module 'slave_control' (4#1) [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/AQ1_chip2chip_Slave/AQ1_chip2chip_Slave.srcs/sources_1/imports/chip2chip_slave/slave_control.v:22]
INFO: [Synth 8-6157] synthesizing module 'decoder' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/AQ1_chip2chip_Slave/AQ1_chip2chip_Slave.srcs/sources_1/imports/chip2chip_slave/seven_seg.v:11]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (5#1) [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/AQ1_chip2chip_Slave/AQ1_chip2chip_Slave.srcs/sources_1/imports/chip2chip_slave/seven_seg.v:11]
INFO: [Synth 8-6157] synthesizing module 'seven_segment' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/AQ1_chip2chip_Slave/AQ1_chip2chip_Slave.srcs/sources_1/imports/chip2chip_slave/seven_seg.v:28]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment' (6#1) [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/AQ1_chip2chip_Slave/AQ1_chip2chip_Slave.srcs/sources_1/imports/chip2chip_slave/seven_seg.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top' (7#1) [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/AQ1_chip2chip_Slave/AQ1_chip2chip_Slave.srcs/sources_1/imports/chip2chip_slave/top.v:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1025.426 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1025.426 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1025.426 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1025.426 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/AQ1_chip2chip_Slave/AQ1_chip2chip_Slave.srcs/constrs_1/imports/chip2chip_slave/constraint.xdc]
Finished Parsing XDC File [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/AQ1_chip2chip_Slave/AQ1_chip2chip_Slave.srcs/constrs_1/imports/chip2chip_slave/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/AQ1_chip2chip_Slave/AQ1_chip2chip_Slave.srcs/constrs_1/imports/chip2chip_slave/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1025.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1025.750 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1025.750 ; gain = 0.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1025.750 ; gain = 0.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1025.750 ; gain = 0.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1025.750 ; gain = 0.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1025.750 ; gain = 0.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1025.750 ; gain = 0.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1025.750 ; gain = 0.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1033.766 ; gain = 8.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1039.500 ; gain = 14.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1039.500 ; gain = 14.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1039.500 ; gain = 14.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1039.500 ; gain = 14.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1039.500 ; gain = 14.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1039.500 ; gain = 14.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT4 |     1|
|4     |LUT5 |     1|
|5     |FDRE |     7|
|6     |IBUF |     3|
|7     |OBUF |    15|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1039.500 ; gain = 14.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1039.500 ; gain = 13.750
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1039.500 ; gain = 14.074
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1051.574 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1056.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1056.184 ; gain = 30.758
INFO: [Common 17-1381] The checkpoint 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/AQ1_chip2chip_Slave/AQ1_chip2chip_Slave.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 12 12:11:34 2020...
