Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jun 25 15:57:20 2023
| Host         : PC8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab09_timing_summary_routed.rpt -pb lab09_timing_summary_routed.pb -rpx lab09_timing_summary_routed.rpx -warn_on_violation
| Design       : lab09
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (216)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (624)
5. checking no_input_delay (4)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (216)
--------------------------
 There are 166 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: write_sym_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (624)
--------------------------------------------------
 There are 624 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.081        0.000                      0                   94        0.214        0.000                      0                   94        3.000        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
_vga_/nolabel_line73/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0               {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
_vga_/nolabel_line73/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                    34.081        0.000                      0                   94        0.214        0.000                      0                   94       19.500        0.000                       0                    49  
  clkfbout_clk_wiz_0                                                                                                                                                                 7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  _vga_/nolabel_line73/inst/clk_in1
  To Clock:  _vga_/nolabel_line73/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         _vga_/nolabel_line73/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { _vga_/nolabel_line73/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.081ns  (required time - arrival time)
  Source:                 _vga_/nolabel_line80/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _vga_/sym_idx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 1.315ns (23.665%)  route 4.242ns (76.335%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 41.586 - 40.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.809     1.809    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          1.723     1.725    _vga_/nolabel_line80/clk_out1
    SLICE_X3Y96          FDCE                                         r  _vga_/nolabel_line80/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.419     2.144 f  _vga_/nolabel_line80/x_cnt_reg[2]/Q
                         net (fo=7, routed)           0.712     2.857    _vga_/nolabel_line80/x_cnt_reg_n_0_[2]
    SLICE_X3Y96          LUT4 (Prop_lut4_I3_O)        0.296     3.153 f  _vga_/nolabel_line80/bit_idx[7]_i_7/O
                         net (fo=1, routed)           0.580     3.732    _vga_/nolabel_line80/bit_idx[7]_i_7_n_0
    SLICE_X1Y95          LUT4 (Prop_lut4_I1_O)        0.150     3.882 r  _vga_/nolabel_line80/bit_idx[7]_i_4/O
                         net (fo=1, routed)           0.436     4.318    _vga_/nolabel_line80/bit_idx[7]_i_4_n_0
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.326     4.644 r  _vga_/nolabel_line80/bit_idx[7]_i_1/O
                         net (fo=11, routed)          1.188     5.832    _vga_/nolabel_line80/valid
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.124     5.956 r  _vga_/nolabel_line80/bit_idx_start[7]_i_1/O
                         net (fo=19, routed)          1.326     7.282    _vga_/nolabel_line80_n_0
    SLICE_X7Y74          FDRE                                         r  _vga_/sym_idx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.683    41.683    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          1.583    41.586    _vga_/vga_clk
    SLICE_X7Y74          FDRE                                         r  _vga_/sym_idx_reg[0]/C
                         clock pessimism              0.079    41.665    
                         clock uncertainty           -0.098    41.568    
    SLICE_X7Y74          FDRE (Setup_fdre_C_CE)      -0.205    41.363    _vga_/sym_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         41.363    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                 34.081    

Slack (MET) :             34.081ns  (required time - arrival time)
  Source:                 _vga_/nolabel_line80/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _vga_/sym_idx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 1.315ns (23.665%)  route 4.242ns (76.335%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 41.586 - 40.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.809     1.809    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          1.723     1.725    _vga_/nolabel_line80/clk_out1
    SLICE_X3Y96          FDCE                                         r  _vga_/nolabel_line80/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.419     2.144 f  _vga_/nolabel_line80/x_cnt_reg[2]/Q
                         net (fo=7, routed)           0.712     2.857    _vga_/nolabel_line80/x_cnt_reg_n_0_[2]
    SLICE_X3Y96          LUT4 (Prop_lut4_I3_O)        0.296     3.153 f  _vga_/nolabel_line80/bit_idx[7]_i_7/O
                         net (fo=1, routed)           0.580     3.732    _vga_/nolabel_line80/bit_idx[7]_i_7_n_0
    SLICE_X1Y95          LUT4 (Prop_lut4_I1_O)        0.150     3.882 r  _vga_/nolabel_line80/bit_idx[7]_i_4/O
                         net (fo=1, routed)           0.436     4.318    _vga_/nolabel_line80/bit_idx[7]_i_4_n_0
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.326     4.644 r  _vga_/nolabel_line80/bit_idx[7]_i_1/O
                         net (fo=11, routed)          1.188     5.832    _vga_/nolabel_line80/valid
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.124     5.956 r  _vga_/nolabel_line80/bit_idx_start[7]_i_1/O
                         net (fo=19, routed)          1.326     7.282    _vga_/nolabel_line80_n_0
    SLICE_X7Y74          FDRE                                         r  _vga_/sym_idx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.683    41.683    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          1.583    41.586    _vga_/vga_clk
    SLICE_X7Y74          FDRE                                         r  _vga_/sym_idx_reg[1]/C
                         clock pessimism              0.079    41.665    
                         clock uncertainty           -0.098    41.568    
    SLICE_X7Y74          FDRE (Setup_fdre_C_CE)      -0.205    41.363    _vga_/sym_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         41.363    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                 34.081    

Slack (MET) :             34.081ns  (required time - arrival time)
  Source:                 _vga_/nolabel_line80/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _vga_/sym_idx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 1.315ns (23.665%)  route 4.242ns (76.335%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 41.586 - 40.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.809     1.809    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          1.723     1.725    _vga_/nolabel_line80/clk_out1
    SLICE_X3Y96          FDCE                                         r  _vga_/nolabel_line80/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.419     2.144 f  _vga_/nolabel_line80/x_cnt_reg[2]/Q
                         net (fo=7, routed)           0.712     2.857    _vga_/nolabel_line80/x_cnt_reg_n_0_[2]
    SLICE_X3Y96          LUT4 (Prop_lut4_I3_O)        0.296     3.153 f  _vga_/nolabel_line80/bit_idx[7]_i_7/O
                         net (fo=1, routed)           0.580     3.732    _vga_/nolabel_line80/bit_idx[7]_i_7_n_0
    SLICE_X1Y95          LUT4 (Prop_lut4_I1_O)        0.150     3.882 r  _vga_/nolabel_line80/bit_idx[7]_i_4/O
                         net (fo=1, routed)           0.436     4.318    _vga_/nolabel_line80/bit_idx[7]_i_4_n_0
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.326     4.644 r  _vga_/nolabel_line80/bit_idx[7]_i_1/O
                         net (fo=11, routed)          1.188     5.832    _vga_/nolabel_line80/valid
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.124     5.956 r  _vga_/nolabel_line80/bit_idx_start[7]_i_1/O
                         net (fo=19, routed)          1.326     7.282    _vga_/nolabel_line80_n_0
    SLICE_X7Y74          FDRE                                         r  _vga_/sym_idx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.683    41.683    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          1.583    41.586    _vga_/vga_clk
    SLICE_X7Y74          FDRE                                         r  _vga_/sym_idx_reg[2]/C
                         clock pessimism              0.079    41.665    
                         clock uncertainty           -0.098    41.568    
    SLICE_X7Y74          FDRE (Setup_fdre_C_CE)      -0.205    41.363    _vga_/sym_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         41.363    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                 34.081    

Slack (MET) :             34.081ns  (required time - arrival time)
  Source:                 _vga_/nolabel_line80/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _vga_/sym_idx_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 1.315ns (23.665%)  route 4.242ns (76.335%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 41.586 - 40.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.809     1.809    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          1.723     1.725    _vga_/nolabel_line80/clk_out1
    SLICE_X3Y96          FDCE                                         r  _vga_/nolabel_line80/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.419     2.144 f  _vga_/nolabel_line80/x_cnt_reg[2]/Q
                         net (fo=7, routed)           0.712     2.857    _vga_/nolabel_line80/x_cnt_reg_n_0_[2]
    SLICE_X3Y96          LUT4 (Prop_lut4_I3_O)        0.296     3.153 f  _vga_/nolabel_line80/bit_idx[7]_i_7/O
                         net (fo=1, routed)           0.580     3.732    _vga_/nolabel_line80/bit_idx[7]_i_7_n_0
    SLICE_X1Y95          LUT4 (Prop_lut4_I1_O)        0.150     3.882 r  _vga_/nolabel_line80/bit_idx[7]_i_4/O
                         net (fo=1, routed)           0.436     4.318    _vga_/nolabel_line80/bit_idx[7]_i_4_n_0
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.326     4.644 r  _vga_/nolabel_line80/bit_idx[7]_i_1/O
                         net (fo=11, routed)          1.188     5.832    _vga_/nolabel_line80/valid
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.124     5.956 r  _vga_/nolabel_line80/bit_idx_start[7]_i_1/O
                         net (fo=19, routed)          1.326     7.282    _vga_/nolabel_line80_n_0
    SLICE_X7Y74          FDRE                                         r  _vga_/sym_idx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.683    41.683    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          1.583    41.586    _vga_/vga_clk
    SLICE_X7Y74          FDRE                                         r  _vga_/sym_idx_reg[3]/C
                         clock pessimism              0.079    41.665    
                         clock uncertainty           -0.098    41.568    
    SLICE_X7Y74          FDRE (Setup_fdre_C_CE)      -0.205    41.363    _vga_/sym_idx_reg[3]
  -------------------------------------------------------------------
                         required time                         41.363    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                 34.081    

Slack (MET) :             34.248ns  (required time - arrival time)
  Source:                 _vga_/nolabel_line80/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _vga_/sym_idx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 1.315ns (24.399%)  route 4.075ns (75.601%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 41.586 - 40.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.809     1.809    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          1.723     1.725    _vga_/nolabel_line80/clk_out1
    SLICE_X3Y96          FDCE                                         r  _vga_/nolabel_line80/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.419     2.144 f  _vga_/nolabel_line80/x_cnt_reg[2]/Q
                         net (fo=7, routed)           0.712     2.857    _vga_/nolabel_line80/x_cnt_reg_n_0_[2]
    SLICE_X3Y96          LUT4 (Prop_lut4_I3_O)        0.296     3.153 f  _vga_/nolabel_line80/bit_idx[7]_i_7/O
                         net (fo=1, routed)           0.580     3.732    _vga_/nolabel_line80/bit_idx[7]_i_7_n_0
    SLICE_X1Y95          LUT4 (Prop_lut4_I1_O)        0.150     3.882 r  _vga_/nolabel_line80/bit_idx[7]_i_4/O
                         net (fo=1, routed)           0.436     4.318    _vga_/nolabel_line80/bit_idx[7]_i_4_n_0
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.326     4.644 r  _vga_/nolabel_line80/bit_idx[7]_i_1/O
                         net (fo=11, routed)          1.188     5.832    _vga_/nolabel_line80/valid
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.124     5.956 r  _vga_/nolabel_line80/bit_idx_start[7]_i_1/O
                         net (fo=19, routed)          1.159     7.115    _vga_/nolabel_line80_n_0
    SLICE_X7Y75          FDRE                                         r  _vga_/sym_idx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.683    41.683    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          1.583    41.586    _vga_/vga_clk
    SLICE_X7Y75          FDRE                                         r  _vga_/sym_idx_reg[4]/C
                         clock pessimism              0.079    41.665    
                         clock uncertainty           -0.098    41.568    
    SLICE_X7Y75          FDRE (Setup_fdre_C_CE)      -0.205    41.363    _vga_/sym_idx_reg[4]
  -------------------------------------------------------------------
                         required time                         41.363    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                 34.248    

Slack (MET) :             34.248ns  (required time - arrival time)
  Source:                 _vga_/nolabel_line80/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _vga_/sym_idx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 1.315ns (24.399%)  route 4.075ns (75.601%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 41.586 - 40.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.809     1.809    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          1.723     1.725    _vga_/nolabel_line80/clk_out1
    SLICE_X3Y96          FDCE                                         r  _vga_/nolabel_line80/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.419     2.144 f  _vga_/nolabel_line80/x_cnt_reg[2]/Q
                         net (fo=7, routed)           0.712     2.857    _vga_/nolabel_line80/x_cnt_reg_n_0_[2]
    SLICE_X3Y96          LUT4 (Prop_lut4_I3_O)        0.296     3.153 f  _vga_/nolabel_line80/bit_idx[7]_i_7/O
                         net (fo=1, routed)           0.580     3.732    _vga_/nolabel_line80/bit_idx[7]_i_7_n_0
    SLICE_X1Y95          LUT4 (Prop_lut4_I1_O)        0.150     3.882 r  _vga_/nolabel_line80/bit_idx[7]_i_4/O
                         net (fo=1, routed)           0.436     4.318    _vga_/nolabel_line80/bit_idx[7]_i_4_n_0
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.326     4.644 r  _vga_/nolabel_line80/bit_idx[7]_i_1/O
                         net (fo=11, routed)          1.188     5.832    _vga_/nolabel_line80/valid
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.124     5.956 r  _vga_/nolabel_line80/bit_idx_start[7]_i_1/O
                         net (fo=19, routed)          1.159     7.115    _vga_/nolabel_line80_n_0
    SLICE_X7Y75          FDRE                                         r  _vga_/sym_idx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.683    41.683    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          1.583    41.586    _vga_/vga_clk
    SLICE_X7Y75          FDRE                                         r  _vga_/sym_idx_reg[5]/C
                         clock pessimism              0.079    41.665    
                         clock uncertainty           -0.098    41.568    
    SLICE_X7Y75          FDRE (Setup_fdre_C_CE)      -0.205    41.363    _vga_/sym_idx_reg[5]
  -------------------------------------------------------------------
                         required time                         41.363    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                 34.248    

Slack (MET) :             34.248ns  (required time - arrival time)
  Source:                 _vga_/nolabel_line80/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _vga_/sym_idx_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 1.315ns (24.399%)  route 4.075ns (75.601%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 41.586 - 40.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.809     1.809    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          1.723     1.725    _vga_/nolabel_line80/clk_out1
    SLICE_X3Y96          FDCE                                         r  _vga_/nolabel_line80/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.419     2.144 f  _vga_/nolabel_line80/x_cnt_reg[2]/Q
                         net (fo=7, routed)           0.712     2.857    _vga_/nolabel_line80/x_cnt_reg_n_0_[2]
    SLICE_X3Y96          LUT4 (Prop_lut4_I3_O)        0.296     3.153 f  _vga_/nolabel_line80/bit_idx[7]_i_7/O
                         net (fo=1, routed)           0.580     3.732    _vga_/nolabel_line80/bit_idx[7]_i_7_n_0
    SLICE_X1Y95          LUT4 (Prop_lut4_I1_O)        0.150     3.882 r  _vga_/nolabel_line80/bit_idx[7]_i_4/O
                         net (fo=1, routed)           0.436     4.318    _vga_/nolabel_line80/bit_idx[7]_i_4_n_0
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.326     4.644 r  _vga_/nolabel_line80/bit_idx[7]_i_1/O
                         net (fo=11, routed)          1.188     5.832    _vga_/nolabel_line80/valid
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.124     5.956 r  _vga_/nolabel_line80/bit_idx_start[7]_i_1/O
                         net (fo=19, routed)          1.159     7.115    _vga_/nolabel_line80_n_0
    SLICE_X7Y75          FDRE                                         r  _vga_/sym_idx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.683    41.683    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          1.583    41.586    _vga_/vga_clk
    SLICE_X7Y75          FDRE                                         r  _vga_/sym_idx_reg[6]/C
                         clock pessimism              0.079    41.665    
                         clock uncertainty           -0.098    41.568    
    SLICE_X7Y75          FDRE (Setup_fdre_C_CE)      -0.205    41.363    _vga_/sym_idx_reg[6]
  -------------------------------------------------------------------
                         required time                         41.363    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                 34.248    

Slack (MET) :             34.248ns  (required time - arrival time)
  Source:                 _vga_/nolabel_line80/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _vga_/sym_idx_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 1.315ns (24.399%)  route 4.075ns (75.601%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 41.586 - 40.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.809     1.809    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          1.723     1.725    _vga_/nolabel_line80/clk_out1
    SLICE_X3Y96          FDCE                                         r  _vga_/nolabel_line80/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.419     2.144 f  _vga_/nolabel_line80/x_cnt_reg[2]/Q
                         net (fo=7, routed)           0.712     2.857    _vga_/nolabel_line80/x_cnt_reg_n_0_[2]
    SLICE_X3Y96          LUT4 (Prop_lut4_I3_O)        0.296     3.153 f  _vga_/nolabel_line80/bit_idx[7]_i_7/O
                         net (fo=1, routed)           0.580     3.732    _vga_/nolabel_line80/bit_idx[7]_i_7_n_0
    SLICE_X1Y95          LUT4 (Prop_lut4_I1_O)        0.150     3.882 r  _vga_/nolabel_line80/bit_idx[7]_i_4/O
                         net (fo=1, routed)           0.436     4.318    _vga_/nolabel_line80/bit_idx[7]_i_4_n_0
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.326     4.644 r  _vga_/nolabel_line80/bit_idx[7]_i_1/O
                         net (fo=11, routed)          1.188     5.832    _vga_/nolabel_line80/valid
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.124     5.956 r  _vga_/nolabel_line80/bit_idx_start[7]_i_1/O
                         net (fo=19, routed)          1.159     7.115    _vga_/nolabel_line80_n_0
    SLICE_X7Y75          FDRE                                         r  _vga_/sym_idx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.683    41.683    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          1.583    41.586    _vga_/vga_clk
    SLICE_X7Y75          FDRE                                         r  _vga_/sym_idx_reg[7]/C
                         clock pessimism              0.079    41.665    
                         clock uncertainty           -0.098    41.568    
    SLICE_X7Y75          FDRE (Setup_fdre_C_CE)      -0.205    41.363    _vga_/sym_idx_reg[7]
  -------------------------------------------------------------------
                         required time                         41.363    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                 34.248    

Slack (MET) :             34.400ns  (required time - arrival time)
  Source:                 _vga_/nolabel_line80/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _vga_/sym_idx_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 1.315ns (25.096%)  route 3.925ns (74.904%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 41.588 - 40.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.809     1.809    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          1.723     1.725    _vga_/nolabel_line80/clk_out1
    SLICE_X3Y96          FDCE                                         r  _vga_/nolabel_line80/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.419     2.144 f  _vga_/nolabel_line80/x_cnt_reg[2]/Q
                         net (fo=7, routed)           0.712     2.857    _vga_/nolabel_line80/x_cnt_reg_n_0_[2]
    SLICE_X3Y96          LUT4 (Prop_lut4_I3_O)        0.296     3.153 f  _vga_/nolabel_line80/bit_idx[7]_i_7/O
                         net (fo=1, routed)           0.580     3.732    _vga_/nolabel_line80/bit_idx[7]_i_7_n_0
    SLICE_X1Y95          LUT4 (Prop_lut4_I1_O)        0.150     3.882 r  _vga_/nolabel_line80/bit_idx[7]_i_4/O
                         net (fo=1, routed)           0.436     4.318    _vga_/nolabel_line80/bit_idx[7]_i_4_n_0
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.326     4.644 r  _vga_/nolabel_line80/bit_idx[7]_i_1/O
                         net (fo=11, routed)          1.188     5.832    _vga_/nolabel_line80/valid
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.124     5.956 r  _vga_/nolabel_line80/bit_idx_start[7]_i_1/O
                         net (fo=19, routed)          1.009     6.965    _vga_/nolabel_line80_n_0
    SLICE_X7Y76          FDRE                                         r  _vga_/sym_idx_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.683    41.683    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          1.585    41.588    _vga_/vga_clk
    SLICE_X7Y76          FDRE                                         r  _vga_/sym_idx_reg[10]/C
                         clock pessimism              0.079    41.667    
                         clock uncertainty           -0.098    41.570    
    SLICE_X7Y76          FDRE (Setup_fdre_C_CE)      -0.205    41.365    _vga_/sym_idx_reg[10]
  -------------------------------------------------------------------
                         required time                         41.365    
                         arrival time                          -6.965    
  -------------------------------------------------------------------
                         slack                                 34.400    

Slack (MET) :             34.400ns  (required time - arrival time)
  Source:                 _vga_/nolabel_line80/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _vga_/sym_idx_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 1.315ns (25.096%)  route 3.925ns (74.904%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 41.588 - 40.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.809     1.809    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          1.723     1.725    _vga_/nolabel_line80/clk_out1
    SLICE_X3Y96          FDCE                                         r  _vga_/nolabel_line80/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.419     2.144 f  _vga_/nolabel_line80/x_cnt_reg[2]/Q
                         net (fo=7, routed)           0.712     2.857    _vga_/nolabel_line80/x_cnt_reg_n_0_[2]
    SLICE_X3Y96          LUT4 (Prop_lut4_I3_O)        0.296     3.153 f  _vga_/nolabel_line80/bit_idx[7]_i_7/O
                         net (fo=1, routed)           0.580     3.732    _vga_/nolabel_line80/bit_idx[7]_i_7_n_0
    SLICE_X1Y95          LUT4 (Prop_lut4_I1_O)        0.150     3.882 r  _vga_/nolabel_line80/bit_idx[7]_i_4/O
                         net (fo=1, routed)           0.436     4.318    _vga_/nolabel_line80/bit_idx[7]_i_4_n_0
    SLICE_X1Y95          LUT5 (Prop_lut5_I4_O)        0.326     4.644 r  _vga_/nolabel_line80/bit_idx[7]_i_1/O
                         net (fo=11, routed)          1.188     5.832    _vga_/nolabel_line80/valid
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.124     5.956 r  _vga_/nolabel_line80/bit_idx_start[7]_i_1/O
                         net (fo=19, routed)          1.009     6.965    _vga_/nolabel_line80_n_0
    SLICE_X7Y76          FDRE                                         r  _vga_/sym_idx_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.683    41.683    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          1.585    41.588    _vga_/vga_clk
    SLICE_X7Y76          FDRE                                         r  _vga_/sym_idx_reg[11]/C
                         clock pessimism              0.079    41.667    
                         clock uncertainty           -0.098    41.570    
    SLICE_X7Y76          FDRE (Setup_fdre_C_CE)      -0.205    41.365    _vga_/sym_idx_reg[11]
  -------------------------------------------------------------------
                         required time                         41.365    
                         arrival time                          -6.965    
  -------------------------------------------------------------------
                         slack                                 34.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 _vga_/nolabel_line80/y_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _vga_/nolabel_line80/y_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.190ns (56.828%)  route 0.144ns (43.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.624     0.624    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          0.603     0.605    _vga_/nolabel_line80/clk_out1
    SLICE_X1Y97          FDRE                                         r  _vga_/nolabel_line80/y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     0.746 r  _vga_/nolabel_line80/y_cnt_reg[2]/Q
                         net (fo=9, routed)           0.144     0.890    _vga_/nolabel_line80/y_cnt_reg[2]
    SLICE_X0Y97          LUT5 (Prop_lut5_I3_O)        0.049     0.939 r  _vga_/nolabel_line80/y_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.939    _vga_/nolabel_line80/p_0_in[4]
    SLICE_X0Y97          FDRE                                         r  _vga_/nolabel_line80/y_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.898     0.898    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          0.876     0.878    _vga_/nolabel_line80/clk_out1
    SLICE_X0Y97          FDRE                                         r  _vga_/nolabel_line80/y_cnt_reg[4]/C
                         clock pessimism             -0.260     0.618    
    SLICE_X0Y97          FDRE (Hold_fdre_C_D)         0.107     0.725    _vga_/nolabel_line80/y_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 _vga_/nolabel_line80/y_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _vga_/nolabel_line80/y_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.305%)  route 0.144ns (43.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.624     0.624    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          0.603     0.605    _vga_/nolabel_line80/clk_out1
    SLICE_X1Y97          FDRE                                         r  _vga_/nolabel_line80/y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     0.746 r  _vga_/nolabel_line80/y_cnt_reg[2]/Q
                         net (fo=9, routed)           0.144     0.890    _vga_/nolabel_line80/y_cnt_reg[2]
    SLICE_X0Y97          LUT4 (Prop_lut4_I1_O)        0.045     0.935 r  _vga_/nolabel_line80/y_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.935    _vga_/nolabel_line80/p_0_in[3]
    SLICE_X0Y97          FDRE                                         r  _vga_/nolabel_line80/y_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.898     0.898    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          0.876     0.878    _vga_/nolabel_line80/clk_out1
    SLICE_X0Y97          FDRE                                         r  _vga_/nolabel_line80/y_cnt_reg[3]/C
                         clock pessimism             -0.260     0.618    
    SLICE_X0Y97          FDRE (Hold_fdre_C_D)         0.092     0.710    _vga_/nolabel_line80/y_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 _vga_/nolabel_line80/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _vga_/nolabel_line80/x_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.190ns (50.239%)  route 0.188ns (49.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.624     0.624    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          0.601     0.603    _vga_/nolabel_line80/clk_out1
    SLICE_X4Y96          FDPE                                         r  _vga_/nolabel_line80/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDPE (Prop_fdpe_C_Q)         0.141     0.744 r  _vga_/nolabel_line80/x_cnt_reg[0]/Q
                         net (fo=9, routed)           0.188     0.932    _vga_/nolabel_line80/x_cnt_reg_n_0_[0]
    SLICE_X3Y96          LUT3 (Prop_lut3_I1_O)        0.049     0.981 r  _vga_/nolabel_line80/x_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.981    _vga_/nolabel_line80/x_cnt[2]
    SLICE_X3Y96          FDCE                                         r  _vga_/nolabel_line80/x_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.898     0.898    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          0.875     0.877    _vga_/nolabel_line80/clk_out1
    SLICE_X3Y96          FDCE                                         r  _vga_/nolabel_line80/x_cnt_reg[2]/C
                         clock pessimism             -0.234     0.643    
    SLICE_X3Y96          FDCE (Hold_fdce_C_D)         0.107     0.750    _vga_/nolabel_line80/x_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 _vga_/bit_idx_start_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _vga_/bit_idx_start_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.523%)  route 0.143ns (43.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.624     0.624    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          0.597     0.599    _vga_/vga_clk
    SLICE_X5Y86          FDRE                                         r  _vga_/bit_idx_start_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     0.740 r  _vga_/bit_idx_start_reg[2]/Q
                         net (fo=6, routed)           0.143     0.883    _vga_/bit_idx_start[2]
    SLICE_X5Y86          LUT6 (Prop_lut6_I1_O)        0.045     0.928 r  _vga_/bit_idx_start[4]_i_1/O
                         net (fo=2, routed)           0.000     0.928    _vga_/data[4]
    SLICE_X5Y86          FDRE                                         r  _vga_/bit_idx_start_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.898     0.898    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          0.867     0.869    _vga_/vga_clk
    SLICE_X5Y86          FDRE                                         r  _vga_/bit_idx_start_reg[4]/C
                         clock pessimism             -0.270     0.599    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.092     0.691    _vga_/bit_idx_start_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 _vga_/bit_idx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _vga_/bit_idx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.186%)  route 0.150ns (41.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.624     0.624    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          0.597     0.599    _vga_/vga_clk
    SLICE_X6Y86          FDRE                                         r  _vga_/bit_idx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.164     0.763 r  _vga_/bit_idx_reg[6]/Q
                         net (fo=14, routed)          0.150     0.913    _vga_/bit_idx_reg[6]
    SLICE_X6Y86          LUT5 (Prop_lut5_I0_O)        0.045     0.958 r  _vga_/bit_idx[6]_i_1/O
                         net (fo=1, routed)           0.000     0.958    _vga_/p_0_in__0[6]
    SLICE_X6Y86          FDRE                                         r  _vga_/bit_idx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.898     0.898    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          0.867     0.869    _vga_/vga_clk
    SLICE_X6Y86          FDRE                                         r  _vga_/bit_idx_reg[6]/C
                         clock pessimism             -0.270     0.599    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.121     0.720    _vga_/bit_idx_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 _vga_/nolabel_line80/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _vga_/nolabel_line80/x_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.707%)  route 0.188ns (50.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.624     0.624    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          0.601     0.603    _vga_/nolabel_line80/clk_out1
    SLICE_X4Y96          FDPE                                         r  _vga_/nolabel_line80/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDPE (Prop_fdpe_C_Q)         0.141     0.744 r  _vga_/nolabel_line80/x_cnt_reg[0]/Q
                         net (fo=9, routed)           0.188     0.932    _vga_/nolabel_line80/x_cnt_reg_n_0_[0]
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.045     0.977 r  _vga_/nolabel_line80/x_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.977    _vga_/nolabel_line80/x_cnt[1]
    SLICE_X3Y96          FDCE                                         r  _vga_/nolabel_line80/x_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.898     0.898    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          0.875     0.877    _vga_/nolabel_line80/clk_out1
    SLICE_X3Y96          FDCE                                         r  _vga_/nolabel_line80/x_cnt_reg[1]/C
                         clock pessimism             -0.234     0.643    
    SLICE_X3Y96          FDCE (Hold_fdce_C_D)         0.092     0.735    _vga_/nolabel_line80/x_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 _vga_/bit_idx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _vga_/bit_idx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.195%)  route 0.157ns (45.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.624     0.624    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          0.597     0.599    _vga_/vga_clk
    SLICE_X4Y85          FDRE                                         r  _vga_/bit_idx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     0.740 r  _vga_/bit_idx_reg[3]/Q
                         net (fo=17, routed)          0.157     0.897    _vga_/bit_idx_reg[3]
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.045     0.942 r  _vga_/bit_idx[3]_i_1/O
                         net (fo=1, routed)           0.000     0.942    _vga_/p_0_in__0[3]
    SLICE_X4Y85          FDRE                                         r  _vga_/bit_idx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.898     0.898    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          0.867     0.869    _vga_/vga_clk
    SLICE_X4Y85          FDRE                                         r  _vga_/bit_idx_reg[3]/C
                         clock pessimism             -0.270     0.599    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.092     0.691    _vga_/bit_idx_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 _vga_/nolabel_line80/y_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _vga_/nolabel_line80/y_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.195%)  route 0.157ns (45.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.624     0.624    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          0.603     0.605    _vga_/nolabel_line80/clk_out1
    SLICE_X0Y97          FDRE                                         r  _vga_/nolabel_line80/y_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     0.746 r  _vga_/nolabel_line80/y_cnt_reg[6]/Q
                         net (fo=7, routed)           0.157     0.903    _vga_/nolabel_line80/y_cnt_reg[6]
    SLICE_X0Y97          LUT6 (Prop_lut6_I0_O)        0.045     0.948 r  _vga_/nolabel_line80/y_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.948    _vga_/nolabel_line80/p_0_in[6]
    SLICE_X0Y97          FDRE                                         r  _vga_/nolabel_line80/y_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.898     0.898    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          0.876     0.878    _vga_/nolabel_line80/clk_out1
    SLICE_X0Y97          FDRE                                         r  _vga_/nolabel_line80/y_cnt_reg[6]/C
                         clock pessimism             -0.273     0.605    
    SLICE_X0Y97          FDRE (Hold_fdre_C_D)         0.092     0.697    _vga_/nolabel_line80/y_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 _vga_/bit_idx_start_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _vga_/bit_idx_start_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.860%)  route 0.172ns (45.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.624     0.624    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          0.598     0.600    _vga_/vga_clk
    SLICE_X2Y85          FDRE                                         r  _vga_/bit_idx_start_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     0.764 r  _vga_/bit_idx_start_reg[1]/Q
                         net (fo=7, routed)           0.172     0.936    _vga_/bit_idx_start[1]
    SLICE_X5Y86          LUT4 (Prop_lut4_I0_O)        0.045     0.981 r  _vga_/bit_idx_start[2]_i_1/O
                         net (fo=2, routed)           0.000     0.981    _vga_/data[2]
    SLICE_X5Y86          FDRE                                         r  _vga_/bit_idx_start_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.898     0.898    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          0.867     0.869    _vga_/vga_clk
    SLICE_X5Y86          FDRE                                         r  _vga_/bit_idx_start_reg[2]/C
                         clock pessimism             -0.234     0.635    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.091     0.726    _vga_/bit_idx_start_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 _vga_/nolabel_line80/x_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _vga_/nolabel_line80/x_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.344%)  route 0.169ns (47.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.624     0.624    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          0.602     0.604    _vga_/nolabel_line80/clk_out1
    SLICE_X1Y95          FDCE                                         r  _vga_/nolabel_line80/x_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     0.745 r  _vga_/nolabel_line80/x_cnt_reg[6]/Q
                         net (fo=9, routed)           0.169     0.914    _vga_/nolabel_line80/x_cnt_reg_n_0_[6]
    SLICE_X1Y95          LUT6 (Prop_lut6_I4_O)        0.045     0.959 r  _vga_/nolabel_line80/x_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.959    _vga_/nolabel_line80/x_cnt[8]
    SLICE_X1Y95          FDCE                                         r  _vga_/nolabel_line80/x_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.898     0.898    _vga_/nolabel_line73/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    _vga_/nolabel_line73/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  _vga_/nolabel_line73/inst/clkout1_buf/O
                         net (fo=47, routed)          0.875     0.877    _vga_/nolabel_line80/clk_out1
    SLICE_X1Y95          FDCE                                         r  _vga_/nolabel_line80/x_cnt_reg[8]/C
                         clock pessimism             -0.273     0.604    
    SLICE_X1Y95          FDCE (Hold_fdce_C_D)         0.092     0.696    _vga_/nolabel_line80/x_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    _vga_/nolabel_line73/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y97      _vga_/nolabel_line80/y_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y97      _vga_/nolabel_line80/y_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y97      _vga_/nolabel_line80/y_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y96      _vga_/nolabel_line80/y_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y97      _vga_/nolabel_line80/y_cnt_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y96      _vga_/nolabel_line80/y_cnt_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y96      _vga_/nolabel_line80/y_cnt_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y96      _vga_/nolabel_line80/y_cnt_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y96      _vga_/nolabel_line80/y_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y96      _vga_/nolabel_line80/y_cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y96      _vga_/nolabel_line80/y_cnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y96      _vga_/nolabel_line80/y_cnt_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y96      _vga_/nolabel_line80/x_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y96      _vga_/nolabel_line80/x_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y96      _vga_/nolabel_line80/x_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y96      _vga_/nolabel_line80/x_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y95      _vga_/nolabel_line80/x_cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y95      _vga_/nolabel_line80/x_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y97      _vga_/nolabel_line80/y_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y97      _vga_/nolabel_line80/y_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y97      _vga_/nolabel_line80/y_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y96      _vga_/nolabel_line80/y_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y97      _vga_/nolabel_line80/y_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y96      _vga_/nolabel_line80/y_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y96      _vga_/nolabel_line80/y_cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y96      _vga_/nolabel_line80/y_cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y74      _vga_/sym_idx_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y76      _vga_/sym_idx_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    _vga_/nolabel_line73/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  _vga_/nolabel_line73/inst/mmcm_adv_inst/CLKFBOUT



