// Seed: 621294907
program module_0 (
    input supply1 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output uwire id_4,
    input tri0 id_5,
    input wand id_6,
    output wire id_7,
    output tri id_8
);
  assign module_1.id_3 = 0;
  wire [1  ==  1 : 1  &  1 'b0] id_10;
endprogram
module module_1 (
    output supply1 id_0,
    output tri id_1,
    input uwire id_2,
    output uwire id_3,
    input wire id_4,
    input wand id_5,
    output wand id_6,
    output tri id_7,
    input uwire id_8,
    output tri0 id_9,
    output wire id_10,
    output tri1 id_11,
    output uwire id_12,
    output tri1 id_13,
    input supply0 id_14,
    output supply1 id_15,
    output wire id_16,
    output wor id_17,
    output uwire id_18,
    output uwire id_19,
    output tri1 id_20,
    input wor id_21,
    output tri0 id_22,
    output uwire id_23,
    output uwire id_24,
    input wire id_25,
    inout wand id_26,
    input supply1 id_27,
    input supply1 id_28,
    output supply1 id_29,
    output wand id_30,
    input tri0 id_31,
    output tri1 id_32,
    input wire id_33,
    input tri1 id_34,
    output tri0 id_35,
    output supply0 id_36,
    output tri1 id_37,
    input tri0 id_38#(.id_42(1)),
    input tri id_39,
    output logic id_40
);
  id_43 :
  assert property (@(posedge id_28) id_25)
  else id_40 = -1;
  module_0 modCall_1 (
      id_25,
      id_35,
      id_33,
      id_21,
      id_36,
      id_39,
      id_27,
      id_18,
      id_1
  );
endmodule
