Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 22.2.0 Build 94 06/08/2022 SC Pro Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Fri May 26 03:05:30 2023
    Info: System process ID: 3725
Info: Command: quartus_sh --flow compile add.qpf -c add
Info: Quartus(args): compile add.qpf -c add
Info: Project Name = /nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/add
Info: Revision Name = add
Info: Run task: IP Generation
Info: *******************************************************************
Info: Running Quartus Prime IP Generation Tool
    Info: Version 22.2.0 Build 94 06/08/2022 SC Pro Edition
    Info: Processing started: Fri May 26 03:05:32 2023
    Info: System process ID: 6600
Info: Command: quartus_ipgenerate add -c add --run_default_mode_op
Info: Found 5 IP file(s) in the project.
    Info: IP file /nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/add_kernel_wrapper.qsys was found in the project.
    Info: IP file /nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/ip/add_kernel_wrapper/add_kernel_wrapper_clock_in.ip was found in the project.
    Info: IP file /nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/ip/add_kernel_wrapper/add_kernel_wrapper_reset_in.ip was found in the project.
    Info: IP file /nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/ip/add_kernel_wrapper/add_kernel_wrapper_add_report_di_0.ip was found in the project.
    Info: IP file /nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/ip/add_kernel_wrapper/add_kernel_wrapper_master_0.ip was found in the project.
Info: Started running qsys-validate on Platform Designer system add_kernel_wrapper.qsys
Info: Performing Platform Designer system validation using the command line: /p/psg/swip/releases6/acds/22.2/94/linux64/quartus/../qsys/bin/qsys-validate add_kernel_wrapper.qsys
Warning: add_kernel_wrapper: add_report_di_0 has port resetn declared with role reset_n which is declared as reset in file add_kernel_wrapper_add_report_di_0.ip
Warning: add_kernel_wrapper: add_report_di_0 declares interface resetn with type conduit which is set as reset in file add_kernel_wrapper_add_report_di_0.ip
Info: Finished running qsys-validate on Platform Designer system add_kernel_wrapper.qsys
Info: Only synthesis files will be generated.
Info: Performing IP Generation using the command line: /p/psg/swip/releases6/acds/22.2/94/linux64/quartus/sopc_builder/bin/qsys-generate {--family=Arria 10} --part=10AS066N3F40E2SG --block-symbol-file --quartus-project=/nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/add --rev=add --top-level-generation=true {--bypass-quartus-project } --synthesis=verilog --parallel --batch=ip/add_kernel_wrapper/add_kernel_wrapper_master_0.ip --batch=ip/add_kernel_wrapper/add_kernel_wrapper_add_report_di_0.ip --batch=ip/add_kernel_wrapper/add_kernel_wrapper_reset_in.ip --batch=ip/add_kernel_wrapper/add_kernel_wrapper_clock_in.ip add_kernel_wrapper.qsys
Info: Batch generation will generate the listed files in this order: /nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/add_kernel_wrapper.qsys, ip/add_kernel_wrapper/add_kernel_wrapper_master_0.ip, ip/add_kernel_wrapper/add_kernel_wrapper_add_report_di_0.ip, ip/add_kernel_wrapper/add_kernel_wrapper_reset_in.ip, ip/add_kernel_wrapper/add_kernel_wrapper_clock_in.ip
Info: Parallel IP Generation is enabled. 
Info: Platform Designer will attempt to use 5 processors for parallel IP generation based on available number of processors and the total number of IP to be generated.
Info: Starting: Platform Designer system generation
Warning: add_kernel_wrapper: add_report_di_0 has port resetn declared with role reset_n which is declared as reset in file add_kernel_wrapper_add_report_di_0.ip
Warning: add_kernel_wrapper: add_report_di_0 declares interface resetn with type conduit which is set as reset in file add_kernel_wrapper_add_report_di_0.ip
Info: Saving generation log to /nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/add_kernel_wrapper/add_kernel_wrapper_generation.rpt
Info: Generated by version: 22.2 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/add_kernel_wrapper.qsys --block-symbol-file --output-directory=/nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/add_kernel_wrapper --family="Arria 10" --part=10AS066N3F40E2SG
Info: Loading add-quartus-sln/add_kernel_wrapper.qsys
Info: Reading input file
Info: Parameterizing module add_report_di_0
Info: Parameterizing module clock_in
Info: Parameterizing module master_0
Info: Parameterizing module reset_in
Info: Building connections
Info: Parameterizing connections
Info: Validating
Info: Done reading input file
Error: add_kernel_wrapper.add_report_di_0: add_report_di_0.kernel_irqs has an associatedReset of "resetn" with incompatible type "conduit"
Error: add_kernel_wrapper.add_report_di_0: add_report_di_0.csr_ring_root_avs has an associatedReset of "resetn" with incompatible type "conduit"
Error: add_kernel_wrapper.master_0.master_reset/add_report_di_0.resetn: Connection end add_report_di_0.resetn (conduit) must be reset
Error: add_kernel_wrapper.reset_in.out_reset/add_report_di_0.resetn: Connection end add_report_di_0.resetn (conduit) must be reset
Error: add_kernel_wrapper.add_report_di_0.resetn: Too many connections (master_0.master_reset, reset_in.out_reset) 
Error: qsys-generate failed with exit code 3: 5 Errors, 0 Warnings
Info: Finished: Create block symbol file (.bsf)
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/add_kernel_wrapper.qsys --synthesis=VERILOG --output-directory=/nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/add_kernel_wrapper --family="Arria 10" --part=10AS066N3F40E2SG
Info: Loading add-quartus-sln/add_kernel_wrapper.qsys
Info: Reading input file
Info: Parameterizing module add_report_di_0
Info: Parameterizing module clock_in
Info: Parameterizing module master_0
Info: Parameterizing module reset_in
Info: Building connections
Info: Parameterizing connections
Info: Validating
Info: Done reading input file
Error: add_kernel_wrapper.add_report_di_0: add_report_di_0.kernel_irqs has an associatedReset of "resetn" with incompatible type "conduit"
Error: add_kernel_wrapper.add_report_di_0: add_report_di_0.csr_ring_root_avs has an associatedReset of "resetn" with incompatible type "conduit"
Error: add_kernel_wrapper.master_0.master_reset/add_report_di_0.resetn: Connection end add_report_di_0.resetn (conduit) must be reset
Error: add_kernel_wrapper.reset_in.out_reset/add_report_di_0.resetn: Connection end add_report_di_0.resetn (conduit) must be reset
Error: add_kernel_wrapper.add_report_di_0.resetn: Too many connections (master_0.master_reset, reset_in.out_reset) 
Error: qsys-generate failed with exit code 3: 5 Errors, 0 Warnings
Info: Finished: Create HDL design files for synthesis
Info: Saving generation log to /nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/ip/add_kernel_wrapper/add_kernel_wrapper_reset_in/add_kernel_wrapper_reset_in_generation.rpt
Info: Generated by version: 22.2 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/ip/add_kernel_wrapper/add_kernel_wrapper_reset_in.ip --block-symbol-file --output-directory=/nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/ip/add_kernel_wrapper/add_kernel_wrapper_reset_in --family="Arria 10" --part=10AS066N3F40E2SG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/ip/add_kernel_wrapper/add_kernel_wrapper_reset_in.ip --synthesis=VERILOG --output-directory=/nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/ip/add_kernel_wrapper/add_kernel_wrapper_reset_in --family="Arria 10" --part=10AS066N3F40E2SG
Info: add_kernel_wrapper_reset_in: "Transforming system: add_kernel_wrapper_reset_in"
Info: add_kernel_wrapper_reset_in: "Naming system components in system: add_kernel_wrapper_reset_in"
Info: add_kernel_wrapper_reset_in: "Processing generation queue"
Info: add_kernel_wrapper_reset_in: "Generating: add_kernel_wrapper_reset_in"
Info: add_kernel_wrapper_reset_in: Done "add_kernel_wrapper_reset_in" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Saving generation log to /nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/ip/add_kernel_wrapper/add_kernel_wrapper_clock_in/add_kernel_wrapper_clock_in_generation.rpt
Info: Generated by version: 22.2 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/ip/add_kernel_wrapper/add_kernel_wrapper_clock_in.ip --block-symbol-file --output-directory=/nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/ip/add_kernel_wrapper/add_kernel_wrapper_clock_in --family="Arria 10" --part=10AS066N3F40E2SG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/ip/add_kernel_wrapper/add_kernel_wrapper_clock_in.ip --synthesis=VERILOG --output-directory=/nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/ip/add_kernel_wrapper/add_kernel_wrapper_clock_in --family="Arria 10" --part=10AS066N3F40E2SG
Info: add_kernel_wrapper_clock_in: "Transforming system: add_kernel_wrapper_clock_in"
Info: add_kernel_wrapper_clock_in: "Naming system components in system: add_kernel_wrapper_clock_in"
Info: add_kernel_wrapper_clock_in: "Processing generation queue"
Info: add_kernel_wrapper_clock_in: "Generating: add_kernel_wrapper_clock_in"
Info: add_kernel_wrapper_clock_in: Done "add_kernel_wrapper_clock_in" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Saving generation log to /nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/ip/add_kernel_wrapper/add_kernel_wrapper_add_report_di_0/add_kernel_wrapper_add_report_di_0_generation.rpt
Info: Generated by version: 22.2 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/ip/add_kernel_wrapper/add_kernel_wrapper_add_report_di_0.ip --block-symbol-file --output-directory=/nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/ip/add_kernel_wrapper/add_kernel_wrapper_add_report_di_0 --family="Arria 10" --part=10AS066N3F40E2SG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/ip/add_kernel_wrapper/add_kernel_wrapper_add_report_di_0.ip --synthesis=VERILOG --output-directory=/nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/ip/add_kernel_wrapper/add_kernel_wrapper_add_report_di_0 --family="Arria 10" --part=10AS066N3F40E2SG
Info: add_kernel_wrapper_add_report_di_0: "Transforming system: add_kernel_wrapper_add_report_di_0"
Info: add_kernel_wrapper_add_report_di_0: "Naming system components in system: add_kernel_wrapper_add_report_di_0"
Info: add_kernel_wrapper_add_report_di_0: "Processing generation queue"
Info: add_kernel_wrapper_add_report_di_0: "Generating: add_kernel_wrapper_add_report_di_0"
Info: add_kernel_wrapper_add_report_di_0: "Generating: add_report_di"
Info: add_kernel_wrapper_add_report_di_0: Done "add_kernel_wrapper_add_report_di_0" with 2 modules, 63 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Saving generation log to /nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/ip/add_kernel_wrapper/add_kernel_wrapper_master_0/add_kernel_wrapper_master_0_generation.rpt
Info: Generated by version: 22.2 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/ip/add_kernel_wrapper/add_kernel_wrapper_master_0.ip --block-symbol-file --output-directory=/nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/ip/add_kernel_wrapper/add_kernel_wrapper_master_0 --family="Arria 10" --part=10AS066N3F40E2SG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/ip/add_kernel_wrapper/add_kernel_wrapper_master_0.ip --synthesis=VERILOG --output-directory=/nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/ip/add_kernel_wrapper/add_kernel_wrapper_master_0 --family="Arria 10" --part=10AS066N3F40E2SG
Info: add_kernel_wrapper_master_0: "Transforming system: add_kernel_wrapper_master_0"
Info: add_kernel_wrapper_master_0: "Naming system components in system: add_kernel_wrapper_master_0"
Info: add_kernel_wrapper_master_0: "Processing generation queue"
Info: add_kernel_wrapper_master_0: "Generating: add_kernel_wrapper_master_0"
Info: add_kernel_wrapper_master_0: "Generating: add_kernel_wrapper_master_0_altera_jtag_avalon_master_191_3zppvky"
Info: add_kernel_wrapper_master_0: "Generating: altera_avalon_st_jtag_interface"
Info: add_kernel_wrapper_master_0: "Generating: add_kernel_wrapper_master_0_timing_adapter_1930_zznpvoa"
Info: add_kernel_wrapper_master_0: "Generating: add_kernel_wrapper_master_0_altera_avalon_sc_fifo_1931_fzgstwy"
Info: add_kernel_wrapper_master_0: "Generating: altera_avalon_st_bytes_to_packets"
Info: add_kernel_wrapper_master_0: "Generating: altera_avalon_st_packets_to_bytes"
Info: add_kernel_wrapper_master_0: "Generating: altera_avalon_packets_to_master"
Info: add_kernel_wrapper_master_0: "Generating: add_kernel_wrapper_master_0_channel_adapter_1921_5wnzrci"
Info: add_kernel_wrapper_master_0: "Generating: add_kernel_wrapper_master_0_channel_adapter_1921_fkajlia"
Info: add_kernel_wrapper_master_0: "Generating: altera_reset_controller"
Info: add_kernel_wrapper_master_0: Done "add_kernel_wrapper_master_0" with 11 modules, 23 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Finished: Platform Designer system generation
Info: Finished generating IP file(s) in the project.
Error: Quartus Prime IP Generation Tool was unsuccessful. 12 errors, 4 warnings
    Error: Peak virtual memory: 977 megabytes
    Error: Processing ended: Fri May 26 03:06:02 2023
    Error: Elapsed time: 00:00:30
    Error: System process ID: 6600
Error (21794): Quartus Prime Full Compilation was unsuccessful. 14 errors, 4 warnings
Error: Flow compile (for project /nfs/site/disks/swuser_work_whitepau/stella-fork-platform_designer/external/oneapi-src/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/experimental/platform_designer/add-quartus-sln/add) was not successful
Error: run_flow flow:run1 finished: 0 Failed
Error (23031): Evaluation of Tcl script /p/psg/swip/releases6/acds/22.2/94/linux64/quartus/common/tcl/internal/qsh_flowengine.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 21 errors, 4 warnings
    Error: Peak virtual memory: 1043 megabytes
    Error: Processing ended: Fri May 26 03:06:08 2023
    Error: Elapsed time: 00:00:38
    Error: System process ID: 3725
