<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver dma v8_0: xaxidma_hw.h File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xaxidma_hw.h File Reference</h1><code>#include &quot;xil_types.h&quot;</code><br/>
<code>#include &quot;xil_io.h&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">DMA Transfer Direction</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp01f89ba63908874891aa7b7407287652"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a6d21b8539047064dabb29f2019631d7a">XAXIDMA_DMA_TO_DEVICE</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a8d084cfadd0109365865418e7cde7729">XAXIDMA_DEVICE_TO_DMA</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>
<tr><td colspan="2"><div class="groupHeader">Buffer Descriptor Alignment</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpb4c7cc85c852f4587895f0dbc3ee5820"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a7957d90570574e9c7a7ee308b290ecab">XAXIDMA_BD_MINIMUM_ALIGNMENT</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>
<tr><td colspan="2"><div class="groupHeader">Micro DMA Buffer Address Alignment</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp2861f6db6b986a33dac59a5ec476fa5b"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#af0f7e862f42d26800868816eea2a949b">XAXIDMA_MICROMODE_MIN_BUF_ALIGN</a>&nbsp;&nbsp;&nbsp;0xFFF</td></tr>
<tr><td colspan="2"><div class="groupHeader">Maximum transfer length</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp9719975d4db7edfda8877c2b11b1ec78"></a> This is determined by hardware </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a8d030b2413647190f71b14b635a9ea2b">XAXIDMA_MAX_TRANSFER_LEN</a>&nbsp;&nbsp;&nbsp;0x7FFFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a58140e7d518a5cec1c601b60c5b9adec">XAXIDMA_MCHAN_MAX_TRANSFER_LEN</a>&nbsp;&nbsp;&nbsp;0x00FFFF</td></tr>
<tr><td colspan="2"><div class="groupHeader">Device registers</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpe905567f3f1e4630e21d2f8192509576"></a> Register sets on TX and RX channels are identical </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a88232281611059fd669f0339888cd44e">XAXIDMA_TX_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#adfdc083e0b249c04624a66e700d7a7c4">XAXIDMA_RX_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a8534b07ed878f92d2062dc1680fb0391">XAXIDMA_CR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a50d6957f8447d4eab9e444666730f692">XAXIDMA_SR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a24b47801eed2ab0ba326b8b40d24f2b1">XAXIDMA_CDESC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#ac8626fb2bed7230a2c82a7e1db0ddd35">XAXIDMA_TDESC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a386fad6446792679302b362ed34022cf">XAXIDMA_SRCADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a4e98e82ed389c23918315d833b457ea9">XAXIDMA_DESTADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#aa7ede468ba17bf106101d4850184dc74">XAXIDMA_BUFFLEN_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000028</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#ab26580f9b4a94b3ab1d373ddeab7b3b6">XAXIDMA_SGCTL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0000002c</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a79d2eca90f2554b8c893b2f9a70c795c">XAXIDMA_RX_CDESC0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#adfa4d02f0dd1fd005c695e9977457722">XAXIDMA_RX_TDESC0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000048</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a6fc559cbc93b62195de6ecaf25492467">XAXIDMA_RX_NDESC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmasks of XAXIDMA_CR_OFFSET register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp750a7cf474291e02f3f883241c2234ef"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#ab0ebdf6b7776e79941efe1325aac5aa9">XAXIDMA_CR_RUNSTOP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a33fda61f0837d37da36d3b72b90b0fba">XAXIDMA_CR_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a8bdf83c8ba16d8217a2a6486a9b5b521">XAXIDMA_CR_KEYHOLE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a2d34bf268de2f2ef4d32351043835f68">XAXIDMA_CR_CYCLIC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmasks of XAXIDMA_SR_OFFSET register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp51b9d9ccef41896c28e614a92054e294"></a> This register reports status of a DMA channel, including run/stop/idle state, errors, and interrupts (note that interrupt masks are shared with XAXIDMA_CR_OFFSET register, and are defined in the _IRQ_ section.</p>
<p>The interrupt coalescing threshold value and delay counter value are also shared with XAXIDMA_CR_OFFSET register, and are defined in a later section. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a70671c3d8cd1e51c56723e298d268cce">XAXIDMA_HALTED_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#aa3538e8c2a6e024641259c85368667f0">XAXIDMA_IDLE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a87ac559811703a8ca33fc6b427913f2b">XAXIDMA_ERR_INTERNAL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a6d50743f6c9d6474561f6727eb956915">XAXIDMA_ERR_SLAVE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#aa19b93d226e97afd08d3869dc530b692">XAXIDMA_ERR_DECODE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a1f9ef0d10a7456a25a4b244955659d65">XAXIDMA_ERR_SG_INT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a0f0d25fd68716e868742115c9a28c18c">XAXIDMA_ERR_SG_SLV_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a43ecb16ea8e8d09a33364a17610d8909">XAXIDMA_ERR_SG_DEC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a4102192c408420feb5b7db14d47c6d5c">XAXIDMA_ERR_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000770</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmask for interrupts</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp02a1bad3c75458826a49ba879f761eee"></a> These masks are shared by XAXIDMA_CR_OFFSET register and XAXIDMA_SR_OFFSET register </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#ae420f2ad87e1e00456a6ee3a80d2480d">XAXIDMA_IRQ_IOC_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#adc4a45d09bcbf852f29b880935d607dc">XAXIDMA_IRQ_DELAY_MASK</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a6ceb68e74761910e4253795a9b4992cf">XAXIDMA_IRQ_ERROR_MASK</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a8347e41a5c01bdabefce9c8484a7ced1">XAXIDMA_IRQ_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x00007000</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmask and shift for delay and coalesce</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp7d080d6a9fae95527adc10fd14697fe7"></a> These masks are shared by XAXIDMA_CR_OFFSET register and XAXIDMA_SR_OFFSET register </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#ae3ad7ae6b5814b99de67bba06ec77ed1">XAXIDMA_DELAY_MASK</a>&nbsp;&nbsp;&nbsp;0xFF000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a280fd988ea7ec3fadfe7cf1293f39e36">XAXIDMA_COALESCE_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a7152d174fbce44a674e0872a3d82c320">XAXIDMA_DELAY_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a1628424aed5e5be66b41756c4f5eab04">XAXIDMA_COALESCE_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td colspan="2"><div class="groupHeader">Buffer Descriptor offsets</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp4284acb9eab1123bbaf97dcfe7ce5a75"></a> USR* fields are defined by higher level IP. setup for EMAC type devices. The first 13 words are used by hardware. All words after the 13rd word are for software use only. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a64e86b7df328bc7209a28152f86fd609">XAXIDMA_BD_NDESC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a8bb69f2401305faa1d89fb8dc31e770f">XAXIDMA_BD_BUFA_OFFSET</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a6daf74c6d99207a0d8ba91a049e661c6">XAXIDMA_BD_MCCTL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a83d7d4d6e88ab44910242b61fcd7f8fe">XAXIDMA_BD_STRIDE_VSIZE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#ac3372d0a1625537d5b637f40ca20f52c">XAXIDMA_BD_CTRL_LEN_OFFSET</a>&nbsp;&nbsp;&nbsp;0x18</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#ac71ad6cd79fc11e699bc10e3736fa08c">XAXIDMA_BD_STS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#ace0f0376ed9e0aad3d3e3c80254b20b4">XAXIDMA_BD_USR0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a7d9d62be0e0ed11b18f185b62dc72f67">XAXIDMA_BD_USR1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#adc83ff22099fdf61a5237965ce082504">XAXIDMA_BD_USR2_OFFSET</a>&nbsp;&nbsp;&nbsp;0x28</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#ae1c5981447fe5ac113a6da3c1e19d6ed">XAXIDMA_BD_USR3_OFFSET</a>&nbsp;&nbsp;&nbsp;0x2C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a1ccae584923d0b6d0851a8bbae4528c9">XAXIDMA_BD_USR4_OFFSET</a>&nbsp;&nbsp;&nbsp;0x30</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a117e266cba3edbd1fd2f1e29305dcfc8">XAXIDMA_BD_ID_OFFSET</a>&nbsp;&nbsp;&nbsp;0x34</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a819b1b14cd4d386e588679105a8738a6">XAXIDMA_BD_HAS_STSCNTRL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x38</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a932a4ab54f38046e6635b9b87a584c79">XAXIDMA_BD_HAS_DRE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x3C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#ad40d36cf3371ad3d176835933dc85e4b">XAXIDMA_BD_HAS_DRE_MASK</a>&nbsp;&nbsp;&nbsp;0xF00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#afcbd1a131c650a5d6ceee6be15008a77">XAXIDMA_BD_WORDLEN_MASK</a>&nbsp;&nbsp;&nbsp;0xFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#ac15dd4e956aa14d53a6f92544db468d1">XAXIDMA_BD_HAS_DRE_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a3db5b1d09deab9660ff65c06136acbc5">XAXIDMA_BD_WORDLEN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a9eac2b100bcdf0aa763d1575f43c822b">XAXIDMA_BD_START_CLEAR</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a97ec6974f990aef9ea2298c1df5d72c3">XAXIDMA_BD_BYTES_TO_CLEAR</a>&nbsp;&nbsp;&nbsp;48</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a751f6662ab9baed908685eef30d322b8">XAXIDMA_BD_NUM_WORDS</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#ae8ddf1d33d85b0a7508b9a072d95bf14">XAXIDMA_BD_HW_NUM_BYTES</a>&nbsp;&nbsp;&nbsp;52</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a60de0663a52d2daeee3aaad1f663716c">XAXIDMA_LAST_APPWORD</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmasks of XAXIDMA_BD_CTRL_OFFSET register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpf3dba011e00a12b2d3c839fcfda53db5"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#ac279d381208f7f123ac07736702f8ff1">XAXIDMA_BD_CTRL_TXSOF_MASK</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#ae9f4d328b9fb0bbdcadd6dc4c09fd4fa">XAXIDMA_BD_CTRL_TXEOF_MASK</a>&nbsp;&nbsp;&nbsp;0x04000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#aa409dba5ec46ad5a31953e22c4d3333f">XAXIDMA_BD_CTRL_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x0C000000</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmasks of XAXIDMA_BD_STS_OFFSET register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp1d7e19eb78898a1c311499e53092760c"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#adb7c73caf5e5007dcb56ea029d7390ba">XAXIDMA_BD_STS_COMPLETE_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#ae79c77f87a9887510ea53480c1e9a998">XAXIDMA_BD_STS_DEC_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a1f7727fc139a6b3100a5a17cb110efa6">XAXIDMA_BD_STS_SLV_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a09e502148e375f2d695d6d5d6e1797d2">XAXIDMA_BD_STS_INT_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a8018932d7e9b743c4c5c76ab3d373de1">XAXIDMA_BD_STS_ALL_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x70000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a29915484fd9f840a8ab727cf83bbfe81">XAXIDMA_BD_STS_RXSOF_MASK</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a91b0504c621f6c06b0df4752fe65ee3a">XAXIDMA_BD_STS_RXEOF_MASK</a>&nbsp;&nbsp;&nbsp;0x04000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#ac433a776854849cbeaadcbed14132cb6">XAXIDMA_BD_STS_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0xFC000000</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmasks and shift values for XAXIDMA_BD_MCCTL_OFFSET register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp731b2ba9d2646d6ca36701f3f7646404"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a4ea9159938fe936dea123b19fb183eb8">XAXIDMA_BD_TDEST_FIELD_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a8b971868c3a489967f9e0a464b1dd57c">XAXIDMA_BD_TID_FIELD_MASK</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#af471f34da8477719021d6d4b6a556d9b">XAXIDMA_BD_TUSER_FIELD_MASK</a>&nbsp;&nbsp;&nbsp;0x000F0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a07e72e534b1395058f8e520291dae3ff">XAXIDMA_BD_ARCACHE_FIELD_MASK</a>&nbsp;&nbsp;&nbsp;0x0F000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a0e3414556458d79e8b9df51836633b16">XAXIDMA_BD_ARUSER_FIELD_MASK</a>&nbsp;&nbsp;&nbsp;0xF0000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#aafc25bc10cd15e818a1d2f8b95f86cfb">XAXIDMA_BD_TDEST_FIELD_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a78adf110257e059fe493d8f2dfa69b6a">XAXIDMA_BD_TID_FIELD_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a88c7229708879df93f1505113d2658c1">XAXIDMA_BD_TUSER_FIELD_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a1c9c664e370859c1792146f98c76c34b">XAXIDMA_BD_ARCACHE_FIELD_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#aedace57317c6fe9a72a6dcbff50955ca">XAXIDMA_BD_ARUSER_FIELD_SHIFT</a>&nbsp;&nbsp;&nbsp;28</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmasks and shift values for XAXIDMA_BD_STRIDE_VSIZE_OFFSET register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp43512144be731150ea230ac310f1eec9"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#abb6120d7369559e9ee19611387d5a123">XAXIDMA_BD_STRIDE_FIELD_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a7c64f4da6fa4a20c9e277bfffda69e3d">XAXIDMA_BD_VSIZE_FIELD_MASK</a>&nbsp;&nbsp;&nbsp;0xFFF80000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a3206729ffb0431fd3b7f405d1146ec4a">XAXIDMA_BD_STRIDE_FIELD_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a36e1ba2852b6f1311b1a68eb9e33a40d">XAXIDMA_BD_VSIZE_FIELD_SHIFT</a>&nbsp;&nbsp;&nbsp;19</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a72fb349658447c76f6a58fdcc9ef8332">XAxiDma_In32</a>&nbsp;&nbsp;&nbsp;Xil_In32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a67ce053696200c5a5273e5f62201c081">XAxiDma_Out32</a>&nbsp;&nbsp;&nbsp;Xil_Out32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#adea426ef26fc5473a78723cd2b92aba5">XAxiDma_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;XAxiDma_In32((BaseAddress) + (RegOffset))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxidma__hw_8h.html#a73dabf09bac8a209e0cc367f6ccdf44b">XAxiDma_WriteReg</a>(BaseAddress, RegOffset, Data)&nbsp;&nbsp;&nbsp;XAxiDma_Out32((BaseAddress) + (RegOffset), (Data))</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Hardware definition file. It defines the register interface and Buffer Descriptor (BD) definitions.</p>
<pre>
 MODIFICATION HISTORY:</pre><pre> Ver   Who  Date     Changes
 ----- ---- -------- -------------------------------------------------------
 1.00a jz   05/18/10 First release
 2.00a jz   08/10/10 Second release, added in <a class="el" href="xaxidma__g_8c.html">xaxidma_g.c</a>, <a class="el" href="xaxidma__sinit_8c.html">xaxidma_sinit.c</a>,
                     updated tcl file, added <a class="el" href="xaxidma__porting__guide_8h.html">xaxidma_porting_guide.h</a>
 3.00a jz   11/22/10 Support IP core parameters change
 4.00a rkv  02/22/11 Added support for simple DMA mode
 6.00a srt  01/24/12 Added support for Multi-Channel DMA mode
 8.0   srt  01/29/14 Added support for Micro DMA Mode and Cyclic mode of
		       operations.</pre><pre> </pre> <hr/><h2>Define Documentation</h2>
<a class="anchor" id="a07e72e534b1395058f8e520291dae3ff"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_ARCACHE_FIELD_MASK" ref="a07e72e534b1395058f8e520291dae3ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_ARCACHE_FIELD_MASK&nbsp;&nbsp;&nbsp;0x0F000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1c9c664e370859c1792146f98c76c34b"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_ARCACHE_FIELD_SHIFT" ref="a1c9c664e370859c1792146f98c76c34b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_ARCACHE_FIELD_SHIFT&nbsp;&nbsp;&nbsp;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e3414556458d79e8b9df51836633b16"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_ARUSER_FIELD_MASK" ref="a0e3414556458d79e8b9df51836633b16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_ARUSER_FIELD_MASK&nbsp;&nbsp;&nbsp;0xF0000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aedace57317c6fe9a72a6dcbff50955ca"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_ARUSER_FIELD_SHIFT" ref="aedace57317c6fe9a72a6dcbff50955ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_ARUSER_FIELD_SHIFT&nbsp;&nbsp;&nbsp;28</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8bb69f2401305faa1d89fb8dc31e770f"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_BUFA_OFFSET" ref="a8bb69f2401305faa1d89fb8dc31e770f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_BUFA_OFFSET&nbsp;&nbsp;&nbsp;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Buffer address </p>

</div>
</div>
<a class="anchor" id="a97ec6974f990aef9ea2298c1df5d72c3"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_BYTES_TO_CLEAR" ref="a97ec6974f990aef9ea2298c1df5d72c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_BYTES_TO_CLEAR&nbsp;&nbsp;&nbsp;48</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BD specific bytes to be cleared </p>

</div>
</div>
<a class="anchor" id="aa409dba5ec46ad5a31953e22c4d3333f"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_CTRL_ALL_MASK" ref="aa409dba5ec46ad5a31953e22c4d3333f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_CTRL_ALL_MASK&nbsp;&nbsp;&nbsp;0x0C000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>All control bits </p>

</div>
</div>
<a class="anchor" id="ac3372d0a1625537d5b637f40ca20f52c"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_CTRL_LEN_OFFSET" ref="ac3372d0a1625537d5b637f40ca20f52c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_CTRL_LEN_OFFSET&nbsp;&nbsp;&nbsp;0x18</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Control/buffer length </p>

</div>
</div>
<a class="anchor" id="ae9f4d328b9fb0bbdcadd6dc4c09fd4fa"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_CTRL_TXEOF_MASK" ref="ae9f4d328b9fb0bbdcadd6dc4c09fd4fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_CTRL_TXEOF_MASK&nbsp;&nbsp;&nbsp;0x04000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Last tx packet </p>

</div>
</div>
<a class="anchor" id="ac279d381208f7f123ac07736702f8ff1"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_CTRL_TXSOF_MASK" ref="ac279d381208f7f123ac07736702f8ff1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_CTRL_TXSOF_MASK&nbsp;&nbsp;&nbsp;0x08000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>First tx packet </p>

</div>
</div>
<a class="anchor" id="ad40d36cf3371ad3d176835933dc85e4b"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_HAS_DRE_MASK" ref="ad40d36cf3371ad3d176835933dc85e4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_HAS_DRE_MASK&nbsp;&nbsp;&nbsp;0xF00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Whether has DRE mask </p>

</div>
</div>
<a class="anchor" id="a932a4ab54f38046e6635b9b87a584c79"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_HAS_DRE_OFFSET" ref="a932a4ab54f38046e6635b9b87a584c79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_HAS_DRE_OFFSET&nbsp;&nbsp;&nbsp;0x3C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Whether has DRE </p>

</div>
</div>
<a class="anchor" id="ac15dd4e956aa14d53a6f92544db468d1"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_HAS_DRE_SHIFT" ref="ac15dd4e956aa14d53a6f92544db468d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_HAS_DRE_SHIFT&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Whether has DRE shift </p>

</div>
</div>
<a class="anchor" id="a819b1b14cd4d386e588679105a8738a6"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_HAS_STSCNTRL_OFFSET" ref="a819b1b14cd4d386e588679105a8738a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_HAS_STSCNTRL_OFFSET&nbsp;&nbsp;&nbsp;0x38</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Whether has stscntrl strm </p>

</div>
</div>
<a class="anchor" id="ae8ddf1d33d85b0a7508b9a072d95bf14"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_HW_NUM_BYTES" ref="ae8ddf1d33d85b0a7508b9a072d95bf14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_HW_NUM_BYTES&nbsp;&nbsp;&nbsp;52</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of bytes hw used </p>

</div>
</div>
<a class="anchor" id="a117e266cba3edbd1fd2f1e29305dcfc8"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_ID_OFFSET" ref="a117e266cba3edbd1fd2f1e29305dcfc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_ID_OFFSET&nbsp;&nbsp;&nbsp;0x34</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sw ID </p>

</div>
</div>
<a class="anchor" id="a6daf74c6d99207a0d8ba91a049e661c6"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_MCCTL_OFFSET" ref="a6daf74c6d99207a0d8ba91a049e661c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_MCCTL_OFFSET&nbsp;&nbsp;&nbsp;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Multichannel Control Fields </p>

</div>
</div>
<a class="anchor" id="a7957d90570574e9c7a7ee308b290ecab"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_MINIMUM_ALIGNMENT" ref="a7957d90570574e9c7a7ee308b290ecab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_MINIMUM_ALIGNMENT&nbsp;&nbsp;&nbsp;0x40</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Minimum byte alignment requirement for descriptors to satisfy both hardware/software needs </p>

</div>
</div>
<a class="anchor" id="a64e86b7df328bc7209a28152f86fd609"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_NDESC_OFFSET" ref="a64e86b7df328bc7209a28152f86fd609" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_NDESC_OFFSET&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Next descriptor pointer </p>

</div>
</div>
<a class="anchor" id="a751f6662ab9baed908685eef30d322b8"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_NUM_WORDS" ref="a751f6662ab9baed908685eef30d322b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_NUM_WORDS&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Total number of words for one BD </p>

</div>
</div>
<a class="anchor" id="a9eac2b100bcdf0aa763d1575f43c822b"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_START_CLEAR" ref="a9eac2b100bcdf0aa763d1575f43c822b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_START_CLEAR&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset to start clear </p>

</div>
</div>
<a class="anchor" id="abb6120d7369559e9ee19611387d5a123"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_STRIDE_FIELD_MASK" ref="abb6120d7369559e9ee19611387d5a123" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_STRIDE_FIELD_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3206729ffb0431fd3b7f405d1146ec4a"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_STRIDE_FIELD_SHIFT" ref="a3206729ffb0431fd3b7f405d1146ec4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_STRIDE_FIELD_SHIFT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a83d7d4d6e88ab44910242b61fcd7f8fe"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_STRIDE_VSIZE_OFFSET" ref="a83d7d4d6e88ab44910242b61fcd7f8fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_STRIDE_VSIZE_OFFSET&nbsp;&nbsp;&nbsp;0x14</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>2D Transfer Sizes </p>

</div>
</div>
<a class="anchor" id="a8018932d7e9b743c4c5c76ab3d373de1"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_STS_ALL_ERR_MASK" ref="a8018932d7e9b743c4c5c76ab3d373de1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_STS_ALL_ERR_MASK&nbsp;&nbsp;&nbsp;0x70000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>All errors </p>

</div>
</div>
<a class="anchor" id="ac433a776854849cbeaadcbed14132cb6"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_STS_ALL_MASK" ref="ac433a776854849cbeaadcbed14132cb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_STS_ALL_MASK&nbsp;&nbsp;&nbsp;0xFC000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>All status bits </p>

</div>
</div>
<a class="anchor" id="adb7c73caf5e5007dcb56ea029d7390ba"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_STS_COMPLETE_MASK" ref="adb7c73caf5e5007dcb56ea029d7390ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_STS_COMPLETE_MASK&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Completed </p>

</div>
</div>
<a class="anchor" id="ae79c77f87a9887510ea53480c1e9a998"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_STS_DEC_ERR_MASK" ref="ae79c77f87a9887510ea53480c1e9a998" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_STS_DEC_ERR_MASK&nbsp;&nbsp;&nbsp;0x40000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Decode error </p>

</div>
</div>
<a class="anchor" id="a09e502148e375f2d695d6d5d6e1797d2"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_STS_INT_ERR_MASK" ref="a09e502148e375f2d695d6d5d6e1797d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_STS_INT_ERR_MASK&nbsp;&nbsp;&nbsp;0x10000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal err </p>

</div>
</div>
<a class="anchor" id="ac71ad6cd79fc11e699bc10e3736fa08c"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_STS_OFFSET" ref="ac71ad6cd79fc11e699bc10e3736fa08c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_STS_OFFSET&nbsp;&nbsp;&nbsp;0x1C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Status </p>

</div>
</div>
<a class="anchor" id="a91b0504c621f6c06b0df4752fe65ee3a"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_STS_RXEOF_MASK" ref="a91b0504c621f6c06b0df4752fe65ee3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_STS_RXEOF_MASK&nbsp;&nbsp;&nbsp;0x04000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Last rx pkt </p>

</div>
</div>
<a class="anchor" id="a29915484fd9f840a8ab727cf83bbfe81"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_STS_RXSOF_MASK" ref="a29915484fd9f840a8ab727cf83bbfe81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_STS_RXSOF_MASK&nbsp;&nbsp;&nbsp;0x08000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>First rx pkt </p>

</div>
</div>
<a class="anchor" id="a1f7727fc139a6b3100a5a17cb110efa6"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_STS_SLV_ERR_MASK" ref="a1f7727fc139a6b3100a5a17cb110efa6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_STS_SLV_ERR_MASK&nbsp;&nbsp;&nbsp;0x20000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slave error </p>

</div>
</div>
<a class="anchor" id="a4ea9159938fe936dea123b19fb183eb8"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_TDEST_FIELD_MASK" ref="a4ea9159938fe936dea123b19fb183eb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_TDEST_FIELD_MASK&nbsp;&nbsp;&nbsp;0x0000000F</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aafc25bc10cd15e818a1d2f8b95f86cfb"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_TDEST_FIELD_SHIFT" ref="aafc25bc10cd15e818a1d2f8b95f86cfb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_TDEST_FIELD_SHIFT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8b971868c3a489967f9e0a464b1dd57c"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_TID_FIELD_MASK" ref="a8b971868c3a489967f9e0a464b1dd57c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_TID_FIELD_MASK&nbsp;&nbsp;&nbsp;0x00000F00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a78adf110257e059fe493d8f2dfa69b6a"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_TID_FIELD_SHIFT" ref="a78adf110257e059fe493d8f2dfa69b6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_TID_FIELD_SHIFT&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af471f34da8477719021d6d4b6a556d9b"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_TUSER_FIELD_MASK" ref="af471f34da8477719021d6d4b6a556d9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_TUSER_FIELD_MASK&nbsp;&nbsp;&nbsp;0x000F0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a88c7229708879df93f1505113d2658c1"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_TUSER_FIELD_SHIFT" ref="a88c7229708879df93f1505113d2658c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_TUSER_FIELD_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ace0f0376ed9e0aad3d3e3c80254b20b4"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_USR0_OFFSET" ref="ace0f0376ed9e0aad3d3e3c80254b20b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_USR0_OFFSET&nbsp;&nbsp;&nbsp;0x20</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>User IP specific word0 </p>

</div>
</div>
<a class="anchor" id="a7d9d62be0e0ed11b18f185b62dc72f67"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_USR1_OFFSET" ref="a7d9d62be0e0ed11b18f185b62dc72f67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_USR1_OFFSET&nbsp;&nbsp;&nbsp;0x24</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>User IP specific word1 </p>

</div>
</div>
<a class="anchor" id="adc83ff22099fdf61a5237965ce082504"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_USR2_OFFSET" ref="adc83ff22099fdf61a5237965ce082504" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_USR2_OFFSET&nbsp;&nbsp;&nbsp;0x28</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>User IP specific word2 </p>

</div>
</div>
<a class="anchor" id="ae1c5981447fe5ac113a6da3c1e19d6ed"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_USR3_OFFSET" ref="ae1c5981447fe5ac113a6da3c1e19d6ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_USR3_OFFSET&nbsp;&nbsp;&nbsp;0x2C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>User IP specific word3 </p>

</div>
</div>
<a class="anchor" id="a1ccae584923d0b6d0851a8bbae4528c9"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_USR4_OFFSET" ref="a1ccae584923d0b6d0851a8bbae4528c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_USR4_OFFSET&nbsp;&nbsp;&nbsp;0x30</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>User IP specific word4 </p>

</div>
</div>
<a class="anchor" id="a7c64f4da6fa4a20c9e277bfffda69e3d"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_VSIZE_FIELD_MASK" ref="a7c64f4da6fa4a20c9e277bfffda69e3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_VSIZE_FIELD_MASK&nbsp;&nbsp;&nbsp;0xFFF80000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a36e1ba2852b6f1311b1a68eb9e33a40d"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_VSIZE_FIELD_SHIFT" ref="a36e1ba2852b6f1311b1a68eb9e33a40d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_VSIZE_FIELD_SHIFT&nbsp;&nbsp;&nbsp;19</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afcbd1a131c650a5d6ceee6be15008a77"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_WORDLEN_MASK" ref="afcbd1a131c650a5d6ceee6be15008a77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_WORDLEN_MASK&nbsp;&nbsp;&nbsp;0xFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Whether has DRE mask </p>

</div>
</div>
<a class="anchor" id="a3db5b1d09deab9660ff65c06136acbc5"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BD_WORDLEN_SHIFT" ref="a3db5b1d09deab9660ff65c06136acbc5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BD_WORDLEN_SHIFT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Whether has DRE shift </p>

</div>
</div>
<a class="anchor" id="aa7ede468ba17bf106101d4850184dc74"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_BUFFLEN_OFFSET" ref="aa7ede468ba17bf106101d4850184dc74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_BUFFLEN_OFFSET&nbsp;&nbsp;&nbsp;0x00000028</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tail descriptor pointer </p>

</div>
</div>
<a class="anchor" id="a24b47801eed2ab0ba326b8b40d24f2b1"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_CDESC_OFFSET" ref="a24b47801eed2ab0ba326b8b40d24f2b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_CDESC_OFFSET&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Current descriptor pointer </p>

</div>
</div>
<a class="anchor" id="a280fd988ea7ec3fadfe7cf1293f39e36"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_COALESCE_MASK" ref="a280fd988ea7ec3fadfe7cf1293f39e36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_COALESCE_MASK&nbsp;&nbsp;&nbsp;0x00FF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Coalesce counter </p>

</div>
</div>
<a class="anchor" id="a1628424aed5e5be66b41756c4f5eab04"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_COALESCE_SHIFT" ref="a1628424aed5e5be66b41756c4f5eab04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_COALESCE_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d34bf268de2f2ef4d32351043835f68"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_CR_CYCLIC_MASK" ref="a2d34bf268de2f2ef4d32351043835f68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_CR_CYCLIC_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Cyclic Mode </p>

</div>
</div>
<a class="anchor" id="a8bdf83c8ba16d8217a2a6486a9b5b521"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_CR_KEYHOLE_MASK" ref="a8bdf83c8ba16d8217a2a6486a9b5b521" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_CR_KEYHOLE_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Keyhole feature </p>

</div>
</div>
<a class="anchor" id="a8534b07ed878f92d2062dc1680fb0391"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_CR_OFFSET" ref="a8534b07ed878f92d2062dc1680fb0391" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_CR_OFFSET&nbsp;&nbsp;&nbsp;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel control </p>

</div>
</div>
<a class="anchor" id="a33fda61f0837d37da36d3b72b90b0fba"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_CR_RESET_MASK" ref="a33fda61f0837d37da36d3b72b90b0fba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_CR_RESET_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reset DMA engine </p>

</div>
</div>
<a class="anchor" id="ab0ebdf6b7776e79941efe1325aac5aa9"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_CR_RUNSTOP_MASK" ref="ab0ebdf6b7776e79941efe1325aac5aa9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_CR_RUNSTOP_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Start/stop DMA channel </p>

</div>
</div>
<a class="anchor" id="ae3ad7ae6b5814b99de67bba06ec77ed1"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_DELAY_MASK" ref="ae3ad7ae6b5814b99de67bba06ec77ed1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_DELAY_MASK&nbsp;&nbsp;&nbsp;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Delay timeout counter </p>

</div>
</div>
<a class="anchor" id="a7152d174fbce44a674e0872a3d82c320"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_DELAY_SHIFT" ref="a7152d174fbce44a674e0872a3d82c320" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_DELAY_SHIFT&nbsp;&nbsp;&nbsp;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4e98e82ed389c23918315d833b457ea9"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_DESTADDR_OFFSET" ref="a4e98e82ed389c23918315d833b457ea9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_DESTADDR_OFFSET&nbsp;&nbsp;&nbsp;0x00000018</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Simple mode destination address pointer </p>

</div>
</div>
<a class="anchor" id="a8d084cfadd0109365865418e7cde7729"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_DEVICE_TO_DMA" ref="a8d084cfadd0109365865418e7cde7729" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_DEVICE_TO_DMA&nbsp;&nbsp;&nbsp;0x01</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6d21b8539047064dabb29f2019631d7a"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_DMA_TO_DEVICE" ref="a6d21b8539047064dabb29f2019631d7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_DMA_TO_DEVICE&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4102192c408420feb5b7db14d47c6d5c"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_ERR_ALL_MASK" ref="a4102192c408420feb5b7db14d47c6d5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_ERR_ALL_MASK&nbsp;&nbsp;&nbsp;0x00000770</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>All errors </p>

</div>
</div>
<a class="anchor" id="aa19b93d226e97afd08d3869dc530b692"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_ERR_DECODE_MASK" ref="aa19b93d226e97afd08d3869dc530b692" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_ERR_DECODE_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Datamover decode err </p>

</div>
</div>
<a class="anchor" id="a87ac559811703a8ca33fc6b427913f2b"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_ERR_INTERNAL_MASK" ref="a87ac559811703a8ca33fc6b427913f2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_ERR_INTERNAL_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Datamover internal err </p>

</div>
</div>
<a class="anchor" id="a43ecb16ea8e8d09a33364a17610d8909"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_ERR_SG_DEC_MASK" ref="a43ecb16ea8e8d09a33364a17610d8909" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_ERR_SG_DEC_MASK&nbsp;&nbsp;&nbsp;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SG decode err </p>

</div>
</div>
<a class="anchor" id="a1f9ef0d10a7456a25a4b244955659d65"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_ERR_SG_INT_MASK" ref="a1f9ef0d10a7456a25a4b244955659d65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_ERR_SG_INT_MASK&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SG internal err </p>

</div>
</div>
<a class="anchor" id="a0f0d25fd68716e868742115c9a28c18c"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_ERR_SG_SLV_MASK" ref="a0f0d25fd68716e868742115c9a28c18c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_ERR_SG_SLV_MASK&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SG slave err </p>

</div>
</div>
<a class="anchor" id="a6d50743f6c9d6474561f6727eb956915"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_ERR_SLAVE_MASK" ref="a6d50743f6c9d6474561f6727eb956915" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_ERR_SLAVE_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Datamover slave err </p>

</div>
</div>
<a class="anchor" id="a70671c3d8cd1e51c56723e298d268cce"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_HALTED_MASK" ref="a70671c3d8cd1e51c56723e298d268cce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_HALTED_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA channel halted </p>

</div>
</div>
<a class="anchor" id="aa3538e8c2a6e024641259c85368667f0"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_IDLE_MASK" ref="aa3538e8c2a6e024641259c85368667f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_IDLE_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA channel idle </p>

</div>
</div>
<a class="anchor" id="a72fb349658447c76f6a58fdcc9ef8332"></a><!-- doxytag: member="xaxidma_hw.h::XAxiDma_In32" ref="a72fb349658447c76f6a58fdcc9ef8332" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAxiDma_In32&nbsp;&nbsp;&nbsp;Xil_In32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8347e41a5c01bdabefce9c8484a7ced1"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_IRQ_ALL_MASK" ref="a8347e41a5c01bdabefce9c8484a7ced1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_IRQ_ALL_MASK&nbsp;&nbsp;&nbsp;0x00007000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>All interrupts </p>

</div>
</div>
<a class="anchor" id="adc4a45d09bcbf852f29b880935d607dc"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_IRQ_DELAY_MASK" ref="adc4a45d09bcbf852f29b880935d607dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_IRQ_DELAY_MASK&nbsp;&nbsp;&nbsp;0x00002000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Delay interrupt </p>

</div>
</div>
<a class="anchor" id="a6ceb68e74761910e4253795a9b4992cf"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_IRQ_ERROR_MASK" ref="a6ceb68e74761910e4253795a9b4992cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_IRQ_ERROR_MASK&nbsp;&nbsp;&nbsp;0x00004000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error interrupt </p>

</div>
</div>
<a class="anchor" id="ae420f2ad87e1e00456a6ee3a80d2480d"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_IRQ_IOC_MASK" ref="ae420f2ad87e1e00456a6ee3a80d2480d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_IRQ_IOC_MASK&nbsp;&nbsp;&nbsp;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Completion intr </p>

</div>
</div>
<a class="anchor" id="a60de0663a52d2daeee3aaad1f663716c"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_LAST_APPWORD" ref="a60de0663a52d2daeee3aaad1f663716c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_LAST_APPWORD&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8d030b2413647190f71b14b635a9ea2b"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_MAX_TRANSFER_LEN" ref="a8d030b2413647190f71b14b635a9ea2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_MAX_TRANSFER_LEN&nbsp;&nbsp;&nbsp;0x7FFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a58140e7d518a5cec1c601b60c5b9adec"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_MCHAN_MAX_TRANSFER_LEN" ref="a58140e7d518a5cec1c601b60c5b9adec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_MCHAN_MAX_TRANSFER_LEN&nbsp;&nbsp;&nbsp;0x00FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af0f7e862f42d26800868816eea2a949b"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_MICROMODE_MIN_BUF_ALIGN" ref="af0f7e862f42d26800868816eea2a949b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_MICROMODE_MIN_BUF_ALIGN&nbsp;&nbsp;&nbsp;0xFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Minimum byte alignment requirement for buffer address in Micro DMA mode </p>

</div>
</div>
<a class="anchor" id="a67ce053696200c5a5273e5f62201c081"></a><!-- doxytag: member="xaxidma_hw.h::XAxiDma_Out32" ref="a67ce053696200c5a5273e5f62201c081" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAxiDma_Out32&nbsp;&nbsp;&nbsp;Xil_Out32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adea426ef26fc5473a78723cd2b92aba5"></a><!-- doxytag: member="xaxidma_hw.h::XAxiDma_ReadReg" ref="adea426ef26fc5473a78723cd2b92aba5" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAxiDma_ReadReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XAxiDma_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read the given register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be read</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The 32-bit value of the register</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xaxidma__hw_8h.html#adea426ef26fc5473a78723cd2b92aba5">XAxiDma_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a79d2eca90f2554b8c893b2f9a70c795c"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_RX_CDESC0_OFFSET" ref="a79d2eca90f2554b8c893b2f9a70c795c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_RX_CDESC0_OFFSET&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Multi-Channel DMA Descriptor Offsets Rx Current Descriptor 0 </p>

</div>
</div>
<a class="anchor" id="a6fc559cbc93b62195de6ecaf25492467"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_RX_NDESC_OFFSET" ref="a6fc559cbc93b62195de6ecaf25492467" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_RX_NDESC_OFFSET&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx Next Descriptor Offset </p>

</div>
</div>
<a class="anchor" id="adfdc083e0b249c04624a66e700d7a7c4"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_RX_OFFSET" ref="adfdc083e0b249c04624a66e700d7a7c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_RX_OFFSET&nbsp;&nbsp;&nbsp;0x00000030</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RX channel registers base offset </p>

</div>
</div>
<a class="anchor" id="adfa4d02f0dd1fd005c695e9977457722"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_RX_TDESC0_OFFSET" ref="adfa4d02f0dd1fd005c695e9977457722" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_RX_TDESC0_OFFSET&nbsp;&nbsp;&nbsp;0x00000048</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx Tail Descriptor 0 </p>

</div>
</div>
<a class="anchor" id="ab26580f9b4a94b3ab1d373ddeab7b3b6"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_SGCTL_OFFSET" ref="ab26580f9b4a94b3ab1d373ddeab7b3b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_SGCTL_OFFSET&nbsp;&nbsp;&nbsp;0x0000002c</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SG Control Register </p>

</div>
</div>
<a class="anchor" id="a50d6957f8447d4eab9e444666730f692"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_SR_OFFSET" ref="a50d6957f8447d4eab9e444666730f692" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_SR_OFFSET&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Status </p>

</div>
</div>
<a class="anchor" id="a386fad6446792679302b362ed34022cf"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_SRCADDR_OFFSET" ref="a386fad6446792679302b362ed34022cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_SRCADDR_OFFSET&nbsp;&nbsp;&nbsp;0x00000018</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Simple mode source address pointer </p>

</div>
</div>
<a class="anchor" id="ac8626fb2bed7230a2c82a7e1db0ddd35"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_TDESC_OFFSET" ref="ac8626fb2bed7230a2c82a7e1db0ddd35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_TDESC_OFFSET&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tail descriptor pointer </p>

</div>
</div>
<a class="anchor" id="a88232281611059fd669f0339888cd44e"></a><!-- doxytag: member="xaxidma_hw.h::XAXIDMA_TX_OFFSET" ref="a88232281611059fd669f0339888cd44e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIDMA_TX_OFFSET&nbsp;&nbsp;&nbsp;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TX channel registers base offset </p>

</div>
</div>
<a class="anchor" id="a73dabf09bac8a209e0cc367f6ccdf44b"></a><!-- doxytag: member="xaxidma_hw.h::XAxiDma_WriteReg" ref="a73dabf09bac8a209e0cc367f6ccdf44b" args="(BaseAddress, RegOffset, Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAxiDma_WriteReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Data&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XAxiDma_Out32((BaseAddress) + (RegOffset), (Data))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write the given register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be written </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the 32-bit value to write to the register</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xaxidma__hw_8h.html#a73dabf09bac8a209e0cc367f6ccdf44b">XAxiDma_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data)</a> </dd></dl>

</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
