// Seed: 3881340051
module module_0 (
    input wor id_0,
    input supply1 id_1
);
  reg id_3;
  assign module_1._id_0 = 0;
  always @(posedge id_3 - -1) begin : LABEL_0
    id_3 = -1;
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd0
) (
    output supply1 _id_0,
    input tri0 id_1
);
  logic   [1 : id_0] id_3 = id_1;
  integer [  1 : -1] id_4 = "";
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 (
    input  supply1 id_0,
    output supply1 id_1,
    input  supply0 id_2
);
  assign id_1 = -1;
  wire id_4, id_5, id_6, id_7, id_8, id_9, id_10;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  parameter id_11 = 1;
  bufif0 primCall (id_1, id_5, id_4);
endmodule
