(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "sdram_controller")
  (DATE "Mon Apr 14 18:59:11 2025")
  (VENDOR "Lattice")
  (PROGRAM "ldbanno")
  (VERSION "Diamond (64-bit) 3.14.0.75.2")
  (DIVIDER /)
  (VOLTAGE 1.26:1.20:1.14)
  (PROCESS "default")
  (TEMPERATURE -40:25:85)
  (TIMESCALE 1ps)
  (CELL
    (CELLTYPE "SLICE_0")
    (INSTANCE SLICE_0)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 FCO (718:803:889)(718:803:889))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_1")
    (INSTANCE SLICE_1)
    (DELAY
      (ABSOLUTE
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_2")
    (INSTANCE SLICE_2)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_3")
    (INSTANCE SLICE_3)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_4")
    (INSTANCE SLICE_4)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_5")
    (INSTANCE SLICE_5)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_6")
    (INSTANCE SLICE_6)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_7")
    (INSTANCE SLICE_7)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_8")
    (INSTANCE SLICE_8)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_9")
    (INSTANCE SLICE_9)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 FCO (718:803:889)(718:803:889))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_10")
    (INSTANCE SLICE_10)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_11")
    (INSTANCE SLICE_11)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_12")
    (INSTANCE SLICE_12)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_13")
    (INSTANCE SLICE_13)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_14")
    (INSTANCE SLICE_14)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_15")
    (INSTANCE SLICE_15)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_16")
    (INSTANCE SLICE_16)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_17")
    (INSTANCE SLICE_17)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_18")
    (INSTANCE SLICE_18)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_19")
    (INSTANCE SLICE_19)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_20")
    (INSTANCE SLICE_20)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_21")
    (INSTANCE SLICE_21)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_22")
    (INSTANCE SLICE_22)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_23")
    (INSTANCE SLICE_23)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_24")
    (INSTANCE SLICE_24)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_25")
    (INSTANCE SLICE_25)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_26")
    (INSTANCE SLICE_26)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_27")
    (INSTANCE SLICE_27)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_28")
    (INSTANCE SLICE_28)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_29")
    (INSTANCE SLICE_29)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_30")
    (INSTANCE SLICE_30)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_31")
    (INSTANCE SLICE_31)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_32")
    (INSTANCE SLICE_32)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_33")
    (INSTANCE SLICE_33)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_34")
    (INSTANCE SLICE_34)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_35")
    (INSTANCE SLICE_35)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_36")
    (INSTANCE SLICE_36)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_37")
    (INSTANCE SLICE_37)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_38")
    (INSTANCE SLICE_38)
    (DELAY
      (ABSOLUTE
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_39")
    (INSTANCE SLICE_39)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_40")
    (INSTANCE SLICE_40)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_41")
    (INSTANCE SLICE_41)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_42")
    (INSTANCE SLICE_42)
    (DELAY
      (ABSOLUTE
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_43")
    (INSTANCE SLICE_43)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_44")
    (INSTANCE SLICE_44)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_45")
    (INSTANCE SLICE_45)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_46")
    (INSTANCE SLICE_46)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_47")
    (INSTANCE SLICE_47)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_48")
    (INSTANCE SLICE_48)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_49")
    (INSTANCE SLICE_49)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_50")
    (INSTANCE SLICE_50)
    (DELAY
      (ABSOLUTE
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_51")
    (INSTANCE SLICE_51)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_52")
    (INSTANCE SLICE_52)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_53")
    (INSTANCE SLICE_53)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_54")
    (INSTANCE SLICE_54)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_55")
    (INSTANCE SLICE_55)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_56")
    (INSTANCE SLICE_56)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_57")
    (INSTANCE SLICE_57)
    (DELAY
      (ABSOLUTE
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_58")
    (INSTANCE SLICE_58)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_59")
    (INSTANCE SLICE_59)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_60")
    (INSTANCE SLICE_60)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_61")
    (INSTANCE SLICE_61)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_62")
    (INSTANCE SLICE_62)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_63")
    (INSTANCE SLICE_63)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_64")
    (INSTANCE SLICE_64)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_65")
    (INSTANCE SLICE_65)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_66")
    (INSTANCE SLICE_66)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_67")
    (INSTANCE SLICE_67)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_68")
    (INSTANCE SLICE_68)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_69")
    (INSTANCE SLICE_69)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_70")
    (INSTANCE SLICE_70)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_0_")
    (INSTANCE ram_side_chip0_data_port\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport0 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport0 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport0 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport0) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport0) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_busy_port")
    (INSTANCE soc_side_busy_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO soc_side_busy_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "clk")
    (INSTANCE clk_I)
    (DELAY
      (ABSOLUTE
        (IOPATH clk PADDI (1007:1069:1132)(1007:1069:1132))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge clk) (3330:3330:3330))
      (WIDTH (negedge clk) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_ck_en_port")
    (INSTANCE ram_side_ck_en_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ram_side_ck_en_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_wr_en_port")
    (INSTANCE ram_side_wr_en_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO ram_side_wr_en_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_wr_en_port_MGIOL")
    (INSTANCE ram_side_wr_en_port_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "ram_side_cas_n_port")
    (INSTANCE ram_side_cas_n_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO ram_side_cas_n_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_cas_n_port_MGIOL")
    (INSTANCE ram_side_cas_n_port_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "ram_side_ras_n_port")
    (INSTANCE ram_side_ras_n_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO ram_side_ras_n_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_ras_n_port_MGIOL")
    (INSTANCE ram_side_ras_n_port_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "ram_side_cs_n_port")
    (INSTANCE ram_side_cs_n_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ram_side_cs_n_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_15_")
    (INSTANCE ram_side_chip1_data_port\[15\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport15 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport15 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport15 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport15) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport15) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_14_")
    (INSTANCE ram_side_chip1_data_port\[14\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport14 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport14 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport14 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport14) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport14) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_13_")
    (INSTANCE ram_side_chip1_data_port\[13\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport13 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport13 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport13 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport13) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport13) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_12_")
    (INSTANCE ram_side_chip1_data_port\[12\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport12 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport12 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport12 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport12) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport12) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_11_")
    (INSTANCE ram_side_chip1_data_port\[11\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport11 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport11 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport11 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport11) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport11) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_10_")
    (INSTANCE ram_side_chip1_data_port\[10\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport10 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport10 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport10 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport10) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport10) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_9_")
    (INSTANCE ram_side_chip1_data_port\[9\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport9 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport9 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport9 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport9) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport9) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_8_")
    (INSTANCE ram_side_chip1_data_port\[8\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport8 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport8 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport8 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport8) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport8) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_7_")
    (INSTANCE ram_side_chip1_data_port\[7\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport7 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport7 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport7 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport7) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport7) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_6_")
    (INSTANCE ram_side_chip1_data_port\[6\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport6 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport6 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport6 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport6) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport6) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_5_")
    (INSTANCE ram_side_chip1_data_port\[5\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport5 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport5 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport5 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport5) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport5) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_4_")
    (INSTANCE ram_side_chip1_data_port\[4\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport4 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport4 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport4 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport4) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport4) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_3_")
    (INSTANCE ram_side_chip1_data_port\[3\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport3 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport3 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport3 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport3) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport3) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_2_")
    (INSTANCE ram_side_chip1_data_port\[2\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport2 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport2 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport2 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport2) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport2) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_1_")
    (INSTANCE ram_side_chip1_data_port\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport1 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport1 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport1 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport1) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport1) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_0_")
    (INSTANCE ram_side_chip1_data_port\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport0 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport0 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport0 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport0) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport0) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_udqm_port")
    (INSTANCE ram_side_chip1_udqm_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ram_side_chip1_udqm_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_ldqm_port")
    (INSTANCE ram_side_chip1_ldqm_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ram_side_chip1_ldqm_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_15_")
    (INSTANCE ram_side_chip0_data_port\[15\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport15 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport15 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport15 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport15) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport15) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_14_")
    (INSTANCE ram_side_chip0_data_port\[14\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport14 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport14 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport14 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport14) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport14) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_13_")
    (INSTANCE ram_side_chip0_data_port\[13\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport13 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport13 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport13 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport13) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport13) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_12_")
    (INSTANCE ram_side_chip0_data_port\[12\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport12 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport12 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport12 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport12) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport12) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_11_")
    (INSTANCE ram_side_chip0_data_port\[11\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport11 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport11 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport11 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport11) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport11) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_10_")
    (INSTANCE ram_side_chip0_data_port\[10\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport10 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport10 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport10 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport10) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport10) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_9_")
    (INSTANCE ram_side_chip0_data_port\[9\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport9 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport9 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport9 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport9) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport9) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_8_")
    (INSTANCE ram_side_chip0_data_port\[8\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport8 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport8 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport8 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport8) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport8) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_7_")
    (INSTANCE ram_side_chip0_data_port\[7\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport7 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport7 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport7 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport7) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport7) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_6_")
    (INSTANCE ram_side_chip0_data_port\[6\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport6 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport6 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport6 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport6) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport6) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_5_")
    (INSTANCE ram_side_chip0_data_port\[5\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport5 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport5 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport5 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport5) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport5) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_4_")
    (INSTANCE ram_side_chip0_data_port\[4\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport4 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport4 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport4 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport4) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport4) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_3_")
    (INSTANCE ram_side_chip0_data_port\[3\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport3 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport3 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport3 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport3) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport3) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_2_")
    (INSTANCE ram_side_chip0_data_port\[2\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport2 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport2 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport2 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport2) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport2) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_1_")
    (INSTANCE ram_side_chip0_data_port\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport1 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport1 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport1 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport1) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport1) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_udqm_port")
    (INSTANCE ram_side_chip0_udqm_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ram_side_chip0_udqm_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_ldqm_port")
    (INSTANCE ram_side_chip0_ldqm_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ram_side_chip0_ldqm_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_bank_addr_port_1_")
    (INSTANCE ram_side_bank_addr_port\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsidebankaddrport1 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_bank_addr_port_0_")
    (INSTANCE ram_side_bank_addr_port\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsidebankaddrport0 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_11_")
    (INSTANCE ram_side_addr_port\[11\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport11 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_10_")
    (INSTANCE ram_side_addr_port\[10\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport10 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_9_")
    (INSTANCE ram_side_addr_port\[9\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport9 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_8_")
    (INSTANCE ram_side_addr_port\[8\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport8 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_7_")
    (INSTANCE ram_side_addr_port\[7\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport7 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_6_")
    (INSTANCE ram_side_addr_port\[6\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport6 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_5_")
    (INSTANCE ram_side_addr_port\[5\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport5 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_4_")
    (INSTANCE ram_side_addr_port\[4\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport4 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_3_")
    (INSTANCE ram_side_addr_port\[3\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport3 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_2_")
    (INSTANCE ram_side_addr_port\[2\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport2 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_1_")
    (INSTANCE ram_side_addr_port\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport1 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_0_")
    (INSTANCE ram_side_addr_port\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport0 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_en_port")
    (INSTANCE soc_side_wr_en_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH soc_side_wr_en_port PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge soc_side_wr_en_port) (3330:3330:3330))
      (WIDTH (negedge soc_side_wr_en_port) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_mask_port_3_")
    (INSTANCE soc_side_wr_mask_port\[3\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrmaskport3 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrmaskport3) (3330:3330:3330))
      (WIDTH (negedge socsidewrmaskport3) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_mask_port_2_")
    (INSTANCE soc_side_wr_mask_port\[2\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrmaskport2 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrmaskport2) (3330:3330:3330))
      (WIDTH (negedge socsidewrmaskport2) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_mask_port_1_")
    (INSTANCE soc_side_wr_mask_port\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrmaskport1 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrmaskport1) (3330:3330:3330))
      (WIDTH (negedge socsidewrmaskport1) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_mask_port_0_")
    (INSTANCE soc_side_wr_mask_port\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrmaskport0 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrmaskport0) (3330:3330:3330))
      (WIDTH (negedge socsidewrmaskport0) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_31_")
    (INSTANCE soc_side_wr_data_port\[31\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport31 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport31) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport31) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_31__MGIOL")
    (INSTANCE soc_side_wr_data_port\[31\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_30_")
    (INSTANCE soc_side_wr_data_port\[30\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport30 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport30) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport30) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_30__MGIOL")
    (INSTANCE soc_side_wr_data_port\[30\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_29_")
    (INSTANCE soc_side_wr_data_port\[29\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport29 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport29) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport29) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_29__MGIOL")
    (INSTANCE soc_side_wr_data_port\[29\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_28_")
    (INSTANCE soc_side_wr_data_port\[28\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport28 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport28) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport28) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_28__MGIOL")
    (INSTANCE soc_side_wr_data_port\[28\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_27_")
    (INSTANCE soc_side_wr_data_port\[27\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport27 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport27) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport27) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_27__MGIOL")
    (INSTANCE soc_side_wr_data_port\[27\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_26_")
    (INSTANCE soc_side_wr_data_port\[26\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport26 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport26) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport26) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_26__MGIOL")
    (INSTANCE soc_side_wr_data_port\[26\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_25_")
    (INSTANCE soc_side_wr_data_port\[25\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport25 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport25) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport25) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_25__MGIOL")
    (INSTANCE soc_side_wr_data_port\[25\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_24_")
    (INSTANCE soc_side_wr_data_port\[24\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport24 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport24) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport24) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_24__MGIOL")
    (INSTANCE soc_side_wr_data_port\[24\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_23_")
    (INSTANCE soc_side_wr_data_port\[23\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport23 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport23) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport23) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_23__MGIOL")
    (INSTANCE soc_side_wr_data_port\[23\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_22_")
    (INSTANCE soc_side_wr_data_port\[22\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport22 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport22) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport22) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_22__MGIOL")
    (INSTANCE soc_side_wr_data_port\[22\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_21_")
    (INSTANCE soc_side_wr_data_port\[21\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport21 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport21) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport21) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_21__MGIOL")
    (INSTANCE soc_side_wr_data_port\[21\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_20_")
    (INSTANCE soc_side_wr_data_port\[20\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport20 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport20) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport20) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_20__MGIOL")
    (INSTANCE soc_side_wr_data_port\[20\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_19_")
    (INSTANCE soc_side_wr_data_port\[19\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport19 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport19) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport19) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_19__MGIOL")
    (INSTANCE soc_side_wr_data_port\[19\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_18_")
    (INSTANCE soc_side_wr_data_port\[18\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport18 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport18) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport18) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_18__MGIOL")
    (INSTANCE soc_side_wr_data_port\[18\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_17_")
    (INSTANCE soc_side_wr_data_port\[17\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport17 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport17) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport17) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_17__MGIOL")
    (INSTANCE soc_side_wr_data_port\[17\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_16_")
    (INSTANCE soc_side_wr_data_port\[16\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport16 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport16) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport16) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_16__MGIOL")
    (INSTANCE soc_side_wr_data_port\[16\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_15_")
    (INSTANCE soc_side_wr_data_port\[15\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport15 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport15) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport15) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_15__MGIOL")
    (INSTANCE soc_side_wr_data_port\[15\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_14_")
    (INSTANCE soc_side_wr_data_port\[14\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport14 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport14) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport14) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_14__MGIOL")
    (INSTANCE soc_side_wr_data_port\[14\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_13_")
    (INSTANCE soc_side_wr_data_port\[13\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport13 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport13) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport13) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_13__MGIOL")
    (INSTANCE soc_side_wr_data_port\[13\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_12_")
    (INSTANCE soc_side_wr_data_port\[12\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport12 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport12) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport12) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_12__MGIOL")
    (INSTANCE soc_side_wr_data_port\[12\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_11_")
    (INSTANCE soc_side_wr_data_port\[11\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport11 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport11) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport11) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_11__MGIOL")
    (INSTANCE soc_side_wr_data_port\[11\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_10_")
    (INSTANCE soc_side_wr_data_port\[10\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport10 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport10) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport10) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_10__MGIOL")
    (INSTANCE soc_side_wr_data_port\[10\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_9_")
    (INSTANCE soc_side_wr_data_port\[9\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport9 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport9) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport9) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_9__MGIOL")
    (INSTANCE soc_side_wr_data_port\[9\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_8_")
    (INSTANCE soc_side_wr_data_port\[8\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport8 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport8) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport8) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_8__MGIOL")
    (INSTANCE soc_side_wr_data_port\[8\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_7_")
    (INSTANCE soc_side_wr_data_port\[7\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport7 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport7) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport7) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_7__MGIOL")
    (INSTANCE soc_side_wr_data_port\[7\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_6_")
    (INSTANCE soc_side_wr_data_port\[6\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport6 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport6) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport6) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_6__MGIOL")
    (INSTANCE soc_side_wr_data_port\[6\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_5_")
    (INSTANCE soc_side_wr_data_port\[5\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport5 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport5) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport5) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_5__MGIOL")
    (INSTANCE soc_side_wr_data_port\[5\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_4_")
    (INSTANCE soc_side_wr_data_port\[4\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport4 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport4) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport4) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_4__MGIOL")
    (INSTANCE soc_side_wr_data_port\[4\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_3_")
    (INSTANCE soc_side_wr_data_port\[3\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport3 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport3) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport3) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_3__MGIOL")
    (INSTANCE soc_side_wr_data_port\[3\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_2_")
    (INSTANCE soc_side_wr_data_port\[2\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport2 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport2) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport2) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_2__MGIOL")
    (INSTANCE soc_side_wr_data_port\[2\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_1_")
    (INSTANCE soc_side_wr_data_port\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport1 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport1) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport1) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_1__MGIOL")
    (INSTANCE soc_side_wr_data_port\[1\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_0_")
    (INSTANCE soc_side_wr_data_port\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport0 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport0) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport0) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_0__MGIOL")
    (INSTANCE soc_side_wr_data_port\[0\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_en_port")
    (INSTANCE soc_side_rd_en_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH soc_side_rd_en_port PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge soc_side_rd_en_port) (3330:3330:3330))
      (WIDTH (negedge soc_side_rd_en_port) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_31_")
    (INSTANCE soc_side_rd_data_port\[31\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport31 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_31__MGIOL")
    (INSTANCE soc_side_rd_data_port\[31\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_30_")
    (INSTANCE soc_side_rd_data_port\[30\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport30 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_30__MGIOL")
    (INSTANCE soc_side_rd_data_port\[30\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_29_")
    (INSTANCE soc_side_rd_data_port\[29\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport29 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_29__MGIOL")
    (INSTANCE soc_side_rd_data_port\[29\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_28_")
    (INSTANCE soc_side_rd_data_port\[28\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport28 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_28__MGIOL")
    (INSTANCE soc_side_rd_data_port\[28\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_27_")
    (INSTANCE soc_side_rd_data_port\[27\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport27 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_27__MGIOL")
    (INSTANCE soc_side_rd_data_port\[27\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_26_")
    (INSTANCE soc_side_rd_data_port\[26\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport26 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_26__MGIOL")
    (INSTANCE soc_side_rd_data_port\[26\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_25_")
    (INSTANCE soc_side_rd_data_port\[25\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport25 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_25__MGIOL")
    (INSTANCE soc_side_rd_data_port\[25\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_24_")
    (INSTANCE soc_side_rd_data_port\[24\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport24 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_24__MGIOL")
    (INSTANCE soc_side_rd_data_port\[24\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_23_")
    (INSTANCE soc_side_rd_data_port\[23\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport23 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_23__MGIOL")
    (INSTANCE soc_side_rd_data_port\[23\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_22_")
    (INSTANCE soc_side_rd_data_port\[22\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport22 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_22__MGIOL")
    (INSTANCE soc_side_rd_data_port\[22\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_21_")
    (INSTANCE soc_side_rd_data_port\[21\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport21 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_21__MGIOL")
    (INSTANCE soc_side_rd_data_port\[21\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_20_")
    (INSTANCE soc_side_rd_data_port\[20\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport20 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_20__MGIOL")
    (INSTANCE soc_side_rd_data_port\[20\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_19_")
    (INSTANCE soc_side_rd_data_port\[19\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport19 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_19__MGIOL")
    (INSTANCE soc_side_rd_data_port\[19\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_18_")
    (INSTANCE soc_side_rd_data_port\[18\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport18 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_18__MGIOL")
    (INSTANCE soc_side_rd_data_port\[18\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_17_")
    (INSTANCE soc_side_rd_data_port\[17\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport17 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_17__MGIOL")
    (INSTANCE soc_side_rd_data_port\[17\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_16_")
    (INSTANCE soc_side_rd_data_port\[16\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport16 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_16__MGIOL")
    (INSTANCE soc_side_rd_data_port\[16\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_15_")
    (INSTANCE soc_side_rd_data_port\[15\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport15 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_15__MGIOL")
    (INSTANCE soc_side_rd_data_port\[15\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_14_")
    (INSTANCE soc_side_rd_data_port\[14\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport14 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_14__MGIOL")
    (INSTANCE soc_side_rd_data_port\[14\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_13_")
    (INSTANCE soc_side_rd_data_port\[13\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport13 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_13__MGIOL")
    (INSTANCE soc_side_rd_data_port\[13\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_12_")
    (INSTANCE soc_side_rd_data_port\[12\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport12 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_12__MGIOL")
    (INSTANCE soc_side_rd_data_port\[12\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_11_")
    (INSTANCE soc_side_rd_data_port\[11\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport11 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_11__MGIOL")
    (INSTANCE soc_side_rd_data_port\[11\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_10_")
    (INSTANCE soc_side_rd_data_port\[10\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport10 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_10__MGIOL")
    (INSTANCE soc_side_rd_data_port\[10\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_9_")
    (INSTANCE soc_side_rd_data_port\[9\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport9 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_9__MGIOL")
    (INSTANCE soc_side_rd_data_port\[9\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_8_")
    (INSTANCE soc_side_rd_data_port\[8\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport8 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_8__MGIOL")
    (INSTANCE soc_side_rd_data_port\[8\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_7_")
    (INSTANCE soc_side_rd_data_port\[7\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport7 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_7__MGIOL")
    (INSTANCE soc_side_rd_data_port\[7\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_6_")
    (INSTANCE soc_side_rd_data_port\[6\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport6 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_6__MGIOL")
    (INSTANCE soc_side_rd_data_port\[6\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_5_")
    (INSTANCE soc_side_rd_data_port\[5\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport5 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_5__MGIOL")
    (INSTANCE soc_side_rd_data_port\[5\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_4_")
    (INSTANCE soc_side_rd_data_port\[4\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport4 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_4__MGIOL")
    (INSTANCE soc_side_rd_data_port\[4\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_3_")
    (INSTANCE soc_side_rd_data_port\[3\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport3 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_3__MGIOL")
    (INSTANCE soc_side_rd_data_port\[3\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_2_")
    (INSTANCE soc_side_rd_data_port\[2\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport2 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_2__MGIOL")
    (INSTANCE soc_side_rd_data_port\[2\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_1_")
    (INSTANCE soc_side_rd_data_port\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport1 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_1__MGIOL")
    (INSTANCE soc_side_rd_data_port\[1\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_0_")
    (INSTANCE soc_side_rd_data_port\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport0 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_0__MGIOL")
    (INSTANCE soc_side_rd_data_port\[0\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_22_")
    (INSTANCE soc_side_addr_port\[22\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport22 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport22) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport22) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_21_")
    (INSTANCE soc_side_addr_port\[21\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport21 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport21) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport21) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_20_")
    (INSTANCE soc_side_addr_port\[20\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport20 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport20) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport20) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_19_")
    (INSTANCE soc_side_addr_port\[19\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport19 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport19) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport19) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_18_")
    (INSTANCE soc_side_addr_port\[18\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport18 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport18) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport18) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_17_")
    (INSTANCE soc_side_addr_port\[17\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport17 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport17) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport17) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_16_")
    (INSTANCE soc_side_addr_port\[16\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport16 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport16) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport16) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_15_")
    (INSTANCE soc_side_addr_port\[15\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport15 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport15) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport15) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_14_")
    (INSTANCE soc_side_addr_port\[14\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport14 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport14) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport14) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_13_")
    (INSTANCE soc_side_addr_port\[13\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport13 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport13) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport13) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_12_")
    (INSTANCE soc_side_addr_port\[12\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport12 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport12) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport12) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_11_")
    (INSTANCE soc_side_addr_port\[11\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport11 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport11) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport11) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_10_")
    (INSTANCE soc_side_addr_port\[10\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport10 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport10) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport10) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_9_")
    (INSTANCE soc_side_addr_port\[9\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport9 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport9) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport9) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_8_")
    (INSTANCE soc_side_addr_port\[8\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport8 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport8) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport8) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_7_")
    (INSTANCE soc_side_addr_port\[7\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport7 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport7) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport7) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_6_")
    (INSTANCE soc_side_addr_port\[6\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport6 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport6) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport6) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_5_")
    (INSTANCE soc_side_addr_port\[5\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport5 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport5) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport5) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_4_")
    (INSTANCE soc_side_addr_port\[4\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport4 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport4) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport4) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_3_")
    (INSTANCE soc_side_addr_port\[3\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport3 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport3) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport3) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_2_")
    (INSTANCE soc_side_addr_port\[2\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport2 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport2) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport2) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_1_")
    (INSTANCE soc_side_addr_port\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport1 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport1) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport1) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_0_")
    (INSTANCE soc_side_addr_port\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport0 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport0) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport0) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_ready_port")
    (INSTANCE soc_side_ready_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO soc_side_ready_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "reset_n_port")
    (INSTANCE reset_n_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH reset_n_port PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge reset_n_port) (3330:3330:3330))
      (WIDTH (negedge reset_n_port) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "sdram_controller")
    (INSTANCE )
    (DELAY
      (ABSOLUTE
        (INTERCONNECT SLICE_29/Q0 SLICE_0/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_29/Q0 SLICE_29/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_29/Q0 SLICE_29/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_29/Q0 SLICE_50/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_0/FCO SLICE_16/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_1/Q0 SLICE_1/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_1/Q0 SLICE_55/D1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_1/F0 SLICE_1/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_44/F0 SLICE_1/LSR (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_44/F0 SLICE_2/LSR (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_44/F0 SLICE_3/LSR (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_44/F0 SLICE_4/LSR (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_44/F0 SLICE_5/LSR (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_44/F0 SLICE_6/LSR (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_44/F0 SLICE_7/LSR (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_44/F0 SLICE_8/LSR (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_44/F0 SLICE_32/LSR (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_1/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_2/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_3/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_4/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_5/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_6/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_7/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_8/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_10/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_11/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_12/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_13/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_14/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_15/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_16/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_17/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_18/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_19/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_20/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_21/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_22/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_23/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_24/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_25/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_26/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_27/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_28/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_29/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_30/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_31/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI SLICE_32/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI ram_side_wr_en_port_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI ram_side_cas_n_port_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI ram_side_ras_n_port_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[31\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[30\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[29\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[28\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[27\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[26\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[25\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[24\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[23\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[22\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[21\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[20\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[19\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[18\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[17\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[16\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[15\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[14\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[13\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[12\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[11\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[10\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[9\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[8\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[7\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[6\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[5\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[4\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[3\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[2\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[1\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[0\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[31\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[30\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[29\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[28\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[27\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[26\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[25\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[24\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[23\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[22\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[21\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[20\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[19\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[18\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[17\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[16\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[15\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[14\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[13\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[12\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[11\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[10\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[9\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[8\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[7\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[6\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[5\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[4\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[3\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[2\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[1\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[0\]_MGIOL/CLK (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_2/FCO SLICE_1/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_2/Q1 SLICE_2/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_2/Q1 SLICE_55/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_2/Q0 SLICE_2/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_2/Q0 SLICE_55/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_2/F1 SLICE_2/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_2/F0 SLICE_2/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_3/FCO SLICE_2/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_3/Q1 SLICE_3/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_3/Q1 SLICE_69/D0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_3/Q0 SLICE_3/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_3/Q0 SLICE_69/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_3/F1 SLICE_3/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_3/F0 SLICE_3/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_4/FCO SLICE_3/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_4/Q1 SLICE_4/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_4/Q1 SLICE_69/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_4/Q0 SLICE_4/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_4/Q0 SLICE_32/D1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_4/F1 SLICE_4/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_4/F0 SLICE_4/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_5/FCO SLICE_4/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_5/Q1 SLICE_5/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_5/Q1 SLICE_32/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_5/Q0 SLICE_5/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_5/Q0 SLICE_32/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_5/F1 SLICE_5/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_5/F0 SLICE_5/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_6/FCO SLICE_5/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_6/Q1 SLICE_6/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_6/Q1 SLICE_32/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_6/Q0 SLICE_6/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_6/Q0 SLICE_69/D1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_6/F1 SLICE_6/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_6/F0 SLICE_6/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_7/FCO SLICE_6/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_7/Q1 SLICE_7/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_7/Q1 SLICE_69/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_7/Q0 SLICE_7/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_7/Q0 SLICE_69/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_7/F1 SLICE_7/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_7/F0 SLICE_7/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_8/FCO SLICE_7/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_8/Q1 SLICE_8/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_8/Q1 SLICE_69/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_8/Q0 SLICE_8/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_8/Q0 SLICE_69/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_8/F1 SLICE_8/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_8/F0 SLICE_8/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_9/FCO SLICE_8/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_32/Q0 SLICE_9/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_32/Q0 SLICE_32/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_32/Q0 SLICE_55/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_10/Q1 SLICE_10/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_10/Q1 SLICE_56/D0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_10/Q1 SLICE_70/D0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_10/Q0 SLICE_10/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_10/Q0 SLICE_29/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_10/Q0 SLICE_52/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_10/F1 SLICE_10/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_10/F0 SLICE_10/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_51/F1 SLICE_10/LSR (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_51/F1 SLICE_11/LSR (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_51/F1 SLICE_12/LSR (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_51/F1 SLICE_13/LSR (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_51/F1 SLICE_14/LSR (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_51/F1 SLICE_15/LSR (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_51/F1 SLICE_16/LSR (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_51/F1 SLICE_29/LSR (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_11/FCO SLICE_10/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_11/Q1 SLICE_11/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_11/Q1 SLICE_59/D1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_11/Q1 SLICE_59/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_11/Q0 SLICE_11/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_11/Q0 SLICE_56/D1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_11/Q0 SLICE_67/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_11/F1 SLICE_11/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_11/F0 SLICE_11/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_12/FCO SLICE_11/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_12/Q1 SLICE_12/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_12/Q1 SLICE_56/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_12/Q1 SLICE_59/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_12/Q0 SLICE_12/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_12/Q0 SLICE_29/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_12/Q0 SLICE_52/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_12/F1 SLICE_12/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_12/F0 SLICE_12/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_13/FCO SLICE_12/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_13/Q1 SLICE_13/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_13/Q1 SLICE_59/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_13/Q1 SLICE_59/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_13/Q0 SLICE_13/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_13/Q0 SLICE_59/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_13/Q0 SLICE_59/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_13/F1 SLICE_13/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_13/F0 SLICE_13/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_14/FCO SLICE_13/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_14/Q1 SLICE_14/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_14/Q1 SLICE_29/D1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_14/Q1 SLICE_52/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_14/Q0 SLICE_14/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_14/Q0 SLICE_56/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_14/Q0 SLICE_67/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_14/F1 SLICE_14/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_14/F0 SLICE_14/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_15/FCO SLICE_14/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_15/Q1 SLICE_15/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_15/Q1 SLICE_56/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_15/Q1 SLICE_70/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_15/Q0 SLICE_15/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_15/Q0 SLICE_56/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_15/Q0 SLICE_70/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_15/F1 SLICE_15/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_15/F0 SLICE_15/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_16/FCO SLICE_15/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_16/Q1 SLICE_16/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_16/Q1 SLICE_27/D1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_16/Q1 SLICE_40/D1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_16/Q1 SLICE_44/D1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_16/Q1 SLICE_50/D0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_16/Q1 SLICE_67/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_16/Q1 SLICE_67/D0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_16/Q0 SLICE_16/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_16/Q0 SLICE_40/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_16/Q0 SLICE_41/D1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_16/Q0 SLICE_44/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_16/Q0 SLICE_50/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_16/Q0 SLICE_70/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_16/F1 SLICE_16/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_16/F0 SLICE_16/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_55/F0 SLICE_17/D1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_55/F0 SLICE_23/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_55/F0 SLICE_24/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_55/F0 SLICE_42/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_55/F0 SLICE_45/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_26/Q0 SLICE_17/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_26/Q0 SLICE_23/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_26/Q0 SLICE_24/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_26/Q0 SLICE_27/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_26/Q0 SLICE_33/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_26/Q0 SLICE_39/D1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_26/Q0 SLICE_42/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_26/Q0 SLICE_45/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_26/Q0 SLICE_46/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_18/Q1 SLICE_17/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_18/Q1 SLICE_18/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_18/Q1 SLICE_19/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_18/Q1 SLICE_47/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_18/Q1 SLICE_54/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_18/Q1 SLICE_68/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_47/F1 SLICE_17/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_47/F1 SLICE_18/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_47/F1 SLICE_19/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_47/F1 SLICE_47/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_17/F1 SLICE_17/D0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_17/F1 SLICE_40/D0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_40/F1 SLICE_17/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_40/F1 SLICE_19/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_40/F1 SLICE_20/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_40/F1 SLICE_21/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_40/F1 SLICE_22/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_40/F1 SLICE_22/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_40/F1 SLICE_23/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_40/F1 SLICE_24/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_40/F1 SLICE_25/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_40/F1 SLICE_26/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_40/F1 SLICE_28/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_40/F1 SLICE_40/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_40/F1 SLICE_41/D0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_40/F1 SLICE_44/D0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_40/F1 SLICE_61/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_26/Q1 SLICE_17/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_26/Q1 SLICE_26/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_26/Q1 SLICE_28/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_26/Q1 SLICE_41/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_26/Q1 SLICE_53/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_26/Q1 SLICE_58/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_26/Q1 SLICE_66/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_23/Q1 SLICE_17/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_23/Q1 SLICE_22/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_23/Q1 SLICE_23/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_23/Q1 SLICE_35/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_23/Q1 SLICE_40/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_23/Q1 SLICE_41/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_23/Q1 SLICE_48/D1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_23/Q1 SLICE_58/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_17/F0 SLICE_17/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_17/LSR (0:0:0)(0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_18/D1 (0:0:0)(0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_18/A0 (0:0:0)(0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_19/C1 (0:0:0)(0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_19/D0 (0:0:0)(0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_20/D1 (0:0:0)(0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_20/D0 (0:0:0)(0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_21/D1 (0:0:0)(0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_21/D0 (0:0:0)(0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_22/C1 (0:0:0)(0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_22/D0 (0:0:0)(0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_23/D1 (0:0:0)(0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_23/C0 (0:0:0)(0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_24/D1 (0:0:0)(0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_24/C0 (0:0:0)(0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_25/C1 (0:0:0)(0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_25/D0 (0:0:0)(0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_26/D1 (0:0:0)(0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_26/D0 (0:0:0)(0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_27/C0 (0:0:0)(0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_28/D1 (0:0:0)(0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_28/C0 (0:0:0)(0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_30/LSR (0:0:0)(0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_31/LSR (0:0:0)(0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_52/C0 (0:0:0)(0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI ram_side_wr_en_port_MGIOL/LSR (0:0:0)(0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI ram_side_cas_n_port_MGIOL/LSR (0:0:0)(0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI ram_side_ras_n_port_MGIOL/LSR (0:0:0)(0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[31\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[30\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[29\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[28\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[27\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[26\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[25\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[24\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[23\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[22\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[21\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[20\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[19\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[18\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[17\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[16\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[15\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[14\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[13\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[12\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[11\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[10\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[9\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[8\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[7\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[6\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[5\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[4\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[3\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[2\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[1\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[0\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[31\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[30\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[29\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[28\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[27\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[26\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[25\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[24\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[23\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[22\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[21\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[20\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[19\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[18\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[17\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[16\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[15\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[14\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[13\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[12\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[11\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[10\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[9\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[8\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[7\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[6\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[5\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[4\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[3\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[2\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[1\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[0\]_MGIOL/LSR (0:0:0)
          (0:0:0))
        (INTERCONNECT SLICE_17/Q0 SLICE_34/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_18/Q0 SLICE_18/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_18/Q0 SLICE_53/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_18/Q0 SLICE_54/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_18/Q0 SLICE_68/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_18/F1 SLICE_18/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_18/F0 SLICE_18/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_19/Q1 SLICE_19/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_19/Q1 SLICE_54/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_19/Q1 SLICE_66/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_19/Q0 SLICE_19/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_19/Q0 SLICE_21/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_19/Q0 SLICE_53/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_19/Q0 SLICE_54/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_19/Q0 SLICE_67/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_19/F1 SLICE_19/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_19/F0 SLICE_19/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_43/F1 SLICE_20/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_43/F1 SLICE_30/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_43/F1 SLICE_31/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_43/F1 SLICE_43/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_21/Q1 SLICE_20/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_21/Q1 SLICE_21/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_21/Q1 SLICE_30/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_21/Q1 SLICE_31/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_21/Q1 SLICE_39/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_21/Q1 SLICE_43/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_21/Q1 SLICE_67/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_44/F1 SLICE_20/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_44/F1 SLICE_21/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_44/F1 SLICE_25/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_44/F1 SLICE_26/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_44/F1 SLICE_30/D0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_44/F1 SLICE_31/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_44/F1 SLICE_43/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_44/F1 SLICE_44/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_20/Q1 SLICE_20/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_20/Q1 SLICE_34/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_20/Q1 SLICE_36/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_20/Q1 SLICE_37/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_20/Q1 SLICE_39/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_20/Q1 SLICE_60/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_20/Q1 SLICE_61/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_20/Q0 SLICE_20/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_20/Q0 SLICE_44/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_20/Q0 SLICE_53/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_20/Q0 SLICE_54/D0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_20/Q0 SLICE_61/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_20/Q0 SLICE_61/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_20/F1 SLICE_20/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_20/F0 SLICE_20/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_21/Q0 SLICE_21/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_21/Q0 SLICE_39/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_21/Q0 SLICE_68/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_31/F1 SLICE_21/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_31/F1 SLICE_30/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_31/F1 SLICE_31/D0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_21/F1 SLICE_21/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_21/F0 SLICE_21/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 SLICE_22/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 SLICE_38/D0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 SLICE_48/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 SLICE_57/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 SLICE_61/D1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 SLICE_66/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 SLICE_66/D0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[0\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[15\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[14\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[13\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[12\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[11\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[10\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[9\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[8\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[7\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[6\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[5\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[4\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[3\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[2\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[1\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip1_data_port\[0\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[15\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[14\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[13\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[12\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[11\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[10\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[9\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[8\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[7\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[6\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[5\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[4\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[3\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[2\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q1 ram_side_chip0_data_port\[1\]_I/PADDT (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q0 SLICE_22/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q0 SLICE_35/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q0 SLICE_48/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q0 SLICE_58/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q0 SLICE_61/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q0 SLICE_61/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/Q0 SLICE_68/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/F1 SLICE_22/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/F0 SLICE_22/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_23/Q0 SLICE_23/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_23/Q0 SLICE_35/D0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_23/Q0 SLICE_36/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_23/Q0 SLICE_37/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_23/Q0 SLICE_38/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_23/Q0 SLICE_48/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_23/Q0 SLICE_53/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_23/Q0 SLICE_60/D1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_23/Q0 SLICE_60/C0 (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI SLICE_23/D0 (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI SLICE_42/B1 (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI SLICE_45/C1 (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[31\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[30\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[29\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[28\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[27\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[26\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[25\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[24\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[23\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[22\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[21\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[20\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[19\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[18\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[17\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[16\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[15\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[14\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[13\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[12\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[11\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[10\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[9\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[8\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[7\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[6\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[5\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[4\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[3\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[2\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[1\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[0\]_MGIOL/CE 
          (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_23/F1 SLICE_23/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_23/F0 SLICE_23/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_24/Q1 SLICE_24/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_24/Q1 SLICE_25/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_24/Q1 SLICE_67/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_24/Q1 SLICE_68/D0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_24/Q0 SLICE_24/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_24/Q0 SLICE_68/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_24/Q0 SLICE_68/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_24/F1 SLICE_24/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_24/F0 SLICE_24/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_25/Q1 SLICE_25/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_25/Q0 SLICE_25/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_25/Q0 SLICE_26/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_25/Q0 SLICE_44/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_25/Q0 SLICE_68/D1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_25/F1 SLICE_25/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_25/F0 SLICE_25/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q0 SLICE_26/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q0 SLICE_35/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q0 SLICE_36/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q0 SLICE_37/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q0 SLICE_38/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q0 SLICE_46/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q0 SLICE_49/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q0 SLICE_60/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q0 SLICE_60/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_45/F0 SLICE_26/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_26/F1 SLICE_26/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_26/F0 SLICE_26/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_52/F0 SLICE_27/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_52/F0 SLICE_50/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_28/Q1 SLICE_27/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_28/Q1 SLICE_28/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_28/Q1 SLICE_58/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_50/F1 SLICE_27/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_50/F1 SLICE_50/A0 (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_en_port_I/PADDI SLICE_27/D0 (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_en_port_I/PADDI SLICE_42/D0 (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_en_port_I/PADDI SLICE_45/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_42/F1 SLICE_27/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_42/F1 SLICE_42/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/F1 SLICE_27/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/F0 SLICE_27/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 SLICE_33/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 SLICE_45/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 SLICE_58/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[31\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[30\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[29\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[28\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[27\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[26\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[25\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[24\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[23\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[22\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[21\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[20\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[19\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[18\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[17\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[16\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[15\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[14\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[13\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[12\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[11\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[10\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[9\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[8\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[7\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[6\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[5\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[4\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[3\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[2\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[1\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/Q1 soc_side_rd_data_port\[0\]_MGIOL/CE (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_28/Q0 SLICE_28/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_28/Q0 SLICE_38/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_28/Q0 SLICE_46/D1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_28/Q0 SLICE_49/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_28/Q0 SLICE_50/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_28/Q0 SLICE_53/D1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_28/Q0 SLICE_57/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_28/Q0 SLICE_66/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_50/F0 SLICE_28/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_28/F1 SLICE_28/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_28/F0 SLICE_28/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_29/F0 SLICE_29/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_29/F1 SLICE_40/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_29/F1 SLICE_41/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_29/F1 SLICE_44/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_29/F1 SLICE_47/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_30/Q1 SLICE_30/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_30/Q1 SLICE_31/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_30/Q1 SLICE_43/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_30/Q0 SLICE_30/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_30/Q0 SLICE_30/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_30/Q0 SLICE_31/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_30/Q0 SLICE_43/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_30/F1 SLICE_30/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_30/F0 SLICE_30/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_31/Q0 SLICE_31/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_31/Q0 SLICE_43/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_31/F0 SLICE_31/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_32/F0 SLICE_32/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_32/F1 SLICE_55/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_46/F1 SLICE_33/D1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_46/F1 SLICE_39/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_46/F1 SLICE_46/D0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_46/F1 SLICE_51/D1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_61/F1 SLICE_33/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_61/F1 SLICE_33/D0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_68/F0 SLICE_33/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_68/F0 SLICE_33/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_33/F0 SLICE_33/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_33/F0 SLICE_39/D0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_33/F0 SLICE_46/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_33/F1 SLICE_51/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_58/F0 SLICE_34/D1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_38/F1 SLICE_34/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_38/F1 SLICE_34/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_38/F1 SLICE_38/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_38/F1 SLICE_57/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_38/F1 SLICE_63/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_38/F1 SLICE_63/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_38/F1 SLICE_64/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_38/F1 SLICE_64/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_38/F1 SLICE_65/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_38/F1 SLICE_65/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_38/F1 SLICE_66/B0 (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_addr_port\[19\]_I/PADDI SLICE_34/D0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_34/F1 SLICE_34/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_57/F1 SLICE_34/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_57/F1 SLICE_36/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_57/F1 SLICE_37/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_57/F1 SLICE_57/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_57/F1 SLICE_63/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_57/F1 SLICE_63/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_57/F1 SLICE_64/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_57/F1 SLICE_64/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_57/F1 SLICE_65/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_57/F1 SLICE_65/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_34/F0 ram_side_addr_port\[10\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_35/F0 SLICE_35/D1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_35/F0 SLICE_51/D0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_66/F1 SLICE_35/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_66/F1 SLICE_51/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_54/F1 SLICE_35/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_54/F1 SLICE_51/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_54/F1 SLICE_54/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_53/F0 SLICE_35/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_53/F0 SLICE_51/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_35/F1 SLICE_39/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_35/F1 SLICE_46/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_36/F0 SLICE_36/D1 (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_addr_port\[5\]_I/PADDI SLICE_36/C1 (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_addr_port\[14\]_I/PADDI SLICE_36/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_36/F1 ram_side_addr_port\[5\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_37/F0 SLICE_37/D1 (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_addr_port\[4\]_I/PADDI SLICE_37/C1 (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_addr_port\[13\]_I/PADDI SLICE_37/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_37/F1 ram_side_addr_port\[4\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_addr_port\[22\]_I/PADDI SLICE_38/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_38/F0 ram_side_bank_addr_port\[1\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_39/F1 SLICE_39/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_39/F1 SLICE_46/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_39/F1 SLICE_54/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_39/F0 soc_side_busy_port_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_56/F0 SLICE_40/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_56/F0 SLICE_41/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_56/F0 SLICE_44/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_56/F0 SLICE_52/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_43/F0 SLICE_40/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_40/F0 ram_side_wr_en_port_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_67/F0 SLICE_41/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_41/F1 SLICE_41/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_41/F1 SLICE_47/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_41/F0 ram_side_cas_n_port_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_47/F0 SLICE_42/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_42/F0 ram_side_ras_n_port_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_45/F1 SLICE_45/D0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_61/F0 SLICE_45/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_58/F1 SLICE_46/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_58/F1 SLICE_49/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_58/F1 SLICE_58/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_46/F0 soc_side_ready_port_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_70/F0 SLICE_47/D1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_59/F1 SLICE_47/C1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_67/F1 SLICE_47/B1 (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_mask_port\[3\]_I/PADDI SLICE_48/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_48/F1 SLICE_48/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_48/F1 SLICE_49/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_48/F1 SLICE_62/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_48/F1 SLICE_62/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_49/F1 SLICE_48/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_49/F1 SLICE_49/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_49/F1 SLICE_62/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_49/F1 SLICE_62/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_48/F0 ram_side_chip1_udqm_port_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_mask_port\[2\]_I/PADDI SLICE_49/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_49/F0 ram_side_chip1_ldqm_port_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_51/F0 SLICE_51/B1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_54/F0 SLICE_51/A1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_52/F1 SLICE_52/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_53/F1 SLICE_53/D0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_68/F1 SLICE_53/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_55/F1 SLICE_55/D0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_69/F0 SLICE_55/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_69/F1 SLICE_55/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_56/F1 SLICE_56/B0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_59/F0 SLICE_56/A0 (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_addr_port\[17\]_I/PADDI SLICE_57/D0 (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_addr_port\[8\]_I/PADDI SLICE_57/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_57/F0 ram_side_addr_port\[8\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_addr_port\[18\]_I/PADDI SLICE_60/A1 (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_addr_port\[20\]_I/PADDI SLICE_60/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_60/F0 ram_side_addr_port\[11\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_60/F1 ram_side_addr_port\[9\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_mask_port\[0\]_I/PADDI SLICE_62/C1 (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_mask_port\[1\]_I/PADDI SLICE_62/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_62/F0 ram_side_chip0_udqm_port_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_62/F1 ram_side_chip0_ldqm_port_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_addr_port\[16\]_I/PADDI SLICE_63/D1 (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_addr_port\[7\]_I/PADDI SLICE_63/C1 (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_addr_port\[15\]_I/PADDI SLICE_63/D0 (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_addr_port\[6\]_I/PADDI SLICE_63/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_63/F0 ram_side_addr_port\[6\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_63/F1 ram_side_addr_port\[7\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_addr_port\[9\]_I/PADDI SLICE_64/D1 (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_addr_port\[0\]_I/PADDI SLICE_64/C1 (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_addr_port\[10\]_I/PADDI SLICE_64/D0 (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_addr_port\[1\]_I/PADDI SLICE_64/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_64/F0 ram_side_addr_port\[1\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_64/F1 ram_side_addr_port\[0\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_addr_port\[12\]_I/PADDI SLICE_65/D1 (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_addr_port\[3\]_I/PADDI SLICE_65/C1 (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_addr_port\[11\]_I/PADDI SLICE_65/D0 (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_addr_port\[2\]_I/PADDI SLICE_65/C0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_65/F0 ram_side_addr_port\[2\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_65/F1 ram_side_addr_port\[3\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_addr_port\[21\]_I/PADDI SLICE_66/A0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_66/F0 ram_side_bank_addr_port\[0\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_70/F1 ram_side_ck_en_port_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_71/F0 ram_side_cs_n_port_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip0_data_port\[0\]_I/PADDI 
          soc_side_rd_data_port\[0\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[0\]_MGIOL/IN 
          ram_side_chip0_data_port\[0\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_wr_en_port_MGIOL/IOLDO ram_side_wr_en_port_I/IOLDO (0:0:0)
          (0:0:0))
        (INTERCONNECT ram_side_cas_n_port_MGIOL/IOLDO ram_side_cas_n_port_I/IOLDO (0:0:0)
          (0:0:0))
        (INTERCONNECT ram_side_ras_n_port_MGIOL/IOLDO ram_side_ras_n_port_I/IOLDO (0:0:0)
          (0:0:0))
        (INTERCONNECT ram_side_chip1_data_port\[15\]_I/PADDI 
          soc_side_rd_data_port\[31\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[31\]_MGIOL/IN 
          ram_side_chip1_data_port\[15\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip1_data_port\[14\]_I/PADDI 
          soc_side_rd_data_port\[30\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[30\]_MGIOL/IN 
          ram_side_chip1_data_port\[14\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip1_data_port\[13\]_I/PADDI 
          soc_side_rd_data_port\[29\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[29\]_MGIOL/IN 
          ram_side_chip1_data_port\[13\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip1_data_port\[12\]_I/PADDI 
          soc_side_rd_data_port\[28\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[28\]_MGIOL/IN 
          ram_side_chip1_data_port\[12\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip1_data_port\[11\]_I/PADDI 
          soc_side_rd_data_port\[27\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[27\]_MGIOL/IN 
          ram_side_chip1_data_port\[11\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip1_data_port\[10\]_I/PADDI 
          soc_side_rd_data_port\[26\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[26\]_MGIOL/IN 
          ram_side_chip1_data_port\[10\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip1_data_port\[9\]_I/PADDI 
          soc_side_rd_data_port\[25\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[25\]_MGIOL/IN 
          ram_side_chip1_data_port\[9\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip1_data_port\[8\]_I/PADDI 
          soc_side_rd_data_port\[24\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[24\]_MGIOL/IN 
          ram_side_chip1_data_port\[8\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip1_data_port\[7\]_I/PADDI 
          soc_side_rd_data_port\[23\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[23\]_MGIOL/IN 
          ram_side_chip1_data_port\[7\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip1_data_port\[6\]_I/PADDI 
          soc_side_rd_data_port\[22\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[22\]_MGIOL/IN 
          ram_side_chip1_data_port\[6\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip1_data_port\[5\]_I/PADDI 
          soc_side_rd_data_port\[21\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[21\]_MGIOL/IN 
          ram_side_chip1_data_port\[5\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip1_data_port\[4\]_I/PADDI 
          soc_side_rd_data_port\[20\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[20\]_MGIOL/IN 
          ram_side_chip1_data_port\[4\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip1_data_port\[3\]_I/PADDI 
          soc_side_rd_data_port\[19\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[19\]_MGIOL/IN 
          ram_side_chip1_data_port\[3\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip1_data_port\[2\]_I/PADDI 
          soc_side_rd_data_port\[18\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[18\]_MGIOL/IN 
          ram_side_chip1_data_port\[2\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip1_data_port\[1\]_I/PADDI 
          soc_side_rd_data_port\[17\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[17\]_MGIOL/IN 
          ram_side_chip1_data_port\[1\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip1_data_port\[0\]_I/PADDI 
          soc_side_rd_data_port\[16\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[16\]_MGIOL/IN 
          ram_side_chip1_data_port\[0\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip0_data_port\[15\]_I/PADDI 
          soc_side_rd_data_port\[15\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[15\]_MGIOL/IN 
          ram_side_chip0_data_port\[15\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip0_data_port\[14\]_I/PADDI 
          soc_side_rd_data_port\[14\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[14\]_MGIOL/IN 
          ram_side_chip0_data_port\[14\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip0_data_port\[13\]_I/PADDI 
          soc_side_rd_data_port\[13\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[13\]_MGIOL/IN 
          ram_side_chip0_data_port\[13\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip0_data_port\[12\]_I/PADDI 
          soc_side_rd_data_port\[12\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[12\]_MGIOL/IN 
          ram_side_chip0_data_port\[12\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip0_data_port\[11\]_I/PADDI 
          soc_side_rd_data_port\[11\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[11\]_MGIOL/IN 
          ram_side_chip0_data_port\[11\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip0_data_port\[10\]_I/PADDI 
          soc_side_rd_data_port\[10\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[10\]_MGIOL/IN 
          ram_side_chip0_data_port\[10\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip0_data_port\[9\]_I/PADDI 
          soc_side_rd_data_port\[9\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[9\]_MGIOL/IN 
          ram_side_chip0_data_port\[9\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip0_data_port\[8\]_I/PADDI 
          soc_side_rd_data_port\[8\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[8\]_MGIOL/IN 
          ram_side_chip0_data_port\[8\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip0_data_port\[7\]_I/PADDI 
          soc_side_rd_data_port\[7\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[7\]_MGIOL/IN 
          ram_side_chip0_data_port\[7\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip0_data_port\[6\]_I/PADDI 
          soc_side_rd_data_port\[6\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[6\]_MGIOL/IN 
          ram_side_chip0_data_port\[6\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip0_data_port\[5\]_I/PADDI 
          soc_side_rd_data_port\[5\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[5\]_MGIOL/IN 
          ram_side_chip0_data_port\[5\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip0_data_port\[4\]_I/PADDI 
          soc_side_rd_data_port\[4\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[4\]_MGIOL/IN 
          ram_side_chip0_data_port\[4\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip0_data_port\[3\]_I/PADDI 
          soc_side_rd_data_port\[3\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[3\]_MGIOL/IN 
          ram_side_chip0_data_port\[3\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip0_data_port\[2\]_I/PADDI 
          soc_side_rd_data_port\[2\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[2\]_MGIOL/IN 
          ram_side_chip0_data_port\[2\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT ram_side_chip0_data_port\[1\]_I/PADDI 
          soc_side_rd_data_port\[1\]_MGIOL/OPOS (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[1\]_MGIOL/IN 
          ram_side_chip0_data_port\[1\]_I/PADDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[31\]_I/PADDI 
          soc_side_wr_data_port\[31\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[30\]_I/PADDI 
          soc_side_wr_data_port\[30\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[29\]_I/PADDI 
          soc_side_wr_data_port\[29\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[28\]_I/PADDI 
          soc_side_wr_data_port\[28\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[27\]_I/PADDI 
          soc_side_wr_data_port\[27\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[26\]_I/PADDI 
          soc_side_wr_data_port\[26\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[25\]_I/PADDI 
          soc_side_wr_data_port\[25\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[24\]_I/PADDI 
          soc_side_wr_data_port\[24\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[23\]_I/PADDI 
          soc_side_wr_data_port\[23\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[22\]_I/PADDI 
          soc_side_wr_data_port\[22\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[21\]_I/PADDI 
          soc_side_wr_data_port\[21\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[20\]_I/PADDI 
          soc_side_wr_data_port\[20\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[19\]_I/PADDI 
          soc_side_wr_data_port\[19\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[18\]_I/PADDI 
          soc_side_wr_data_port\[18\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[17\]_I/PADDI 
          soc_side_wr_data_port\[17\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[16\]_I/PADDI 
          soc_side_wr_data_port\[16\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[15\]_I/PADDI 
          soc_side_wr_data_port\[15\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[14\]_I/PADDI 
          soc_side_wr_data_port\[14\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[13\]_I/PADDI 
          soc_side_wr_data_port\[13\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[12\]_I/PADDI 
          soc_side_wr_data_port\[12\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[11\]_I/PADDI 
          soc_side_wr_data_port\[11\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[10\]_I/PADDI 
          soc_side_wr_data_port\[10\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[9\]_I/PADDI 
          soc_side_wr_data_port\[9\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[8\]_I/PADDI 
          soc_side_wr_data_port\[8\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[7\]_I/PADDI 
          soc_side_wr_data_port\[7\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[6\]_I/PADDI 
          soc_side_wr_data_port\[6\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[5\]_I/PADDI 
          soc_side_wr_data_port\[5\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[4\]_I/PADDI 
          soc_side_wr_data_port\[4\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[3\]_I/PADDI 
          soc_side_wr_data_port\[3\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[2\]_I/PADDI 
          soc_side_wr_data_port\[2\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[1\]_I/PADDI 
          soc_side_wr_data_port\[1\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_wr_data_port\[0\]_I/PADDI 
          soc_side_wr_data_port\[0\]_MGIOL/DI (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[31\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[31\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[30\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[30\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[29\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[29\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[28\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[28\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[27\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[27\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[26\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[26\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[25\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[25\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[24\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[24\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[23\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[23\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[22\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[22\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[21\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[21\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[20\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[20\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[19\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[19\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[18\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[18\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[17\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[17\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[16\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[16\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[15\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[15\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[14\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[14\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[13\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[13\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[12\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[12\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[11\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[11\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[10\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[10\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[9\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[9\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[8\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[8\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[7\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[7\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[6\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[6\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[5\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[5\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[4\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[4\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[3\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[3\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[2\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[2\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[1\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[1\]_I/IOLDO (0:0:0)(0:0:0))
        (INTERCONNECT soc_side_rd_data_port\[0\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[0\]_I/IOLDO (0:0:0)(0:0:0))
      )
    )
  )
)
