{\rtf1\adeflang1025\ansi\ansicpg936\uc2\adeff0\deff0\stshfdbch13\stshfloch0\stshfhich0\stshfbi31507\deflang1033\deflangfe2052\themelang1033\themelangfe2052\themelangcs0{\fonttbl{\f0\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman{\*\falt Times New Roman};}
{\f2\fbidi \fmodern\fcharset0\fprq1{\*\panose 02070309020205020404}Courier New{\*\falt Courier New};}{\f3\fbidi \froman\fcharset2\fprq2{\*\panose 05050102010706020507}Symbol{\*\falt Symbol};}
{\f10\fbidi \fnil\fcharset2\fprq2{\*\panose 05000000000000000000}Wingdings{\*\falt Wingdings};}{\f13\fbidi \fnil\fcharset134\fprq2{\*\panose 02010600030101010101}\'cb\'ce\'cc\'e5{\*\falt \'cb\'ce\'cc\'e5};}
{\f34\fbidi \froman\fcharset0\fprq2{\*\panose 02040503050406030204}Cambria Math;}{\f45\fbidi \fnil\fcharset134\fprq2{\*\panose 02010600030101010101}@\'cb\'ce\'cc\'e5;}
{\flomajor\f31500\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman{\*\falt Times New Roman};}{\fdbmajor\f31501\fbidi \fnil\fcharset134\fprq2{\*\panose 02010600030101010101}\'b5\'c8\'cf\'df Light;}
{\fhimajor\f31502\fbidi \fnil\fcharset134\fprq2{\*\panose 02010600030101010101}\'b5\'c8\'cf\'df Light;}{\fbimajor\f31503\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman{\*\falt Times New Roman};}
{\flominor\f31504\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman{\*\falt Times New Roman};}{\fdbminor\f31505\fbidi \fnil\fcharset134\fprq2{\*\panose 02010600030101010101}\'b5\'c8\'cf\'df{\*\falt DengXian};}
{\fhiminor\f31506\fbidi \fnil\fcharset134\fprq2{\*\panose 02010600030101010101}\'b5\'c8\'cf\'df{\*\falt DengXian};}{\fbiminor\f31507\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman{\*\falt Times New Roman};}
{\f46\fbidi \froman\fcharset238\fprq2 Times New Roman CE{\*\falt Times New Roman};}{\f47\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr{\*\falt Times New Roman};}{\f49\fbidi \froman\fcharset161\fprq2 Times New Roman Greek{\*\falt Times New Roman};}
{\f50\fbidi \froman\fcharset162\fprq2 Times New Roman Tur{\*\falt Times New Roman};}{\f51\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew){\*\falt Times New Roman};}
{\f52\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic){\*\falt Times New Roman};}{\f53\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic{\*\falt Times New Roman};}
{\f54\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese){\*\falt Times New Roman};}{\f66\fbidi \fmodern\fcharset238\fprq1 Courier New CE{\*\falt Courier New};}{\f67\fbidi \fmodern\fcharset204\fprq1 Courier New Cyr{\*\falt Courier New};}
{\f69\fbidi \fmodern\fcharset161\fprq1 Courier New Greek{\*\falt Courier New};}{\f70\fbidi \fmodern\fcharset162\fprq1 Courier New Tur{\*\falt Courier New};}{\f71\fbidi \fmodern\fcharset177\fprq1 Courier New (Hebrew){\*\falt Courier New};}
{\f72\fbidi \fmodern\fcharset178\fprq1 Courier New (Arabic){\*\falt Courier New};}{\f73\fbidi \fmodern\fcharset186\fprq1 Courier New Baltic{\*\falt Courier New};}{\f74\fbidi \fmodern\fcharset163\fprq1 Courier New (Vietnamese){\*\falt Courier New};}
{\f178\fbidi \fnil\fcharset0\fprq2 SimSun Western{\*\falt \'cb\'ce\'cc\'e5};}{\f498\fbidi \fnil\fcharset0\fprq2 @SimSun Western;}{\flomajor\f31508\fbidi \froman\fcharset238\fprq2 Times New Roman CE{\*\falt Times New Roman};}
{\flomajor\f31509\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr{\*\falt Times New Roman};}{\flomajor\f31511\fbidi \froman\fcharset161\fprq2 Times New Roman Greek{\*\falt Times New Roman};}
{\flomajor\f31512\fbidi \froman\fcharset162\fprq2 Times New Roman Tur{\*\falt Times New Roman};}{\flomajor\f31513\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew){\*\falt Times New Roman};}
{\flomajor\f31514\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic){\*\falt Times New Roman};}{\flomajor\f31515\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic{\*\falt Times New Roman};}
{\flomajor\f31516\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese){\*\falt Times New Roman};}{\fdbmajor\f31520\fbidi \fnil\fcharset0\fprq2 DengXian Light Western;}{\fdbmajor\f31518\fbidi \fnil\fcharset238\fprq2 DengXian Light CE;}
{\fdbmajor\f31519\fbidi \fnil\fcharset204\fprq2 DengXian Light Cyr;}{\fdbmajor\f31521\fbidi \fnil\fcharset161\fprq2 DengXian Light Greek;}{\fhimajor\f31530\fbidi \fnil\fcharset0\fprq2 DengXian Light Western;}
{\fhimajor\f31528\fbidi \fnil\fcharset238\fprq2 DengXian Light CE;}{\fhimajor\f31529\fbidi \fnil\fcharset204\fprq2 DengXian Light Cyr;}{\fhimajor\f31531\fbidi \fnil\fcharset161\fprq2 DengXian Light Greek;}
{\fbimajor\f31538\fbidi \froman\fcharset238\fprq2 Times New Roman CE{\*\falt Times New Roman};}{\fbimajor\f31539\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr{\*\falt Times New Roman};}
{\fbimajor\f31541\fbidi \froman\fcharset161\fprq2 Times New Roman Greek{\*\falt Times New Roman};}{\fbimajor\f31542\fbidi \froman\fcharset162\fprq2 Times New Roman Tur{\*\falt Times New Roman};}
{\fbimajor\f31543\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew){\*\falt Times New Roman};}{\fbimajor\f31544\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic){\*\falt Times New Roman};}
{\fbimajor\f31545\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic{\*\falt Times New Roman};}{\fbimajor\f31546\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese){\*\falt Times New Roman};}
{\flominor\f31548\fbidi \froman\fcharset238\fprq2 Times New Roman CE{\*\falt Times New Roman};}{\flominor\f31549\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr{\*\falt Times New Roman};}
{\flominor\f31551\fbidi \froman\fcharset161\fprq2 Times New Roman Greek{\*\falt Times New Roman};}{\flominor\f31552\fbidi \froman\fcharset162\fprq2 Times New Roman Tur{\*\falt Times New Roman};}
{\flominor\f31553\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew){\*\falt Times New Roman};}{\flominor\f31554\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic){\*\falt Times New Roman};}
{\flominor\f31555\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic{\*\falt Times New Roman};}{\flominor\f31556\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese){\*\falt Times New Roman};}
{\fdbminor\f31560\fbidi \fnil\fcharset0\fprq2 DengXian Western{\*\falt DengXian};}{\fdbminor\f31558\fbidi \fnil\fcharset238\fprq2 DengXian CE{\*\falt DengXian};}{\fdbminor\f31559\fbidi \fnil\fcharset204\fprq2 DengXian Cyr{\*\falt DengXian};}
{\fdbminor\f31561\fbidi \fnil\fcharset161\fprq2 DengXian Greek{\*\falt DengXian};}{\fhiminor\f31570\fbidi \fnil\fcharset0\fprq2 DengXian Western{\*\falt DengXian};}{\fhiminor\f31568\fbidi \fnil\fcharset238\fprq2 DengXian CE{\*\falt DengXian};}
{\fhiminor\f31569\fbidi \fnil\fcharset204\fprq2 DengXian Cyr{\*\falt DengXian};}{\fhiminor\f31571\fbidi \fnil\fcharset161\fprq2 DengXian Greek{\*\falt DengXian};}
{\fbiminor\f31578\fbidi \froman\fcharset238\fprq2 Times New Roman CE{\*\falt Times New Roman};}{\fbiminor\f31579\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr{\*\falt Times New Roman};}
{\fbiminor\f31581\fbidi \froman\fcharset161\fprq2 Times New Roman Greek{\*\falt Times New Roman};}{\fbiminor\f31582\fbidi \froman\fcharset162\fprq2 Times New Roman Tur{\*\falt Times New Roman};}
{\fbiminor\f31583\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew){\*\falt Times New Roman};}{\fbiminor\f31584\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic){\*\falt Times New Roman};}
{\fbiminor\f31585\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic{\*\falt Times New Roman};}{\fbiminor\f31586\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese){\*\falt Times New Roman};}}{\colortbl;\red0\green0\blue0;
\red0\green0\blue255;\red0\green255\blue255;\red0\green255\blue0;\red255\green0\blue255;\red255\green0\blue0;\red255\green255\blue0;\red255\green255\blue255;\red0\green0\blue128;\red0\green128\blue128;\red0\green128\blue0;\red128\green0\blue128;
\red128\green0\blue0;\red128\green128\blue0;\red128\green128\blue128;\red192\green192\blue192;\red0\green0\blue0;\red0\green0\blue0;}{\*\defchp \fs21\kerning2\dbch\af13 }{\*\defpap 
\ql \li0\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 }\noqfpromote {\stylesheet{\qj \li0\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs21\alang1025 \ltrch\fcs0 
\fs21\lang1033\langfe2052\kerning2\loch\f0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 \snext0 \sqformat \spriority0 Normal;}{
\s2\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af13\afs36\alang1025 \ltrch\fcs0 
\b\fs36\lang1033\langfe2052\loch\f13\hich\af13\dbch\af13\cgrid\langnp1033\langfenp2052 \sbasedon0 \snext0 \slink15 \sqformat heading 2;}{
\s3\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af13\afs27\alang1025 \ltrch\fcs0 
\b\fs27\lang1033\langfe2052\loch\f13\hich\af13\dbch\af13\cgrid\langnp1033\langfenp2052 \sbasedon0 \snext0 \slink16 \sqformat heading 3;}{
\s4\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af13\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe2052\loch\f13\hich\af13\dbch\af13\cgrid\langnp1033\langfenp2052 \sbasedon0 \snext0 \slink17 \sqformat heading 4;}{\*\cs10 \additive \sunhideused Default Paragraph Font;}{\*
\ts11\tsrowd\trftsWidthB3\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3\tsvertalt\tsbrdrt\tsbrdrl\tsbrdrb\tsbrdrr\tsbrdrdgl\tsbrdrdgr\tsbrdrh\tsbrdrv 
\ql \li0\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \fs21\lang1033\langfe2052\kerning2\loch\f0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 
\snext11 \ssemihidden \sunhideused Normal Table;}{\*\cs15 \additive \rtlch\fcs1 \ab\af31503\afs32 \ltrch\fcs0 \b\fs32\loch\f31502\hich\af31502\dbch\af31501 \sbasedon10 \slink2 \slocked \ssemihidden \spriority9 \'b1\'ea\'cc\'e2 2 \'d7\'d6\'b7\'fb;}{\*
\cs16 \additive \rtlch\fcs1 \ab\af0\afs32 \ltrch\fcs0 \b\fs32 \sbasedon10 \slink3 \slocked \ssemihidden \spriority9 \'b1\'ea\'cc\'e2 3 \'d7\'d6\'b7\'fb;}{\*\cs17 \additive \rtlch\fcs1 \ab\af31503\afs28 \ltrch\fcs0 
\b\fs28\loch\f31502\hich\af31502\dbch\af31501 \sbasedon10 \slink4 \slocked \ssemihidden \spriority9 \'b1\'ea\'cc\'e2 4 \'d7\'d6\'b7\'fb;}{
\s18\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe2052\loch\f0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 
\sbasedon0 \snext18 \sunhideused Normal (Web);}{\s19\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 
\rtlch\fcs1 \af13\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe2052\loch\f13\hich\af13\dbch\af13\cgrid\langnp1033\langfenp2052 \sbasedon0 \snext19 \slink20 \sunhideused HTML Preformatted;}{\*\cs20 \additive \rtlch\fcs1 \af2\afs20 \ltrch\fcs0 \f2\fs20 
\sbasedon10 \slink19 \slocked \ssemihidden HTML \'d4\'a4\'c9\'e8\'b8\'f1\'ca\'bd \'d7\'d6\'b7\'fb;}}{\*\listtable{\list\listtemplateid1447911148\listsimple{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0
\levelindent0{\leveltext\'02\'00.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li780\jclisttab\tx780\lin780 }{\listname ;}\listid1447911148}{\list\listtemplateid1447911159\listsimple{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0
\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01{\uc1\u-3988 ?};}{\levelnumbers;}\loch\af10\hich\af10\dbch\af13 \fi-360\li1620\jclisttab\tx1620\lin1620 }{\listname ;}\listid1447911159}{\list\listtemplateid1447911170\listsimple
{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'02\'00.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li360\jclisttab\tx360\lin360 }{\listname ;}\listid1447911170}
{\list\listtemplateid1447911181\listsimple{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01{\uc1\u-3988 ?};}{\levelnumbers;}\loch\af10\hich\af10\dbch\af13 \fi-360\li360
\jclisttab\tx360\lin360 }{\listname ;}\listid1447911181}{\list\listtemplateid1447911192\listsimple{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01{\uc1\u-3988 ?};}{\levelnumbers;}
\loch\af10\hich\af10\dbch\af13 \fi-360\li1200\jclisttab\tx1200\lin1200 }{\listname ;}\listid1447911192}{\list\listtemplateid1447911203\listsimple{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0
{\leveltext\'02\'00.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li1200\jclisttab\tx1200\lin1200 }{\listname ;}\listid1447911203}{\list\listtemplateid1447911214\listsimple{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0
\levelstartat1\levelspace0\levelindent0{\leveltext\'01{\uc1\u-3988 ?};}{\levelnumbers;}\loch\af10\hich\af10\dbch\af13 \fi-360\li780\jclisttab\tx780\lin780 }{\listname ;}\listid1447911214}{\list\listtemplateid1447911225\listsimple{\listlevel\levelnfc23
\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01{\uc1\u-3988 ?};}{\levelnumbers;}\loch\af10\hich\af10\dbch\af13 \fi-360\li2040\jclisttab\tx2040\lin2040 }{\listname ;}\listid1447911225}
{\list\listtemplateid1447911236\listsimple{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'02\'00.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li1620
\jclisttab\tx1620\lin1620 }{\listname ;}\listid1447911236}{\list\listtemplateid1447911242\listhybrid{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01{\uc1\u-3913 ?};}{\levelnumbers;}
\loch\af3\hich\af3\dbch\af13\ulc0 \fi-360\li720\jclisttab\tx720\lin720 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01{\uc1\u-3913 ?};}{\levelnumbers;}
\loch\af3\hich\af3\dbch\af13\ulc0 \fi-360\li1440\jclisttab\tx1440\lin1440 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01{\uc1\u-3913 ?};}{\levelnumbers;}
\loch\af3\hich\af3\dbch\af13\ulc0 \fi-360\li2160\jclisttab\tx2160\lin2160 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01{\uc1\u-3913 ?};}{\levelnumbers;}
\loch\af3\hich\af3\dbch\af13\ulc0 \fi-360\li2880\jclisttab\tx2880\lin2880 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01{\uc1\u-3913 ?};}{\levelnumbers;}
\loch\af3\hich\af3\dbch\af13\ulc0 \fi-360\li3600\jclisttab\tx3600\lin3600 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01{\uc1\u-3913 ?};}{\levelnumbers;}
\loch\af3\hich\af3\dbch\af13\ulc0 \fi-360\li4320\jclisttab\tx4320\lin4320 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01{\uc1\u-3913 ?};}{\levelnumbers;}
\loch\af3\hich\af3\dbch\af13\ulc0 \fi-360\li5040\jclisttab\tx5040\lin5040 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01{\uc1\u-3913 ?};}{\levelnumbers;}
\loch\af3\hich\af3\dbch\af13\ulc0 \fi-360\li5760\jclisttab\tx5760\lin5760 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01{\uc1\u-3913 ?};}{\levelnumbers;}
\loch\af3\hich\af3\dbch\af13\ulc0 \fi-360\li6480\jclisttab\tx6480\lin6480 }{\listname ;}\listid1447911242}{\list\listtemplateid1447911247\listsimple{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0
{\leveltext\'02\'00.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li2040\jclisttab\tx2040\lin2040 }{\listname ;}\listid1447911247}{\list\listtemplateid1447911253\listhybrid{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0
\levelstartat1\levelspace0\levelindent0{\leveltext\'01{\uc1\u-3913 ?};}{\levelnumbers;}\loch\af3\hich\af3\dbch\af13\ulc0 \fi-360\li720\jclisttab\tx720\lin720 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0
\levelindent0{\leveltext\'01{\uc1\u-3913 ?};}{\levelnumbers;}\loch\af3\hich\af3\dbch\af13\ulc0 \fi-360\li1440\jclisttab\tx1440\lin1440 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext
\'01{\uc1\u-3913 ?};}{\levelnumbers;}\loch\af3\hich\af3\dbch\af13\ulc0 \fi-360\li2160\jclisttab\tx2160\lin2160 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext
\'01{\uc1\u-3913 ?};}{\levelnumbers;}\loch\af3\hich\af3\dbch\af13\ulc0 \fi-360\li2880\jclisttab\tx2880\lin2880 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext
\'01{\uc1\u-3913 ?};}{\levelnumbers;}\loch\af3\hich\af3\dbch\af13\ulc0 \fi-360\li3600\jclisttab\tx3600\lin3600 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext
\'01{\uc1\u-3913 ?};}{\levelnumbers;}\loch\af3\hich\af3\dbch\af13\ulc0 \fi-360\li4320\jclisttab\tx4320\lin4320 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext
\'01{\uc1\u-3913 ?};}{\levelnumbers;}\loch\af3\hich\af3\dbch\af13\ulc0 \fi-360\li5040\jclisttab\tx5040\lin5040 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext
\'01{\uc1\u-3913 ?};}{\levelnumbers;}\loch\af3\hich\af3\dbch\af13\ulc0 \fi-360\li5760\jclisttab\tx5760\lin5760 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext
\'01{\uc1\u-3913 ?};}{\levelnumbers;}\loch\af3\hich\af3\dbch\af13\ulc0 \fi-360\li6480\jclisttab\tx6480\lin6480 }{\listname ;}\listid1447911253}{\list\listtemplateid1447911264\listhybrid{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0
\levelstartat1\levelspace0\levelindent0{\leveltext\'02\'00.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\ulc0 \fi-360\li720\jclisttab\tx720\lin720 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0
\levelindent0{\leveltext\'02\'01.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\ulc0 \fi-360\li1440\jclisttab\tx1440\lin1440 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0
{\leveltext\'02\'02.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\ulc0 \fi-360\li2160\jclisttab\tx2160\lin2160 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext
\'02\'03.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\ulc0 \fi-360\li2880\jclisttab\tx2517\lin2880 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext
\'02\'04.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\ulc0 \fi-360\li3600\jclisttab\tx3238\lin3600 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext
\'02\'05.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\ulc0 \fi-360\li4320\jclisttab\tx3958\lin4320 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext
\'02\'06.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\ulc0 \fi-360\li5040\jclisttab\tx4678\lin5040 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext
\'02\'07.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\ulc0 \fi-360\li5760\jclisttab\tx5398\lin5760 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext
\'02\'08.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\ulc0 \fi-360\li6480\jclisttab\tx6118\lin6480 }{\listname ;}\listid1447911264}}{\*\listoverridetable{\listoverride\listid1447911242\listoverridecount0\ls1}
{\listoverride\listid1447911253\listoverridecount0\ls2}{\listoverride\listid1447911264\listoverridecount0\ls3}}{\*\rsidtbl \rsid0\rsid985018\rsid12846443}{\mmathPr\mmathFont34\mbrkBin0\mbrkBinSub0\msmallFrac0\mdispDef1\mlMargin0\mrMargin0\mdefJc1
\mwrapIndent1440\mintLim0\mnaryLim1}{\info{\title Unit 4a: Exception and Interrupt handling in the MIPS architecture}{\operator \'cd\'f5 \'bf\'b5\'c6\'bd}{\creatim\yr2015\mo11\dy19\hr13\min32}{\revtim\yr2021\mo5\dy11\hr10\min9}{\version2}{\edmins3}
{\nofpages9}{\nofwords1302}{\nofchars7427}{\nofcharsws8712}{\vern23}}{\*\xmlnstbl {\xmlns1 http://schemas.microsoft.com/office/word/2003/wordml}}\paperw12240\paperh15840\margl1800\margr1800\margt1440\margb1440\gutter0\ltrsect 
\ftnbj\aenddoc\trackmoves0\trackformatting1\donotembedsysfont0\relyonvml0\donotembedlingdata1\grfdocevents0\validatexml0\showplaceholdtext0\ignoremixedcontent0\saveinvalidxml0\showxmlerrors0\expshrtn\horzdoc\dghspace120\dgvspace120\dghorigin1701
\dgvorigin1984\dghshow1\dgvshow1\jcompress\ksulang2052\viewkind1\viewscale120\pgbrdrhead\pgbrdrfoot\splytwnine\ftnlytwnine\htmautsp\useltbaln\alntblind\lytcalctblwd\lnbrkrule\rsidroot985018 {\*\fchars 
!),.:\'3b?]\'7d\'a1\'a7\'a1\'a4\'a1\'a6\'a1\'a5\'a8\'44\'a1\'ac\'a1\'af\'a1\'b1\'a1\'ad\'a1\'c3\'a1\'a2\'a1\'a3\'a1\'a8\'a1\'a9\'a1\'b5\'a1\'b7\'a1\'b9\'a1\'bb\'a1\'bf\'a1\'b3\'a1\'bd\'a3\'a1\'a3\'a2\'a3\'a7\'a3\'a9\'a3\'ac\'a3\'ae\'a3\'ba\'a3\'bb\'a3\'bf\'a3\'dd\'a3\'e0\'a3\'fc\'a3\'fd\'a1\'ab\'a1\'e9
}{\*\lchars ([\'7b\'a1\'a4\'a1\'ae\'a1\'b0\'a1\'b4\'a1\'b6\'a1\'b8\'a1\'ba\'a1\'be\'a1\'b2\'a1\'bc\'a3\'a8\'a3\'ae\'a3\'db\'a3\'fb\'a1\'ea\'a3\'a4}\fet0{\*\wgrffmtfilter 2450}\ilfomacatclnup0{\*\ftnsep \ltrpar \pard\plain \ltrpar
\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs21\alang1025 \ltrch\fcs0 \fs21\lang1033\langfe2052\kerning2\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\kerning0\insrsid12846443 \chftnsep 
\par }}{\*\ftnsepc \ltrpar \pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs21\alang1025 \ltrch\fcs0 \fs21\lang1033\langfe2052\kerning2\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \fs24\kerning0\insrsid12846443 \chftnsepc 
\par }}{\*\aftnsep \ltrpar \pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs21\alang1025 \ltrch\fcs0 \fs21\lang1033\langfe2052\kerning2\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \fs24\kerning0\insrsid12846443 \chftnsep 
\par }}{\*\aftnsepc \ltrpar \pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs21\alang1025 \ltrch\fcs0 \fs21\lang1033\langfe2052\kerning2\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \fs24\kerning0\insrsid12846443 \chftnsepc 
\par }}\ltrpar \sectd \ltrsect\linex0\endnhere\pgbrdropt32\sectdefaultcl\sftnbj {\*\pnseclvl1\pnucrm\pnstart1\pnindent720\pnhang {\pntxta \dbch .}}{\*\pnseclvl2\pnucltr\pnstart1\pnindent720\pnhang {\pntxta \dbch .}}{\*\pnseclvl3
\pndec\pnstart1\pnindent720\pnhang {\pntxta \dbch .}}{\*\pnseclvl4\pnlcltr\pnstart1\pnindent720\pnhang {\pntxta \dbch )}}{\*\pnseclvl5\pndec\pnstart1\pnindent720\pnhang {\pntxtb \dbch (}{\pntxta \dbch )}}{\*\pnseclvl6\pnlcltr\pnstart1\pnindent720\pnhang 
{\pntxtb \dbch (}{\pntxta \dbch )}}{\*\pnseclvl7\pnlcrm\pnstart1\pnindent720\pnhang {\pntxtb \dbch (}{\pntxta \dbch )}}{\*\pnseclvl8\pnlcltr\pnstart1\pnindent720\pnhang {\pntxtb \dbch (}{\pntxta \dbch )}}{\*\pnseclvl9\pnlcrm\pnstart1\pnindent720\pnhang 
{\pntxtb \dbch (}{\pntxta \dbch )}}\pard\plain \ltrpar\s2\qc \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \ab\af13\afs36\alang1025 \ltrch\fcs0 
\b\fs36\lang1033\langfe2052\loch\af13\hich\af13\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 \f0\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 Unit 4a: Exception a\hich\af0\dbch\af13\loch\f0 
nd Interrupt handling in the MIPS architecture}{\rtlch\fcs1 \af0\afs50 \ltrch\fcs0 \f0\fs50\cf1\insrsid12846443 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \ab\af13\afs27\alang1025 \ltrch\fcs0 
\b\fs27\lang1033\langfe2052\loch\af13\hich\af13\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \f0\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 Introduction}{\rtlch\fcs1 \af0\afs40 
\ltrch\fcs0 \f0\fs40\cf1\insrsid12846443 
\par }\pard\plain \ltrpar\s18\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 
In this unit, you will learn how to add interrupt and exception support to your\~\hich\af0\dbch\af13\loch\f0 multicycle\~\hich\af0\dbch\af13\loch\f0 CPU design. For additional information, please refer section 5.6 and appendix A in the Hennessy and Patte
\hich\af0\dbch\af13\loch\f0 rson textbook. Note: you will only be implementing a subset of the exception and interrupt functionality of the MIPS architecture. Therefore, use this page as your definitive source of information regarding this unit.}{
\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \ab\af13\afs27\alang1025 \ltrch\fcs0 
\b\fs27\lang1033\langfe2052\loch\af13\hich\af13\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \f0\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 Exceptions and Interrupts defined}{\rtlch\fcs1 
\af0\afs40 \ltrch\fcs0 \f0\fs40\cf1\insrsid12846443 
\par }\pard\plain \ltrpar\s18\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \ai\af0\afs36 \ltrch\fcs0 \i\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 Exce\hich\af0\dbch\af13\loch\f0 ptions}{
\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \~\hich\af0\dbch\af13\loch\f0 and\~}{\rtlch\fcs1 \ai\af0\afs36 \ltrch\fcs0 \i\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 
interrupts}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \~\hich\af0\dbch\af13\loch\f0 
are unexpected events that disrupt the normal flow of instruction execution. An exception is an unexpected event from within the processor. An interrupt is an unexpected event from outside the processor. You are to implement exception
\hich\af0\dbch\af13\loch\f0  and interrupt handling in your\~\hich\af0\dbch\af13\loch\f0 multicycle\~\hich\af0\dbch\af13\loch\f0 CPU design.}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 
\par }{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 
When an exception or interrupt occurs, the hardware begins executing code that performs an action in response to the exception. This action may involve killing a process, outputting a error message, co\hich\af0\dbch\af13\loch\f0 
mmunicating with an external device, or horribly crashing the entire computer system by initiating a "Blue Screen of Death" and halting the CPU. The instructions responsible for this action reside in the\~}{\rtlch\fcs1 \ab\ai\af0\afs36 \ltrch\fcs0 
\b\i\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 operating system kernel}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 
, and the code that performs this action is called the\~}{\rtlch\fcs1 \ai\af0\afs36 \ltrch\fcs0 \i\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 interrupt handler code}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 
\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 
. You can think of handler code as an operating system subroutine. After the handler code is executed, it may be possible to continue execution after the instruction where the exe\hich\af0\dbch\af13\loch\f0 cution or interrupt occurred.}{\rtlch\fcs1 
\af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \ab\af13\afs27\alang1025 \ltrch\fcs0 
\b\fs27\lang1033\langfe2052\loch\af13\hich\af13\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \f0\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 Exceptions: Types}{\rtlch\fcs1 \af0\afs40 
\ltrch\fcs0 \f0\fs40\cf1\insrsid12846443 
\par }\pard\plain \ltrpar\s18\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 
For your project, there are three events that will trigger an exception:\~}{\rtlch\fcs1 \ai\af0\afs36 \ltrch\fcs0 \i\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 arithmetic overflow}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 
\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 ,\~}{\rtlch\fcs1 \ai\af0\afs36 \ltrch\fcs0 \i\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 undefined instruction}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 
\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 , and\~}{\rtlch\fcs1 \ai\af0\afs36 \ltrch\fcs0 \i\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 system call}{\rtlch\fcs1 \af0\afs36 
\ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 .}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 
\par }{\rtlch\fcs1 \ab\ai\af0\afs36 \ltrch\fcs0 \b\i\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 Arithmetic overflow}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \~
\hich\af0\dbch\af13\loch\f0 occurs during the execution of an add,\~\hich\af0\dbch\af13\loch\f0 addi, or sub instruction. If the result of the computation is too large or too small to hold in the result register, the\~}{\rtlch\fcs1 \ai\af0\afs36 
\ltrch\fcs0 \i\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 Overflow}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \~\hich\af0\dbch\af13\loch\f0 
output of the ALU will become high during the execute state. This event triggers an exc\hich\af0\dbch\af13\loch\f0 eption.}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 
\par }{\rtlch\fcs1 \ab\ai\af0\afs36 \ltrch\fcs0 \b\i\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 Undefined instruction}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \~
\hich\af0\dbch\af13\loch\f0 occurs when an unknown instruction is fetched. This exception is caused by an instruction in the IR that has an unknown\~\hich\af0\dbch\af13\loch\f0 opcode\~\hich\af0\dbch\af13\loch\f0 
or an R-type instruction that has an unknown function code.}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 
\par }{\rtlch\fcs1 \ab\ai\af0\afs36 \ltrch\fcs0 \b\i\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 System call}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \~
\hich\af0\dbch\af13\loch\f0 occurs when the processor e\hich\af0\dbch\af13\loch\f0 xecutes a\~\hich\af0\dbch\af13\loch\f0 syscall\~\hich\af0\dbch\af13\loch\f0 instruction.\~\hich\af0\dbch\af13\loch\f0 Syscall\~\hich\af0\dbch\af13\loch\f0 
instructions are used to implement operating system services (functions).}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \ab\af13\afs27\alang1025 \ltrch\fcs0 
\b\fs27\lang1033\langfe2052\loch\af13\hich\af13\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \f0\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 Interrupts}{\rtlch\fcs1 \af0\afs40 \ltrch\fcs0 
\f0\fs40\cf1\insrsid12846443 
\par }\pard\plain \ltrpar\s18\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 
We also want to have to ability to service external interrupts. This is useful if a device external to the processor needs attention\hich\af0\dbch\af13\loch\f0 
. To do this, we'll add 2 pins to the processor. The first pin, called IRQ (interrupt request), will be an input that will allow an external device to interrupt the processor. Since we don't want the processor to service any external interrupts before it 
\hich\af0\dbch\af13\loch\f0 i\hich\af0\dbch\af13\loch\f0 
s finished executing the current instruction, we may have to make the external device wait for several clock cycles. Because of this, we need a way to tell the external device that we've serviced its interrupt. We'll solve this problem by adding the secon
\hich\af0\dbch\af13\loch\f0 d\hich\af0\dbch\af13\loch\f0  pin, called IACK (interrupt acknowledge), that will be an output. The following waveform defines the timing for external interrupt requests.}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 
\fs36\cf1\insrsid12846443 
\par }\pard \ltrpar\s18\qc \li0\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \cbpat8 {\field{\*\fldinst {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 
INCLUDEPICTURE \\d "C:\\\\Users\\\\wangkp\\\\AppData\\\\Local\\\\Temp\\\\enhtmlclip\\\\Image.jpg" \\* MERGEFORMATINET \hich\af0\dbch\af13\loch\f0  \\x \\y}}{\fldrslt {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 
}}}\sectd \ltrsect\linex0\endnhere\pgbrdropt32\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \line }{\rtlch\fcs1 \ab\af0\afs36 \ltrch\fcs0 
\b\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 Figure 1: Timing diagram for external interrupts}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \ab\af13\afs27\alang1025 \ltrch\fcs0 
\b\fs27\lang1033\langfe2052\loch\af13\hich\af13\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \f0\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 
What to do when an exception or interrupt occurs}{\rtlch\fcs1 \af0\afs40 \ltrch\fcs0 \f0\fs40\cf1\insrsid12846443 
\par }\pard\plain \ltrpar\s18\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 When an exception or interrupt
\hich\af0\dbch\af13\loch\f0  occurs, your processor may perform the following actions:}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af3\afs36 \ltrch\fcs0 \f3\fs36\cf1\kerning2 \loch\af3\dbch\af13\hich\f3 \'b7\tab}}\pard\plain \ltrpar\qj \fi-360\li720\ri0\widctlpar\tx720\wrapdefault\aspalpha\aspnum\faauto\ls1\adjustright\rin0\lin720\itap0 
\rtlch\fcs1 \af0\afs21\alang1025 \ltrch\fcs0 \fs21\lang1033\langfe2052\kerning2\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 
move the current PC into another register, call the EPC}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af3\afs36 \ltrch\fcs0 \f3\fs36\cf1\kerning2 \loch\af3\dbch\af13\hich\f3 \'b7\tab}}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 
record the reason for the exception in the Cause register}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af3\afs36 \ltrch\fcs0 \f3\fs36\cf1\kerning2 \loch\af3\dbch\af13\hich\f3 \'b7\tab}}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 
automatically disable further interrupts or\~\hich\af0\dbch\af13\loch\f0 execptions\~\hich\af0\dbch\af13\loch\f0 from\~\hich\af0\dbch\af13\loch\f0 occuring, by left\hich\af0\dbch\af13\loch\f0 -shifting the Status register}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12846443 
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af3\afs36 \ltrch\fcs0 \f3\fs36\cf1\kerning2 \loch\af3\dbch\af13\hich\f3 \'b7\tab}}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 
change control (jump) to a hardwired exception handler address}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 
\par }\pard\plain \ltrpar\s18\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 
To return from a handler, your processor may perform the following actions:}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af3\afs36 \ltrch\fcs0 \f3\fs36\cf1\kerning2 \loch\af3\dbch\af13\hich\f3 \'b7\tab}}\pard\plain \ltrpar\qj \fi-360\li720\ri0\widctlpar\tx720\wrapdefault\aspalpha\aspnum\faauto\ls2\adjustright\rin0\lin720\itap0 
\rtlch\fcs1 \af0\afs21\alang1025 \ltrch\fcs0 \fs21\lang1033\langfe2052\kerning2\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 
move the contents of the EPC register to the PC.}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af3\afs36 \ltrch\fcs0 \f3\fs36\cf1\kerning2 \loch\af3\dbch\af13\hich\f3 \'b7\tab}}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 
re-enable interrupts and excepti\hich\af0\dbch\af13\loch\f0 ons, by right-shifting the Status register}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \ab\af13\afs27\alang1025 \ltrch\fcs0 
\b\fs27\lang1033\langfe2052\loch\af13\hich\af13\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \f0\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 
Dealing with multiple types of exceptions and interrupts}{\rtlch\fcs1 \af0\afs40 \ltrch\fcs0 \f0\fs40\cf1\insrsid12846443 
\par }\pard\plain \ltrpar\s18\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 
In a situation where multiple types of exceptions and interrupts can occur, there must be a mechanism in place where different handler code can be executed \hich\af0\dbch\af13\loch\f0 
for different types of events. In general, there are two methods for handling this problem:\~}{\rtlch\fcs1 \ai\af0\afs36 \ltrch\fcs0 \i\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 polled interrupts}{\rtlch\fcs1 
\af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \~\hich\af0\dbch\af13\loch\f0 and\~}{\rtlch\fcs1 \ai\af0\afs36 \ltrch\fcs0 \i\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 vectored interrupts}{
\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 .}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af0 \ltrch\fcs0 \cf1\kerning2\loch\af0 \hich\af0\dbch\af13\loch\f0 1.\tab}}\pard\plain \ltrpar\qj \fi-360\li720\ri0\widctlpar\tx720\wrapdefault\aspalpha\aspnum\faauto\ls3\adjustright\rin0\lin720\itap0 \rtlch\fcs1 
\af0\afs21\alang1025 \ltrch\fcs0 \fs21\lang1033\langfe2052\kerning2\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 
The processor can branch to a certain address that begins a sequence of instructions that check the cause of the exception and branch to handler code for the type of exception encountered. This is called\~}{\rtlch\fcs1 \ai\af0\afs36 \ltrch\fcs0 
\i\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 polled exception handling}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 .}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af0 \ltrch\fcs0 \cf1\kerning2\loch\af0 \hich\af0\dbch\af13\loch\f0 2.\tab}}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 
The processor can bran\hich\af0\dbch\af13\loch\f0 
ch to a different address for each type of exception. Each exception address is separated by only one word. A jump instruction is placed at each of these addresses that forces the processor to jump to the handler code for each type of exception. This meth
\hich\af0\dbch\af13\loch\f0 o\hich\af0\dbch\af13\loch\f0 d is called\~}{\rtlch\fcs1 \ai\af0\afs36 \ltrch\fcs0 \i\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 vectored exception handling}{\rtlch\fcs1 \af0\afs36 
\ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 .}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 
\par }\pard\plain \ltrpar\s18\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 
MIPS uses the first method (polled interrupts), so we'll implement exception handling that way. So, in our case, all exceptions will cause the processor to jump to a "hardwired" instruction address. A sequence of in\hich\af0\dbch\af13\loch\f0 
structions starting at this address will check the cause of the exception and act accordingly. We will set this address to 00000004 (in hex). Also, we'll need to use the Cause register to record the cause of the exception or interrupt before jumping to th
\hich\af0\dbch\af13\loch\f0 e\hich\af0\dbch\af13\loch\f0  handler code.}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \ab\af13\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe2052\loch\af13\hich\af13\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \f0\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 Cause register}{\rtlch\fcs1 \af0\afs36 
\ltrch\fcs0 \f0\fs36\cf1\insrsid12846443 
\par }\pard\plain \ltrpar\s18\ql \li0\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {
\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 
The Cause register is a 32-bit register, but only certain fields on that register will be used. Bits 1 down to 0 will be set to describe the cause of the last interrupt/exception. The following table codes the interrupt/exception causes:}{\rtlch\fcs1 
\af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 
\par \ltrrow}\trowd \irow0\irowband0\ltrrow\ts11\trqc\trleft-60\trbrdrt\brdroutset\brdrw15 \trbrdrl\brdroutset\brdrw15 \trbrdrb\brdroutset\brdrw15 \trbrdrr\brdroutset\brdrw15 \trbrdrh\brdroutset\brdrw15 \trbrdrv\brdroutset\brdrw15 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trspdl15\trspdt15\trspdb15\trspdr15\trspdfl3\trspdft3\trspdfb3\trspdfr3\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3 \clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth915\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx900\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth1128\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx2058\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth3994\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx6097\pard \ltrpar
\s18\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12846443 \hich\af0\dbch\af13\loch\f0 Number}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }{\rtlch\fcs1 \ab\af0 
\ltrch\fcs0 \b\insrsid12846443 \hich\af0\dbch\af13\loch\f0 Name}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12846443 \hich\af0\dbch\af13\loch\f0 Descri\hich\af0\dbch\af13\loch\f0 ption}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid12846443 \cell }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs21\alang1025 \ltrch\fcs0 
\fs21\lang1033\langfe2052\kerning2\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \trowd \irow0\irowband0\ltrrow\ts11\trqc\trleft-60\trbrdrt\brdroutset\brdrw15 \trbrdrl\brdroutset\brdrw15 \trbrdrb
\brdroutset\brdrw15 \trbrdrr\brdroutset\brdrw15 \trbrdrh\brdroutset\brdrw15 \trbrdrv\brdroutset\brdrw15 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trspdl15\trspdt15\trspdb15\trspdr15\trspdfl3\trspdft3\trspdfb3\trspdfr3\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3 \clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth915\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx900\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth1128\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx2058\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth3994\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx6097\row \ltrrow}\pard\plain \ltrpar
\s18\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12846443 00\cell \hich\af0\dbch\af13\loch\f0 INT\cell \hich\af0\dbch\af13\loch\f0 External Interrupt\cell }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs21\alang1025 
\ltrch\fcs0 \fs21\lang1033\langfe2052\kerning2\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \trowd \irow1\irowband1\ltrrow\ts11\trqc\trleft-60\trbrdrt\brdroutset\brdrw15 \trbrdrl
\brdroutset\brdrw15 \trbrdrb\brdroutset\brdrw15 \trbrdrr\brdroutset\brdrw15 \trbrdrh\brdroutset\brdrw15 \trbrdrv\brdroutset\brdrw15 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trspdl15\trspdt15\trspdb15\trspdr15\trspdfl3\trspdft3\trspdfb3\trspdfr3\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3 \clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth915\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx900\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth1128\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx2058\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth3994\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx6097\row \ltrrow}\pard\plain \ltrpar
\s18\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12846443 \hich\af0\dbch\af13\loch\f0 01\cell \hich\af0\dbch\af13\loch\f0 IBUS\cell \hich\af0\dbch\af13\loch\f0 Instruction bus error (invalid instruction)\cell }\pard\plain \ltrpar
\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs21\alang1025 \ltrch\fcs0 \fs21\lang1033\langfe2052\kerning2\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12846443 \trowd \irow2\irowband2\ltrrow\ts11\trqc\trleft-60\trbrdrt\brdroutset\brdrw15 \trbrdrl\brdroutset\brdrw15 \trbrdrb\brdroutset\brdrw15 \trbrdrr\brdroutset\brdrw15 \trbrdrh\brdroutset\brdrw15 \trbrdrv\brdroutset\brdrw15 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trspdl15\trspdt15\trspdb15\trspdr15\trspdfl3\trspdft3\trspdfb3\trspdfr3\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3 \clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth915\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx900\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth1128\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx2058\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth3994\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx6097\row \ltrrow}\pard\plain \ltrpar
\s18\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12846443 \hich\af0\dbch\af13\loch\f0 10\cell \hich\af0\dbch\af13\loch\f0 OVF\cell \hich\af0\dbch\af13\loch\f0 Arithmetic overflow\cell }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 
\rtlch\fcs1 \af0\afs21\alang1025 \ltrch\fcs0 \fs21\lang1033\langfe2052\kerning2\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \trowd \irow3\irowband3\ltrrow\ts11\trqc\trleft-60\trbrdrt
\brdroutset\brdrw15 \trbrdrl\brdroutset\brdrw15 \trbrdrb\brdroutset\brdrw15 \trbrdrr\brdroutset\brdrw15 \trbrdrh\brdroutset\brdrw15 \trbrdrv\brdroutset\brdrw15 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trspdl15\trspdt15\trspdb15\trspdr15\trspdfl3\trspdft3\trspdfb3\trspdfr3\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3 \clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth915\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx900\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth1128\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx2058\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth3994\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx6097\row \ltrrow}\pard\plain \ltrpar
\s18\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12846443 \hich\af0\dbch\af13\loch\f0 11\cell \hich\af0\dbch\af13\loch\f0 SYSCALL\cell \hich\af0\dbch\af13\loch\f0 System call\cell }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 
\rtlch\fcs1 \af0\afs21\alang1025 \ltrch\fcs0 \fs21\lang1033\langfe2052\kerning2\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \trowd \irow4\irowband4\lastrow \ltrrow\ts11\trqc\trleft-60\trbrdrt
\brdroutset\brdrw15 \trbrdrl\brdroutset\brdrw15 \trbrdrb\brdroutset\brdrw15 \trbrdrr\brdroutset\brdrw15 \trbrdrh\brdroutset\brdrw15 \trbrdrv\brdroutset\brdrw15 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trspdl15\trspdt15\trspdb15\trspdr15\trspdfl3\trspdft3\trspdfb3\trspdfr3\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3 \clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth915\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx900\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth1128\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx2058\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth3994\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx6097\row }\pard\plain \ltrpar
\s3\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \ab\af13\afs27\alang1025 \ltrch\fcs0 
\b\fs27\lang1033\langfe2052\loch\af13\hich\af13\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \f0\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 Disabling interrupts and exceptions}{
\rtlch\fcs1 \af0\afs40 \ltrch\fcs0 \f0\fs40\cf1\insrsid12846443 
\par }\pard\plain \ltrpar\s18\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 
We require a way to disable interrupts and exceptions. This is necessary to prevent exceptions and interrupts from\~\hich\af0\dbch\af13\loch\f0 occuring\~\hich\af0\dbch\af13\loch\f0 
during handler execution. In order to be able to do this, we need an additional register that can be used to mask exception and inte\hich\af0\dbch\af13\loch\f0 rrupt types. This is called the Status register.}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 
\fs36\cf1\insrsid12846443 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \ab\af13\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe2052\loch\af13\hich\af13\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \f0\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 Status register}{\rtlch\fcs1 \af0\afs36 
\ltrch\fcs0 \f0\fs36\cf1\insrsid12846443 
\par }\pard\plain \ltrpar\s18\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 
The status register is also a 32-bit register. It too, only has certain fields that are used by the processor. Bits 3 down to 0 will define\~}{\rtlch\fcs1 \ai\af0\afs36 \ltrch\fcs0 \i\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 
\hich\af0\dbch\af13\loch\f0 masks}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \~\hich\af0\dbch\af13\loch\f0 for the three types of interrupts/exceptions.\hich\af0\dbch\af13\loch\f0 
 If an interrupt/exception occurs when its mask bit is current set to 0, then the interrupt/exception will be ignored. The mask bits are used according to the following table:}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 
\par \ltrrow}\trowd \irow0\irowband0\ltrrow\ts11\trqc\trleft-60\trbrdrt\brdroutset\brdrw15 \trbrdrl\brdroutset\brdrw15 \trbrdrb\brdroutset\brdrw15 \trbrdrr\brdroutset\brdrw15 \trbrdrh\brdroutset\brdrw15 \trbrdrv\brdroutset\brdrw15 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trspdl15\trspdt15\trspdb15\trspdr15\trspdfl3\trspdft3\trspdfb3\trspdfr3\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3 \clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth368\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx353\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth2075\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx2473\pard \ltrpar
\s18\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12846443 \hich\af0\dbch\af13\loch\f0 Bit}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }{\rtlch\fcs1 \ab\af0 
\ltrch\fcs0 \b\insrsid12846443 \hich\af0\dbch\af13\loch\f0 Interrupt/exception}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 
\af0\afs21\alang1025 \ltrch\fcs0 \fs21\lang1033\langfe2052\kerning2\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \trowd \irow0\irowband0\ltrrow\ts11\trqc\trleft-60\trbrdrt\brdroutset\brdrw15 
\trbrdrl\brdroutset\brdrw15 \trbrdrb\brdroutset\brdrw15 \trbrdrr\brdroutset\brdrw15 \trbrdrh\brdroutset\brdrw15 \trbrdrv\brdroutset\brdrw15 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trspdl15\trspdt15\trspdb15\trspdr15\trspdfl3\trspdft3\trspdfb3\trspdfr3\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3 \clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth368\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx353\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth2075\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx2473\row \ltrrow}\pard\plain \ltrpar
\s18\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12846443 \hich\af0\dbch\af13\loch\f0 3\cell \hich\af0\dbch\af13\loch\f0 INT\cell }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs21\alang1025 \ltrch\fcs0 
\fs21\lang1033\langfe2052\kerning2\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \trowd \irow1\irowband1\ltrrow\ts11\trqc\trleft-60\trbrdrt\brdroutset\brdrw15 \trbrdrl\brdroutset\brdrw15 \trbrdrb
\brdroutset\brdrw15 \trbrdrr\brdroutset\brdrw15 \trbrdrh\brdroutset\brdrw15 \trbrdrv\brdroutset\brdrw15 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trspdl15\trspdt15\trspdb15\trspdr15\trspdfl3\trspdft3\trspdfb3\trspdfr3\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3 \clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth368\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx353\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth2075\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx2473\row \ltrrow}\pard\plain \ltrpar
\s18\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12846443 \hich\af0\dbch\af13\loch\f0 2\cell \hich\af0\dbch\af13\loch\f0 IBUS\cell }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs21\alang1025 \ltrch\fcs0 
\fs21\lang1033\langfe2052\kerning2\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \trowd \irow2\irowband2\ltrrow\ts11\trqc\trleft-60\trbrdrt\brdroutset\brdrw15 \trbrdrl\brdroutset\brdrw15 \trbrdrb
\brdroutset\brdrw15 \trbrdrr\brdroutset\brdrw15 \trbrdrh\brdroutset\brdrw15 \trbrdrv\brdroutset\brdrw15 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trspdl15\trspdt15\trspdb15\trspdr15\trspdfl3\trspdft3\trspdfb3\trspdfr3\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3 \clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth368\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx353\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth2075\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx2473\row \ltrrow}\pard\plain \ltrpar
\s18\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12846443 \hich\af0\dbch\af13\loch\f0 1\cell \hich\af0\dbch\af13\loch\f0 OVF\cell }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs21\alang1025 \ltrch\fcs0 
\fs21\lang1033\langfe2052\kerning2\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \trowd \irow3\irowband3\ltrrow\ts11\trqc\trleft-60\trbrdrt\brdroutset\brdrw15 \trbrdrl\brdroutset\brdrw15 \trbrdrb
\brdroutset\brdrw15 \trbrdrr\brdroutset\brdrw15 \trbrdrh\brdroutset\brdrw15 \trbrdrv\brdroutset\brdrw15 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trspdl15\trspdt15\trspdb15\trspdr15\trspdfl3\trspdft3\trspdfb3\trspdfr3\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3 \clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth368\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx353\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth2075\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx2473\row \ltrrow}\pard\plain \ltrpar
\s18\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12846443 0\cell \hich\af0\dbch\af13\loch\f0 SYSCALL\cell }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs21\alang1025 \ltrch\fcs0 
\fs21\lang1033\langfe2052\kerning2\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \trowd \irow4\irowband4\lastrow \ltrrow\ts11\trqc\trleft-60\trbrdrt\brdroutset\brdrw15 \trbrdrl\brdroutset\brdrw15 
\trbrdrb\brdroutset\brdrw15 \trbrdrr\brdroutset\brdrw15 \trbrdrh\brdroutset\brdrw15 \trbrdrv\brdroutset\brdrw15 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trspdl15\trspdt15\trspdb15\trspdr15\trspdfl3\trspdft3\trspdfb3\trspdfr3\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3 \clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth368\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx353\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth2075\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx2473\row }\pard\plain \ltrpar
\s3\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \ab\af13\afs27\alang1025 \ltrch\fcs0 
\b\fs27\lang1033\langfe2052\loch\af13\hich\af13\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \f0\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 Control for exceptions}{\rtlch\fcs1 \af0\afs40 
\ltrch\fcs0 \f0\fs40\cf1\insrsid12846443 
\par }\pard\plain \ltrpar\s18\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 You will need to add control and\~
\hich\af0\dbch\af13\loch\f0 datapaths\~\hich\af0\dbch\af13\loch\f0 to support exceptions and interrupts. When an exception or interrupt occurs, the following must be done:}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 
\af13\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe2052\loch\af13\hich\af13\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af13\afs36 \ltrch\fcs0 \f2\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 
\par \hich\af2\dbch\af13\loch\f2  }{\rtlch\fcs1 \af13\afs36 \ltrch\fcs0 \f2\fs36\cf1\insrsid12846443 
\par }{\rtlch\fcs1 \af13\afs36 \ltrch\fcs0 \f2\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 
\par \hich\af2\dbch\af13\loch\f2 EPC <= PC}{\rtlch\fcs1 \af13\afs36 \ltrch\fcs0 \f2\fs36\cf1\insrsid12846443 
\par }{\rtlch\fcs1 \af13\afs36 \ltrch\fcs0 \f2\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 
\par \hich\af2\dbch\af13\loch\f2 Cause <= (cause code for event)}{\rtlch\fcs1 \af13\afs36 \ltrch\fcs0 \f2\fs36\cf1\insrsid12846443 
\par }{\rtlch\fcs1 \af13\afs36 \ltrch\fcs0 \f2\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 
\par \hich\af2\dbch\af13\loch\f2 Status <= Status << 4}{\rtlch\fcs1 \af13\afs36 \ltrch\fcs0 \f2\fs36\cf1\insrsid12846443 
\par }{\rtlch\fcs1 \af13\afs36 \ltrch\fcs0 \f2\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 
\par \hich\af2\dbch\af13\loch\f2 PC <= (handler address)}{\rtlch\fcs1 \af13\afs36 \ltrch\fcs0 \f2\fs36\cf1\insrsid12846443 
\par }\pard\plain \ltrpar\s18\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 To return from an exception or\~
\hich\af0\dbch\af13\loch\f0 datapath, the following must be done:}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 
\par }\pard\plain \ltrpar\s19\ql \li0\ri0\widctlpar\tx916\tx1832\tx2748\tx3664\tx4580\tx5496\tx6412\tx7328\tx8244\tx9160\tx10076\tx10992\tx11908\tx12824\tx13740\tx14656\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 
\af13\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe2052\loch\af13\hich\af13\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af13\afs36 \ltrch\fcs0 \f2\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 
\par \hich\af2\dbch\af13\loch\f2  }{\rtlch\fcs1 \af13\afs36 \ltrch\fcs0 \f2\fs36\cf1\insrsid12846443 
\par }{\rtlch\fcs1 \af13\afs36 \ltrch\fcs0 \f2\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 
\par \hich\af2\dbch\af13\loch\f2 PC <= EPC}{\rtlch\fcs1 \af13\afs36 \ltrch\fcs0 \f2\fs36\cf1\insrsid12846443 
\par }{\rtlch\fcs1 \af13\afs36 \ltrch\fcs0 \f2\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 
\par \hich\af2\dbch\af13\loch\f2 Status <= Status >> 4}{\rtlch\fcs1 \af13\afs36 \ltrch\fcs0 \f2\fs36\cf1\insrsid12846443 
\par }\pard\plain \ltrpar\s18\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 
You will also have to add control to support four additional instructions, mfc0, mtc0,\~\hich\af0\dbch\af13\loch\f0 syscall, and rte.}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 
\par }\pard \ltrpar\s18\qc \li0\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \cbpat8 {\field\fldedit{\*\fldinst {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 
\hich\af0\dbch\af13\loch\f0 INCLUDEPICTURE \\d "C:\\\\Users\\\\wangkp\\\\AppData\\\\Local\\\\Temp\\\\enhtmlclip\\\\Image(1).jpg" \\* MERGEFORMATINET \hich\af0\dbch\af13\loch\f0  \\x \\y}}{\fldrslt {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 
\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid985018 }}}\sectd \ltrsect\linex0\endnhere\pgbrdropt32\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \line }{\rtlch\fcs1 \ab\af0\afs36 \ltrch\fcs0 
\b\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 
Figure 2: Example top-level block diagram with exception handling hardware added. Note: this design doesn't include the Status register and doesn't use the Cause register the same way we are.}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 

\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \ab\af13\afs27\alang1025 \ltrch\fcs0 
\b\fs27\lang1033\langfe2052\loch\af13\hich\af13\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \f0\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 Additional instructions needed}{\rtlch\fcs1 
\af0\afs40 \ltrch\fcs0 \f0\fs40\cf1\insrsid12846443 
\par }\pard\plain \ltrpar\s18\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 Several instructions must be adde
\hich\af0\dbch\af13\loch\f0 d to your instruction set in order to use the interrupt/exception functionality of your processor. These instructions are\~}{\rtlch\fcs1 \ai\af0\afs36 \ltrch\fcs0 \i\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 
\hich\af0\dbch\af13\loch\f0 mfc0\~\hich\af0\dbch\af13\loch\f0 rt,rd}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \~\hich\af0\dbch\af13\loch\f0 and\~}{\rtlch\fcs1 \ai\af0\afs36 \ltrch\fcs0 
\i\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 mtc0\~\hich\af0\dbch\af13\loch\f0 rd,rt}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 
, which stand for "move from coprocessor 0" and "move from coprocessor 0". The new registers that\~\hich\af0\dbch\af13\loch\f0 facilite\~\hich\af0\dbch\af13\loch\f0 in\hich\af0\dbch\af13\loch\f0 
terrupt and exception handling, Status, Cause, and EPC, can be accessed via these instructions. These new instructions transfer data between the exception registers and the general-purpose registers. Also, you will need the\~\hich\af0\dbch\af13\loch\f0 
syscall\~\hich\af0\dbch\af13\loch\f0 instruction. These instr\hich\af0\dbch\af13\loch\f0 uctions are encoded in the following way:}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 
\par }{\rtlch\fcs1 \ab\af0\afs36 \ltrch\fcs0 \b\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 syscall}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 
\par }{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 Executes a system call. The system call number should be set in register $v0 prior to executing the system call.}{\rtlch\fcs1 \af0\afs36 
\ltrch\fcs0 \fs36\cf1\insrsid12846443 
\par \ltrrow}\trowd \irow0\irowband0\ltrrow\ts11\trleft-60\trbrdrt\brdroutset\brdrw15 \trbrdrl\brdroutset\brdrw15 \trbrdrb\brdroutset\brdrw15 \trbrdrr\brdroutset\brdrw15 \trbrdrh\brdroutset\brdrw15 \trbrdrv\brdroutset\brdrw15 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trspdl15\trspdt15\trspdb15\trspdr15\trspdfl3\trspdft3\trspdfb3\trspdfr3\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3 \clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth2451\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx2436\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 
\clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth4986\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx7452\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl
\brdroutset\brdrw15 \clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth2042\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx9539\pard \ltrpar
\s18\qc \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 \hich\af0\dbch\af13\loch\f0 31-26}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }{\rtlch\fcs1 
\af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 \hich\af0\dbch\af13\loch\f0 25-6}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 \hich\af0\dbch\af13\loch\f0 5-0}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12846443 \cell }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs21\alang1025 \ltrch\fcs0 
\fs21\lang1033\langfe2052\kerning2\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \trowd \irow0\irowband0\ltrrow\ts11\trleft-60\trbrdrt\brdroutset\brdrw15 \trbrdrl\brdroutset\brdrw15 \trbrdrb
\brdroutset\brdrw15 \trbrdrr\brdroutset\brdrw15 \trbrdrh\brdroutset\brdrw15 \trbrdrv\brdroutset\brdrw15 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trspdl15\trspdt15\trspdb15\trspdr15\trspdfl3\trspdft3\trspdfb3\trspdfr3\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3 \clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth2451\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx2436\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 
\clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth4986\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx7452\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl
\brdroutset\brdrw15 \clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth2042\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx9539\row \ltrrow}\pard\plain \ltrpar
\s18\qc \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 
\fs36\cf1\insrsid12846443 000000}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }{\rtlch\fcs1 \ai\af0\afs36 \ltrch\fcs0 \i\fs36\cf1\insrsid12846443 00000000000000000000}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }{\rtlch\fcs1 \af0\afs36 
\ltrch\fcs0 \fs36\cf1\insrsid12846443 \hich\af0\dbch\af13\loch\f0 001100}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 
\af0\afs21\alang1025 \ltrch\fcs0 \fs21\lang1033\langfe2052\kerning2\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \trowd \irow1\irowband1\lastrow \ltrrow\ts11\trleft-60\trbrdrt\brdroutset\brdrw15 
\trbrdrl\brdroutset\brdrw15 \trbrdrb\brdroutset\brdrw15 \trbrdrr\brdroutset\brdrw15 \trbrdrh\brdroutset\brdrw15 \trbrdrv\brdroutset\brdrw15 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trspdl15\trspdt15\trspdb15\trspdr15\trspdfl3\trspdft3\trspdfb3\trspdfr3\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3 \clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth2451\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx2436\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 
\clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth4986\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx7452\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl
\brdroutset\brdrw15 \clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth2042\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx9539\row }\pard\plain \ltrpar
\s18\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 
{\rtlch\fcs1 \ab\af0\afs36 \ltrch\fcs0 \b\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 rfe}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 
\par }{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 Return from exception.}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 
\par \ltrrow}\trowd \irow0\irowband0\ltrrow\ts11\trleft-60\trbrdrt\brdroutset\brdrw15 \trbrdrl\brdroutset\brdrw15 \trbrdrb\brdroutset\brdrw15 \trbrdrr\brdroutset\brdrw15 \trbrdrh\brdroutset\brdrw15 \trbrdrv\brdroutset\brdrw15 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trspdl15\trspdt15\trspdb15\trspdr15\trspdfl3\trspdft3\trspdfb3\trspdfr3\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3 \clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth1982\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx1967\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 
\clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth1982\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx3979\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl
\brdroutset\brdrw15 \clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth3834\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx7843\clvertalc\clbrdrt\brdroutset\brdrw15 
\clbrdrl\brdroutset\brdrw15 \clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth1651\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx9539\pard \ltrpar
\s18\qc \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 \hich\af0\dbch\af13\loch\f0 31-26}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }{\rtlch\fcs1 
\af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 \hich\af0\dbch\af13\loch\f0 25}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 \hich\af0\dbch\af13\loch\f0 24-6}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12846443 \cell }{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 \hich\af0\dbch\af13\loch\f0 5-0}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }\pard\plain \ltrpar
\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs21\alang1025 \ltrch\fcs0 \fs21\lang1033\langfe2052\kerning2\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12846443 \trowd \irow0\irowband0\ltrrow\ts11\trleft-60\trbrdrt\brdroutset\brdrw15 \trbrdrl\brdroutset\brdrw15 \trbrdrb\brdroutset\brdrw15 \trbrdrr\brdroutset\brdrw15 \trbrdrh\brdroutset\brdrw15 \trbrdrv\brdroutset\brdrw15 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trspdl15\trspdt15\trspdb15\trspdr15\trspdfl3\trspdft3\trspdfb3\trspdfr3\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3 \clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth1982\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx1967\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 
\clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth1982\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx3979\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl
\brdroutset\brdrw15 \clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth3834\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx7843\clvertalc\clbrdrt\brdroutset\brdrw15 
\clbrdrl\brdroutset\brdrw15 \clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth1651\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx9539\row \ltrrow}\pard\plain \ltrpar
\s18\qc \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 
\fs36\cf1\insrsid12846443 \hich\af0\dbch\af13\loch\f0 010000}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 \hich\af0\dbch\af13\loch\f0 1}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 
\cell }{\rtlch\fcs1 \ai\af0\afs36 \ltrch\fcs0 \i\fs36\cf1\insrsid12846443 0000000000000000000}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 \hich\af0\dbch\af13\loch\f0 010000}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs21\alang1025 \ltrch\fcs0 
\fs21\lang1033\langfe2052\kerning2\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \trowd \irow1\irowband1\lastrow \ltrrow\ts11\trleft-60\trbrdrt\brdroutset\brdrw15 \trbrdrl\brdroutset\brdrw15 
\trbrdrb\brdroutset\brdrw15 \trbrdrr\brdroutset\brdrw15 \trbrdrh\brdroutset\brdrw15 \trbrdrv\brdroutset\brdrw15 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trspdl15\trspdt15\trspdb15\trspdr15\trspdfl3\trspdft3\trspdfb3\trspdfr3\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3 \clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth1982\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx1967\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 
\clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth1982\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx3979\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl
\brdroutset\brdrw15 \clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth3834\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx7843\clvertalc\clbrdrt\brdroutset\brdrw15 
\clbrdrl\brdroutset\brdrw15 \clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth1651\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx9539\row }\pard\plain \ltrpar
\s18\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 
{\rtlch\fcs1 \ab\af0\afs36 \ltrch\fcs0 \b\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 mfc0 rd,\~\hich\af0\dbch\af13\loch\f0 rt}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 
\par }{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 Moves data from coprocessor 0 register\~\hich\af0\dbch\af13\loch\f0 rt\~\hich\af0\dbch\af13\loch\f0 to general purpose register rd.}{
\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 
\par \ltrrow}\trowd \irow0\irowband0\ltrrow\ts11\trleft-60\trbrdrt\brdroutset\brdrw15 \trbrdrl\brdroutset\brdrw15 \trbrdrb\brdroutset\brdrw15 \trbrdrr\brdroutset\brdrw15 \trbrdrh\brdroutset\brdrw15 \trbrdrv\brdroutset\brdrw15 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trspdl15\trspdt15\trspdb15\trspdr15\trspdfl3\trspdft3\trspdfb3\trspdfr3\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3 \clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth2032\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx2017\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 
\clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth1693\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx3740\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl
\brdroutset\brdrw15 \clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth1693\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx5463\clvertalc\clbrdrt\brdroutset\brdrw15 
\clbrdrl\brdroutset\brdrw15 \clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth1693\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx7186\clvertalc\clbrdrt
\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth2305\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx9536\pard \ltrpar
\s18\qc \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 \hich\af0\dbch\af13\loch\f0 31-26}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }{\rtlch\fcs1 
\af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 \hich\af0\dbch\af13\loch\f0 25-21}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 \hich\af0\dbch\af13\loch\f0 20-16}{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid12846443 \cell }{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 \hich\af0\dbch\af13\loch\f0 15-11}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 
\hich\af0\dbch\af13\loch\f0 10-0}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs21\alang1025 \ltrch\fcs0 
\fs21\lang1033\langfe2052\kerning2\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \trowd \irow0\irowband0\ltrrow\ts11\trleft-60\trbrdrt\brdroutset\brdrw15 \trbrdrl\brdroutset\brdrw15 \trbrdrb
\brdroutset\brdrw15 \trbrdrr\brdroutset\brdrw15 \trbrdrh\brdroutset\brdrw15 \trbrdrv\brdroutset\brdrw15 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trspdl15\trspdt15\trspdb15\trspdr15\trspdfl3\trspdft3\trspdfb3\trspdfr3\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3 \clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth2032\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx2017\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 
\clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth1693\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx3740\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl
\brdroutset\brdrw15 \clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth1693\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx5463\clvertalc\clbrdrt\brdroutset\brdrw15 
\clbrdrl\brdroutset\brdrw15 \clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth1693\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx7186\clvertalc\clbrdrt
\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth2305\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx9536\row \ltrrow
}\pard\plain \ltrpar\s18\qc \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 
\af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 \hich\af0\dbch\af13\loch\f0 010000}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }{\rtlch\fcs1 \ai\af0\afs36 \ltrch\fcs0 \i\fs36\cf1\insrsid12846443 00000}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12846443 \cell }{\rtlch\fcs1 \ai\af0\afs36 \ltrch\fcs0 \i\fs36\cf1\insrsid12846443 \hich\af0\dbch\af13\loch\f0 rt}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }{\rtlch\fcs1 \ai\af0\afs36 \ltrch\fcs0 \i\fs36\cf1\insrsid12846443 
\hich\af0\dbch\af13\loch\f0 rd}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 00000000000}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }\pard\plain \ltrpar
\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs21\alang1025 \ltrch\fcs0 \fs21\lang1033\langfe2052\kerning2\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12846443 \trowd \irow1\irowband1\lastrow \ltrrow\ts11\trleft-60\trbrdrt\brdroutset\brdrw15 \trbrdrl\brdroutset\brdrw15 \trbrdrb\brdroutset\brdrw15 \trbrdrr\brdroutset\brdrw15 \trbrdrh\brdroutset\brdrw15 \trbrdrv\brdroutset\brdrw15 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trspdl15\trspdt15\trspdb15\trspdr15\trspdfl3\trspdft3\trspdfb3\trspdfr3\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3 \clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth2032\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx2017\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 
\clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth1693\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx3740\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl
\brdroutset\brdrw15 \clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth1693\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx5463\clvertalc\clbrdrt\brdroutset\brdrw15 
\clbrdrl\brdroutset\brdrw15 \clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth1693\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx7186\clvertalc\clbrdrt
\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth2305\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx9536\row 
}\pard\plain \ltrpar\s18\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \ab\af0\afs36 \ltrch\fcs0 \b\fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 mtc0 rd,\~\hich\af0\dbch\af13\loch\f0 rt}{
\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 
\par }{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 Moves data from general purpose register\~\hich\af0\dbch\af13\loch\f0 rt\~\hich\af0\dbch\af13\loch\f0 to coprocessor 0 register rd.}{
\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 
\par \ltrrow}\pard \ltrpar\s18\qc \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 \hich\af0\dbch\af13\loch\f0 31-26}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 
\cell }{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 \hich\af0\dbch\af13\loch\f0 25-21}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 \hich\af0\dbch\af13\loch\f0 20-16}{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 \hich\af0\dbch\af13\loch\f0 15-11}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 
\fs36\cf1\insrsid12846443 \hich\af0\dbch\af13\loch\f0 10-0}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs21\alang1025 
\ltrch\fcs0 \fs21\lang1033\langfe2052\kerning2\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \trowd \irow0\irowband0\ltrrow\ts11\trleft-60\trbrdrt\brdroutset\brdrw15 \trbrdrl\brdroutset\brdrw15 
\trbrdrb\brdroutset\brdrw15 \trbrdrr\brdroutset\brdrw15 \trbrdrh\brdroutset\brdrw15 \trbrdrv\brdroutset\brdrw15 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trspdl15\trspdt15\trspdb15\trspdr15\trspdfl3\trspdft3\trspdfb3\trspdfr3\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3 \clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth2032\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx2017\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 
\clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth1693\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx3740\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl
\brdroutset\brdrw15 \clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth1693\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx5463\clvertalc\clbrdrt\brdroutset\brdrw15 
\clbrdrl\brdroutset\brdrw15 \clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth1693\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx7186\clvertalc\clbrdrt
\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth2305\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx9536\row \ltrrow
}\pard\plain \ltrpar\s18\qc \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 
\af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 \hich\af0\dbch\af13\loch\f0 010000}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }{\rtlch\fcs1 \ai\af0\afs36 \ltrch\fcs0 \i\fs36\cf1\insrsid12846443 \hich\af0\dbch\af13\loch\f0 00100}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid12846443 \cell }{\rtlch\fcs1 \ai\af0\afs36 \ltrch\fcs0 \i\fs36\cf1\insrsid12846443 \hich\af0\dbch\af13\loch\f0 rt}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }{\rtlch\fcs1 \ai\af0\afs36 \ltrch\fcs0 
\i\fs36\cf1\insrsid12846443 \hich\af0\dbch\af13\loch\f0 rd}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 00000000000}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell 
}\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs21\alang1025 \ltrch\fcs0 \fs21\lang1033\langfe2052\kerning2\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \trowd \irow1\irowband1\lastrow \ltrrow\ts11\trleft-60\trbrdrt\brdroutset\brdrw15 \trbrdrl\brdroutset\brdrw15 \trbrdrb\brdroutset\brdrw15 \trbrdrr\brdroutset\brdrw15 \trbrdrh\brdroutset\brdrw15 \trbrdrv
\brdroutset\brdrw15 \trftsWidth1\trftsWidthB3\trftsWidthA3\trspdl15\trspdt15\trspdb15\trspdr15\trspdfl3\trspdft3\trspdfb3\trspdfr3\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3 \clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl
\brdroutset\brdrw15 \clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth2032\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx2017\clvertalc\clbrdrt\brdroutset\brdrw15 
\clbrdrl\brdroutset\brdrw15 \clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth1693\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx3740\clvertalc\clbrdrt
\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth1693\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx5463\clvertalc
\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth1693\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 \cellx7186
\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \clcbpat8\cltxlrtb\clftsWidth3\clwWidth2305\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clcbpatraw8 
\cellx9536\row }\pard\plain \ltrpar\s18\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \hich\af0\dbch\af13\loch\f0 
The following table defines coprocessor 0's register set:}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 
\par \ltrrow}\trowd \irow0\irowband0\ltrrow\ts11\trqc\trleft-60\trbrdrt\brdroutset\brdrw15 \trbrdrl\brdroutset\brdrw15 \trbrdrb\brdroutset\brdrw15 \trbrdrr\brdroutset\brdrw15 \trbrdrh\brdroutset\brdrw15 \trbrdrv\brdroutset\brdrw15 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trspdl15\trspdt15\trspdb15\trspdr15\trspdfl3\trspdft3\trspdfb3\trspdfr3\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3 \clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth1303\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx1288\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth1463\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx2781\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth5842\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx8668\pard \ltrpar
\s18\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12846443 \hich\af0\dbch\af13\loch\f0 Register name}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }{\rtlch\fcs1 
\ab\af0 \ltrch\fcs0 \b\insrsid12846443 \hich\af0\dbch\af13\loch\f0 Register number}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \cell }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid12846443 \hich\af0\dbch\af13\loch\f0 Usage}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12846443 \cell }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs21\alang1025 \ltrch\fcs0 
\fs21\lang1033\langfe2052\kerning2\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \trowd \irow0\irowband0\ltrrow\ts11\trqc\trleft-60\trbrdrt\brdroutset\brdrw15 \trbrdrl\brdroutset\brdrw15 \trbrdrb
\brdroutset\brdrw15 \trbrdrr\brdroutset\brdrw15 \trbrdrh\brdroutset\brdrw15 \trbrdrv\brdroutset\brdrw15 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trspdl15\trspdt15\trspdb15\trspdr15\trspdfl3\trspdft3\trspdfb3\trspdfr3\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3 \clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth1303\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx1288\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth1463\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx2781\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth5842\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx8668\row \ltrrow}\pard\plain \ltrpar
\s18\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12846443 \hich\af0\dbch\af13\loch\f0 Status\cell \hich\af0\dbch\af13\loch\f0 12\cell \hich\af0\dbch\af13\loch\f0 Interrupt mask and enable bits\cell }\pard\plain \ltrpar
\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs21\alang1025 \ltrch\fcs0 \fs21\lang1033\langfe2052\kerning2\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12846443 \trowd \irow1\irowband1\ltrrow\ts11\trqc\trleft-60\trbrdrt\brdroutset\brdrw15 \trbrdrl\brdroutset\brdrw15 \trbrdrb\brdroutset\brdrw15 \trbrdrr\brdroutset\brdrw15 \trbrdrh\brdroutset\brdrw15 \trbrdrv\brdroutset\brdrw15 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trspdl15\trspdt15\trspdb15\trspdr15\trspdfl3\trspdft3\trspdfb3\trspdfr3\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3 \clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth1303\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx1288\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth1463\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx2781\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth5842\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx8668\row \ltrrow}\pard\plain \ltrpar
\s18\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12846443 \hich\af0\dbch\af13\loch\f0 Cause\cell \hich\af0\dbch\af13\loch\f0 13\cell \hich\af0\dbch\af13\loch\f0 Exception type\cell }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 
\rtlch\fcs1 \af0\afs21\alang1025 \ltrch\fcs0 \fs21\lang1033\langfe2052\kerning2\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 \trowd \irow2\irowband2\ltrrow\ts11\trqc\trleft-60\trbrdrt
\brdroutset\brdrw15 \trbrdrl\brdroutset\brdrw15 \trbrdrb\brdroutset\brdrw15 \trbrdrr\brdroutset\brdrw15 \trbrdrh\brdroutset\brdrw15 \trbrdrv\brdroutset\brdrw15 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trspdl15\trspdt15\trspdb15\trspdr15\trspdfl3\trspdft3\trspdfb3\trspdfr3\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3 \clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth1303\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx1288\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth1463\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx2781\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth5842\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx8668\row \ltrrow}\pard\plain \ltrpar
\s18\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12846443 \hich\af0\dbch\af13\loch\f0 EPC\cell \hich\af0\dbch\af13\loch\f0 14\cell \hich\af0\dbch\af13\loch\f0 Register containing the following address of the instruction where the exception occurred\cell }\pard\plain \ltrpar
\ql \li0\ri0\widctlpar\intbl\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs21\alang1025 \ltrch\fcs0 \fs21\lang1033\langfe2052\kerning2\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid12846443 \trowd \irow3\irowband3\lastrow \ltrrow\ts11\trqc\trleft-60\trbrdrt\brdroutset\brdrw15 \trbrdrl\brdroutset\brdrw15 \trbrdrb\brdroutset\brdrw15 \trbrdrr\brdroutset\brdrw15 \trbrdrh\brdroutset\brdrw15 \trbrdrv\brdroutset\brdrw15 
\trftsWidth1\trftsWidthB3\trftsWidthA3\trspdl15\trspdt15\trspdb15\trspdr15\trspdfl3\trspdft3\trspdfb3\trspdfr3\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3 \clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth1303\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx1288\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth1463\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx2781\clvertalc\clbrdrt\brdroutset\brdrw15 \clbrdrl\brdroutset\brdrw15 \clbrdrb
\brdroutset\brdrw15 \clbrdrr\brdroutset\brdrw15 \cltxlrtb\clftsWidth3\clwWidth5842\clpadl15\clpadt15\clpadb15\clpadr15\clpadfl3\clpadft3\clpadfb3\clpadfr3\clshdrawnil \cellx8668\row }\pard\plain \ltrpar
\s18\ql \li0\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \cbpat8 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe2052\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {\rtlch\fcs1 \af0\afs36 
\ltrch\fcs0 \fs36\chshdng0\chcfpat0\chcbpat8\insrsid12846443 \~}{\rtlch\fcs1 \af0\afs36 \ltrch\fcs0 \fs36\cf1\insrsid12846443 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs21\alang1025 \ltrch\fcs0 \fs21\lang1033\langfe2052\kerning2\loch\af0\hich\af0\dbch\af13\cgrid\langnp1033\langfenp2052 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid12846443 
\par }{\*\themedata 504b030414000600080000002100e9de0fbfff0000001c020000130000005b436f6e74656e745f54797065735d2e786d6cac91cb4ec3301045f748fc83e52d4a
9cb2400825e982c78ec7a27cc0c8992416c9d8b2a755fbf74cd25442a820166c2cd933f79e3be372bd1f07b5c3989ca74aaff2422b24eb1b475da5df374fd9ad
5689811a183c61a50f98f4babebc2837878049899a52a57be670674cb23d8e90721f90a4d2fa3802cb35762680fd800ecd7551dc18eb899138e3c943d7e503b6
b01d583deee5f99824e290b4ba3f364eac4a430883b3c092d4eca8f946c916422ecab927f52ea42b89a1cd59c254f919b0e85e6535d135a8de20f20b8c12c3b0
0c895fcf6720192de6bf3b9e89ecdbd6596cbcdd8eb28e7c365ecc4ec1ff1460f53fe813d3cc7f5b7f020000ffff0300504b030414000600080000002100a5d6
a7e7c0000000360100000b0000005f72656c732f2e72656c73848fcf6ac3300c87ef85bd83d17d51d2c31825762fa590432fa37d00e1287f68221bdb1bebdb4f
c7060abb0884a4eff7a93dfeae8bf9e194e720169aaa06c3e2433fcb68e1763dbf7f82c985a4a725085b787086a37bdbb55fbc50d1a33ccd311ba548b6309512
0f88d94fbc52ae4264d1c910d24a45db3462247fa791715fd71f989e19e0364cd3f51652d73760ae8fa8c9ffb3c330cc9e4fc17faf2ce545046e37944c69e462
a1a82fe353bd90a865aad41ed0b5b8f9d6fd010000ffff0300504b0304140006000800000021006b799616830000008a0000001c0000007468656d652f746865
6d652f7468656d654d616e616765722e786d6c0ccc4d0ac3201040e17da17790d93763bb284562b2cbaebbf600439c1a41c7a0d29fdbd7e5e38337cedf14d59b
4b0d592c9c070d8a65cd2e88b7f07c2ca71ba8da481cc52c6ce1c715e6e97818c9b48d13df49c873517d23d59085adb5dd20d6b52bd521ef2cdd5eb9246a3d8b
4757e8d3f729e245eb2b260a0238fd010000ffff0300504b0304140006000800000021003a05cc19a2070000ce200000160000007468656d652f7468656d652f
7468656d65312e786d6cec59dd8b1b47127f3fc8ff30ccbbacaf197d2c96833ebdb1776d63c93ef2d82bb534eded9916ddad5d8b6008ce5308040249c84302e1
5eee21840b5ce04ceee1fe97f36193cbfd1157dd339ae9965af1eee20373eceeb2687a7e55fdebaaeaaa52f7cdf79fc6d43bc35c109674fcea8d8aefe164ca66
245974fc479351a9e57b42a26486284b70c75f63e1bf7febbd3fdc440732c231f6403e1107a8e347522e0fca65318561246eb0254ee0dd9cf1184978e48bf28c
a373d01bd372ad526994634412df4b500c6aefcfe7648abd7fbdf8fbaf7ffae69f1f7f067ffeadcd1c430a132552a88129e5633503b6043576765a5508b1167d
cabd33443b3e4c3763e713fc54fa1e4542c28b8e5fd13f7ef9d6cd323ac884a8dc236bc88df44f269709cc4e6b7a4ebe38c9270d8230687473fd1a40e52e6ed8
1c36868d5c9f06a0e914569a72b175366bfd20c31aa0f4a343f7a039a8572dbca1bfbec3b91baa5f0baf41a9fe60073f1af5c18a165e83527cb8830f7beddec0
d6af4129beb1836f56ba83a069e9d7a08892e474075d091bf5fe66b53964cee8a113de0e8351b396292f50100d7974a929e62c91fb622d464f181f0140012992
24f1e47a89e7680ac1fcfac74f5ffff20fef882c2288bb254a9880d14aad32aad4e1bffa0df427ed5074809121ac680111b133a4e87862cac95276fc3ba0d537
20af5ebc78f9fce797cffff6f2934f5e3eff4b36b75665c91da26461cafdf6e72ffef3ddc7debffffafd6f5f7e954ebd8d1726de5a9a533dacb8b0c4abaf7f7a
fdf34fafbef9fcd71fbe7468ef727462c22724c6c2bb87cfbd872c86053a26c027fc721293081153a29b2c044a909ac5a17f28230b7d6f8d2872e07ad8b6e363
0e99c605bcbd7a62111e477c258943e3dd28b680c78cd11ee34e2bdc557319669eac92857b72be32710f113a73cddd4789e5e5e16a092996b854f6236cd17c40
5122d10227587aea1d3bc5d8b1ba0f09b1ec7a4ca69c093697de87c4eb21e234c9849c58d154081d9218fcb27611047f5bb6397eecf51875ad7a80cf6c24ec0d
441de427985a66bc8d5612c52e95131453d3e04748462e92e3359f9ab8a190e0e905a6cc1bceb0102e99fb1cd66b38fd2e82e4e674fb315dc736924b72ead279
841833910376da8f50bc7461c724894cec07e2144214790f9874c18f99bd43d433f801257bddfd9860cbdd6fce068f20c39a948a00516f56dce1cbdb9859f13b
5ed339c2ae54d3e5b19562bb9c38a3a3b75a58a17d843145e76886b1f7e80307831e5b5a362f48df8920ab1c625760dd4176acaae7040bece9de66374f1e1161
85ec182fd81e3ec7ebadc4b346498cf83ecdf7c0eba6cd87271c36a3639df7e9f4d404de23d00942bc388d725f800e23b8f76a7d1021ab80a967e18ed735b7fc
77913d06fbf28945e302fb1264f0a56520b19b32bf6b9b09a2d60445c04c10f18e5ce916442cf71722aab86ab195536e6e6fdac20dd01c593d4f4c923735405b
ad4ff8bf6b7da0c178f5ed778e187c3bed8e5bb195ab2ed9e8eccb25875bedcd3edc7653d3677c46defd9e668056c9030c656437615db734d72d8dff7fdfd2ec
dbcfd78dccbe76e3ba91f1a1c1b86e64b2a395b7d3c814bd0bb435eabc233de6d1873ef1de339f39a1742cd7141f097dec23e0ebcc6c04834a4e1f7be2fc0c70
19c14755e660020bb7e048cb789cc93f12198d23b484c3a1aaaf942c44a67a21bc25137066a4879dba159eaee263364b8f3aab5575ac9956568164315e09f371
38a69229bad12c8eef72f59aed421fb36e0828d9cb903026b349d41d249a9b4165247da80b467390d02b7b2b2cda0e162da57ee3aa1d16402df70a7cdff6e05b
7ac70f03100121388e83de7ca6fc94ba7ae35dedccb7e9e97dc6b422001aec4d04149e6e2bae7b97a7569786da053c6d9130c2cd26a12da31b3c11c1b7e02c3a
d5e845685cd6d7edc2a5163d650a3d1f845641a3d9fa3d1657f535c86de7069a98998226de79c76fd4430899295a76fc391c19c3c77809b123d4572e441770fd
32953cddf057c92c4b2ee400892835b84e3a69368889c4dca324eef86af9b91b68a27388e656ad41427867c9b521adbc6be4c0e9b693f17c8ea7d274bb31a22c
9d3e42864f7385f3ad16bf3a5849b215b87b1ccdcebd13bae20f118458d8ac2a03ce8880ab836a6acd1981abb03c9115f1b75598b2b46bde45e9184ac7115d46
28ab2866324fe13a95e774f4536e03e3295b3318d4304956084f16aac09a46b5aa695e35520e7babee9b8594e58ca459d44c2baba8aae9ce62d60c9b32b065cb
ab157983d5c6c490d3cc0a9fa6eeed94dbdee4baad3e21af1260f0dc7e8eaa7b818260502b26b3a829c6bb6958e5ec6cd4ae1d9b05be81da458a8491f51b1bb5
5b76cb6b84733a18bc52e507b9eda885a1f9a6afd496d657e7e6b5363b7902c963005dee8a4aa15d0997d61c414334d63d499a36608b3c95d9d6804fde8a938e
ff5125ec06fd5ad82f555ae1b014d4834aa91576eba56e18d6abc3b05a19f46acfa0b0c828ae86e9b5fd08ee2fe83abbbcd7e33b17f8f1e68ae6c694c565a62f
e8cb9ab8bec0afd65c17f8137535ef7b0492ce478ddaa85d6ff71aa576bd3b2a05835eabd4ee377aa541a3df1c8c06fdb0d51e3df3bd330d0ebaf57ed018b64a
8d6abf5f0a1a1545bfd52e35835aad1b34bbad61d07d96b531b0f2347d64b600f36a5eb7fe0b0000ffff0300504b0304140006000800000021000dd1909fb600
00001b010000270000007468656d652f7468656d652f5f72656c732f7468656d654d616e616765722e786d6c2e72656c73848f4d0ac2301484f78277086f6fd3
ba109126dd88d0add40384e4350d363f2451eced0dae2c082e8761be9969bb979dc9136332de3168aa1a083ae995719ac16db8ec8e4052164e89d93b64b06082
8e6f37ed1567914b284d262452282e3198720e274a939cd08a54f980ae38a38f56e422a3a641c8bbd048f7757da0f19b017cc524bd62107bd5001996509affb3
fd381a89672f1f165dfe514173d9850528a2c6cce0239baa4c04ca5bbabac4df000000ffff0300504b01022d0014000600080000002100e9de0fbfff0000001c
0200001300000000000000000000000000000000005b436f6e74656e745f54797065735d2e786d6c504b01022d0014000600080000002100a5d6a7e7c0000000
360100000b00000000000000000000000000300100005f72656c732f2e72656c73504b01022d00140006000800000021006b799616830000008a0000001c0000
0000000000000000000000190200007468656d652f7468656d652f7468656d654d616e616765722e786d6c504b01022d00140006000800000021003a05cc19a2
070000ce2000001600000000000000000000000000d60200007468656d652f7468656d652f7468656d65312e786d6c504b01022d00140006000800000021000d
d1909fb60000001b0100002700000000000000000000000000ac0a00007468656d652f7468656d652f5f72656c732f7468656d654d616e616765722e786d6c2e72656c73504b050600000000050005005d010000a70b00000000}
{\*\colorschememapping 3c3f786d6c2076657273696f6e3d22312e302220656e636f64696e673d225554462d3822207374616e64616c6f6e653d22796573223f3e0d0a3c613a636c724d
617020786d6c6e733a613d22687474703a2f2f736368656d61732e6f70656e786d6c666f726d6174732e6f72672f64726177696e676d6c2f323030362f6d6169
6e22206267313d226c743122207478313d22646b3122206267323d226c743222207478323d22646b322220616363656e74313d22616363656e74312220616363
656e74323d22616363656e74322220616363656e74333d22616363656e74332220616363656e74343d22616363656e74342220616363656e74353d22616363656e74352220616363656e74363d22616363656e74362220686c696e6b3d22686c696e6b2220666f6c486c696e6b3d22666f6c486c696e6b222f3e}
{\*\latentstyles\lsdstimax376\lsdlockeddef0\lsdsemihiddendef0\lsdunhideuseddef0\lsdqformatdef1\lsdprioritydef99{\lsdlockedexcept \lsdpriority0 \lsdlocked0 Normal;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 heading 5;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 heading 6;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 heading 7;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 heading 8;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 heading 9;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 caption;\lsdunhideused1 \lsdqformat0 \lsdlocked0 Default Paragraph Font;\lsdqformat0 \lsdlocked0 HTML Top of Form;\lsdqformat0 \lsdlocked0 HTML Bottom of Form;
\lsdunhideused1 \lsdqformat0 \lsdlocked0 Normal (Web);\lsdunhideused1 \lsdqformat0 \lsdlocked0 HTML Preformatted;\lsdsemihidden1 \lsdunhideused1 \lsdqformat0 \lsdlocked0 No List;\lsdqformat0 \lsdlocked0 Outline List 1;
\lsdqformat0 \lsdlocked0 Outline List 2;\lsdqformat0 \lsdlocked0 Outline List 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table 3D effects 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Contemporary;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Elegant;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Professional;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Subtle 1;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Subtle 2;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Web 1;\lsdqformat0 \lsdlocked0 Placeholder Text;\lsdqformat0 \lsdlocked0 Revision;\lsdpriority19 \lsdlocked0 Subtle Emphasis;\lsdpriority21 \lsdlocked0 Intense Emphasis;
\lsdpriority31 \lsdlocked0 Subtle Reference;\lsdpriority32 \lsdlocked0 Intense Reference;\lsdpriority33 \lsdlocked0 Book Title;\lsdsemihidden1 \lsdunhideused1 \lsdqformat0 \lsdpriority37 \lsdlocked0 Bibliography;
\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 TOC Heading;\lsdqformat0 \lsdpriority41 \lsdlocked0 Plain Table 1;\lsdqformat0 \lsdpriority42 \lsdlocked0 Plain Table 2;\lsdqformat0 \lsdpriority43 \lsdlocked0 Plain Table 3;
\lsdqformat0 \lsdpriority44 \lsdlocked0 Plain Table 4;\lsdqformat0 \lsdpriority45 \lsdlocked0 Plain Table 5;\lsdqformat0 \lsdpriority40 \lsdlocked0 Grid Table Light;\lsdqformat0 \lsdpriority46 \lsdlocked0 Grid Table 1 Light;
\lsdqformat0 \lsdpriority47 \lsdlocked0 Grid Table 2;\lsdqformat0 \lsdpriority48 \lsdlocked0 Grid Table 3;\lsdqformat0 \lsdpriority49 \lsdlocked0 Grid Table 4;\lsdqformat0 \lsdpriority50 \lsdlocked0 Grid Table 5 Dark;
\lsdqformat0 \lsdpriority51 \lsdlocked0 Grid Table 6 Colorful;\lsdqformat0 \lsdpriority52 \lsdlocked0 Grid Table 7 Colorful;\lsdqformat0 \lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 1;\lsdqformat0 \lsdpriority47 \lsdlocked0 Grid Table 2 Accent 1;
\lsdqformat0 \lsdpriority48 \lsdlocked0 Grid Table 3 Accent 1;\lsdqformat0 \lsdpriority49 \lsdlocked0 Grid Table 4 Accent 1;\lsdqformat0 \lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 1;
\lsdqformat0 \lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 1;\lsdqformat0 \lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 1;\lsdqformat0 \lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 2;
\lsdqformat0 \lsdpriority47 \lsdlocked0 Grid Table 2 Accent 2;\lsdqformat0 \lsdpriority48 \lsdlocked0 Grid Table 3 Accent 2;\lsdqformat0 \lsdpriority49 \lsdlocked0 Grid Table 4 Accent 2;\lsdqformat0 \lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 2;
\lsdqformat0 \lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 2;\lsdqformat0 \lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 2;\lsdqformat0 \lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 3;
\lsdqformat0 \lsdpriority47 \lsdlocked0 Grid Table 2 Accent 3;\lsdqformat0 \lsdpriority48 \lsdlocked0 Grid Table 3 Accent 3;\lsdqformat0 \lsdpriority49 \lsdlocked0 Grid Table 4 Accent 3;\lsdqformat0 \lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 3;
\lsdqformat0 \lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 3;\lsdqformat0 \lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 3;\lsdqformat0 \lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 4;
\lsdqformat0 \lsdpriority47 \lsdlocked0 Grid Table 2 Accent 4;\lsdqformat0 \lsdpriority48 \lsdlocked0 Grid Table 3 Accent 4;\lsdqformat0 \lsdpriority49 \lsdlocked0 Grid Table 4 Accent 4;\lsdqformat0 \lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 4;
\lsdqformat0 \lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 4;\lsdqformat0 \lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 4;\lsdqformat0 \lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 5;
\lsdqformat0 \lsdpriority47 \lsdlocked0 Grid Table 2 Accent 5;\lsdqformat0 \lsdpriority48 \lsdlocked0 Grid Table 3 Accent 5;\lsdqformat0 \lsdpriority49 \lsdlocked0 Grid Table 4 Accent 5;\lsdqformat0 \lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 5;
\lsdqformat0 \lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 5;\lsdqformat0 \lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 5;\lsdqformat0 \lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 6;
\lsdqformat0 \lsdpriority47 \lsdlocked0 Grid Table 2 Accent 6;\lsdqformat0 \lsdpriority48 \lsdlocked0 Grid Table 3 Accent 6;\lsdqformat0 \lsdpriority49 \lsdlocked0 Grid Table 4 Accent 6;\lsdqformat0 \lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 6;
\lsdqformat0 \lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 6;\lsdqformat0 \lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 6;\lsdqformat0 \lsdpriority46 \lsdlocked0 List Table 1 Light;\lsdqformat0 \lsdpriority47 \lsdlocked0 List Table 2;
\lsdqformat0 \lsdpriority48 \lsdlocked0 List Table 3;\lsdqformat0 \lsdpriority49 \lsdlocked0 List Table 4;\lsdqformat0 \lsdpriority50 \lsdlocked0 List Table 5 Dark;\lsdqformat0 \lsdpriority51 \lsdlocked0 List Table 6 Colorful;
\lsdqformat0 \lsdpriority52 \lsdlocked0 List Table 7 Colorful;\lsdqformat0 \lsdpriority46 \lsdlocked0 List Table 1 Light Accent 1;\lsdqformat0 \lsdpriority47 \lsdlocked0 List Table 2 Accent 1;\lsdqformat0 \lsdpriority48 \lsdlocked0 List Table 3 Accent 1;
\lsdqformat0 \lsdpriority49 \lsdlocked0 List Table 4 Accent 1;\lsdqformat0 \lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 1;\lsdqformat0 \lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 1;
\lsdqformat0 \lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 1;\lsdqformat0 \lsdpriority46 \lsdlocked0 List Table 1 Light Accent 2;\lsdqformat0 \lsdpriority47 \lsdlocked0 List Table 2 Accent 2;
\lsdqformat0 \lsdpriority48 \lsdlocked0 List Table 3 Accent 2;\lsdqformat0 \lsdpriority49 \lsdlocked0 List Table 4 Accent 2;\lsdqformat0 \lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 2;
\lsdqformat0 \lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 2;\lsdqformat0 \lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 2;\lsdqformat0 \lsdpriority46 \lsdlocked0 List Table 1 Light Accent 3;
\lsdqformat0 \lsdpriority47 \lsdlocked0 List Table 2 Accent 3;\lsdqformat0 \lsdpriority48 \lsdlocked0 List Table 3 Accent 3;\lsdqformat0 \lsdpriority49 \lsdlocked0 List Table 4 Accent 3;\lsdqformat0 \lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 3;
\lsdqformat0 \lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 3;\lsdqformat0 \lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 3;\lsdqformat0 \lsdpriority46 \lsdlocked0 List Table 1 Light Accent 4;
\lsdqformat0 \lsdpriority47 \lsdlocked0 List Table 2 Accent 4;\lsdqformat0 \lsdpriority48 \lsdlocked0 List Table 3 Accent 4;\lsdqformat0 \lsdpriority49 \lsdlocked0 List Table 4 Accent 4;\lsdqformat0 \lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 4;
\lsdqformat0 \lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 4;\lsdqformat0 \lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 4;\lsdqformat0 \lsdpriority46 \lsdlocked0 List Table 1 Light Accent 5;
\lsdqformat0 \lsdpriority47 \lsdlocked0 List Table 2 Accent 5;\lsdqformat0 \lsdpriority48 \lsdlocked0 List Table 3 Accent 5;\lsdqformat0 \lsdpriority49 \lsdlocked0 List Table 4 Accent 5;\lsdqformat0 \lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 5;
\lsdqformat0 \lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 5;\lsdqformat0 \lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 5;\lsdqformat0 \lsdpriority46 \lsdlocked0 List Table 1 Light Accent 6;
\lsdqformat0 \lsdpriority47 \lsdlocked0 List Table 2 Accent 6;\lsdqformat0 \lsdpriority48 \lsdlocked0 List Table 3 Accent 6;\lsdqformat0 \lsdpriority49 \lsdlocked0 List Table 4 Accent 6;\lsdqformat0 \lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 6;
\lsdqformat0 \lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 6;\lsdqformat0 \lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 6;\lsdsemihidden1 \lsdunhideused1 \lsdqformat0 \lsdlocked0 Mention;
\lsdsemihidden1 \lsdunhideused1 \lsdqformat0 \lsdlocked0 Smart Hyperlink;\lsdsemihidden1 \lsdunhideused1 \lsdqformat0 \lsdlocked0 Hashtag;\lsdsemihidden1 \lsdunhideused1 \lsdqformat0 \lsdlocked0 Unresolved Mention;
\lsdsemihidden1 \lsdunhideused1 \lsdqformat0 \lsdlocked0 Smart Link;}}{\*\datastore 0105000002000000180000004d73786d6c322e534158584d4c5265616465722e362e3000000000000000000000060000
d0cf11e0a1b11ae1000000000000000000000000000000003e000300feff090006000000000000000000000001000000010000000000000000100000feffffff00000000feffffff0000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
fffffffffffffffffdfffffffeffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffff52006f006f007400200045006e00740072007900000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016000500ffffffffffffffffffffffff0c6ad98892f1d411a65f0040963251e5000000000000000000000000f082
509f0a46d701feffffff00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffff00000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffff0000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffff000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000105000000000000}}