<def f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='145' ll='148'/>
<size>4</size>
<doc f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='143'>/// SubRegCoveredBits - Emitted by tablegen: bit range covered by a subreg
  /// index, -1 in any being invalid.</doc>
<mbr r='llvm::MCRegisterInfo::SubRegCoveredBits::Offset' o='0' t='uint16_t'/>
<mbr r='llvm::MCRegisterInfo::SubRegCoveredBits::Size' o='16' t='uint16_t'/>
