Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'dragonv5_main'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx100-fgg676-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o dragonv5_main_map.ncd dragonv5_main.ngd
dragonv5_main.pcf 
Target Device  : xc6slx100
Target Package : fgg676
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : MON 12 MAR 12:10:25 2018

Design Summary
--------------
Number of errors:      0
Number of warnings:   67
Slice Logic Utilization:
  Number of Slice Registers:                12,078 out of 126,576    9%
    Number used as Flip Flops:              12,034
    Number used as Latches:                     42
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                2
  Number of Slice LUTs:                     10,793 out of  63,288   17%
    Number used as logic:                    9,784 out of  63,288   15%
      Number using O6 output only:           6,358
      Number using O5 output only:             892
      Number using O5 and O6:                2,534
      Number used as ROM:                        0
    Number used as Memory:                     262 out of  15,616    1%
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            4
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                  4
      Number used as Shift Register:           194
        Number using O6 output only:            35
        Number using O5 output only:             0
        Number using O5 and O6:                159
    Number used exclusively as route-thrus:    747
      Number with same-slice register load:    679
      Number with same-slice carry load:        65
      Number with other load:                    3

Slice Logic Distribution:
  Number of occupied Slices:                 4,817 out of  15,822   30%
  Number of MUXCYs used:                     3,476 out of  31,644   10%
  Number of LUT Flip Flop pairs used:       14,526
    Number with an unused Flip Flop:         3,949 out of  14,526   27%
    Number with an unused LUT:               3,733 out of  14,526   25%
    Number of fully used LUT-FF pairs:       6,844 out of  14,526   47%
    Number of unique control sets:             835
    Number of slice register sites lost
      to control set restrictions:           2,571 out of 126,576    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       356 out of     480   74%
    Number of LOCed IOBs:                      356 out of     356  100%
    IOB Flip Flops:                             23
    IOB Master Pads:                            30
    IOB Slave Pads:                             30

Specific Feature Utilization:
  Number of RAMB16BWERs:                        89 out of     268   33%
  Number of RAMB8BWERs:                          0 out of     536    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 7 out of      32   21%
    Number used as BUFIO2s:                      7
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             3 out of      32    9%
    Number used as BUFIO2FBs:                    3
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                      11 out of      16   68%
    Number used as BUFGs:                       10
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     2 out of      12   16%
    Number used as DCMs:                         2
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   9 out of     506    1%
    Number used as ILOGIC2s:                     9
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     506    0%
  Number of OLOGIC2/OSERDES2s:                  14 out of     506    2%
    Number used as OLOGIC2s:                    14
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     384    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of     180    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       4    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.73

Peak Memory Usage:  930 MB
Total REAL time to MAP completion:  20 mins 30 secs 
Total CPU time to MAP completion:   9 mins 6 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:MapLib:701 - Signal ETH_CRS connected to top level port ETH_CRS has been
   removed.
WARNING:MapLib:701 - Signal ETH_COL connected to top level port ETH_COL has been
   removed.
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_drs_dfifo_progfull[2]_AND_862_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_DRS_SAMP_FREQ[1]_AND_794_o is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_drs_dfifo_progfull[5]_AND_856_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_DRS_SAMP_FREQ[4]_AND_788_o is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_DRS_DTAP[0]_AND_846_o is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_drs_cfifo_progfull_AND_850_o is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_drs_dfifo_progfull[3]_AND_860_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_DRS_SAMP_FREQ[2]_AND_792_o is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_drs_dfifo_progfull[6]_AND_854_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_DRS_SAMP_FREQ[5]_AND_786_o is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net drs_trig is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_drs_dfifo_progfull[0]_AND_866_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_DRS_SAMP_FREQ[3]_AND_790_o is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_drs_dfifo_progfull[7]_AND_852_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_DRS_SAMP_FREQ[6]_AND_784_o is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_TRIGGER_FREQ_OFFSET[15]_AND_814_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_DRS_SAMP_FREQ[0]_AND_796_o is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_drs_dfifo_progfull[1]_AND_864_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_read_drs_dfifo_progfull[4]_AND_858_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_DRS_SAMP_FREQ[7]_AND_782_o is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM8_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM7_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM6_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM15_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM14_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM13_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM12_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM11_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM10_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM16_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
   /gdm.dm/Mram_RAM9_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1) port(s) with READ_FIRST mode
   has certain restrictions. Make sure that there is no address collision. A
   read/write on one port and a write operation from the other port at the same
   address is not allowed. RAMB16BWER, when both ports are 18 bits wide or
   smaller, A13-6 including A4 cannot be same. When any one port is 36 bits
   wide, A13-7 including A5 cannot be the same. Violating this restriction may
   result in the incorrect operation of the BRAM.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2) port(s) with READ_FIRST mode
   has certain restrictions. Make sure that there is no address collision. A
   read/write on one port and a write operation from the other port at the same
   address is not allowed. RAMB16BWER, when both ports are 18 bits wide or
   smaller, A13-6 including A4 cannot be same. When any one port is 36 bits
   wide, A13-7 including A5 cannot be the same. Violating this restriction may
   result in the incorrect operation of the BRAM.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM) port(s) with READ_FIRST mode has
   certain restrictions. Make sure that there is no address collision. A
   read/write on one port and a write operation from the other port at the same
   address is not allowed. RAMB16BWER, when both ports are 18 bits wide or
   smaller, A13-6 including A4 cannot be same. When any one port is 36 bits
   wide, A13-7 including A5 cannot be the same. Violating this restriction may
   result in the incorrect operation of the BRAM.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM) port(s) with READ_FIRST mode has
   certain restrictions. Make sure that there is no address collision. A
   read/write on one port and a write operation from the other port at the same
   address is not allowed. RAMB16BWER, when both ports are 18 bits wide or
   smaller, A13-6 including A4 cannot be same. When any one port is 36 bits
   wide, A13-7 including A5 cannot be the same. Violating this restriction may
   result in the incorrect operation of the BRAM.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   SPI_PROGRAM_B_PULLUP is set but the tri state is not configured. 

Section 3 - Informational
-------------------------
INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
INFO:LIT:243 - Logical network ETH_CRS_IBUF has no load.
INFO:LIT:395 - The above info message is repeated 52 more times for the
   following (max. 5 shown):
   ETH_COL_IBUF,
   SiTCP/TIMER/pulse1m,
   DRS_WSROUT<7>_IBUF,
   DRS_WSROUT<6>_IBUF,
   DRS_WSROUT<5>_IBUF
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp dcm_extclk/dcm_sp_inst,
   consult the device Data Sheet.

Section 4 - Removed Logic Summary
---------------------------------
  94 block(s) removed
  67 block(s) optimized away
  97 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal
"adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr
/gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.gpe.rdpe/prog_empty_i" is sourceless and has been removed.
The signal
"adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[4]_rd_pntr_inv_pad[4]_add_3_OUT<4>" is
sourceless and has been removed.
 Sourceless block
"adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.gpe.rdpe/diff_pntr_pad_4" (FF) removed.
  The signal
"adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.gpe.rdpe/diff_pntr_pad<4>" is sourceless and has been removed.
   Sourceless block
"adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.gpe.rdpe/_n0037_inv1" (ROM) removed.
    The signal
"adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.gpe.rdpe/_n0037_inv" is sourceless and has been removed.
     Sourceless block
"adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.gpe.rdpe/prog_empty_i" (FF) removed.
   Sourceless block
"adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.gpe.rdpe/prog_empty_i_PWR_25_o_MUX_108_o1" (ROM) removed.
    The signal
"adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.gpe.rdpe/prog_empty_i_PWR_25_o_MUX_108_o" is sourceless and has been
removed.
The signal
"adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[4]_rd_pntr_inv_pad[4]_add_3_OUT<3>" is
sourceless and has been removed.
 Sourceless block
"adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.gpe.rdpe/diff_pntr_pad_3" (FF) removed.
  The signal
"adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.gpe.rdpe/diff_pntr_pad<3>" is sourceless and has been removed.
The signal
"adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[4]_rd_pntr_inv_pad[4]_add_3_OUT<2>" is
sourceless and has been removed.
 Sourceless block
"adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.gpe.rdpe/diff_pntr_pad_2" (FF) removed.
  The signal
"adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.gpe.rdpe/diff_pntr_pad<2>" is sourceless and has been removed.
The signal
"adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.gpe.rdpe/adjusted_wr_pntr_rd_pad[4]_rd_pntr_inv_pad[4]_add_3_OUT<1>" is
sourceless and has been removed.
 Sourceless block
"adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.gpe.rdpe/diff_pntr_pad_1" (FF) removed.
  The signal
"adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.gpe.rdpe/diff_pntr_pad<1>" is sourceless and has been removed.
The signal
"adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[4]_rd_pntr_inv_pad[4]_add_3_OUT_cy<3
>1" is sourceless and has been removed.
 Sourceless block
"adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[4]_rd_pntr_inv_pad[4]_add_3_OUT_xor<
4>11" (ROM) removed.
The signal "adc_buf_fifo/N01" is sourceless and has been removed.
 Sourceless block
"adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[4]_rd_pntr_inv_pad[4]_add_3_OUT_xor<
3>11" (ROM) removed.
The signal "SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/rxFifoWrData<7>" is sourceless and
has been removed.
The signal "SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/rxFifoWrData<6>" is sourceless and
has been removed.
The signal "SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/rxFifoWrData<5>" is sourceless and
has been removed.
The signal "SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/rxFifoWrData<4>" is sourceless and
has been removed.
The signal "SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/rxFifoWrData<3>" is sourceless and
has been removed.
The signal "SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/rxFifoWrData<2>" is sourceless and
has been removed.
The signal "SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/rxFifoWrData<1>" is sourceless and
has been removed.
The signal "SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/rxFifoWrData<0>" is sourceless and
has been removed.
The signal "SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/altPortOpenAck" is sourceless and has
been removed.
The signal "SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/detTcpError" is sourceless and has
been removed.
 Sourceless block "SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/n09571" (ROM) removed.
  The signal "SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/n0957" is sourceless and has been
removed.
   Sourceless block "SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/detTcpError" (FF) removed.
The signal "SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/rxFifoWrEnb" is sourceless and has
been removed.
The signal "SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openState_FSM_FFd7-In" is sourceless
and has been removed.
The signal "SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/n0671" is sourceless and has been
removed.
 Sourceless block "SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/altPortOpenAck" (FF) removed.
The signal "SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/irOpenReq_rstpot" is sourceless and
has been removed.
The signal "SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openReqInh_rstpot1" is sourceless and
has been removed.
The signal
"DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been
removed.
The signal
"DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR_104_o" is sourceless and has
been removed.
 Sourceless block
"DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0" (FF) removed.
  The signal
"DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<0>" is sourceless and has
been removed.
   Sourceless block
"DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0" (FF) removed.
    The signal
"DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<0>" is sourceless and has
been removed.
     Sourceless block
"DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0" (FF) removed.
      The signal
"DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<0>" is sourceless and
has been removed.
The signal
"DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been
removed.
The signal
"DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR_104_o" is sourceless and has
been removed.
 Sourceless block
"DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0" (FF) removed.
  The signal
"DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<0>" is sourceless and has
been removed.
   Sourceless block
"DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0" (FF) removed.
    The signal
"DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<0>" is sourceless and has
been removed.
     Sourceless block
"DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0" (FF) removed.
      The signal
"DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<0>" is sourceless and
has been removed.
The signal
"DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been
removed.
The signal
"DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR_104_o" is sourceless and has
been removed.
 Sourceless block
"DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0" (FF) removed.
  The signal
"DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<0>" is sourceless and has
been removed.
   Sourceless block
"DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0" (FF) removed.
    The signal
"DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<0>" is sourceless and has
been removed.
     Sourceless block
"DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0" (FF) removed.
      The signal
"DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<0>" is sourceless and
has been removed.
The signal
"DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been
removed.
The signal
"DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR_104_o" is sourceless and has
been removed.
 Sourceless block
"DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0" (FF) removed.
  The signal
"DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<0>" is sourceless and has
been removed.
   Sourceless block
"DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0" (FF) removed.
    The signal
"DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<0>" is sourceless and has
been removed.
     Sourceless block
"DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0" (FF) removed.
      The signal
"DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<0>" is sourceless and
has been removed.
The signal
"DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been
removed.
The signal
"DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR_104_o" is sourceless and has
been removed.
 Sourceless block
"DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0" (FF) removed.
  The signal
"DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<0>" is sourceless and has
been removed.
   Sourceless block
"DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0" (FF) removed.
    The signal
"DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<0>" is sourceless and has
been removed.
     Sourceless block
"DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0" (FF) removed.
      The signal
"DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<0>" is sourceless and
has been removed.
The signal
"DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been
removed.
The signal
"DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR_104_o" is sourceless and has
been removed.
 Sourceless block
"DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0" (FF) removed.
  The signal
"DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<0>" is sourceless and has
been removed.
   Sourceless block
"DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0" (FF) removed.
    The signal
"DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<0>" is sourceless and has
been removed.
     Sourceless block
"DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0" (FF) removed.
      The signal
"DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<0>" is sourceless and
has been removed.
The signal
"DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been
removed.
The signal
"DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR_104_o" is sourceless and has
been removed.
 Sourceless block
"DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0" (FF) removed.
  The signal
"DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<0>" is sourceless and has
been removed.
   Sourceless block
"DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0" (FF) removed.
    The signal
"DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<0>" is sourceless and has
been removed.
     Sourceless block
"DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0" (FF) removed.
      The signal
"DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<0>" is sourceless and
has been removed.
The signal
"DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been
removed.
The signal
"DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR_104_o" is sourceless and has
been removed.
 Sourceless block
"DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0" (FF) removed.
  The signal
"DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<0>" is sourceless and has
been removed.
   Sourceless block
"DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0" (FF) removed.
    The signal
"DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<0>" is sourceless and has
been removed.
     Sourceless block
"DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0" (FF) removed.
      The signal
"DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<0>" is sourceless and
has been removed.
The signal
"data_formatter/format_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
nc_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR_64_o" is sourceless and has been
removed.
 Sourceless block
"counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gcx.clkx/rd_pntr_gc_0" (FF) removed.
  The signal
"counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<0>" is sourceless and has been
removed.
   Sourceless block
"counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0" (FF) removed.
    The signal
"counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<0>" is sourceless and has been
removed.
     Sourceless block
"counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0" (FF) removed.
      The signal
"counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<0>" is sourceless and has been
removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "ETH_CRS_IBUF" is unused and has been removed.
 Unused block "ETH_CRS_IBUF" (BUF) removed.
  The signal "ETH_CRS" is unused and has been removed.
   Unused block "ETH_CRS" (PAD) removed.
The signal "ETH_COL_IBUF" is unused and has been removed.
 Unused block "ETH_COL_IBUF" (BUF) removed.
  The signal "ETH_COL" is unused and has been removed.
   Unused block "ETH_COL" (PAD) removed.
The signal "SiTCP/TIMER/pulse1m" is unused and has been removed.
 Unused block "SiTCP/TIMER/pulse1m" (FF) removed.
  The signal "SiTCP/TIMER/pulse1m_rstpot" is unused and has been removed.
   Unused block "SiTCP/TIMER/pulse1m_rstpot" (ROM) removed.
    The signal "SiTCP/TIMER/mTim<6>" is unused and has been removed.
     Unused block "SiTCP/TIMER/mTim_6" (FF) removed.
      The signal "SiTCP/TIMER/Mcount_mTim6" is unused and has been removed.
       Unused block "SiTCP/TIMER/Mcount_mTim61" (ROM) removed.
        The signal "SiTCP/TIMER/mTim<5>" is unused and has been removed.
         Unused block "SiTCP/TIMER/mTim_5" (FF) removed.
          The signal "SiTCP/TIMER/Mcount_mTim5" is unused and has been removed.
           Unused block "SiTCP/TIMER/Mcount_mTim51" (ROM) removed.
            The signal "SiTCP/TIMER/mTim<3>" is unused and has been removed.
             Unused block "SiTCP/TIMER/mTim_3" (FF) removed.
              The signal "SiTCP/TIMER/Mcount_mTim3" is unused and has been removed.
               Unused block "SiTCP/TIMER/Mcount_mTim32" (ROM) removed.
                The signal "SiTCP/TIMER/mTim<0>" is unused and has been removed.
                 Unused block "SiTCP/TIMER/mTim_0" (FF) removed.
                  The signal "SiTCP/TIMER/Mcount_mTim" is unused and has been removed.
                   Unused block "SiTCP/TIMER/Mcount_mTim_xor<0>11" (ROM) removed.
                The signal "SiTCP/TIMER/mTim<1>" is unused and has been removed.
                 Unused block "SiTCP/TIMER/mTim_1" (FF) removed.
                  The signal "SiTCP/TIMER/Mcount_mTim1" is unused and has been removed.
                   Unused block "SiTCP/TIMER/Mcount_mTim_xor<1>11" (ROM) removed.
                The signal "SiTCP/TIMER/mTim<2>" is unused and has been removed.
                 Unused block "SiTCP/TIMER/mTim_2" (FF) removed.
                  The signal "SiTCP/TIMER/Mcount_mTim2" is unused and has been removed.
                   Unused block "SiTCP/TIMER/Mcount_mTim_xor<2>11" (ROM) removed.
            The signal "SiTCP/TIMER/mTim<4>" is unused and has been removed.
             Unused block "SiTCP/TIMER/mTim_4" (FF) removed.
              The signal "SiTCP/TIMER/Mcount_mTim4" is unused and has been removed.
               Unused block "SiTCP/TIMER/Mcount_mTim41" (ROM) removed.
            The signal "SiTCP/TIMER/Mcount_mTim3_bdd0" is unused and has been removed.
             Unused block "SiTCP/TIMER/Mcount_mTim311" (ROM) removed.
Unused block
"DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1]_XOR_104_o_xo<0>1" (ROM)
removed.
Unused block
"DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1]_XOR_104_o_xo<0>1" (ROM)
removed.
Unused block
"DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1]_XOR_104_o_xo<0>1" (ROM)
removed.
Unused block
"DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1]_XOR_104_o_xo<0>1" (ROM)
removed.
Unused block
"DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1]_XOR_104_o_xo<0>1" (ROM)
removed.
Unused block
"DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1]_XOR_104_o_xo<0>1" (ROM)
removed.
Unused block
"DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1]_XOR_104_o_xo<0>1" (ROM)
removed.
Unused block
"DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1]_XOR_104_o_xo<0>1" (ROM)
removed.
Unused block
"DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block "SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/n06711" (ROM) removed.
Unused block "SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/rxFifoWrData_0" (FF) removed.
Unused block "SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/rxFifoWrData_1" (FF) removed.
Unused block "SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/rxFifoWrData_2" (FF) removed.
Unused block "SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/rxFifoWrData_3" (FF) removed.
Unused block "SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/rxFifoWrData_4" (FF) removed.
Unused block "SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/rxFifoWrData_5" (FF) removed.
Unused block "SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/rxFifoWrData_6" (FF) removed.
Unused block "SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/rxFifoWrData_7" (FF) removed.
Unused block "SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/rxFifoWrEnb" (FF) removed.
Unused block
"adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[4]_rd_pntr_inv_pad[4]_add_3_OUT_cy<3
>11" (ROM) removed.
Unused block
"adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[4]_rd_pntr_inv_pad[4]_add_3_OUT_xor<
1>11" (ROM) removed.
Unused block
"adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[4]_rd_pntr_inv_pad[4]_add_3_OUT_xor<
2>11" (ROM) removed.
Unused block
"adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd
/gras.gpe.rdpe/Madd_adjusted_wr_pntr_rd_pad[4]_rd_pntr_inv_pad[4]_add_3_OUT_xor<
3>11_SW0" (ROM) removed.
Unused block
"adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr
/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1]_XOR_64_o_xo<0>1" (ROM) removed.
Unused block
"counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"data_formatter/format_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
nc_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.

Optimized Block(s):
TYPE 		BLOCK
GND
		DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/val
id.cstr/XST_GND
GND 		DRS_READ_GEN[0].drs_read_i/drs_fifo/XST_GND
VCC 		DRS_READ_GEN[0].drs_read_i/drs_fifo/XST_VCC
GND
		DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/val
id.cstr/XST_GND
GND 		DRS_READ_GEN[1].drs_read_i/drs_fifo/XST_GND
VCC 		DRS_READ_GEN[1].drs_read_i/drs_fifo/XST_VCC
GND
		DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/val
id.cstr/XST_GND
GND 		DRS_READ_GEN[2].drs_read_i/drs_fifo/XST_GND
VCC 		DRS_READ_GEN[2].drs_read_i/drs_fifo/XST_VCC
GND
		DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/val
id.cstr/XST_GND
GND 		DRS_READ_GEN[3].drs_read_i/drs_fifo/XST_GND
VCC 		DRS_READ_GEN[3].drs_read_i/drs_fifo/XST_VCC
GND
		DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/val
id.cstr/XST_GND
GND 		DRS_READ_GEN[4].drs_read_i/drs_fifo/XST_GND
VCC 		DRS_READ_GEN[4].drs_read_i/drs_fifo/XST_VCC
GND
		DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/val
id.cstr/XST_GND
GND 		DRS_READ_GEN[5].drs_read_i/drs_fifo/XST_GND
VCC 		DRS_READ_GEN[5].drs_read_i/drs_fifo/XST_VCC
GND
		DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/val
id.cstr/XST_GND
GND 		DRS_READ_GEN[6].drs_read_i/drs_fifo/XST_GND
VCC 		DRS_READ_GEN[6].drs_read_i/drs_fifo/XST_VCC
GND
		DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/val
id.cstr/XST_GND
GND 		DRS_READ_GEN[7].drs_read_i/drs_fifo/XST_GND
VCC 		DRS_READ_GEN[7].drs_read_i/drs_fifo/XST_VCC
LUT1 		SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/Madd_n0531_cy<10>_rt
   optimized to 0
LUT1 		SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/Madd_n0531_cy<11>_rt
   optimized to 0
LUT1 		SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/Madd_n0531_cy<12>_rt
   optimized to 0
LUT1 		SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/Madd_n0531_cy<13>_rt
   optimized to 0
LUT1 		SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/Madd_n0531_cy<14>_rt
   optimized to 0
LUT1 		SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/Madd_n0531_cy<15>_rt
   optimized to 0
LUT1 		SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/Madd_n0531_cy<5>_rt
   optimized to 0
LUT1 		SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/Madd_n0531_cy<6>_rt
   optimized to 0
LUT1 		SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/Madd_n0531_cy<7>_rt
   optimized to 0
LUT1 		SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/Madd_n0531_cy<8>_rt
   optimized to 0
LUT1 		SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/Madd_n0531_cy<9>_rt
   optimized to 0
INV 		SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/Madd_n0531_lut<4>_INV_0
FD 		SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/addSndWinSize_0
   optimized to 0
FD 		SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/addSndWinSize_1
   optimized to 0
FD 		SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/addSndWinSize_2
   optimized to 0
FD 		SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/addSndWinSize_3
   optimized to 0
FDR 		SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/clientStart
   optimized to 0
FD 		SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/irOpenReq
   optimized to 0
LUT3 		SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/irOpenReq_rstpot
   optimized to 0
FD 		SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openReqInh
   optimized to 0
LUT3 		SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openReqInh_rstpot1
   optimized to 0
FDR 		SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openState_FSM_FFd7
   optimized to 0
LUT3 		SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openState_FSM_FFd7-In1
   optimized to 0
FD 		SiTCP/SiTCP/SiTCP_INT/MII_MIF/irPhyAddr_3
   optimized to 0
FD 		SiTCP/SiTCP/SiTCP_INT/MII_MIF/irPhyAddr_4
   optimized to 0
GND 		SiTCP/SiTCP/XST_GND
VCC 		SiTCP/SiTCP/XST_VCC
GND 		XST_GND
VCC 		XST_VCC
GND 		adc_buf_fifo/XST_GND
LUT4
		counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
nc_fifo.gl0.wr/gwas.gpf.wrpf/Mcompar_PROG_FULL_THRESH[9]_diff_pntr[9]_LessThan_7
_o_lutdi3
   optimized to 0
LUT4
		counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
nc_fifo.gl0.wr/gwas.gpf.wrpf/Mcompar_PROG_FULL_THRESH[9]_diff_pntr[9]_LessThan_7
_o_lutdi4
   optimized to 0
GND
		counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
nc_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XS
T_GND
GND 		counter_read/counter_fifo/XST_GND
VCC 		counter_read/counter_fifo/XST_VCC
LUT4
		data_formatter/format_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gl0.wr/gwas.gpf.wrpf/Mcompar_PROG_FULL_THRESH[13]_diff_pntr[13]_LessTha
n_7_o_lutdi2
   optimized to 0
LUT4
		data_formatter/format_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gl0.wr/gwas.gpf.wrpf/Mcompar_PROG_FULL_THRESH[13]_diff_pntr[13]_LessTha
n_7_o_lutdi3
   optimized to 0
LUT4
		data_formatter/format_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gl0.wr/gwas.gpf.wrpf/Mcompar_PROG_FULL_THRESH[13]_diff_pntr[13]_LessTha
n_7_o_lutdi4
   optimized to 0
LUT4
		data_formatter/format_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gl0.wr/gwas.gpf.wrpf/Mcompar_PROG_FULL_THRESH[13]_diff_pntr[13]_LessTha
n_7_o_lutdi5
   optimized to 0
LUT4
		data_formatter/format_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gl0.wr/gwas.gpf.wrpf/Mcompar_PROG_FULL_THRESH[13]_diff_pntr[13]_LessTha
n_7_o_lutdi6
   optimized to 0
GND
		data_formatter/format_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/X
ST_GND
GND 		data_formatter/format_fifo/XST_GND
VCC 		data_formatter/format_fifo/XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 11 - Timing Report
--------------------------
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 8

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gm | SETUP       |    -0.115ns|     9.840ns|       1|         474
  ii_clk0" TS_OSC HIGH 50%                  | HOLD        |     0.071ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
* TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v | SETUP       |     4.694ns|     2.805ns|       0|           0
  5_clkout0" TS_OSC / 1.06666667 HIGH 50%   | HOLD        |    -0.097ns|            |       8|         776
                                            | MINPERIOD   |     4.376ns|     3.124ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_OSC = PERIOD TIMEGRP "OSC" 8 ns HIGH 5 | MINLOWPULSE |     2.660ns|     5.340ns|       0|           0
  0%                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_adc_divclk = PERIOD TIMEGRP "adc_divcl | SETUP       |     3.754ns|     1.246ns|       0|           0
  k" TS_AD9222_DCO HIGH 50%                 | HOLD        |     0.026ns|            |       0|           0
                                            | MINPERIOD   |     3.270ns|     1.730ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_AD9222_DCO = PERIOD TIMEGRP "AD9222_DC | MINPERIOD   |     4.075ns|     0.925ns|       0|           0
  O" 5 ns HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_adc_ioclk2 = PERIOD TIMEGRP "adc_ioclk | MINPERIOD   |     4.182ns|     0.818ns|       0|           0
  2" TS_AD9222_DCO HIGH 50%                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_adc_ioclk = PERIOD TIMEGRP "adc_ioclk" | MINPERIOD   |     4.182ns|     0.818ns|       0|           0
   TS_AD9222_DCO HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_adc_ioclk_inv2 = PERIOD TIMEGRP "adc_i | MINPERIOD   |     4.186ns|     0.814ns|       0|           0
  oclk_inv2" TS_AD9222_DCO PHASE 2.5 ns HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_adc_ioclk_inv = PERIOD TIMEGRP "adc_io | MINPERIOD   |     4.186ns|     0.814ns|       0|           0
  clk_inv" TS_AD9222_DCO PHASE 2.5 ns HIGH  |             |            |            |        |            
  50%                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v | SETUP       |     4.863ns|     5.274ns|       0|           0
  5_clkout1" TS_OSC / 0.533333333 HIGH 50%  | HOLD        |     0.004ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO | SETUP       |     6.469ns|     1.030ns|       0|           0
   TIMEGRP "TO_trig_offset_reg_1_LDC" TS_dc | HOLD        |     0.560ns|            |       0|           0
  m_v5_clkout0 DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO | SETUP       |     6.469ns|     1.030ns|       0|           0
   TIMEGRP "TO_trig_offset_reg_0_LDC" TS_dc | HOLD        |     0.560ns|            |       0|           0
  m_v5_clkout0 DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO | SETUP       |     6.469ns|     1.030ns|       0|           0
   TIMEGRP "TO_trig_offset_reg_2_LDC" TS_dc | HOLD        |     0.560ns|            |       0|           0
  m_v5_clkout0 DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO | SETUP       |     6.469ns|     1.030ns|       0|           0
   TIMEGRP "TO_trig_offset_reg_3_LDC" TS_dc | HOLD        |     0.560ns|            |       0|           0
  m_v5_clkout0 DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO | SETUP       |     6.469ns|     1.030ns|       0|           0
   TIMEGRP "TO_trig_offset_reg_4_LDC" TS_dc | HOLD        |     0.560ns|            |       0|           0
  m_v5_clkout0 DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO | SETUP       |     6.469ns|     1.030ns|       0|           0
   TIMEGRP "TO_trig_offset_reg_6_LDC" TS_dc | HOLD        |     0.560ns|            |       0|           0
  m_v5_clkout0 DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO | SETUP       |     6.469ns|     1.030ns|       0|           0
   TIMEGRP "TO_trig_offset_reg_7_LDC" TS_dc | HOLD        |     0.560ns|            |       0|           0
  m_v5_clkout0 DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO | SETUP       |     6.469ns|     1.030ns|       0|           0
   TIMEGRP "TO_trig_offset_reg_5_LDC" TS_dc | HOLD        |     0.560ns|            |       0|           0
  m_v5_clkout0 DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO | SETUP       |     6.469ns|     1.030ns|       0|           0
   TIMEGRP "TO_trig_offset_reg_9_LDC" TS_dc | HOLD        |     0.560ns|            |       0|           0
  m_v5_clkout0 DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_10_LDC = MAXDELAY T | SETUP       |     6.469ns|     1.030ns|       0|           0
  O TIMEGRP "TO_trig_offset_reg_10_LDC" TS_ | HOLD        |     0.560ns|            |       0|           0
  dcm_v5_clkout0 DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO | SETUP       |     6.469ns|     1.030ns|       0|           0
   TIMEGRP "TO_trig_offset_reg_8_LDC" TS_dc | HOLD        |     0.560ns|            |       0|           0
  m_v5_clkout0 DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_12_LDC = MAXDELAY T | SETUP       |     6.469ns|     1.030ns|       0|           0
  O TIMEGRP "TO_trig_offset_reg_12_LDC" TS_ | HOLD        |     0.560ns|            |       0|           0
  dcm_v5_clkout0 DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_13_LDC = MAXDELAY T | SETUP       |     6.469ns|     1.030ns|       0|           0
  O TIMEGRP "TO_trig_offset_reg_13_LDC" TS_ | HOLD        |     0.560ns|            |       0|           0
  dcm_v5_clkout0 DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_11_LDC = MAXDELAY T | SETUP       |     6.469ns|     1.030ns|       0|           0
  O TIMEGRP "TO_trig_offset_reg_11_LDC" TS_ | HOLD        |     0.560ns|            |       0|           0
  dcm_v5_clkout0 DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_14_LDC = MAXDELAY T | SETUP       |     6.469ns|     1.030ns|       0|           0
  O TIMEGRP "TO_trig_offset_reg_14_LDC" TS_ | HOLD        |     0.560ns|            |       0|           0
  dcm_v5_clkout0 DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v | SETUP       |     6.518ns|     3.924ns|       0|           0
  5_clkout2" TS_OSC / 0.266666667 PHASE 7.5 | HOLD        |     0.413ns|            |       0|           0
   ns HIGH 50%                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDE | SETUP       |    13.953ns|     1.047ns|       0|           0
  LAY TO TIMEGRP "TO_drs_dfifo_progfull_ir_ | HOLD        |     0.560ns|            |       0|           0
  7_LDC" TS_dcm_v5_clkout1 DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDE | SETUP       |    13.953ns|     1.047ns|       0|           0
  LAY TO TIMEGRP "TO_drs_dfifo_progfull_ir_ | HOLD        |     0.560ns|            |       0|           0
  5_LDC" TS_dcm_v5_clkout1 DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDE | SETUP       |    13.953ns|     1.047ns|       0|           0
  LAY TO TIMEGRP "TO_drs_dfifo_progfull_ir_ | HOLD        |     0.560ns|            |       0|           0
  4_LDC" TS_dcm_v5_clkout1 DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDE | SETUP       |    13.953ns|     1.047ns|       0|           0
  LAY TO TIMEGRP "TO_drs_dfifo_progfull_ir_ | HOLD        |     0.560ns|            |       0|           0
  6_LDC" TS_dcm_v5_clkout1 DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDE | SETUP       |    13.953ns|     1.047ns|       0|           0
  LAY TO TIMEGRP "TO_drs_dfifo_progfull_ir_ | HOLD        |     0.560ns|            |       0|           0
  2_LDC" TS_dcm_v5_clkout1 DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDE | SETUP       |    13.953ns|     1.047ns|       0|           0
  LAY TO TIMEGRP "TO_drs_dfifo_progfull_ir_ | HOLD        |     0.560ns|            |       0|           0
  1_LDC" TS_dcm_v5_clkout1 DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDE | SETUP       |    13.953ns|     1.047ns|       0|           0
  LAY TO TIMEGRP "TO_drs_dfifo_progfull_ir_ | HOLD        |     0.560ns|            |       0|           0
  3_LDC" TS_dcm_v5_clkout1 DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDE | SETUP       |    13.953ns|     1.047ns|       0|           0
  LAY TO TIMEGRP "TO_drs_dfifo_progfull_ir_ | HOLD        |     0.560ns|            |       0|           0
  0_LDC" TS_dcm_v5_clkout1 DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELA | SETUP       |    13.953ns|     1.047ns|       0|           0
  Y TO TIMEGRP "TO_drs_cfifo_progfull_ir_LD | HOLD        |     0.560ns|            |       0|           0
  C" TS_dcm_v5_clkout1 DATAPATHONLY         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY T | SETUP       |    13.970ns|     1.030ns|       0|           0
  O TIMEGRP "TO_drs_sampfreq_reg_1_LDC" TS_ | HOLD        |     0.560ns|            |       0|           0
  dcm_v5_clkout1 DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY T | SETUP       |    13.970ns|     1.030ns|       0|           0
  O TIMEGRP "TO_drs_sampfreq_reg_7_LDC" TS_ | HOLD        |     0.560ns|            |       0|           0
  dcm_v5_clkout1 DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY T | SETUP       |    13.970ns|     1.030ns|       0|           0
  O TIMEGRP "TO_drs_sampfreq_reg_6_LDC" TS_ | HOLD        |     0.560ns|            |       0|           0
  dcm_v5_clkout1 DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY T | SETUP       |    13.970ns|     1.030ns|       0|           0
  O TIMEGRP "TO_drs_sampfreq_reg_3_LDC" TS_ | HOLD        |     0.560ns|            |       0|           0
  dcm_v5_clkout1 DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY T | SETUP       |    13.970ns|     1.030ns|       0|           0
  O TIMEGRP "TO_drs_sampfreq_reg_5_LDC" TS_ | HOLD        |     0.560ns|            |       0|           0
  dcm_v5_clkout1 DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY T | SETUP       |    13.970ns|     1.030ns|       0|           0
  O TIMEGRP "TO_drs_sampfreq_reg_4_LDC" TS_ | HOLD        |     0.560ns|            |       0|           0
  dcm_v5_clkout1 DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY T | SETUP       |    13.970ns|     1.030ns|       0|           0
  O TIMEGRP "TO_drs_sampfreq_reg_0_LDC" TS_ | HOLD        |     0.560ns|            |       0|           0
  dcm_v5_clkout1 DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY T | SETUP       |    13.970ns|     1.030ns|       0|           0
  O TIMEGRP "TO_drs_sampfreq_reg_2_LDC" TS_ | HOLD        |     0.560ns|            |       0|           0
  dcm_v5_clkout1 DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_BP_EXTCLK = PERIOD TIMEGRP "BP_EXTCLK" | MINLOWPULSE |    68.000ns|    32.000ns|       0|           0
   100 ns HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_dcm_extclk_clkfx = PERIOD TIMEGRP "dcm | MINPERIOD   |    23.270ns|     1.730ns|       0|           0
  _extclk_clkfx" TS_BP_EXTCLK / 4 HIGH 50%  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dc | SETUP       |    97.598ns|     2.402ns|       0|           0
  m_extclk_clk180" TS_BP_EXTCLK PHASE 50 ns | HOLD        |     0.257ns|            |       0|           0
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDEL | SETUP       |    98.970ns|     1.030ns|       0|           0
  AY TO TIMEGRP "TO_drs_sampfreq_TenMreg_0_ | HOLD        |     0.560ns|            |       0|           0
  LDC" TS_dcm_extclk_clk180 DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDEL | SETUP       |    98.970ns|     1.030ns|       0|           0
  AY TO TIMEGRP "TO_drs_sampfreq_TenMreg_1_ | HOLD        |     0.560ns|            |       0|           0
  LDC" TS_dcm_extclk_clk180 DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDEL | SETUP       |    98.970ns|     1.030ns|       0|           0
  AY TO TIMEGRP "TO_drs_sampfreq_TenMreg_2_ | HOLD        |     0.560ns|            |       0|           0
  LDC" TS_dcm_extclk_clk180 DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDEL | SETUP       |    98.970ns|     1.030ns|       0|           0
  AY TO TIMEGRP "TO_drs_sampfreq_TenMreg_3_ | HOLD        |     0.560ns|            |       0|           0
  LDC" TS_dcm_extclk_clk180 DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDEL | SETUP       |    98.970ns|     1.030ns|       0|           0
  AY TO TIMEGRP "TO_drs_sampfreq_TenMreg_5_ | HOLD        |     0.560ns|            |       0|           0
  LDC" TS_dcm_extclk_clk180 DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDEL | SETUP       |    98.970ns|     1.030ns|       0|           0
  AY TO TIMEGRP "TO_drs_sampfreq_TenMreg_6_ | HOLD        |     0.560ns|            |       0|           0
  LDC" TS_dcm_extclk_clk180 DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDEL | SETUP       |    98.970ns|     1.030ns|       0|           0
  AY TO TIMEGRP "TO_drs_sampfreq_TenMreg_4_ | HOLD        |     0.560ns|            |       0|           0
  LDC" TS_dcm_extclk_clk180 DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDEL | SETUP       |    98.970ns|     1.030ns|       0|           0
  AY TO TIMEGRP "TO_drs_sampfreq_TenMreg_7_ | HOLD        |     0.560ns|            |       0|           0
  LDC" TS_dcm_extclk_clk180 DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_OSC
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_OSC                         |      8.000ns|      5.340ns|      9.840ns|            0|            9|            0|       283415|
| TS_dcm_gmii_clk0              |      8.000ns|      9.840ns|          N/A|            1|            0|         2236|            0|
| TS_dcm_v5_clkout1             |     15.000ns|      5.274ns|      1.047ns|            0|            0|       138562|           68|
|  TS_TO_drs_sampfreq_reg_7_LDC |     15.000ns|      1.030ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_6_LDC |     15.000ns|      1.030ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_3_LDC |     15.000ns|      1.030ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_5_LDC |     15.000ns|      1.030ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_4_LDC |     15.000ns|      1.030ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_0_LDC |     15.000ns|      1.030ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_2_LDC |     15.000ns|      1.030ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_1_LDC |     15.000ns|      1.030ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_cfifo_progfull_ir_L|     15.000ns|      1.047ns|          N/A|            0|            0|            4|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_0|     15.000ns|      1.047ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_3|     15.000ns|      1.047ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_1|     15.000ns|      1.047ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_2|     15.000ns|      1.047ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_6|     15.000ns|      1.047ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_4|     15.000ns|      1.047ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_5|     15.000ns|      1.047ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_7|     15.000ns|      1.047ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
| TS_dcm_v5_clkout0             |      7.500ns|      3.124ns|      1.030ns|            8|            0|       142487|           60|
|  TS_TO_trig_offset_reg_14_LDC |      7.500ns|      1.030ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_11_LDC |      7.500ns|      1.030ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_13_LDC |      7.500ns|      1.030ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_12_LDC |      7.500ns|      1.030ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_8_LDC  |      7.500ns|      1.030ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_10_LDC |      7.500ns|      1.030ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_9_LDC  |      7.500ns|      1.030ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_5_LDC  |      7.500ns|      1.030ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_7_LDC  |      7.500ns|      1.030ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_6_LDC  |      7.500ns|      1.030ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_4_LDC  |      7.500ns|      1.030ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_3_LDC  |      7.500ns|      1.030ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_2_LDC  |      7.500ns|      1.030ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_1_LDC  |      7.500ns|      1.030ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_0_LDC  |      7.500ns|      1.030ns|          N/A|            0|            0|            4|            0|
| TS_dcm_v5_clkout2             |     30.000ns|      3.924ns|          N/A|            0|            0|            2|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_AD9222_DCO
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_AD9222_DCO                  |      5.000ns|      0.925ns|      1.730ns|            0|            0|            0|         1808|
| TS_adc_ioclk_inv              |      5.000ns|      0.814ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk                  |      5.000ns|      0.818ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk_inv2             |      5.000ns|      0.814ns|          N/A|            0|            0|            0|            0|
| TS_adc_divclk                 |      5.000ns|      1.730ns|          N/A|            0|            0|         1808|            0|
| TS_adc_ioclk2                 |      5.000ns|      0.818ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_BP_EXTCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_BP_EXTCLK                   |    100.000ns|     32.000ns|      6.920ns|            0|            0|            0|        41298|
| TS_dcm_extclk_clkfx           |     25.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
| TS_dcm_extclk_clk180          |    100.000ns|      2.402ns|      1.030ns|            0|            0|        41266|           32|
|  TS_TO_drs_sampfreq_TenMreg_7_|    100.000ns|      1.030ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_4_|    100.000ns|      1.030ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_6_|    100.000ns|      1.030ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_5_|    100.000ns|      1.030ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_3_|    100.000ns|      1.030ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_2_|    100.000ns|      1.030ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_1_|    100.000ns|      1.030ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_0_|    100.000ns|      1.030ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.



Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| AD9222_CLK_N                       | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| AD9222_CLK_P                       | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| AD9222_CSBn                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| AD9222_DCO_N                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| AD9222_DCO_P                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| AD9222_FCO_N                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| AD9222_FCO_P                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| AD9222_OUT_N<0>                    | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| AD9222_OUT_N<1>                    | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| AD9222_OUT_N<2>                    | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| AD9222_OUT_N<3>                    | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| AD9222_OUT_N<4>                    | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| AD9222_OUT_N<5>                    | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| AD9222_OUT_N<6>                    | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| AD9222_OUT_N<7>                    | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| AD9222_OUT_P<0>                    | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| AD9222_OUT_P<1>                    | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| AD9222_OUT_P<2>                    | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| AD9222_OUT_P<3>                    | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| AD9222_OUT_P<4>                    | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| AD9222_OUT_P<5>                    | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| AD9222_OUT_P<6>                    | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| AD9222_OUT_P<7>                    | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          |          |
| AD9222_SCLK                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| AD9222_SDIO                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| AD9222_SDIO_DIR                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| AN_TRG_OUT_N<0>                    | IOBS             | OUTPUT    | LVDS_33              |       |          |      |              |          |          |
| AN_TRG_OUT_N<1>                    | IOBS             | OUTPUT    | LVDS_33              |       |          |      |              |          |          |
| AN_TRG_OUT_P<0>                    | IOBM             | OUTPUT    | LVDS_33              |       |          |      |              |          |          |
| AN_TRG_OUT_P<1>                    | IOBM             | OUTPUT    | LVDS_33              |       |          |      |              |          |          |
| BP_BUSY_N                          | IOBS             | OUTPUT    | LVDS_33              |       |          |      |              |          |          |
| BP_BUSY_P                          | IOBM             | OUTPUT    | LVDS_33              |       |          |      |              |          |          |
| BP_EXTCLK_N                        | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| BP_EXTCLK_P                        | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| BP_FPGA_PROGRAM                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| BP_TIMEPPS_N                       | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| BP_TIMEPPS_P                       | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| DAC_CS                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| DAC_LDACn                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| DAC_SCK                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| DAC_SDI                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| DIGITAL_TRIG_OUT_N<0>              | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| DIGITAL_TRIG_OUT_N<1>              | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| DIGITAL_TRIG_OUT_N<2>              | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| DIGITAL_TRIG_OUT_N<3>              | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| DIGITAL_TRIG_OUT_N<4>              | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| DIGITAL_TRIG_OUT_N<5>              | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| DIGITAL_TRIG_OUT_N<6>              | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| DIGITAL_TRIG_OUT_P<0>              | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| DIGITAL_TRIG_OUT_P<1>              | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| DIGITAL_TRIG_OUT_P<2>              | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| DIGITAL_TRIG_OUT_P<3>              | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| DIGITAL_TRIG_OUT_P<4>              | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| DIGITAL_TRIG_OUT_P<5>              | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| DIGITAL_TRIG_OUT_P<6>              | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| DIP_SWITCH<0>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              | PULLUP   |          |
| DIP_SWITCH<1>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              | PULLUP   |          |
| DIP_SWITCH<2>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              | PULLUP   |          |
| DIP_SWITCH<3>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              | PULLUP   |          |
| DIP_SWITCH<4>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              | PULLUP   |          |
| DIP_SWITCH<5>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              | PULLUP   |          |
| DIP_SWITCH<6>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              | PULLUP   |          |
| DIP_SWITCH<7>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              | PULLUP   |          |
| DRS_A0<0>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A0<1>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A0<2>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A0<3>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A0<4>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A0<5>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A0<6>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A0<7>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A1<0>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A1<1>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A1<2>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A1<3>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A1<4>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A1<5>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A1<6>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A1<7>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A2<0>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A2<1>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A2<2>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A2<3>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A2<4>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A2<5>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A2<6>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A2<7>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A3<0>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A3<1>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A3<2>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A3<3>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A3<4>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A3<5>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A3<6>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_A3<7>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_CAL_N<0>                       | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DRS_CAL_N<1>                       | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DRS_CAL_N<2>                       | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DRS_CAL_N<3>                       | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DRS_CAL_N<4>                       | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DRS_CAL_N<5>                       | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DRS_CAL_N<6>                       | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DRS_CAL_N<7>                       | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DRS_CAL_P<0>                       | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| DRS_CAL_P<1>                       | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| DRS_CAL_P<2>                       | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| DRS_CAL_P<3>                       | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| DRS_CAL_P<4>                       | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| DRS_CAL_P<5>                       | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| DRS_CAL_P<6>                       | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| DRS_CAL_P<7>                       | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| DRS_DENABLE                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_DTAP<0>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_DTAP<1>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_DTAP<2>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_DTAP<3>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_DTAP<4>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_DTAP<5>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_DTAP<6>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_DTAP<7>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_DWRITE                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_PLLLCK<0>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_PLLLCK<1>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_PLLLCK<2>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_PLLLCK<3>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_PLLLCK<4>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_PLLLCK<5>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_PLLLCK<6>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_PLLLCK<7>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_REFCLK_N<0>                    | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DRS_REFCLK_N<1>                    | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DRS_REFCLK_N<2>                    | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DRS_REFCLK_N<3>                    | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DRS_REFCLK_N<4>                    | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DRS_REFCLK_N<5>                    | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DRS_REFCLK_N<6>                    | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DRS_REFCLK_N<7>                    | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DRS_REFCLK_P<0>                    | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DRS_REFCLK_P<1>                    | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DRS_REFCLK_P<2>                    | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DRS_REFCLK_P<3>                    | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DRS_REFCLK_P<4>                    | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DRS_REFCLK_P<5>                    | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DRS_REFCLK_P<6>                    | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DRS_REFCLK_P<7>                    | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DRS_RESETn<0>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_RESETn<1>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_RESETn<2>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_RESETn<3>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_RESETn<4>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_RESETn<5>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_RESETn<6>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_RESETn<7>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_RSRLOAD<0>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_RSRLOAD<1>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_RSRLOAD<2>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_RSRLOAD<3>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_RSRLOAD<4>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_RSRLOAD<5>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_RSRLOAD<6>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_RSRLOAD<7>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_SRCLK<0>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_SRCLK<1>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_SRCLK<2>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_SRCLK<3>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_SRCLK<4>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_SRCLK<5>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_SRCLK<6>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_SRCLK<7>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_SRIN                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_SROUT<0>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_SROUT<1>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_SROUT<2>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_SROUT<3>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_SROUT<4>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_SROUT<5>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_SROUT<6>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_SROUT<7>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_TAG_H_N                        | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DRS_TAG_H_P                        | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| DRS_TAG_L_N                        | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DRS_TAG_L_P                        | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| DRS_WSRIN                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DRS_WSROUT<0>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_WSROUT<1>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_WSROUT<2>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_WSROUT<3>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_WSROUT<4>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_WSROUT<5>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_WSROUT<6>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DRS_WSROUT<7>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| EEPROM_CS                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EEPROM_DI                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EEPROM_DO                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| EEPROM_SK                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ETH_GTXCLK                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| ETH_IRQ                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ETH_MDC                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ETH_MDIO                           | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ETH_RSTn                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ETH_RX_CLK                         | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ETH_RX_D<0>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ETH_RX_D<1>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ETH_RX_D<2>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ETH_RX_D<3>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ETH_RX_D<4>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ETH_RX_D<5>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ETH_RX_D<6>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ETH_RX_D<7>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ETH_RX_DV                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ETH_RX_ER                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ETH_TX_CLK                         | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ETH_TX_D<0>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ETH_TX_D<1>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ETH_TX_D<2>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ETH_TX_D<3>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ETH_TX_D<4>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ETH_TX_D<5>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ETH_TX_D<6>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ETH_TX_D<7>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ETH_TX_EN                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ETH_TX_ER                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| FPGA_SLOW_CTRL0                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FPGA_SLOW_CTRL1                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FPGA_SLOW_CTRL2                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FPGA_SLOW_CTRL3                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| L0_CTR0                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| L0_CTR1                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| L0_CTR2                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| L0_CTR3                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| L0_CTR4                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| L0_CTR5                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| L0_CTR6                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| L0_CTR7                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| L1_INIT_R                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| L1_OUT2_N                          | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| L1_OUT2_P                          | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| L1_OUT_N                           | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| L1_OUT_P                           | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| L1_SC_CLK                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| L1_SC_DIN                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| L1_SC_DOUT                         | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| L1_SC_EN                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<0>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LED<1>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LED<2>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LED<3>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LED_1000M                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| LED_100M                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| LED_10M                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| LED_ACT                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| OSC                                | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SCB_MCSn                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SCB_MDI                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SCB_MDO                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SCB_MEX                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SCB_MSK                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SCB_TP_TRIG_N                      | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SCB_TP_TRIG_P                      | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SCB_nCFG                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SCB_nIRQ                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SPI_MISO                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SPI_MOSI                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SPI_PROGRAM_B                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              | PULLUP   |          |
| SPI_SCK                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SPI_SS                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_A<0>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_A<1>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_A<2>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_A<3>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_A<4>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_A<5>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_A<6>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_A<7>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_A<8>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_A<9>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_A<10>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_A<11>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_A<12>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_A<13>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_A<14>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_A<15>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_A<16>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_A<17>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_A<18>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_A<19>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_A<20>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_ADSCn                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_ADSPn                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_ADVn                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_BWEn                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_BWn<0>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_BWn<1>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_BWn<2>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_BWn<3>                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_CE2                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_CE1n                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_CE3n                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_CLK                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| SRAM_DQ<0>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<1>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<2>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<3>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<4>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<5>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<6>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<7>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<8>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<9>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<10>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<11>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<12>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<13>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<14>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<15>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<16>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<17>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<18>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<19>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<20>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<21>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<22>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<23>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<24>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<25>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<26>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<27>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<28>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<29>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<30>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQ<31>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQP<0>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQP<1>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQP<2>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_DQP<3>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_GWn                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_MODE                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_OEn                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SRAM_ZZ                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| TESTBP_EXTTRG                      | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| TRGL1_N                            | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| TRGL1_P                            | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| TRIG_BPOUT_N<0>                    | IOBS             | OUTPUT    | LVDS_33              |       |          |      |              |          |          |
| TRIG_BPOUT_N<1>                    | IOBS             | OUTPUT    | LVDS_33              |       |          |      |              |          |          |
| TRIG_BPOUT_N<2>                    | IOBS             | OUTPUT    | LVDS_33              |       |          |      |              |          |          |
| TRIG_BPOUT_N<3>                    | IOBS             | OUTPUT    | LVDS_33              |       |          |      |              |          |          |
| TRIG_BPOUT_N<4>                    | IOBS             | OUTPUT    | LVDS_33              |       |          |      |              |          |          |
| TRIG_BPOUT_N<5>                    | IOBS             | OUTPUT    | LVDS_33              |       |          |      |              |          |          |
| TRIG_BPOUT_N<6>                    | IOBS             | OUTPUT    | LVDS_33              |       |          |      |              |          |          |
| TRIG_BPOUT_P<0>                    | IOBM             | OUTPUT    | LVDS_33              |       |          |      |              |          |          |
| TRIG_BPOUT_P<1>                    | IOBM             | OUTPUT    | LVDS_33              |       |          |      |              |          |          |
| TRIG_BPOUT_P<2>                    | IOBM             | OUTPUT    | LVDS_33              |       |          |      |              |          |          |
| TRIG_BPOUT_P<3>                    | IOBM             | OUTPUT    | LVDS_33              |       |          |      |              |          |          |
| TRIG_BPOUT_P<4>                    | IOBM             | OUTPUT    | LVDS_33              |       |          |      |              |          |          |
| TRIG_BPOUT_P<5>                    | IOBM             | OUTPUT    | LVDS_33              |       |          |      |              |          |          |
| TRIG_BPOUT_P<6>                    | IOBM             | OUTPUT    | LVDS_33              |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
