<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Feb  4 11:10:10 2020" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="zynq" BOARD="www.digilentinc.com:pynq-z1:part0:1.0" DEVICE="7z020" NAME="SP_OV" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="125000000" DIR="I" NAME="sys_clock" SIGIS="clk"/>
    <PORT DIR="I" NAME="CH0" SIGIS="undef" SIGNAME="External_Ports_CH0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="T1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="CH1" SIGIS="undef" SIGNAME="External_Ports_CH1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="T2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="CH2" SIGIS="undef" SIGNAME="External_Ports_CH2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="T3"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="CH3" SIGIS="undef" SIGNAME="External_Ports_CH3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="T4"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="SIG_OUT" RIGHT="0" SIGIS="undef" SIGNAME="ENABLER_0_CH_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ENABLER_0" PORT="CH_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="DEBUG" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlconcat_0" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TRIG_T0" SIGIS="undef" SIGNAME="External_Ports_TRIG_T0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="T0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="E_TRIG" SIGIS="undef" SIGNAME="External_Ports_E_TRIG">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="E_TRIG"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ST_ARMED" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_armed">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="armed"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ST_WAITING" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_waiting">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="waiting"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CT_ARMED" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_ARMED">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="ARMED"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CT_WAITING" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_WAITING">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="WAITING"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TT_LISTENING" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_listening">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="listening"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TT_WAITING" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_waiting">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="waiting"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TEST_OUT0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_RT1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="RT1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TEST_OUT1" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_RT2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="RT2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TEST_OUT2" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_RT3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="RT3"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TEST_OUT3" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_RT4">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="RT4"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="53" NAME="FIXED_IO_mio" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_MIO">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="MIO"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_ddr_vrn" SIGIS="undef" SIGNAME="processing_system7_0_DDR_VRN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_VRN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_ddr_vrp" SIGIS="undef" SIGNAME="processing_system7_0_DDR_VRP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_VRP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_ps_srstb" SIGIS="undef" SIGNAME="processing_system7_0_PS_SRSTB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="PS_SRSTB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_ps_clk" SIGIS="undef" SIGNAME="processing_system7_0_PS_CLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="PS_CLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_ps_porb" SIGIS="undef" SIGNAME="processing_system7_0_PS_PORB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="PS_PORB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_cas_n" SIGIS="undef" SIGNAME="processing_system7_0_DDR_CAS_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_CAS_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_cke" SIGIS="undef" SIGNAME="processing_system7_0_DDR_CKE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_CKE"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="IO" NAME="DDR_ck_n" SIGIS="clk" SIGNAME="processing_system7_0_DDR_Clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_Clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="IO" NAME="DDR_ck_p" SIGIS="clk" SIGNAME="processing_system7_0_DDR_Clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_Clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_cs_n" SIGIS="undef" SIGNAME="processing_system7_0_DDR_CS_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_CS_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_reset_n" SIGIS="rst" SIGNAME="processing_system7_0_DDR_DRSTB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_DRSTB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_odt" SIGIS="undef" SIGNAME="processing_system7_0_DDR_ODT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_ODT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_ras_n" SIGIS="undef" SIGNAME="processing_system7_0_DDR_RAS_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_RAS_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_we_n" SIGIS="undef" SIGNAME="processing_system7_0_DDR_WEB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_WEB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="2" NAME="DDR_ba" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_BankAddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_BankAddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="14" NAME="DDR_addr" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_Addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_Addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dm" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DM">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_DM"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="31" NAME="DDR_dq" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DQ">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_DQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_n" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DQS_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_DQS_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_p" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DQS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_DQS"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="processing_system7_0_DDR" DATAWIDTH="8" NAME="DDR" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
      <PARAMETER NAME="MEMORY_PART"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CAS_N" PHYSICAL="DDR_cas_n"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="DDR_cke"/>
        <PORTMAP LOGICAL="CK_N" PHYSICAL="DDR_ck_n"/>
        <PORTMAP LOGICAL="CK_P" PHYSICAL="DDR_ck_p"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR_cs_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR_reset_n"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="DDR_odt"/>
        <PORTMAP LOGICAL="RAS_N" PHYSICAL="DDR_ras_n"/>
        <PORTMAP LOGICAL="WE_N" PHYSICAL="DDR_we_n"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="DDR_ba"/>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="DDR_addr"/>
        <PORTMAP LOGICAL="DM" PHYSICAL="DDR_dm"/>
        <PORTMAP LOGICAL="DQ" PHYSICAL="DDR_dq"/>
        <PORTMAP LOGICAL="DQS_N" PHYSICAL="DDR_dqs_n"/>
        <PORTMAP LOGICAL="DQS_P" PHYSICAL="DDR_dqs_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="processing_system7_0_FIXED_IO" NAME="FIXED_IO" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="MIO" PHYSICAL="FIXED_IO_mio"/>
        <PORTMAP LOGICAL="DDR_VRN" PHYSICAL="FIXED_IO_ddr_vrn"/>
        <PORTMAP LOGICAL="DDR_VRP" PHYSICAL="FIXED_IO_ddr_vrp"/>
        <PORTMAP LOGICAL="PS_SRSTB" PHYSICAL="FIXED_IO_ps_srstb"/>
        <PORTMAP LOGICAL="PS_CLK" PHYSICAL="FIXED_IO_ps_clk"/>
        <PORTMAP LOGICAL="PS_PORB" PHYSICAL="FIXED_IO_ps_porb"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="2" FULLNAME="/DDS_AXI_PERIPH_wrapp_0" HWVERSION="1.0" INSTANCE="DDS_AXI_PERIPH_wrapp_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DDS_AXI_PERIPH_wrapper" VLNV="cri.nz:user:DDS_AXI_PERIPH_wrapper:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="aux_0" NAME="reg0" RANGE="512" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="aux_1" NAME="reg0" RANGE="512" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="aux_2" NAME="reg0" RANGE="512" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="aux_3" NAME="reg0" RANGE="512" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="ph_0" NAME="reg0" RANGE="512" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="ph_1" NAME="reg0" RANGE="512" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="ph_2" NAME="reg0" RANGE="512" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="ph_3" NAME="reg0" RANGE="512" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="util" NAME="reg0" RANGE="512" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="SP_OV_DDS_AXI_PERIPH_wrapp_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C80000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C8FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="3" NAME="CH_OUT" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_CH_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ENABLER_0" PORT="CH_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="DEBUG" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="DEBUG2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="DONE" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_DONE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MCLK_464_063" SIGIS="undef" SIGNAME="REF_CLK_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="REF_CLK" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="1e+08" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="aux_0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux_0_arready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_0_arvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="aux_0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux_0_awready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_0_awvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_0_bready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="aux_0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux_0_bvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="aux_0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_0_rready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="aux_0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux_0_rvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="aux_0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux_0_wready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="aux_0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_0_wvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="aux_1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux_1_arready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_1_arvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="aux_1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux_1_awready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_1_awvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_1_bready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="aux_1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux_1_bvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="aux_1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_1_rready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="aux_1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux_1_rvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="aux_1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux_1_wready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="aux_1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_1_wvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="aux_2_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux_2_arready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_2_arvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="aux_2_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux_2_awready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_2_awvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_2_bready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="aux_2_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux_2_bvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="aux_2_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_2_rready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="aux_2_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux_2_rvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="aux_2_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux_2_wready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="aux_2_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_2_wvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="aux_3_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux_3_arready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_3_arvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="aux_3_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux_3_awready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_3_awvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_3_bready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="aux_3_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux_3_bvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="aux_3_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_3_rready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="aux_3_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux_3_rvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="aux_3_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux_3_wready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="aux_3_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_3_wvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="ph_0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ph_0_arready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ph_0_arvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="ph_0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ph_0_awready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ph_0_awvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ph_0_bready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ph_0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ph_0_bvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ph_0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ph_0_rready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ph_0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ph_0_rvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ph_0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ph_0_wready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ph_0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ph_0_wvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="ph_1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ph_1_arready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ph_1_arvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="ph_1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ph_1_awready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ph_1_awvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ph_1_bready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ph_1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ph_1_bvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ph_1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ph_1_rready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ph_1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ph_1_rvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ph_1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ph_1_wready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ph_1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ph_1_wvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="ph_2_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ph_2_arready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ph_2_arvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="ph_2_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ph_2_awready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ph_2_awvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ph_2_bready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ph_2_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ph_2_bvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ph_2_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ph_2_rready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ph_2_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ph_2_rvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ph_2_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ph_2_wready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ph_2_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ph_2_wvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="ph_3_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ph_3_arready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ph_3_arvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="ph_3_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ph_3_awready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ph_3_awvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ph_3_bready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ph_3_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ph_3_bvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ph_3_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ph_3_rready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ph_3_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ph_3_rvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ph_3_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ph_3_wready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ph_3_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ph_3_wvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="util_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="util_arready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="util_arvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="util_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="util_awready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="util_awvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="util_bready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="util_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="util_bvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="util_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="util_rready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="util_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="util_rvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="util_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="util_wready" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="util_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="util_wvalid" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M10_AXI" DATAWIDTH="32" NAME="aux_0" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="aux_0_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="aux_0_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="aux_0_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="aux_0_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="aux_0_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="aux_0_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="aux_0_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="aux_0_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="aux_0_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="aux_0_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="aux_0_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="aux_0_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="aux_0_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="aux_0_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="aux_0_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="aux_0_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="aux_0_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M11_AXI" DATAWIDTH="32" NAME="aux_1" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="aux_1_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="aux_1_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="aux_1_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="aux_1_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="aux_1_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="aux_1_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="aux_1_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="aux_1_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="aux_1_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="aux_1_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="aux_1_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="aux_1_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="aux_1_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="aux_1_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="aux_1_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="aux_1_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="aux_1_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M12_AXI" DATAWIDTH="32" NAME="aux_2" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="aux_2_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="aux_2_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="aux_2_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="aux_2_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="aux_2_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="aux_2_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="aux_2_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="aux_2_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="aux_2_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="aux_2_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="aux_2_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="aux_2_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="aux_2_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="aux_2_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="aux_2_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="aux_2_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="aux_2_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M13_AXI" DATAWIDTH="32" NAME="aux_3" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="aux_3_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="aux_3_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="aux_3_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="aux_3_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="aux_3_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="aux_3_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="aux_3_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="aux_3_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="aux_3_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="aux_3_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="aux_3_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="aux_3_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="aux_3_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="aux_3_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="aux_3_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="aux_3_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="aux_3_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M14_AXI" DATAWIDTH="32" NAME="ph_0" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="ph_0_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="ph_0_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="ph_0_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="ph_0_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="ph_0_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="ph_0_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="ph_0_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="ph_0_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="ph_0_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="ph_0_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ph_0_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ph_0_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ph_0_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ph_0_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ph_0_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ph_0_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ph_0_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M15_AXI" DATAWIDTH="32" NAME="ph_1" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="ph_1_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="ph_1_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="ph_1_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="ph_1_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="ph_1_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="ph_1_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="ph_1_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="ph_1_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="ph_1_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="ph_1_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ph_1_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ph_1_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ph_1_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ph_1_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ph_1_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ph_1_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ph_1_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M16_AXI" DATAWIDTH="32" NAME="ph_2" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="ph_2_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="ph_2_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="ph_2_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="ph_2_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="ph_2_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="ph_2_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="ph_2_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="ph_2_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="ph_2_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="ph_2_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ph_2_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ph_2_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ph_2_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ph_2_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ph_2_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ph_2_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ph_2_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M17_AXI" DATAWIDTH="32" NAME="ph_3" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="ph_3_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="ph_3_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="ph_3_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="ph_3_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="ph_3_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="ph_3_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="ph_3_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="ph_3_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="ph_3_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="ph_3_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ph_3_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ph_3_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ph_3_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ph_3_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ph_3_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ph_3_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ph_3_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M18_AXI" DATAWIDTH="32" NAME="util" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="util_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="util_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="util_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="util_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="util_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="util_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="util_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="util_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="util_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="util_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="util_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="util_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="util_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="util_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="util_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="util_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="util_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/DELAYTIMER_CLK" HWVERSION="6.0" INSTANCE="DELAYTIMER_CLK" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v6_0;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="1"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="SP_OV_clk_wiz_0_1"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="1"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="1"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="2"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="clk_out1___210.000______0.000______50.0______216.918____293.793"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="clk_out2___124.688______0.000______50.0______233.494____293.793"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="210"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="125.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="210.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="124.688"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="HIGH"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="49.875"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="5"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="4.750"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="8"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="resetn"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="1.68"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="2.1"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="2.1"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="2.1"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="2.1"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="2.1"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="210.000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="124.688"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="Component_Name" VALUE="SP_OV_clk_wiz_0_1"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="2"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="210"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="125.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="resetn"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="5"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="HIGH"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="49.875"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="4.750"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="8"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="216.918"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="293.793"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="233.494"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="293.793"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="resetn" SIGIS="rst" SIGNAME="processing_system7_0_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_RESET0_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="210000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="DELAYTIMER_CLK_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_RCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="124687500" DIR="O" NAME="clk_out2" SIGIS="clk" SIGNAME="DELAYTIMER_CLK_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="TCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="DELAYTIMER_CLK_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/DESERIALIZER_B_wrapp_0" HWVERSION="1.0" INSTANCE="DESERIALIZER_B_wrapp_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DESERIALIZER_B_wrapper" VLNV="cri.nz:user:DESERIALIZER_B_wrapper:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="IDELAY_TAPS" NAME="reg0" RANGE="512" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="IDELAY_DEBUG" NAME="reg0" RANGE="512" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="SP_OV_DESERIALIZER_B_wrapp_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43DB0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43DBFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="BITSLIP" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="E_TRIG" SIGIS="undef" SIGNAME="External_Ports_E_TRIG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="E_TRIG"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="800000000" DIR="I" NAME="HS_CLK" SIGIS="clk" SIGNAME="DESERIALIZER_CLOCK_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_CLOCK" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="IDELAY_DEBUG_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M29_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="IDELAY_DEBUG_arready" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M29_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IDELAY_DEBUG_arvalid" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M29_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="IDELAY_DEBUG_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M29_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="IDELAY_DEBUG_awready" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M29_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IDELAY_DEBUG_awvalid" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M29_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IDELAY_DEBUG_bready" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M29_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="IDELAY_DEBUG_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M29_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="IDELAY_DEBUG_bvalid" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M29_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="IDELAY_DEBUG_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M29_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IDELAY_DEBUG_rready" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M29_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="IDELAY_DEBUG_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M29_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="IDELAY_DEBUG_rvalid" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M29_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="IDELAY_DEBUG_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M29_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="IDELAY_DEBUG_wready" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M29_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="IDELAY_DEBUG_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M29_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IDELAY_DEBUG_wvalid" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M29_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IDELAY_RCLK" SIGIS="undef" SIGNAME="DELAYTIMER_CLK_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DELAYTIMER_CLK" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="IDELAY_TAPS_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M28_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="IDELAY_TAPS_arready" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M28_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IDELAY_TAPS_arvalid" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M28_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="IDELAY_TAPS_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M28_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="IDELAY_TAPS_awready" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M28_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IDELAY_TAPS_awvalid" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M28_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IDELAY_TAPS_bready" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M28_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="IDELAY_TAPS_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M28_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="IDELAY_TAPS_bvalid" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M28_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="IDELAY_TAPS_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M28_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IDELAY_TAPS_rready" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M28_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="IDELAY_TAPS_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M28_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="IDELAY_TAPS_rvalid" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M28_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="IDELAY_TAPS_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M28_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="IDELAY_TAPS_wready" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M28_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="IDELAY_TAPS_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M28_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IDELAY_TAPS_wvalid" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M28_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="DESERIALIZER_CLOCK_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_CLOCK" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="OT0" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_OT0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="T0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="OT1" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_OT1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="T1"/>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="T1"/>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="T1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="OT2" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_OT2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="T2"/>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="T2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="OT3" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_OT3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="T3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="OT4" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_OT4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="T4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RT0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_RT0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="TRIG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RT1" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_RT1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="P_SIG_EX"/>
            <CONNECTION INSTANCE="External_Ports" PORT="TEST_OUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RT2" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_RT2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="P_SIG_EX1"/>
            <CONNECTION INSTANCE="External_Ports" PORT="TEST_OUT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RT3" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_RT3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="P_SIG_EX2"/>
            <CONNECTION INSTANCE="External_Ports" PORT="TEST_OUT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RT4" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_RT4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="P_SIG_EX3"/>
            <CONNECTION INSTANCE="External_Ports" PORT="TEST_OUT3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RXT" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_RXT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="ex_stop"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="460000000" DIR="I" NAME="SET_CLK" SIGIS="clk" SIGNAME="REF_CLK_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="REF_CLK" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="T0" SIGIS="undef" SIGNAME="External_Ports_TRIG_T0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TRIG_T0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="T1" SIGIS="undef" SIGNAME="External_Ports_CH0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CH0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="T2" SIGIS="undef" SIGNAME="External_Ports_CH1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CH1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="T3" SIGIS="undef" SIGNAME="External_Ports_CH2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CH2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="T4" SIGIS="undef" SIGNAME="External_Ports_CH3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CH3"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="1e+08" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" SIGIS="rst" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M29_AXI" DATAWIDTH="32" NAME="IDELAY_DEBUG" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="IDELAY_DEBUG_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="IDELAY_DEBUG_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="IDELAY_DEBUG_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="IDELAY_DEBUG_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="IDELAY_DEBUG_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="IDELAY_DEBUG_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="IDELAY_DEBUG_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="IDELAY_DEBUG_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="IDELAY_DEBUG_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="IDELAY_DEBUG_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="IDELAY_DEBUG_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="IDELAY_DEBUG_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="IDELAY_DEBUG_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="IDELAY_DEBUG_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="IDELAY_DEBUG_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="IDELAY_DEBUG_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="IDELAY_DEBUG_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M28_AXI" DATAWIDTH="32" NAME="IDELAY_TAPS" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="IDELAY_TAPS_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="IDELAY_TAPS_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="IDELAY_TAPS_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="IDELAY_TAPS_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="IDELAY_TAPS_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="IDELAY_TAPS_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="IDELAY_TAPS_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="IDELAY_TAPS_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="IDELAY_TAPS_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="IDELAY_TAPS_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="IDELAY_TAPS_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="IDELAY_TAPS_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="IDELAY_TAPS_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="IDELAY_TAPS_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="IDELAY_TAPS_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="IDELAY_TAPS_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="IDELAY_TAPS_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/DESERIALIZER_CLOCK" HWVERSION="6.0" INSTANCE="DESERIALIZER_CLOCK" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v6_0;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="1"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="SP_OV_clk_wiz_0_2"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="1"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="1"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="2"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="clk_out1___800.000______0.000______50.0_______97.841____114.212"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="clk_out2___200.000______0.000______50.0______126.455____114.212"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="800.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="800.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="HIGH"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="8.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="1.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="4"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="resetn"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="4.0"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="8.0"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="8.0"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="8.0"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="8.0"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="8.0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="800.000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="Component_Name" VALUE="SP_OV_clk_wiz_0_2"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="2"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="800.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="resetn"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="HIGH"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="8.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="1.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="4"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="97.841"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="114.212"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="126.455"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="114.212"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="resetn" SIGIS="rst" SIGNAME="processing_system7_0_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_RESET0_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="1e+08" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="800000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="DESERIALIZER_CLOCK_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="HS_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="clk_out2" SIGIS="clk" SIGNAME="DESERIALIZER_CLOCK_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="MCLK"/>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="MCLK"/>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="MCLK"/>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="DESERIALIZER_CLOCK_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ENABLER_0" HWVERSION="1.0" INSTANCE="ENABLER_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ENABLER" VLNV="xilinx.com:module_ref:ENABLER:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="SP_OV_ENABLER_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="CH_IN" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_CH_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="CH_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="CH_O" RIGHT="0" SIGIS="undef" SIGNAME="ENABLER_0_CH_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SIG_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="EN" RIGHT="0" SIGIS="undef" SIGNAME="T_UTIL_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_UTIL" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/EX_STOP_EN_SL" HWVERSION="1.0" INSTANCE="EX_STOP_EN_SL" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="2"/>
        <PARAMETER NAME="DIN_FROM" VALUE="1"/>
        <PARAMETER NAME="DIN_TO" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="SP_OV_xlslice_0_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="T_UTIL_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_UTIL" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="EX_STOP_EN_SL_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="ex_stop_en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/P_COUNTER_wrapper_0" HWVERSION="1.0" INSTANCE="P_COUNTER_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="P_COUNTER_wrapper" VLNV="cri.nz:user:P_COUNTER_wrapper:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="data" NAME="reg0" RANGE="512" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="data1" NAME="reg0" RANGE="512" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="data2" NAME="reg0" RANGE="512" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="data3" NAME="reg0" RANGE="512" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="util" NAME="reg0" RANGE="512" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="util1" NAME="reg0" RANGE="512" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="util2" NAME="reg0" RANGE="512" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="util3" NAME="reg0" RANGE="512" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="SP_OV_P_COUNTER_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43D10000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43D1FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="EX_STOP_RDY" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_EX_STOP_RDY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_RDY_U" PORT="gpio_io_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="REF_CLK_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="REF_CLK" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="P_SIG_EX" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_RT1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="RT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="P_SIG_EX1" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_RT2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="RT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="P_SIG_EX2" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_RT3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="RT3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="P_SIG_EX3" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_RT4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="RT4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TCLK" SIGIS="undef" SIGNAME="DELAYTIMER_CLK_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DELAYTIMER_CLK" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TRIG" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_RT0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="RT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TRIG_RST" SIGIS="rst" SIGNAME="TRIG_RST_SL_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TRIG_RST_SL" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="1e+08" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="data1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data1_arready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1_arvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="data1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data1_awready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1_awvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1_bready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="data1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data1_bvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="data1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1_rready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="data1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data1_rvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data1_wready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="data1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1_wvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="data2_araddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data2_arready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data2_arvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="data2_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data2_awready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data2_awvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data2_bready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="data2_bresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data2_bvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="data2_rdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data2_rready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="data2_rresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data2_rvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data2_wdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data2_wready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="data2_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data2_wvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="data3_araddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data3_arready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data3_arvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="data3_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data3_awready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data3_awvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data3_bready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="data3_bresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data3_bvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="data3_rdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data3_rready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="data3_rresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data3_rvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data3_wdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data3_wready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="data3_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data3_wvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="data_araddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_arready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_arvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="data_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_awready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_awvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_bready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="data_bresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_bvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="data_rdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_rready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="data_rresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_rvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_wdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_wready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="data_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_wvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ex_stop" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_RXT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="RXT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ex_stop_en" SIGIS="undef" SIGNAME="EX_STOP_EN_SL_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_STOP_EN_SL" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="util1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="util1_arready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="util1_arvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="util1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="util1_awready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="util1_awvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="util1_bready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="util1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="util1_bvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="util1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="util1_rready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="util1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="util1_rvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="util1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="util1_wready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="util1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="util1_wvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="util2_araddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="util2_arready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="util2_arvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="util2_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="util2_awready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="util2_awvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="util2_bready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="util2_bresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="util2_bvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="util2_rdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="util2_rready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="util2_rresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="util2_rvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="util2_wdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="util2_wready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="util2_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="util2_wvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="util3_araddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="util3_arready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="util3_arvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="util3_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="util3_awready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="util3_awvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="util3_bready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="util3_bresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="util3_bvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="util3_rdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="util3_rready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="util3_rresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="util3_rvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="util3_wdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="util3_wready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="util3_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="util3_wvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="util_araddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="util_arready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="util_arvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="util_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="util_awready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="util_awvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="util_bready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="util_bresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="util_bvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="util_rdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="util_rready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="util_rresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="util_rvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="util_wdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="util_wready" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="util_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="util_wvalid" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M02_AXI" DATAWIDTH="32" NAME="data" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="data_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="data_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="data_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="data_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="data_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="data_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="data_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="data_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="data_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="data_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="data_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="data_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="data_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="data_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="data_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="data_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="data_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M03_AXI" DATAWIDTH="32" NAME="data1" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="data1_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="data1_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="data1_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="data1_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="data1_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="data1_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="data1_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="data1_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="data1_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="data1_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="data1_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="data1_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="data1_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="data1_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="data1_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="data1_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="data1_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M04_AXI" DATAWIDTH="32" NAME="data2" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="data2_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="data2_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="data2_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="data2_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="data2_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="data2_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="data2_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="data2_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="data2_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="data2_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="data2_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="data2_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="data2_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="data2_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="data2_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="data2_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="data2_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M05_AXI" DATAWIDTH="32" NAME="data3" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="data3_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="data3_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="data3_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="data3_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="data3_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="data3_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="data3_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="data3_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="data3_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="data3_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="data3_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="data3_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="data3_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="data3_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="data3_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="data3_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="data3_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M06_AXI" DATAWIDTH="32" NAME="util" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="util_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="util_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="util_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="util_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="util_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="util_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="util_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="util_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="util_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="util_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="util_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="util_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="util_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="util_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="util_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="util_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="util_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M07_AXI" DATAWIDTH="32" NAME="util1" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="util1_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="util1_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="util1_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="util1_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="util1_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="util1_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="util1_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="util1_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="util1_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="util1_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="util1_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="util1_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="util1_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="util1_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="util1_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="util1_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="util1_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M08_AXI" DATAWIDTH="32" NAME="util2" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="util2_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="util2_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="util2_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="util2_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="util2_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="util2_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="util2_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="util2_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="util2_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="util2_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="util2_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="util2_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="util2_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="util2_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="util2_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="util2_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="util2_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M09_AXI" DATAWIDTH="32" NAME="util3" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="util3_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="util3_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="util3_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="util3_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="util3_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="util3_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="util3_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="util3_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="util3_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="util3_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="util3_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="util3_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="util3_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="util3_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="util3_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="util3_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="util3_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/REF_CLK" HWVERSION="6.0" INSTANCE="REF_CLK" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v6_0;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="SP_OV_clk_wiz_1_1"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="1"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="1"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="clk_out1___460.000______0.000______50.0_______90.361_____89.598"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no_CLK_OUT2_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="460.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="460.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="460.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="460.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="460"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="22.5"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="45"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="67.5"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="90"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="460.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="HIGH"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="11.500"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="2.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="22.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="45.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="67.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="90.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="resetn"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="1.0"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="1.0"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="1.0"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="1.0"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="4.6"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="4.6"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="460.000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="Component_Name" VALUE="SP_OV_clk_wiz_1_1"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="460.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="460.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="22.5"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="460.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="45"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="460.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="67.5"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="460"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="90"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="resetn"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="HIGH"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="11.500"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="2.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="22.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="45.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="67.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="90.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="90.361"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="89.598"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="210.749"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="303.235"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="210.749"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="303.235"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="210.749"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="303.235"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="210.749"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="303.235"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="resetn" SIGIS="rst" SIGNAME="processing_system7_0_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_RESET0_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="1e+08" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="460000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="REF_CLK_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="MCLK"/>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="MCLK_464_063"/>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="SET_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="REF_CLK_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/SDDR_AXI_ST_wrapper_0" HWVERSION="1.0" INSTANCE="SDDR_AXI_ST_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SDDR_AXI_ST_wrapper" VLNV="cri.nz:user:SDDR_AXI_ST_wrapper:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="ST_DATA" NAME="reg0" RANGE="512" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="ST_UTIL" NAME="reg0" RANGE="512" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="SP_OV_SDDR_AXI_ST_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43D30000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43D3FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="DESERIALIZER_CLOCK_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_CLOCK" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="ST_DATA_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ST_DATA_arready" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ST_DATA_arvalid" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="ST_DATA_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ST_DATA_awready" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ST_DATA_awvalid" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ST_DATA_bready" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ST_DATA_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ST_DATA_bvalid" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ST_DATA_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ST_DATA_rready" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ST_DATA_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ST_DATA_rvalid" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ST_DATA_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ST_DATA_wready" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ST_DATA_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ST_DATA_wvalid" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="ST_UTIL_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ST_UTIL_arready" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ST_UTIL_arvalid" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="ST_UTIL_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ST_UTIL_awready" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ST_UTIL_awvalid" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ST_UTIL_bready" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ST_UTIL_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ST_UTIL_bvalid" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ST_UTIL_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ST_UTIL_rready" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ST_UTIL_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ST_UTIL_rvalid" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ST_UTIL_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ST_UTIL_wready" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ST_UTIL_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ST_UTIL_wvalid" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="T1" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_OT1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="OT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="1e+08" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="armed" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_armed">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ST_ARMED"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="waiting" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_waiting">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ST_WAITING"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M19_AXI" DATAWIDTH="32" NAME="ST_DATA" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="ST_DATA_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="ST_DATA_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="ST_DATA_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="ST_DATA_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="ST_DATA_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="ST_DATA_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="ST_DATA_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="ST_DATA_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="ST_DATA_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="ST_DATA_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ST_DATA_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ST_DATA_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ST_DATA_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ST_DATA_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ST_DATA_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ST_DATA_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ST_DATA_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M20_AXI" DATAWIDTH="32" NAME="ST_UTIL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="ST_UTIL_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="ST_UTIL_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="ST_UTIL_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="ST_UTIL_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="ST_UTIL_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="ST_UTIL_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="ST_UTIL_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="ST_UTIL_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="ST_UTIL_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="ST_UTIL_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ST_UTIL_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ST_UTIL_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ST_UTIL_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ST_UTIL_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ST_UTIL_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ST_UTIL_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ST_UTIL_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/SDDR_CT_AXI_wrapper_0" HWVERSION="1.0" INSTANCE="SDDR_CT_AXI_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SDDR_CT_AXI_wrapper" VLNV="cri.nz:user:SDDR_CT_AXI_wrapper:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="CT_DATA" NAME="reg0" RANGE="512" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="CT_UTIL" NAME="reg0" RANGE="512" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="SP_OV_SDDR_CT_AXI_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43D50000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43D5FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ARMED" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_ARMED">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CT_ARMED"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="CT_DATA_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CT_DATA_arready" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CT_DATA_arvalid" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="CT_DATA_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CT_DATA_awready" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CT_DATA_awvalid" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CT_DATA_bready" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="CT_DATA_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CT_DATA_bvalid" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="CT_DATA_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CT_DATA_rready" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="CT_DATA_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CT_DATA_rvalid" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="CT_DATA_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CT_DATA_wready" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="CT_DATA_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CT_DATA_wvalid" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="CT_UTIL_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CT_UTIL_arready" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CT_UTIL_arvalid" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="CT_UTIL_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CT_UTIL_awready" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CT_UTIL_awvalid" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CT_UTIL_bready" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="CT_UTIL_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CT_UTIL_bvalid" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="CT_UTIL_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CT_UTIL_rready" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="CT_UTIL_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CT_UTIL_rvalid" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="CT_UTIL_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CT_UTIL_wready" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="CT_UTIL_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CT_UTIL_wvalid" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="DESERIALIZER_CLOCK_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_CLOCK" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="T1" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_OT1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="OT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="T2" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_OT2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="OT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="WAITING" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_WAITING">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CT_WAITING"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="1e+08" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M21_AXI" DATAWIDTH="32" NAME="CT_DATA" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="CT_DATA_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="CT_DATA_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="CT_DATA_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="CT_DATA_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="CT_DATA_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="CT_DATA_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="CT_DATA_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="CT_DATA_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="CT_DATA_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="CT_DATA_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="CT_DATA_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="CT_DATA_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="CT_DATA_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="CT_DATA_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="CT_DATA_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="CT_DATA_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="CT_DATA_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M22_AXI" DATAWIDTH="32" NAME="CT_UTIL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="CT_UTIL_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="CT_UTIL_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="CT_UTIL_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="CT_UTIL_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="CT_UTIL_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="CT_UTIL_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="CT_UTIL_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="CT_UTIL_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="CT_UTIL_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="CT_UTIL_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="CT_UTIL_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="CT_UTIL_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="CT_UTIL_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="CT_UTIL_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="CT_UTIL_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="CT_UTIL_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="CT_UTIL_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/SDDR_TT_AXI_wrapper_0" HWVERSION="1.0" INSTANCE="SDDR_TT_AXI_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SDDR_TT_AXI_wrapper" VLNV="cri.nz:user:SDDR_TT_AXI_wrapper:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="TT_CONFIG" NAME="reg0" RANGE="512" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="TT_DATA0" NAME="reg0" RANGE="512" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="TT_DATA1" NAME="reg0" RANGE="512" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="TT_DELAY" NAME="reg0" RANGE="512" USAGE="register"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="TT_UTIL" NAME="reg0" RANGE="512" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="SP_OV_SDDR_TT_AXI_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43DA0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43DAFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="DESERIALIZER_CLOCK_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_CLOCK" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="T0" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_OT0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="OT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="T1" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_OT1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="OT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="T2" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_OT2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="OT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="T3" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_OT3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="OT3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="T4" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_OT4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="OT4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="TT_CONFIG_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TT_CONFIG_arready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TT_CONFIG_arvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="TT_CONFIG_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TT_CONFIG_awready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TT_CONFIG_awvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TT_CONFIG_bready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="TT_CONFIG_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TT_CONFIG_bvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="TT_CONFIG_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TT_CONFIG_rready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="TT_CONFIG_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TT_CONFIG_rvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="TT_CONFIG_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TT_CONFIG_wready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="TT_CONFIG_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TT_CONFIG_wvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="TT_DATA0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TT_DATA0_arready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TT_DATA0_arvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="TT_DATA0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TT_DATA0_awready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TT_DATA0_awvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TT_DATA0_bready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="TT_DATA0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TT_DATA0_bvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="TT_DATA0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TT_DATA0_rready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="TT_DATA0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TT_DATA0_rvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="TT_DATA0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TT_DATA0_wready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="TT_DATA0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TT_DATA0_wvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="TT_DATA1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M25_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TT_DATA1_arready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M25_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TT_DATA1_arvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M25_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="TT_DATA1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M25_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TT_DATA1_awready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M25_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TT_DATA1_awvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M25_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TT_DATA1_bready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M25_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="TT_DATA1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M25_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TT_DATA1_bvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M25_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="TT_DATA1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M25_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TT_DATA1_rready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M25_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="TT_DATA1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M25_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TT_DATA1_rvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M25_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="TT_DATA1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M25_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TT_DATA1_wready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M25_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="TT_DATA1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M25_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TT_DATA1_wvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M25_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="TT_DELAY_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M26_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TT_DELAY_arready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M26_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TT_DELAY_arvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M26_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="TT_DELAY_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M26_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TT_DELAY_awready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M26_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TT_DELAY_awvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M26_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TT_DELAY_bready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M26_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="TT_DELAY_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M26_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TT_DELAY_bvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M26_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="TT_DELAY_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M26_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TT_DELAY_rready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M26_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="TT_DELAY_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M26_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TT_DELAY_rvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M26_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="TT_DELAY_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M26_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TT_DELAY_wready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M26_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="TT_DELAY_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M26_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TT_DELAY_wvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M26_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="TT_UTIL_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M27_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TT_UTIL_arready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M27_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TT_UTIL_arvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M27_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="TT_UTIL_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M27_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TT_UTIL_awready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M27_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TT_UTIL_awvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M27_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TT_UTIL_bready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M27_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="TT_UTIL_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M27_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TT_UTIL_bvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M27_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="TT_UTIL_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M27_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TT_UTIL_rready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M27_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="TT_UTIL_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M27_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TT_UTIL_rvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M27_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="TT_UTIL_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M27_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TT_UTIL_wready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M27_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="TT_UTIL_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M27_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TT_UTIL_wvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M27_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="1e+08" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="listening" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_listening">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TT_LISTENING"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="waiting" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_waiting">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TT_WAITING"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M23_AXI" DATAWIDTH="32" NAME="TT_CONFIG" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="TT_CONFIG_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="TT_CONFIG_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="TT_CONFIG_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="TT_CONFIG_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="TT_CONFIG_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="TT_CONFIG_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="TT_CONFIG_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="TT_CONFIG_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="TT_CONFIG_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="TT_CONFIG_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="TT_CONFIG_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="TT_CONFIG_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="TT_CONFIG_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="TT_CONFIG_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="TT_CONFIG_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="TT_CONFIG_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="TT_CONFIG_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M24_AXI" DATAWIDTH="32" NAME="TT_DATA0" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="TT_DATA0_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="TT_DATA0_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="TT_DATA0_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="TT_DATA0_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="TT_DATA0_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="TT_DATA0_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="TT_DATA0_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="TT_DATA0_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="TT_DATA0_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="TT_DATA0_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="TT_DATA0_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="TT_DATA0_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="TT_DATA0_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="TT_DATA0_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="TT_DATA0_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="TT_DATA0_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="TT_DATA0_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M25_AXI" DATAWIDTH="32" NAME="TT_DATA1" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="TT_DATA1_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="TT_DATA1_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="TT_DATA1_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="TT_DATA1_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="TT_DATA1_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="TT_DATA1_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="TT_DATA1_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="TT_DATA1_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="TT_DATA1_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="TT_DATA1_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="TT_DATA1_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="TT_DATA1_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="TT_DATA1_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="TT_DATA1_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="TT_DATA1_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="TT_DATA1_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="TT_DATA1_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M26_AXI" DATAWIDTH="32" NAME="TT_DELAY" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="TT_DELAY_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="TT_DELAY_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="TT_DELAY_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="TT_DELAY_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="TT_DELAY_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="TT_DELAY_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="TT_DELAY_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="TT_DELAY_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="TT_DELAY_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="TT_DELAY_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="TT_DELAY_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="TT_DELAY_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="TT_DELAY_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="TT_DELAY_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="TT_DELAY_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="TT_DELAY_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="TT_DELAY_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M27_AXI" DATAWIDTH="32" NAME="TT_UTIL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="TT_UTIL_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="TT_UTIL_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="TT_UTIL_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="TT_UTIL_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="TT_UTIL_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="TT_UTIL_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="TT_UTIL_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="TT_UTIL_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="TT_UTIL_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="TT_UTIL_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="TT_UTIL_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="TT_UTIL_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="TT_UTIL_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="TT_UTIL_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="TT_UTIL_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="TT_UTIL_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="TT_UTIL_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/TRIG_RST_SL" HWVERSION="1.0" INSTANCE="TRIG_RST_SL" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="2"/>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="SP_OV_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="T_UTIL_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_UTIL" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="TRIG_RST_SL_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="TRIG_RST"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/T_RDY_U" HWVERSION="2.0" INSTANCE="T_RDY_U" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="GPIO_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 GPIO DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 GPIO TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-2 GPIO DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-2 GPIO TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Global Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output&#xA;  0 - Disabled&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel-2 Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 2 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 Interrupt Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 Interrupt Status&#xA;  0 - No Channel 1 input interrupt&#xA;  1 - Channel 1 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel-2 Interrupt Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 2 Interrupt Status&#xA;  0 - No Channel 2 input interrupt&#xA;  1 - Channel 2 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="SP_OV_axi_gpio_0_1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x41200000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4120FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="1e+08" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="gpio_io_i" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_EX_STOP_RDY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="EX_STOP_RDY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/T_UTIL" HWVERSION="2.0" INSTANCE="T_UTIL" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="GPIO_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="4"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 GPIO DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="4"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 GPIO TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-2 GPIO DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-2 GPIO TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Global Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output&#xA;  0 - Disabled&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel-2 Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 2 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 Interrupt Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 Interrupt Status&#xA;  0 - No Channel 1 input interrupt&#xA;  1 - Channel 1 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel-2 Interrupt Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 2 Interrupt Status&#xA;  0 - No Channel 2 input interrupt&#xA;  1 - Channel 2 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x0000000F"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="SP_OV_axi_gpio_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x41210000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4121FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="1e+08" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="T_UTIL_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="T_UTIL_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="T_UTIL_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="T_UTIL_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="T_UTIL_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="T_UTIL_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="T_UTIL_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="T_UTIL_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="T_UTIL_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="T_UTIL_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="T_UTIL_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="T_UTIL_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="T_UTIL_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="T_UTIL_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="T_UTIL_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="T_UTIL_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="T_UTIL_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="T_UTIL_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ENABLER_0" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="T_UTIL_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TRIG_RST_SL" PORT="Din"/>
            <CONNECTION INSTANCE="EX_STOP_EN_SL" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M01_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="20" FULLNAME="/axi_interconnect_0" HWVERSION="2.1" INSTANCE="axi_interconnect_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="30"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="SP_OV_axi_interconnect_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M16_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M16_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M17_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M17_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M18_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M18_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M19_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M19_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M20_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M20_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M21_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M21_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M22_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M22_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M23_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M23_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M24_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M24_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M25_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M25_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M26_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M26_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M27_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M27_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M28_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M28_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M29_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M29_ARESETN" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M15_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M15_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M15_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M15_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M15_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M15_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M15_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M15_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M15_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M15_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M15_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M15_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M15_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M15_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M15_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M15_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M15_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_1_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M16_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_2_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M16_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M16_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_2_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M16_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_2_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M16_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_2_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M16_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_2_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M16_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_2_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M16_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_2_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M16_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_2_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M16_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_2_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M16_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_2_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M16_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_2_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M16_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M16_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_2_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M16_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_2_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M16_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_2_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M16_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_2_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M16_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_2_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M16_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_2_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_2_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M17_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_3_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M17_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M17_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_3_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M17_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_3_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M17_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_3_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M17_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_3_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M17_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_3_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M17_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_3_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M17_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_3_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M17_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_3_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M17_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_3_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M17_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_3_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M17_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M17_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_3_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M17_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_3_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M17_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_3_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M17_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_3_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M17_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_3_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M17_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_3_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_3_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M18_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="util_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M18_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M18_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="util_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M18_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="util_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M18_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="util_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M18_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="util_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M18_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="util_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M18_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="util_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M18_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="util_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M18_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="util_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M18_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="util_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M18_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="util_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M18_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M18_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="util_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M18_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="util_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M18_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="util_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M18_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="util_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M18_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="util_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M18_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_util_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="util_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M19_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_DATA_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M19_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M19_AXI_awvalid" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_DATA_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M19_AXI_awready" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_DATA_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M19_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_DATA_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M19_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_DATA_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M19_AXI_wvalid" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_DATA_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M19_AXI_wready" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_DATA_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M19_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_DATA_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M19_AXI_bvalid" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_DATA_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M19_AXI_bready" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_DATA_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M19_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_DATA_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M19_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M19_AXI_arvalid" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_DATA_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M19_AXI_arready" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_DATA_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M19_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_DATA_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M19_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_DATA_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M19_AXI_rvalid" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_DATA_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M19_AXI_rready" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_DATA_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_DATA_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M20_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_UTIL_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M20_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M20_AXI_awvalid" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_UTIL_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M20_AXI_awready" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_UTIL_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M20_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_UTIL_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M20_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_UTIL_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M20_AXI_wvalid" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_UTIL_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M20_AXI_wready" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_UTIL_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M20_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_UTIL_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M20_AXI_bvalid" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_UTIL_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M20_AXI_bready" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_UTIL_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M20_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_UTIL_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M20_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M20_AXI_arvalid" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_UTIL_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M20_AXI_arready" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_UTIL_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M20_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_UTIL_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M20_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_UTIL_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M20_AXI_rvalid" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_UTIL_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M20_AXI_rready" SIGIS="undef" SIGNAME="SDDR_AXI_ST_wrapper_0_ST_UTIL_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="ST_UTIL_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M21_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_DATA_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M21_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M21_AXI_awvalid" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_DATA_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M21_AXI_awready" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_DATA_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M21_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_DATA_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M21_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_DATA_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M21_AXI_wvalid" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_DATA_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M21_AXI_wready" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_DATA_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M21_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_DATA_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M21_AXI_bvalid" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_DATA_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M21_AXI_bready" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_DATA_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M21_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_DATA_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M21_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M21_AXI_arvalid" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_DATA_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M21_AXI_arready" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_DATA_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M21_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_DATA_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M21_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_DATA_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M21_AXI_rvalid" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_DATA_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M21_AXI_rready" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_DATA_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_DATA_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M22_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_UTIL_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M22_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M22_AXI_awvalid" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_UTIL_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M22_AXI_awready" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_UTIL_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M22_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_UTIL_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M22_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_UTIL_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M22_AXI_wvalid" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_UTIL_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M22_AXI_wready" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_UTIL_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M22_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_UTIL_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M22_AXI_bvalid" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_UTIL_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M22_AXI_bready" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_UTIL_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M22_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_UTIL_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M22_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M22_AXI_arvalid" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_UTIL_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M22_AXI_arready" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_UTIL_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M22_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_UTIL_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M22_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_UTIL_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M22_AXI_rvalid" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_UTIL_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M22_AXI_rready" SIGIS="undef" SIGNAME="SDDR_CT_AXI_wrapper_0_CT_UTIL_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="CT_UTIL_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M23_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_CONFIG_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M23_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M23_AXI_awvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_CONFIG_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M23_AXI_awready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_CONFIG_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M23_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_CONFIG_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M23_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_CONFIG_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M23_AXI_wvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_CONFIG_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M23_AXI_wready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_CONFIG_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M23_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_CONFIG_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M23_AXI_bvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_CONFIG_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M23_AXI_bready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_CONFIG_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M23_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_CONFIG_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M23_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M23_AXI_arvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_CONFIG_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M23_AXI_arready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_CONFIG_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M23_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_CONFIG_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M23_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_CONFIG_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M23_AXI_rvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_CONFIG_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M23_AXI_rready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_CONFIG_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_CONFIG_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M24_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M24_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M24_AXI_awvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M24_AXI_awready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M24_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M24_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M24_AXI_wvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M24_AXI_wready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M24_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M24_AXI_bvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M24_AXI_bready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M24_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M24_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M24_AXI_arvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M24_AXI_arready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M24_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M24_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M24_AXI_rvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M24_AXI_rready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA0_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M25_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M25_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M25_AXI_awvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M25_AXI_awready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M25_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M25_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M25_AXI_wvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M25_AXI_wready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M25_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M25_AXI_bvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M25_AXI_bready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M25_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M25_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M25_AXI_arvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M25_AXI_arready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M25_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M25_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M25_AXI_rvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M25_AXI_rready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DATA1_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DATA1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M26_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DELAY_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M26_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M26_AXI_awvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DELAY_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M26_AXI_awready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DELAY_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M26_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DELAY_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M26_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DELAY_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M26_AXI_wvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DELAY_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M26_AXI_wready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DELAY_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M26_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DELAY_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M26_AXI_bvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DELAY_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M26_AXI_bready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DELAY_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M26_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DELAY_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M26_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M26_AXI_arvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DELAY_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M26_AXI_arready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DELAY_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M26_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DELAY_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M26_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DELAY_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M26_AXI_rvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DELAY_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M26_AXI_rready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_DELAY_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_DELAY_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M27_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_UTIL_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M27_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M27_AXI_awvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_UTIL_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M27_AXI_awready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_UTIL_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M27_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_UTIL_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M27_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_UTIL_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M27_AXI_wvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_UTIL_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M27_AXI_wready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_UTIL_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M27_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_UTIL_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M27_AXI_bvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_UTIL_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M27_AXI_bready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_UTIL_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M27_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_UTIL_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M27_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M27_AXI_arvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_UTIL_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M27_AXI_arready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_UTIL_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M27_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_UTIL_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M27_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_UTIL_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M27_AXI_rvalid" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_UTIL_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M27_AXI_rready" SIGIS="undef" SIGNAME="SDDR_TT_AXI_wrapper_0_TT_UTIL_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="TT_UTIL_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M28_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_TAPS_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M28_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M28_AXI_awvalid" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_TAPS_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M28_AXI_awready" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_TAPS_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M28_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_TAPS_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M28_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_TAPS_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M28_AXI_wvalid" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_TAPS_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M28_AXI_wready" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_TAPS_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M28_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_TAPS_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M28_AXI_bvalid" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_TAPS_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M28_AXI_bready" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_TAPS_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M28_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_TAPS_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M28_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M28_AXI_arvalid" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_TAPS_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M28_AXI_arready" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_TAPS_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M28_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_TAPS_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M28_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_TAPS_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M28_AXI_rvalid" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_TAPS_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M28_AXI_rready" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_TAPS_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_TAPS_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M29_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_DEBUG_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M29_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M29_AXI_awvalid" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_DEBUG_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M29_AXI_awready" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_DEBUG_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M29_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_DEBUG_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M29_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_DEBUG_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M29_AXI_wvalid" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_DEBUG_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M29_AXI_wready" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_DEBUG_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M29_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_DEBUG_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M29_AXI_bvalid" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_DEBUG_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M29_AXI_bready" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_DEBUG_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M29_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_DEBUG_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M29_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M29_AXI_arvalid" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_DEBUG_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M29_AXI_arready" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_DEBUG_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M29_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_DEBUG_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M29_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_DEBUG_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M29_AXI_rvalid" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_DEBUG_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M29_AXI_rready" SIGIS="undef" SIGNAME="DESERIALIZER_B_wrapp_0_IDELAY_DEBUG_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="IDELAY_DEBUG_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_wid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_RDY_U" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_RDY_U" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_RDY_U" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_RDY_U" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_RDY_U" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_RDY_U" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_RDY_U" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_RDY_U" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_RDY_U" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_RDY_U" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_RDY_U" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_RDY_U" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_RDY_U" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_RDY_U" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_RDY_U" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_RDY_U" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="T_RDY_U_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_RDY_U" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="T_UTIL_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_UTIL" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="T_UTIL_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_UTIL" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="T_UTIL_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_UTIL" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="T_UTIL_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_UTIL" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="T_UTIL_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_UTIL" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="T_UTIL_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_UTIL" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="T_UTIL_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_UTIL" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="T_UTIL_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_UTIL" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="T_UTIL_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_UTIL" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="T_UTIL_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_UTIL" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="T_UTIL_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_UTIL" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="T_UTIL_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_UTIL" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="T_UTIL_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_UTIL" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="T_UTIL_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_UTIL" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="T_UTIL_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_UTIL" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="T_UTIL_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_UTIL" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="T_UTIL_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_UTIL" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data1_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data2_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data2_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data2_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data2_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data2_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data2_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data2_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data2_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data2_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data2_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data2_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data2_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data2_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data2_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data2_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data2_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data2_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data2_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data3_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data3_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data3_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data3_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data3_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data3_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data3_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data3_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data3_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data3_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data3_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data3_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data3_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data3_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data3_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data3_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_data3_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="data3_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M06_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M06_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M06_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M06_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M06_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M06_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M06_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M06_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M06_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M06_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M07_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M07_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M07_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M07_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M07_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M07_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M07_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M07_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M07_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M07_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util1_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util2_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M08_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util2_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M08_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util2_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util2_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M08_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util2_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M08_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util2_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M08_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util2_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util2_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M08_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util2_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M08_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util2_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util2_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M08_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util2_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M08_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util2_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M08_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util2_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util2_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M08_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util2_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M08_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util2_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util2_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M09_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util3_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M09_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util3_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M09_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util3_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M09_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util3_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M09_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util3_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M09_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util3_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M09_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util3_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M09_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util3_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M09_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util3_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M09_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util3_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M09_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util3_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M09_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util3_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M09_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util3_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M09_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util3_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M09_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util3_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M09_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util3_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M09_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="P_COUNTER_wrapper_0_util3_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="util3_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M10_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M10_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M10_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M10_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M10_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M10_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M10_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M10_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M10_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M10_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M10_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M10_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M10_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M10_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M10_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M10_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M10_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_0_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M11_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M11_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M11_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M11_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M11_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M11_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M11_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M11_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M11_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M11_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M11_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M11_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M11_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M11_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M11_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M11_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M11_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_1_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M12_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_2_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M12_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_2_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M12_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_2_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M12_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_2_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M12_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_2_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M12_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_2_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M12_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_2_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M12_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_2_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M12_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_2_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M12_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_2_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M12_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_2_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M12_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_2_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M12_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_2_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M12_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_2_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M12_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_2_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M12_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_2_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M12_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_2_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_2_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M13_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_3_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M13_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_3_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M13_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_3_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M13_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_3_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M13_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_3_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M13_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_3_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M13_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_3_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M13_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_3_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M13_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_3_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M13_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_3_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M13_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_3_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M13_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_3_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M13_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_3_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M13_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_3_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M13_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_3_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M13_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_3_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M13_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_aux_3_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aux_3_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M14_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M14_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M14_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M14_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M14_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M14_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M14_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M14_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M14_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M14_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M14_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M14_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M14_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M14_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M14_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M14_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M14_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_ph_0_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="ph_0_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processing_system7_0_M_AXI_GP0" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="S00_AXI_wid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M05_AXI" DATAWIDTH="32" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M05_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M05_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M05_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M05_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M05_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M05_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M06_AXI" DATAWIDTH="32" NAME="M06_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M06_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M06_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M06_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M06_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M06_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M06_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M06_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M07_AXI" DATAWIDTH="32" NAME="M07_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M07_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M07_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M07_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M07_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M07_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M07_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M07_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M07_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M07_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M07_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M07_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M07_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M07_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M07_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M07_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M08_AXI" DATAWIDTH="32" NAME="M08_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M08_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M08_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M08_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M08_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M08_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M08_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M08_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M08_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M08_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M08_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M08_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M08_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M08_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M08_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M08_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M08_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M08_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M08_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M08_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M09_AXI" DATAWIDTH="32" NAME="M09_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M09_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M09_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M09_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M09_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M09_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M09_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M09_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M09_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M09_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M09_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M09_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M09_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M09_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M09_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M09_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M09_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M09_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M09_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M09_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M10_AXI" DATAWIDTH="32" NAME="M10_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M10_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M10_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M10_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M10_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M10_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M10_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M10_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M10_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M10_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M10_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M10_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M10_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M10_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M10_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M10_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M10_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M10_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M10_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M10_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M11_AXI" DATAWIDTH="32" NAME="M11_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M11_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M11_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M11_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M11_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M11_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M11_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M11_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M11_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M11_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M11_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M11_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M11_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M11_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M11_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M11_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M11_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M11_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M11_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M11_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M12_AXI" DATAWIDTH="32" NAME="M12_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M12_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M12_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M12_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M12_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M12_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M12_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M12_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M12_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M12_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M12_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M12_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M12_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M12_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M12_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M12_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M12_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M12_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M12_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M12_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M13_AXI" DATAWIDTH="32" NAME="M13_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M13_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M13_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M13_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M13_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M13_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M13_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M13_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M13_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M13_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M13_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M13_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M13_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M13_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M13_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M13_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M13_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M13_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M13_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M13_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M14_AXI" DATAWIDTH="32" NAME="M14_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M14_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M14_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M14_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M14_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M14_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M14_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M14_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M14_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M14_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M14_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M14_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M14_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M14_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M14_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M14_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M14_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M14_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M14_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M14_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M15_AXI" DATAWIDTH="32" NAME="M15_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M15_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M15_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M15_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M15_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M15_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M15_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M15_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M15_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M15_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M15_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M15_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M15_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M15_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M15_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M15_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M15_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M15_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M15_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M15_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M16_AXI" DATAWIDTH="32" NAME="M16_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M16_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M16_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M16_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M16_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M16_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M16_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M16_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M16_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M16_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M16_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M16_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M16_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M16_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M16_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M16_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M16_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M16_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M16_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M16_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M17_AXI" DATAWIDTH="32" NAME="M17_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M17_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M17_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M17_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M17_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M17_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M17_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M17_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M17_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M17_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M17_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M17_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M17_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M17_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M17_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M17_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M17_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M17_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M17_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M17_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M18_AXI" DATAWIDTH="32" NAME="M18_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M18_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M18_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M18_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M18_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M18_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M18_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M18_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M18_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M18_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M18_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M18_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M18_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M18_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M18_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M18_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M18_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M18_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M18_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M18_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M19_AXI" DATAWIDTH="32" NAME="M19_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M19_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M19_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M19_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M19_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M19_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M19_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M19_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M19_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M19_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M19_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M19_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M19_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M19_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M19_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M19_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M19_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M19_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M19_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M19_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M20_AXI" DATAWIDTH="32" NAME="M20_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M20_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M20_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M20_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M20_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M20_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M20_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M20_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M20_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M20_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M20_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M20_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M20_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M20_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M20_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M20_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M20_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M20_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M20_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M20_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M21_AXI" DATAWIDTH="32" NAME="M21_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M21_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M21_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M21_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M21_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M21_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M21_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M21_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M21_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M21_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M21_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M21_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M21_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M21_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M21_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M21_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M21_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M21_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M21_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M21_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M22_AXI" DATAWIDTH="32" NAME="M22_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M22_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M22_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M22_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M22_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M22_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M22_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M22_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M22_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M22_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M22_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M22_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M22_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M22_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M22_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M22_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M22_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M22_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M22_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M22_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M23_AXI" DATAWIDTH="32" NAME="M23_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M23_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M23_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M23_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M23_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M23_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M23_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M23_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M23_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M23_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M23_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M23_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M23_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M23_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M23_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M23_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M23_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M23_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M23_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M23_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M24_AXI" DATAWIDTH="32" NAME="M24_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M24_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M24_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M24_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M24_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M24_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M24_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M24_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M24_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M24_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M24_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M24_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M24_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M24_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M24_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M24_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M24_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M24_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M24_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M24_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M25_AXI" DATAWIDTH="32" NAME="M25_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M25_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M25_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M25_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M25_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M25_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M25_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M25_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M25_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M25_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M25_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M25_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M25_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M25_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M25_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M25_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M25_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M25_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M25_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M25_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M26_AXI" DATAWIDTH="32" NAME="M26_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M26_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M26_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M26_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M26_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M26_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M26_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M26_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M26_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M26_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M26_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M26_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M26_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M26_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M26_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M26_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M26_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M26_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M26_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M26_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M27_AXI" DATAWIDTH="32" NAME="M27_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M27_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M27_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M27_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M27_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M27_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M27_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M27_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M27_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M27_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M27_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M27_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M27_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M27_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M27_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M27_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M27_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M27_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M27_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M27_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M28_AXI" DATAWIDTH="32" NAME="M28_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M28_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M28_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M28_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M28_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M28_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M28_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M28_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M28_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M28_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M28_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M28_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M28_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M28_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M28_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M28_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M28_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M28_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M28_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M28_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M29_AXI" DATAWIDTH="32" NAME="M29_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M29_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M29_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M29_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M29_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M29_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M29_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M29_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M29_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M29_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M29_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M29_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M29_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M29_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M29_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M29_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M29_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M29_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M29_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M29_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE CONFIGURABLE="TRUE" COREREVISION="6" FULLNAME="/processing_system7_0" HWVERSION="5.5" INSTANCE="processing_system7_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODTYPE="processing_system7" VLNV="xilinx.com:ip:processing_system7:5.5">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=processing_system7;v=v5_3;d=pg082-processing-system7.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_EN_EMIO_PJTAG" VALUE="0"/>
        <PARAMETER NAME="C_EN_EMIO_ENET0" VALUE="0"/>
        <PARAMETER NAME="C_EN_EMIO_ENET1" VALUE="0"/>
        <PARAMETER NAME="C_EN_EMIO_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_BUFFER_FIFO_SIZE" VALUE="128"/>
        <PARAMETER NAME="USE_TRACE_DATA_EDGE_DETECTOR" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_PIPELINE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_TRACE_BUFFER_CLOCK_DELAY" VALUE="12"/>
        <PARAMETER NAME="C_EMIO_GPIO_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_INCLUDE_ACP_TRANS_CHECK" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_ACP_USER_VAL" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ACP_ARUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="C_S_AXI_ACP_AWUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="C_M_AXI_GP0_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M_AXI_GP0_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_GP1_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M_AXI_GP1_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_GP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_GP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_ACP_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_S_AXI_HP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP0_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_HP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP1_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_HP2_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP2_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_HP3_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP3_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GP0_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M_AXI_GP1_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_NUM_F2P_INTR_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_IRQ_F2P_MODE" VALUE="DIRECT"/>
        <PARAMETER NAME="C_DQ_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DQS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_DM_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MIO_PRIMITIVE" VALUE="54"/>
        <PARAMETER NAME="C_TRACE_INTERNAL_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_USE_AXI_NONSECURE" VALUE="0"/>
        <PARAMETER NAME="C_USE_M_AXI_GP0" VALUE="1"/>
        <PARAMETER NAME="C_USE_M_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_GP0" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP0" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP1" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP2" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP3" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_ACP" VALUE="0"/>
        <PARAMETER NAME="C_PS7_SI_REV" VALUE="PRODUCTION"/>
        <PARAMETER NAME="C_FCLK_CLK0_BUF" VALUE="TRUE"/>
        <PARAMETER NAME="C_FCLK_CLK1_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_FCLK_CLK2_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_FCLK_CLK3_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_PACKAGE_NAME" VALUE="clg400"/>
        <PARAMETER NAME="C_GP0_EN_MODIFIABLE_TXN" VALUE="1"/>
        <PARAMETER NAME="C_GP1_EN_MODIFIABLE_TXN" VALUE="1"/>
        <PARAMETER NAME="PCW_DDR_RAM_BASEADDR" VALUE="0x00100000"/>
        <PARAMETER NAME="PCW_DDR_RAM_HIGHADDR" VALUE="0x1FFFFFFF"/>
        <PARAMETER NAME="PCW_UART0_BASEADDR" VALUE="0xE0000000"/>
        <PARAMETER NAME="PCW_UART0_HIGHADDR" VALUE="0xE0000FFF"/>
        <PARAMETER NAME="PCW_UART1_BASEADDR" VALUE="0xE0001000"/>
        <PARAMETER NAME="PCW_UART1_HIGHADDR" VALUE="0xE0001FFF"/>
        <PARAMETER NAME="PCW_I2C0_BASEADDR" VALUE="0xE0004000"/>
        <PARAMETER NAME="PCW_I2C0_HIGHADDR" VALUE="0xE0004FFF"/>
        <PARAMETER NAME="PCW_I2C1_BASEADDR" VALUE="0xE0005000"/>
        <PARAMETER NAME="PCW_I2C1_HIGHADDR" VALUE="0xE0005FFF"/>
        <PARAMETER NAME="PCW_SPI0_BASEADDR" VALUE="0xE0006000"/>
        <PARAMETER NAME="PCW_SPI0_HIGHADDR" VALUE="0xE0006FFF"/>
        <PARAMETER NAME="PCW_SPI1_BASEADDR" VALUE="0xE0007000"/>
        <PARAMETER NAME="PCW_SPI1_HIGHADDR" VALUE="0xE0007FFF"/>
        <PARAMETER NAME="PCW_CAN0_BASEADDR" VALUE="0xE0008000"/>
        <PARAMETER NAME="PCW_CAN0_HIGHADDR" VALUE="0xE0008FFF"/>
        <PARAMETER NAME="PCW_CAN1_BASEADDR" VALUE="0xE0009000"/>
        <PARAMETER NAME="PCW_CAN1_HIGHADDR" VALUE="0xE0009FFF"/>
        <PARAMETER NAME="PCW_GPIO_BASEADDR" VALUE="0xE000A000"/>
        <PARAMETER NAME="PCW_GPIO_HIGHADDR" VALUE="0xE000AFFF"/>
        <PARAMETER NAME="PCW_ENET0_BASEADDR" VALUE="0xE000B000"/>
        <PARAMETER NAME="PCW_ENET0_HIGHADDR" VALUE="0xE000BFFF"/>
        <PARAMETER NAME="PCW_ENET1_BASEADDR" VALUE="0xE000C000"/>
        <PARAMETER NAME="PCW_ENET1_HIGHADDR" VALUE="0xE000CFFF"/>
        <PARAMETER NAME="PCW_SDIO0_BASEADDR" VALUE="0xE0100000"/>
        <PARAMETER NAME="PCW_SDIO0_HIGHADDR" VALUE="0xE0100FFF"/>
        <PARAMETER NAME="PCW_SDIO1_BASEADDR" VALUE="0xE0101000"/>
        <PARAMETER NAME="PCW_SDIO1_HIGHADDR" VALUE="0xE0101FFF"/>
        <PARAMETER NAME="PCW_USB0_BASEADDR" VALUE="0xE0102000"/>
        <PARAMETER NAME="PCW_USB0_HIGHADDR" VALUE="0xE0102fff"/>
        <PARAMETER NAME="PCW_USB1_BASEADDR" VALUE="0xE0103000"/>
        <PARAMETER NAME="PCW_USB1_HIGHADDR" VALUE="0xE0103fff"/>
        <PARAMETER NAME="PCW_TTC0_BASEADDR" VALUE="0xE0104000"/>
        <PARAMETER NAME="PCW_TTC0_HIGHADDR" VALUE="0xE0104fff"/>
        <PARAMETER NAME="PCW_TTC1_BASEADDR" VALUE="0xE0105000"/>
        <PARAMETER NAME="PCW_TTC1_HIGHADDR" VALUE="0xE0105fff"/>
        <PARAMETER NAME="PCW_FCLK_CLK0_BUF" VALUE="TRUE"/>
        <PARAMETER NAME="PCW_FCLK_CLK1_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PCW_FCLK_CLK2_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PCW_FCLK_CLK3_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_FREQ_MHZ" VALUE="525"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BANK_ADDR_COUNT" VALUE="3"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ROW_ADDR_COUNT" VALUE="15"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_COL_ADDR_COUNT" VALUE="10"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CL" VALUE="7"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CWL" VALUE="6"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RCD" VALUE="7"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RP" VALUE="7"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RC" VALUE="48.91"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RAS_MIN" VALUE="35.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_FAW" VALUE="40.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_AL" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0" VALUE="0.040"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1" VALUE="0.058"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2" VALUE="-0.009"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3" VALUE="-0.033"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY0" VALUE="0.223"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY1" VALUE="0.212"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY2" VALUE="0.085"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY3" VALUE="0.092"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_0_LENGTH_MM" VALUE="15.6"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_1_LENGTH_MM" VALUE="18.8"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_2_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_3_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_0_LENGTH_MM" VALUE="16.5"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_1_LENGTH_MM" VALUE="18"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_2_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_3_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM" VALUE="25.8"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM" VALUE="25.8"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH" VALUE="105.056"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH" VALUE="66.904"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH" VALUE="89.1715"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH" VALUE="113.63"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH" VALUE="98.503"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH" VALUE="68.5855"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH" VALUE="90.295"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH" VALUE="103.977"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH" VALUE="80.4535"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH" VALUE="80.4535"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH" VALUE="80.4535"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH" VALUE="80.4535"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0" VALUE="0.040"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1" VALUE="0.058"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2" VALUE="-0.009"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3" VALUE="-0.033"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY0" VALUE="0.223"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY1" VALUE="0.212"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY2" VALUE="0.085"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY3" VALUE="0.092"/>
        <PARAMETER NAME="PCW_CPU_CPU_6X4X_MAX_RANGE" VALUE="667"/>
        <PARAMETER NAME="PCW_CRYSTAL_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_APU_PERIPHERAL_FREQMHZ" VALUE="650"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_FREQMHZ" VALUE="10.159"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_USB0_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_USB1_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_FREQMHZ" VALUE="166.666666"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_CAN0_PERIPHERAL_FREQMHZ" VALUE="-1"/>
        <PARAMETER NAME="PCW_CAN1_PERIPHERAL_FREQMHZ" VALUE="-1"/>
        <PARAMETER NAME="PCW_I2C_PERIPHERAL_FREQMHZ" VALUE="25"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_PCAP_PERIPHERAL_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PCW_TPIU_PERIPHERAL_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PCW_FPGA0_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_FPGA1_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_FPGA2_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_FPGA3_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_ACT_APU_PERIPHERAL_FREQMHZ" VALUE="650.000000"/>
        <PARAMETER NAME="PCW_UIPARAM_ACT_DDR_FREQ_MHZ" VALUE="525.000000"/>
        <PARAMETER NAME="PCW_ACT_DCI_PERIPHERAL_FREQMHZ" VALUE="10.096154"/>
        <PARAMETER NAME="PCW_ACT_QSPI_PERIPHERAL_FREQMHZ" VALUE="200.000000"/>
        <PARAMETER NAME="PCW_ACT_SMC_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_ENET0_PERIPHERAL_FREQMHZ" VALUE="125.000000"/>
        <PARAMETER NAME="PCW_ACT_ENET1_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_USB0_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_ACT_USB1_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_ACT_SDIO_PERIPHERAL_FREQMHZ" VALUE="50.000000"/>
        <PARAMETER NAME="PCW_ACT_UART_PERIPHERAL_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PCW_ACT_SPI_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_CAN_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_CAN0_PERIPHERAL_FREQMHZ" VALUE="23.8095"/>
        <PARAMETER NAME="PCW_ACT_CAN1_PERIPHERAL_FREQMHZ" VALUE="23.8095"/>
        <PARAMETER NAME="PCW_ACT_I2C_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_ACT_WDT_PERIPHERAL_FREQMHZ" VALUE="108.333336"/>
        <PARAMETER NAME="PCW_ACT_TTC_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_ACT_PCAP_PERIPHERAL_FREQMHZ" VALUE="200.000000"/>
        <PARAMETER NAME="PCW_ACT_TPIU_PERIPHERAL_FREQMHZ" VALUE="200.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ" VALUE="108.333336"/>
        <PARAMETER NAME="PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ" VALUE="108.333336"/>
        <PARAMETER NAME="PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ" VALUE="108.333336"/>
        <PARAMETER NAME="PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ" VALUE="108.333336"/>
        <PARAMETER NAME="PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ" VALUE="108.333336"/>
        <PARAMETER NAME="PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ" VALUE="108.333336"/>
        <PARAMETER NAME="PCW_CLK0_FREQ" VALUE="100000000"/>
        <PARAMETER NAME="PCW_CLK1_FREQ" VALUE="10000000"/>
        <PARAMETER NAME="PCW_CLK2_FREQ" VALUE="10000000"/>
        <PARAMETER NAME="PCW_CLK3_FREQ" VALUE="10000000"/>
        <PARAMETER NAME="PCW_OVERRIDE_BASIC_CLOCK" VALUE="0"/>
        <PARAMETER NAME="PCW_CPU_PERIPHERAL_DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PCW_DDR_PERIPHERAL_DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_DIVISOR0" VALUE="20"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_DIVISOR0" VALUE="10"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK0_PERIPHERAL_DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PCW_FCLK1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK2_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK3_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK0_PERIPHERAL_DIVISOR1" VALUE="2"/>
        <PARAMETER NAME="PCW_FCLK1_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK2_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK3_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_DIVISOR0" VALUE="8"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_TPIU_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_DIVISOR0" VALUE="52"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_DIVISOR1" VALUE="2"/>
        <PARAMETER NAME="PCW_PCAP_PERIPHERAL_DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_ARMPLL_CTRL_FBDIV" VALUE="26"/>
        <PARAMETER NAME="PCW_IOPLL_CTRL_FBDIV" VALUE="20"/>
        <PARAMETER NAME="PCW_DDRPLL_CTRL_FBDIV" VALUE="21"/>
        <PARAMETER NAME="PCW_CPU_CPU_PLL_FREQMHZ" VALUE="1300.000"/>
        <PARAMETER NAME="PCW_IO_IO_PLL_FREQMHZ" VALUE="1000.000"/>
        <PARAMETER NAME="PCW_DDR_DDR_PLL_FREQMHZ" VALUE="1050.000"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_VALID" VALUE="0"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_VALID" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_VALID" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_VALID" VALUE="0"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_VALID" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_EMIO_CAN0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_CAN1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_ENET0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_ENET1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_PTP_ENET0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_PTP_ENET1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_GPIO" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_I2C0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_I2C1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_PJTAG" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SDIO0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_CD_SDIO0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_WP_SDIO0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_CD_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_WP_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SPI0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SPI1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_MODEM_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_MODEM_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_TTC0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_TTC1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_WDT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_TRACE" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_AXI_NONSECURE" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_M_AXI_GP0" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_M_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_GP0" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_ACP" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP0" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP2" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP3" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_GP0_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_GP1_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_HP0_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_HP1_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_HP2_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_HP3_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_USE_DMA0" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA2" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA3" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_TRACE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_PIPELINE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="PCW_INCLUDE_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_BUFFER_FIFO_SIZE" VALUE="128"/>
        <PARAMETER NAME="PCW_USE_TRACE_DATA_EDGE_DETECTOR" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_BUFFER_CLOCK_DELAY" VALUE="12"/>
        <PARAMETER NAME="PCW_USE_CROSS_TRIGGER" VALUE="0"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USE_DEBUG" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_CR_FABRIC" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_AXI_FABRIC_IDLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DDR_BYPASS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_FABRIC_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_PROC_EVENT_BUS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_EXPANDED_IOP" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_HIGH_OCM" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_PS_SLCR_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_EXPANDED_PS_SLCR_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_CORESIGHT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SRAM_INT" VALUE="0"/>
        <PARAMETER NAME="PCW_GPIO_EMIO_GPIO_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_GP0_NUM_WRITE_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_GP0_NUM_READ_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_GP1_NUM_WRITE_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_GP1_NUM_READ_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_UART0_BAUD_RATE" VALUE="115200"/>
        <PARAMETER NAME="PCW_UART1_BAUD_RATE" VALUE="115200"/>
        <PARAMETER NAME="PCW_EN_4K_TIMER" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_SUPPORT_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_SUPPORT_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_S_AXI_GP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_GP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="PCW_INCLUDE_ACP_TRANS_CHECK" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DEFAULT_ACP_USER_VAL" VALUE="0"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_ARUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_AWUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="PCW_S_AXI_HP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP0_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_S_AXI_HP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP1_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_S_AXI_HP2_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP2_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_S_AXI_HP3_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP3_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_NUM_F2P_INTR_INPUTS" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_DDR" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_SMC" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_QSPI" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_CAN0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CAN1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_ENET0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_ENET1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_GPIO" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_I2C0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_I2C1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_PJTAG" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_SDIO0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_SPI0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_SPI1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_UART0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_MODEM_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_MODEM_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_TTC0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_TTC1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_WDT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_TRACE" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_USB0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_USB1" VALUE="0"/>
        <PARAMETER NAME="PCW_DQ_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCW_DQS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="PCW_DM_WIDTH" VALUE="4"/>
        <PARAMETER NAME="PCW_MIO_PRIMITIVE" VALUE="54"/>
        <PARAMETER NAME="PCW_EN_CLK0_PORT" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_CLK1_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLK2_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLK3_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_RST0_PORT" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_RST1_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_RST2_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_RST3_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG0_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG1_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG2_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG3_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC_ABORT_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC2_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC3_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC4_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC5_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC6_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC7_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SMC_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_QSPI_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_CTI_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_GPIO_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_USB0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_ENET0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SDIO0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_I2C0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SPI0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_UART0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_CAN0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_USB1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_ENET1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SDIO1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_I2C1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SPI1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_UART1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_CAN1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_IRQ_F2P_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_IRQ_F2P_MODE" VALUE="DIRECT"/>
        <PARAMETER NAME="PCW_CORE0_FIQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CORE0_IRQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CORE1_FIQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CORE1_IRQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_VALUE_SILVERSION" VALUE="3"/>
        <PARAMETER NAME="PCW_GP0_EN_MODIFIABLE_TXN" VALUE="1"/>
        <PARAMETER NAME="PCW_GP1_EN_MODIFIABLE_TXN" VALUE="1"/>
        <PARAMETER NAME="PCW_IMPORT_BOARD_PRESET" VALUE="None"/>
        <PARAMETER NAME="PCW_PERIPHERAL_BOARD_PRESET" VALUE="part0"/>
        <PARAMETER NAME="PCW_PRESET_BANK0_VOLTAGE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_PRESET_BANK1_VOLTAGE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ADV_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_MEMORY_TYPE" VALUE="DDR 3"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ECC" VALUE="Disabled"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BUS_WIDTH" VALUE="16 Bit"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BL" VALUE="8"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_HIGH_TEMP" VALUE="Normal (0-85)"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_PARTNO" VALUE="MT41J256M16 RE-125"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DRAM_WIDTH" VALUE="16 Bits"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DEVICE_CAPACITY" VALUE="4096 MBits"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_SPEED_BIN" VALUE="DDR3_1066F"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_TRAIN_READ_GATE" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_TRAIN_DATA_EYE" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_STOP_EN" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_USE_INTERNAL_VREF" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PORT0_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PORT1_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PORT2_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PORT3_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_HPRLPR_QUEUE_PARTITION" VALUE="HPR(0)/LPR(32)"/>
        <PARAMETER NAME="PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL" VALUE="2"/>
        <PARAMETER NAME="PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL" VALUE="15"/>
        <PARAMETER NAME="PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL" VALUE="2"/>
        <PARAMETER NAME="PCW_NAND_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NAND_NAND_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NAND_GRP_D8_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NAND_GRP_D8_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_NOR_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_A25_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_A25_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_INT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_INT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_QSPI_IO" VALUE="MIO 1 .. 6"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SINGLE_SS_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SINGLE_SS_IO" VALUE="MIO 1 .. 6"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SINGLE_QSPI_DATA_MODE" VALUE="x4"/>
        <PARAMETER NAME="PCW_DUAL_STACK_QSPI_DATA_MODE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DUAL_PARALLEL_QSPI_DATA_MODE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_GRP_IO1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_QSPI_GRP_IO1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_GRP_FBCLK_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_GRP_FBCLK_IO" VALUE="MIO 8"/>
        <PARAMETER NAME="PCW_QSPI_INTERNAL_HIGHADDRESS" VALUE="0xFCFFFFFF"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_ENET0_IO" VALUE="MIO 16 .. 27"/>
        <PARAMETER NAME="PCW_ENET0_GRP_MDIO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_GRP_MDIO_IO" VALUE="MIO 52 .. 53"/>
        <PARAMETER NAME="PCW_ENET_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET_RESET_SELECT" VALUE="Share reset pin"/>
        <PARAMETER NAME="PCW_ENET0_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_RESET_IO" VALUE="MIO 9"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET1_ENET1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_ENET1_GRP_MDIO_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET1_GRP_MDIO_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_ENET1_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET1_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SD0_SD0_IO" VALUE="MIO 40 .. 45"/>
        <PARAMETER NAME="PCW_SD0_GRP_CD_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SD0_GRP_CD_IO" VALUE="MIO 47"/>
        <PARAMETER NAME="PCW_SD0_GRP_WP_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD0_GRP_WP_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD0_GRP_POW_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD0_GRP_POW_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_SD1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_GRP_CD_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_GRP_CD_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_GRP_WP_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_GRP_WP_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_GRP_POW_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_GRP_POW_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_UART0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_UART0_UART0_IO" VALUE="MIO 14 .. 15"/>
        <PARAMETER NAME="PCW_UART0_GRP_FULL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UART0_GRP_FULL_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_UART1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UART1_UART1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_UART1_GRP_FULL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UART1_GRP_FULL_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI0_SPI0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS2_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI1_SPI1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS2_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN0_CAN0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN0_GRP_CLK_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN0_GRP_CLK_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN1_CAN1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN1_GRP_CLK_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN1_GRP_CLK_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_TRACE_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_2BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_2BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_4BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_4BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_8BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_8BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_16BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_16BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_32BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_32BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_INTERNAL_WIDTH" VALUE="2"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_WDT_WDT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TTC0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TTC0_TTC0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TTC1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TTC1_TTC1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_PJTAG_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_PJTAG_PJTAG_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USB0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_USB0_USB0_IO" VALUE="MIO 28 .. 39"/>
        <PARAMETER NAME="PCW_USB_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_USB_RESET_SELECT" VALUE="Share reset pin"/>
        <PARAMETER NAME="PCW_USB0_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_USB0_RESET_IO" VALUE="MIO 46"/>
        <PARAMETER NAME="PCW_USB1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USB1_USB1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USB1_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USB1_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C0_I2C0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C0_GRP_INT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C0_GRP_INT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C0_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C0_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C1_I2C1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C1_GRP_INT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C1_GRP_INT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_I2C_RESET_SELECT" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C1_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C1_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_GPIO_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_GPIO_MIO_GPIO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_GPIO_MIO_GPIO_IO" VALUE="MIO"/>
        <PARAMETER NAME="PCW_GPIO_EMIO_GPIO_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_GPIO_EMIO_GPIO_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_APU_CLK_RATIO_ENABLE" VALUE="6:2:1"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_FREQMHZ" VALUE="1000 Mbps"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_FREQMHZ" VALUE="1000 Mbps"/>
        <PARAMETER NAME="PCW_CPU_PERIPHERAL_CLKSRC" VALUE="ARM PLL"/>
        <PARAMETER NAME="PCW_DDR_PERIPHERAL_CLKSRC" VALUE="DDR PLL"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK0_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK1_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK2_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK3_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_CAN0_PERIPHERAL_CLKSRC" VALUE="External"/>
        <PARAMETER NAME="PCW_CAN1_PERIPHERAL_CLKSRC" VALUE="External"/>
        <PARAMETER NAME="PCW_TPIU_PERIPHERAL_CLKSRC" VALUE="External"/>
        <PARAMETER NAME="PCW_TTC0_CLK0_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC0_CLK1_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC0_CLK2_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC1_CLK0_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC1_CLK1_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC1_CLK2_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_CLKSRC" VALUE="DDR PLL"/>
        <PARAMETER NAME="PCW_PCAP_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_USB_RESET_POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PCW_ENET_RESET_POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PCW_I2C_RESET_POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PCW_MIO_0_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_0_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_0_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_0_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_1_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_1_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_1_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_1_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_2_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_2_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_2_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_2_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_3_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_3_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_3_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_3_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_4_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_4_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_4_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_4_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_5_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_5_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_5_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_5_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_6_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_6_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_6_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_6_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_7_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_7_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_7_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_7_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_8_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_8_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_8_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_8_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_9_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_9_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_9_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_9_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_10_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_10_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_10_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_10_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_11_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_11_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_11_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_11_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_12_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_12_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_12_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_12_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_13_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_13_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_13_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_13_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_14_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_14_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_14_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_14_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_15_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_15_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_15_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_15_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_16_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_16_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_16_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_16_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_17_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_17_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_17_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_17_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_18_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_18_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_18_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_18_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_19_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_19_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_19_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_19_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_20_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_20_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_20_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_20_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_21_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_21_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_21_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_21_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_22_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_22_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_22_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_22_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_23_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_23_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_23_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_23_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_24_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_24_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_24_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_24_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_25_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_25_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_25_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_25_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_26_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_26_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_26_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_26_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_27_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_27_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_27_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_27_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_28_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_28_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_28_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_28_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_29_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_29_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_29_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_29_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_30_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_30_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_30_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_30_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_31_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_31_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_31_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_31_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_32_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_32_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_32_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_32_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_33_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_33_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_33_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_33_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_34_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_34_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_34_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_34_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_35_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_35_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_35_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_35_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_36_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_36_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_36_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_36_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_37_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_37_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_37_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_37_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_38_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_38_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_38_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_38_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_39_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_39_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_39_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_39_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_40_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_40_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_40_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_40_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_41_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_41_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_41_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_41_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_42_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_42_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_42_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_42_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_43_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_43_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_43_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_43_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_44_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_44_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_44_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_44_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_45_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_45_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_45_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_45_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_46_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_46_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_46_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_46_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_47_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_47_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_47_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_47_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_48_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_48_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_48_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_48_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_49_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_49_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_49_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_49_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_50_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_50_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_50_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_50_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_51_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_51_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_51_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_51_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_52_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_52_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_52_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_52_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_53_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_53_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_53_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_53_SLEW" VALUE="slow"/>
        <PARAMETER NAME="preset" VALUE="None"/>
        <PARAMETER NAME="PCW_UIPARAM_GENERATE_SUMMARY" VALUE="NA"/>
        <PARAMETER NAME="PCW_MIO_TREE_PERIPHERALS" VALUE="GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0"/>
        <PARAMETER NAME="PCW_MIO_TREE_SIGNALS" VALUE="gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio"/>
        <PARAMETER NAME="PCW_PS7_SI_REV" VALUE="PRODUCTION"/>
        <PARAMETER NAME="PCW_FPGA_FCLK0_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_FPGA_FCLK1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_FPGA_FCLK2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_FPGA_FCLK3_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS0_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS1_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_RR" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_AR" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_CLR" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_REA" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T0" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T1" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T2" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T3" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T4" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T5" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T6" VALUE="NA"/>
        <PARAMETER NAME="PCW_PACKAGE_NAME" VALUE="clg400"/>
        <PARAMETER NAME="PCW_PLL_BYPASSMODE_ENABLE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="SP_OV_processing_system7_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="1" NAME="USB0_PORT_INDCTL" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="USB0_VBUS_PWRSELECT" SIGIS="undef"/>
        <PORT DIR="I" NAME="USB0_VBUS_PWRFAULT" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_GP0_ARVALID" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_AWVALID" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_BREADY" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_RREADY" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_WLAST" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_WVALID" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP0_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP0_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP0_WID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP0_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP0_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP0_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="1e+08" DIR="I" NAME="M_AXI_GP0_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_ARREADY" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_AWREADY" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_BVALID" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_RLAST" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_RVALID" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_WREADY" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M_AXI_GP0_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M_AXI_GP0_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_GP0_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_GP0_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_GP0_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="1e+08" DIR="O" NAME="FCLK_CLK0" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ACLK"/>
            <CONNECTION INSTANCE="T_UTIL" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="T_RDY_U" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="aclk"/>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aclk"/>
            <CONNECTION INSTANCE="DELAYTIMER_CLK" PORT="clk_in1"/>
            <CONNECTION INSTANCE="REF_CLK" PORT="clk_in1"/>
            <CONNECTION INSTANCE="DESERIALIZER_CLOCK" PORT="clk_in1"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M25_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M26_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M27_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M28_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M29_ACLK"/>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="aclk"/>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="aclk"/>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="aclk"/>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FCLK_RESET0_N" SIGIS="rst" SIGNAME="processing_system7_0_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="DELAYTIMER_CLK" PORT="resetn"/>
            <CONNECTION INSTANCE="REF_CLK" PORT="resetn"/>
            <CONNECTION INSTANCE="DESERIALIZER_CLOCK" PORT="resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="53" NAME="MIO" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_MIO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SP_OV_imp" PORT="FIXED_IO_mio"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_CAS_n" SIGIS="undef" SIGNAME="processing_system7_0_DDR_CAS_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SP_OV_imp" PORT="DDR_cas_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_CKE" SIGIS="undef" SIGNAME="processing_system7_0_DDR_CKE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SP_OV_imp" PORT="DDR_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_Clk_n" SIGIS="clk" SIGNAME="processing_system7_0_DDR_Clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SP_OV_imp" PORT="DDR_ck_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_Clk" SIGIS="clk" SIGNAME="processing_system7_0_DDR_Clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SP_OV_imp" PORT="DDR_ck_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_CS_n" SIGIS="undef" SIGNAME="processing_system7_0_DDR_CS_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SP_OV_imp" PORT="DDR_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_DRSTB" SIGIS="rst" SIGNAME="processing_system7_0_DDR_DRSTB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SP_OV_imp" PORT="DDR_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_ODT" SIGIS="undef" SIGNAME="processing_system7_0_DDR_ODT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SP_OV_imp" PORT="DDR_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_RAS_n" SIGIS="undef" SIGNAME="processing_system7_0_DDR_RAS_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SP_OV_imp" PORT="DDR_ras_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_WEB" SIGIS="undef" SIGNAME="processing_system7_0_DDR_WEB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SP_OV_imp" PORT="DDR_we_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="2" NAME="DDR_BankAddr" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_BankAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SP_OV_imp" PORT="DDR_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="14" NAME="DDR_Addr" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SP_OV_imp" PORT="DDR_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_VRN" SIGIS="undef" SIGNAME="processing_system7_0_DDR_VRN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SP_OV_imp" PORT="FIXED_IO_ddr_vrn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_VRP" SIGIS="undef" SIGNAME="processing_system7_0_DDR_VRP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SP_OV_imp" PORT="FIXED_IO_ddr_vrp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="3" NAME="DDR_DM" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SP_OV_imp" PORT="DDR_dm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="31" NAME="DDR_DQ" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SP_OV_imp" PORT="DDR_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="3" NAME="DDR_DQS_n" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DQS_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SP_OV_imp" PORT="DDR_dqs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="3" NAME="DDR_DQS" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DQS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SP_OV_imp" PORT="DDR_dqs_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="PS_SRSTB" SIGIS="undef" SIGNAME="processing_system7_0_PS_SRSTB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SP_OV_imp" PORT="FIXED_IO_ps_srstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="PS_CLK" SIGIS="undef" SIGNAME="processing_system7_0_PS_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SP_OV_imp" PORT="FIXED_IO_ps_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="PS_PORB" SIGIS="undef" SIGNAME="processing_system7_0_PS_PORB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SP_OV_imp" PORT="FIXED_IO_ps_porb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processing_system7_0_DDR" DATAWIDTH="8" NAME="DDR" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddrx:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
          <PARAMETER NAME="MEMORY_PART"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CAS_N" PHYSICAL="DDR_CAS_n"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="DDR_CKE"/>
            <PORTMAP LOGICAL="CK_N" PHYSICAL="DDR_Clk_n"/>
            <PORTMAP LOGICAL="CK_P" PHYSICAL="DDR_Clk"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR_CS_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR_DRSTB"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="DDR_ODT"/>
            <PORTMAP LOGICAL="RAS_N" PHYSICAL="DDR_RAS_n"/>
            <PORTMAP LOGICAL="WE_N" PHYSICAL="DDR_WEB"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="DDR_BankAddr"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="DDR_Addr"/>
            <PORTMAP LOGICAL="DM" PHYSICAL="DDR_DM"/>
            <PORTMAP LOGICAL="DQ" PHYSICAL="DDR_DQ"/>
            <PORTMAP LOGICAL="DQS_N" PHYSICAL="DDR_DQS_n"/>
            <PORTMAP LOGICAL="DQS_P" PHYSICAL="DDR_DQS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_system7_0_FIXED_IO" NAME="FIXED_IO" TYPE="INITIATOR" VLNV="xilinx.com:display_processing_system7:fixedio:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="MIO" PHYSICAL="MIO"/>
            <PORTMAP LOGICAL="DDR_VRN" PHYSICAL="DDR_VRN"/>
            <PORTMAP LOGICAL="DDR_VRP" PHYSICAL="DDR_VRP"/>
            <PORTMAP LOGICAL="PS_SRSTB" PHYSICAL="PS_SRSTB"/>
            <PORTMAP LOGICAL="PS_CLK" PHYSICAL="PS_CLK"/>
            <PORTMAP LOGICAL="PS_PORB" PHYSICAL="PS_PORB"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="USBIND_0" TYPE="INITIATOR" VLNV="xilinx.com:display_processing_system7:usbctrl:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PORT_INDCTL" PHYSICAL="USB0_PORT_INDCTL"/>
            <PORTMAP LOGICAL="VBUS_PWRSELECT" PHYSICAL="USB0_VBUS_PWRSELECT"/>
            <PORTMAP LOGICAL="VBUS_PWRFAULT" PHYSICAL="USB0_VBUS_PWRFAULT"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_system7_0_M_AXI_GP0" DATAWIDTH="32" NAME="M_AXI_GP0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI3"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1e+08"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="12"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SP_OV_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_GP0_ARVALID"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_GP0_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_GP0_BREADY"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_GP0_RREADY"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_GP0_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_GP0_WVALID"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_GP0_ARID"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_GP0_AWID"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="M_AXI_GP0_WID"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_GP0_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_GP0_ARLOCK"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_GP0_ARSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_GP0_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_GP0_AWLOCK"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_GP0_AWSIZE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_GP0_ARPROT"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_GP0_AWPROT"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_GP0_ARADDR"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_GP0_AWADDR"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_GP0_WDATA"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_GP0_ARCACHE"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_GP0_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_GP0_ARQOS"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_GP0_AWCACHE"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_GP0_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_GP0_AWQOS"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_GP0_WSTRB"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_GP0_ARREADY"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_GP0_AWREADY"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_GP0_BVALID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_GP0_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_GP0_RVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_GP0_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_GP0_BID"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_GP0_RID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_GP0_BRESP"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_GP0_RRESP"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_GP0_RDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x41200000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4120FFFF" INSTANCE="T_RDY_U" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x41210000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4121FFFF" INSTANCE="T_UTIL" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C0FFFF" INSTANCE="DDS_AXI_PERIPH_wrapp_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="aux_0"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C10000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C1FFFF" INSTANCE="DDS_AXI_PERIPH_wrapp_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="aux_1"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C20000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C2FFFF" INSTANCE="DDS_AXI_PERIPH_wrapp_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="aux_2"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C30000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C3FFFF" INSTANCE="DDS_AXI_PERIPH_wrapp_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="aux_3"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C40000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C4FFFF" INSTANCE="DDS_AXI_PERIPH_wrapp_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="ph_0"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C50000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C5FFFF" INSTANCE="DDS_AXI_PERIPH_wrapp_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="ph_1"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C60000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C6FFFF" INSTANCE="DDS_AXI_PERIPH_wrapp_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="ph_2"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C70000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C7FFFF" INSTANCE="DDS_AXI_PERIPH_wrapp_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="ph_3"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C80000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C8FFFF" INSTANCE="DDS_AXI_PERIPH_wrapp_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="util"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C90000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C9FFFF" INSTANCE="DESERIALIZER_B_wrapp_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="IDELAY_TAPS"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43CA0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43CAFFFF" INSTANCE="P_COUNTER_wrapper_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="data"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43CB0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43CBFFFF" INSTANCE="P_COUNTER_wrapper_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="data1"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43CC0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43CCFFFF" INSTANCE="P_COUNTER_wrapper_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="data2"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43CD0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43CDFFFF" INSTANCE="P_COUNTER_wrapper_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="data3"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43CE0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43CEFFFF" INSTANCE="P_COUNTER_wrapper_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="util"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43CF0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43CFFFFF" INSTANCE="P_COUNTER_wrapper_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="util1"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43D00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43D0FFFF" INSTANCE="P_COUNTER_wrapper_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="util2"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43D10000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43D1FFFF" INSTANCE="P_COUNTER_wrapper_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="util3"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43D20000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43D2FFFF" INSTANCE="SDDR_AXI_ST_wrapper_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="ST_DATA"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43D30000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43D3FFFF" INSTANCE="SDDR_AXI_ST_wrapper_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="ST_UTIL"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43D40000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43D4FFFF" INSTANCE="SDDR_CT_AXI_wrapper_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="CT_DATA"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43D50000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43D5FFFF" INSTANCE="SDDR_CT_AXI_wrapper_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="CT_UTIL"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43D60000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43D6FFFF" INSTANCE="SDDR_TT_AXI_wrapper_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="TT_CONFIG"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43D70000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43D7FFFF" INSTANCE="SDDR_TT_AXI_wrapper_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="TT_DATA0"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43D80000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43D8FFFF" INSTANCE="SDDR_TT_AXI_wrapper_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="TT_DATA1"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43D90000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43D9FFFF" INSTANCE="SDDR_TT_AXI_wrapper_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="TT_DELAY"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43DA0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43DAFFFF" INSTANCE="SDDR_TT_AXI_wrapper_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="TT_UTIL"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43DB0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43DBFFFF" INSTANCE="DESERIALIZER_B_wrapp_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="IDELAY_DEBUG"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="T_RDY_U"/>
        <PERIPHERAL INSTANCE="T_UTIL"/>
        <PERIPHERAL INSTANCE="DDS_AXI_PERIPH_wrapp_0"/>
        <PERIPHERAL INSTANCE="DESERIALIZER_B_wrapp_0"/>
        <PERIPHERAL INSTANCE="P_COUNTER_wrapper_0"/>
        <PERIPHERAL INSTANCE="SDDR_AXI_ST_wrapper_0"/>
        <PERIPHERAL INSTANCE="SDDR_CT_AXI_wrapper_0"/>
        <PERIPHERAL INSTANCE="SDDR_TT_AXI_wrapper_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/rst_ps7_0_100M" HWVERSION="5.0" INSTANCE="rst_ps7_0_100M" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="SP_OV_rst_ps7_0_100M_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="1e+08" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="processing_system7_0_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_RESET0_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="T_UTIL" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="T_RDY_U" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="P_COUNTER_wrapper_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M09_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M10_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M11_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M12_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M13_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M14_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M15_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M16_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M17_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M18_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M19_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M20_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M21_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M22_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M23_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M24_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M25_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M26_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M27_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M28_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M29_ARESETN"/>
            <CONNECTION INSTANCE="SDDR_AXI_ST_wrapper_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="SDDR_CT_AXI_wrapper_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="SDDR_TT_AXI_wrapper_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlconcat_0" HWVERSION="2.1" INSTANCE="xlconcat_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="4"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="SP_OV_xlconcat_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="DELAYTIMER_CLK_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DELAYTIMER_CLK" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="REF_CLK_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="REF_CLK" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="DESERIALIZER_CLOCK_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_CLOCK" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="DDS_AXI_PERIPH_wrapp_0_DONE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDS_AXI_PERIPH_wrapp_0" PORT="DONE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DEBUG"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="5"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x00"/>
        <PARAMETER NAME="Component_Name" VALUE="SP_OV_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="4" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="BITSLIP"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/xlconstant_1" HWVERSION="1.1" INSTANCE="xlconstant_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="SP_OV_xlconstant_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DESERIALIZER_B_wrapp_0" PORT="resetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
