#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul  3 17:22:02 2019
# Process ID: 11612
# Current directory: /media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.runs/synth_1
# Command line: vivado -log xilinx_dma_pcie_ep.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source xilinx_dma_pcie_ep.tcl
# Log file: /media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.runs/synth_1/xilinx_dma_pcie_ep.vds
# Journal file: /media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source xilinx_dma_pcie_ep.tcl -notrace
Command: synth_design -top xilinx_dma_pcie_ep -part xcvu9p-fsgd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11631 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1413.992 ; gain = 16.000 ; free physical = 1356 ; free virtual = 11645
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xilinx_dma_pcie_ep' [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xilinx_dma_pcie_ep.sv:57]
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 2 - type: integer 
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: FALSE - type: string 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter EXT_PIPE_SIM bound to: FALSE - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_DEVICE_NUMBER bound to: 0 - type: integer 
	Parameter AXIS_CCIX_RX_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_CCIX_TX_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_CCIX_RX_TUSER_WIDTH bound to: 46 - type: integer 
	Parameter AXIS_CCIX_TX_TUSER_WIDTH bound to: 46 - type: integer 
	Parameter USER_CLK_FREQ bound to: 5 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_USR_IRQ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.runs/synth_1/.Xil/Vivado-11612-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.runs/synth_1/.Xil/Vivado-11612-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20599]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (2#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20599]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (3#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28230]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (4#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28230]
INFO: [Synth 8-6157] synthesizing module 'xdma_0' [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.runs/synth_1/.Xil/Vivado-11612-ubuntu/realtime/xdma_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0' (5#1) [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.runs/synth_1/.Xil/Vivado-11612-ubuntu/realtime/xdma_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'xdma_app' [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xdma_app.v:57]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXIS_RQ_USER_WIDTH bound to: 62 - type: integer 
	Parameter C_S_AXIS_CQP_USER_WIDTH bound to: 88 - type: integer 
	Parameter C_M_AXIS_RC_USER_WIDTH bound to: 75 - type: integer 
	Parameter C_S_AXIS_CC_USER_WIDTH bound to: 33 - type: integer 
	Parameter C_S_KEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_M_KEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_XDMA_NUM_CHNL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axilite_clock_converter_32d32aw' [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.runs/synth_1/.Xil/Vivado-11612-ubuntu/realtime/axilite_clock_converter_32d32aw_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axilite_clock_converter_32d32aw' (6#1) [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.runs/synth_1/.Xil/Vivado-11612-ubuntu/realtime/axilite_clock_converter_32d32aw_stub.v:6]
WARNING: [Synth 8-350] instance 'axilite_clock_converter_32d32aw_inst' of module 'axilite_clock_converter_32d32aw' requires 42 connections, but only 38 given [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xdma_app.v:321]
INFO: [Synth 8-6157] synthesizing module 'axi4_lite_amm_bridge' [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.runs/synth_1/.Xil/Vivado-11612-ubuntu/realtime/axi4_lite_amm_bridge_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi4_lite_amm_bridge' (7#1) [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.runs/synth_1/.Xil/Vivado-11612-ubuntu/realtime/axi4_lite_amm_bridge_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi4_lite_amm_slave' [/media/wanner/work/work/fpga_prj/CNv4_top/imports/axi4_lite_amm_slave.v:66]
	Parameter C_HAS_FIXED_WAIT bound to: 0 - type: integer 
	Parameter C_HAS_RESPONSE bound to: 0 - type: integer 
	Parameter C_FIXED_WRITE_WAIT bound to: 1 - type: integer 
	Parameter C_FIXED_READ_WAIT bound to: 1 - type: integer 
	Parameter C_HAS_FIXED_READ_LATENCY bound to: 0 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_AVM_BURST_WIDTH bound to: 1 - type: integer 
	Parameter C_PROTOCOL bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE_AD_DATA bound to: 2'b01 
	Parameter READ_ADDRESS bound to: 2'b10 
	Parameter READ_DATA bound to: 2'b11 
	Parameter C_FIXED_READ_WAIT_1 bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top/imports/axi4_lite_amm_slave.v:222]
WARNING: [Synth 8-6014] Unused sequential element rd_lat_done_reg was removed.  [/media/wanner/work/work/fpga_prj/CNv4_top/imports/axi4_lite_amm_slave.v:183]
WARNING: [Synth 8-6014] Unused sequential element wait_done_reg was removed.  [/media/wanner/work/work/fpga_prj/CNv4_top/imports/axi4_lite_amm_slave.v:217]
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/media/wanner/work/work/fpga_prj/CNv4_top/imports/axi4_lite_amm_slave.v:261]
INFO: [Synth 8-4471] merging register 'avm_write_i1_reg' into 'local_mem_wren_reg' [/media/wanner/work/work/fpga_prj/CNv4_top/imports/axi4_lite_amm_slave.v:201]
WARNING: [Synth 8-6014] Unused sequential element avm_write_i1_reg was removed.  [/media/wanner/work/work/fpga_prj/CNv4_top/imports/axi4_lite_amm_slave.v:201]
INFO: [Synth 8-6155] done synthesizing module 'axi4_lite_amm_slave' (8#1) [/media/wanner/work/work/fpga_prj/CNv4_top/imports/axi4_lite_amm_slave.v:66]
WARNING: [Synth 8-689] width (9) of port connection 'avm_burstcount' does not match port width (1) of module 'axi4_lite_amm_slave' [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xdma_app.v:413]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_128D32AW' [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.runs/synth_1/.Xil/Vivado-11612-ubuntu/realtime/axi_clock_converter_128D32AW_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_128D32AW' (9#1) [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.runs/synth_1/.Xil/Vivado-11612-ubuntu/realtime/axi_clock_converter_128D32AW_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_clock_converter_128D32AW_inst' of module 'axi_clock_converter_128D32AW' requires 82 connections, but only 62 given [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xdma_app.v:451]
INFO: [Synth 8-6157] synthesizing module 'axi4_amm_bridge' [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.runs/synth_1/.Xil/Vivado-11612-ubuntu/realtime/axi4_amm_bridge_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi4_amm_bridge' (10#1) [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.runs/synth_1/.Xil/Vivado-11612-ubuntu/realtime/axi4_amm_bridge_stub.v:6]
WARNING: [Synth 8-350] instance 'axi4_amm_bridge_dma_inst' of module 'axi4_amm_bridge' requires 40 connections, but only 39 given [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xdma_app.v:520]
INFO: [Synth 8-6157] synthesizing module 'axi4_amm_slave' [/media/wanner/work/work/fpga_prj/CNv4_top/imports/axi4_amm_slave.v:66]
	Parameter C_HAS_FIXED_WAIT bound to: 0 - type: integer 
	Parameter C_HAS_RESPONSE bound to: 0 - type: integer 
	Parameter C_FIXED_WRITE_WAIT bound to: 1 - type: integer 
	Parameter C_FIXED_READ_WAIT bound to: 1 - type: integer 
	Parameter C_HAS_FIXED_READ_LATENCY bound to: 0 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_AVM_BURST_WIDTH bound to: 9 - type: integer 
	Parameter C_PROTOCOL bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE_AD_DATA bound to: 2'b01 
	Parameter READ_ADDRESS bound to: 2'b10 
	Parameter READ_DATA bound to: 2'b11 
	Parameter C_FIXED_READ_WAIT_1 bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/wanner/work/work/fpga_prj/CNv4_top/imports/axi4_amm_slave.v:98]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/wanner/work/work/fpga_prj/CNv4_top/imports/axi4_amm_slave.v:99]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/wanner/work/work/fpga_prj/CNv4_top/imports/axi4_amm_slave.v:100]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/wanner/work/work/fpga_prj/CNv4_top/imports/axi4_amm_slave.v:101]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/wanner/work/work/fpga_prj/CNv4_top/imports/axi4_amm_slave.v:105]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/wanner/work/work/fpga_prj/CNv4_top/imports/axi4_amm_slave.v:107]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/wanner/work/work/fpga_prj/CNv4_top/imports/axi4_amm_slave.v:108]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/wanner/work/work/fpga_prj/CNv4_top/imports/axi4_amm_slave.v:111]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/wanner/work/work/fpga_prj/CNv4_top/imports/axi4_amm_slave.v:113]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/wanner/work/work/fpga_prj/CNv4_top/imports/axi4_amm_slave.v:116]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/wanner/work/work/fpga_prj/CNv4_top/imports/axi4_amm_slave.v:119]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/wanner/work/work/fpga_prj/CNv4_top/imports/axi4_amm_slave.v:130]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/wanner/work/work/fpga_prj/CNv4_top/imports/axi4_amm_slave.v:131]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top/imports/axi4_amm_slave.v:256]
WARNING: [Synth 8-6014] Unused sequential element avm_write_i1_reg was removed.  [/media/wanner/work/work/fpga_prj/CNv4_top/imports/axi4_amm_slave.v:237]
INFO: [Synth 8-6155] done synthesizing module 'axi4_amm_slave' (11#1) [/media/wanner/work/work/fpga_prj/CNv4_top/imports/axi4_amm_slave.v:66]
WARNING: [Synth 8-3848] Net s_axib_awready in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xdma_app.v:136]
WARNING: [Synth 8-3848] Net s_axib_wready in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xdma_app.v:141]
WARNING: [Synth 8-3848] Net s_axib_bid in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xdma_app.v:142]
WARNING: [Synth 8-3848] Net s_axib_bresp in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xdma_app.v:143]
WARNING: [Synth 8-3848] Net s_axib_bvalid in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xdma_app.v:144]
WARNING: [Synth 8-3848] Net s_axib_arready in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xdma_app.v:152]
WARNING: [Synth 8-3848] Net s_axib_rid in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xdma_app.v:153]
WARNING: [Synth 8-3848] Net s_axib_rdata in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xdma_app.v:154]
WARNING: [Synth 8-3848] Net s_axib_rresp in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xdma_app.v:155]
WARNING: [Synth 8-3848] Net s_axib_rlast in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xdma_app.v:156]
WARNING: [Synth 8-3848] Net s_axib_rvalid in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xdma_app.v:157]
WARNING: [Synth 8-3848] Net local_reg_resetn in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xdma_app.v:343]
WARNING: [Synth 8-3848] Net local_dma_resetn in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xdma_app.v:487]
WARNING: [Synth 8-3848] Net avm_byteenable_0 in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xdma_app.v:207]
WARNING: [Synth 8-3848] Net avm_beginbursttransfer_0 in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xdma_app.v:213]
WARNING: [Synth 8-3848] Net avm_burstcount_0 in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xdma_app.v:212]
WARNING: [Synth 8-3848] Net avm_byteenable_1 in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xdma_app.v:219]
WARNING: [Synth 8-3848] Net avm_beginbursttransfer_1 in module/entity xdma_app does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xdma_app.v:225]
INFO: [Synth 8-6155] done synthesizing module 'xdma_app' (12#1) [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xdma_app.v:57]
INFO: [Synth 8-6157] synthesizing module 'cn_top' [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cn_top.v:4]
	Parameter IL_KEY_ADDR bound to: 8'b01000000 
	Parameter FL_KEY_ADDR bound to: 8'b01010000 
	Parameter Z_ADDR bound to: 8'b00000100 
	Parameter CFG_BITS bound to: 4 - type: integer 
	Parameter CORE_ID_BITS bound to: 6 - type: integer 
	Parameter ASIC_ID_BITS bound to: 6 - type: integer 
	Parameter CFG_SPEEDUP_ML_LOG2 bound to: 15 - type: integer 
	Parameter CFG_SPEEDUP_IL_LOG2 bound to: 15 - type: integer 
	Parameter CORE_CFG_SPEEDUP_MODE bound to: 1 - type: integer 
	Parameter CORE_CFG_SINGLE_STEP bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter UNROLL bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cn_ml' [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cn_ml.v:3]
	Parameter IL_KEY_ADDR bound to: 8'b01000000 
	Parameter FL_KEY_ADDR bound to: 8'b01010000 
	Parameter Z_ADDR bound to: 8'b00000100 
	Parameter CFG_BITS bound to: 4 - type: integer 
	Parameter CORE_ID_BITS bound to: 6 - type: integer 
	Parameter ASIC_ID_BITS bound to: 6 - type: integer 
	Parameter CFG_SPEEDUP_ML_LOG2 bound to: 15 - type: integer 
	Parameter CFG_SPEEDUP_IL_LOG2 bound to: 15 - type: integer 
	Parameter CORE_CFG_SPEEDUP_MODE bound to: 1 - type: integer 
	Parameter CORE_CFG_SINGLE_STEP bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter MULTIPLIER_DELAY bound to: 1 - type: integer 
	Parameter ELIMINATE_WAIT_STATE bound to: 1 - type: integer 
	Parameter BYTE_ADDRESS_BITS bound to: 19 - type: integer 
	Parameter phase_idle bound to: 8'b00000001 
	Parameter phase_0_read_stage_1 bound to: 8'b00000010 
	Parameter phase_1_aes_stage_1 bound to: 8'b00000100 
	Parameter phase_2_write_stage_1 bound to: 8'b00001000 
	Parameter phase_3_read_stage_2 bound to: 8'b00010000 
	Parameter phase_4_randommath_stage_2 bound to: 8'b00100000 
	Parameter phase_5_mul_stage_2 bound to: 8'b01000000 
	Parameter phase_6_write_stage_2 bound to: 8'b10000000 
	Parameter speedup_mask bound to: 0 - type: integer 
	Parameter last_iteration_full bound to: 524287 - type: integer 
	Parameter last_iteration_speedup bound to: 15 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cn_ml.v:301]
INFO: [Synth 8-6157] synthesizing module 'random_math' [/media/wanner/work/work/fpga_prj/CNv4_top/imports/random_math.v:1]
	Parameter s_idle bound to: 3'b001 
	Parameter s_run bound to: 3'b010 
	Parameter s_ret bound to: 3'b100 
	Parameter MUL bound to: 0 - type: integer 
	Parameter ADD bound to: 1 - type: integer 
	Parameter SUB bound to: 2 - type: integer 
	Parameter ROR bound to: 3 - type: integer 
	Parameter ROL bound to: 4 - type: integer 
	Parameter XOR bound to: 5 - type: integer 
	Parameter RET bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/media/wanner/work/work/fpga_prj/CNv4_top/imports/random_math.v:137]
INFO: [Synth 8-6155] done synthesizing module 'random_math' (13#1) [/media/wanner/work/work/fpga_prj/CNv4_top/imports/random_math.v:1]
INFO: [Synth 8-6157] synthesizing module 'mult_64wx64w_unsigned' [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.runs/synth_1/.Xil/Vivado-11612-ubuntu/realtime/mult_64wx64w_unsigned_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_64wx64w_unsigned' (14#1) [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.runs/synth_1/.Xil/Vivado-11612-ubuntu/realtime/mult_64wx64w_unsigned_stub.v:6]
WARNING: [Synth 8-5788] Register in_r0_reg[0] in module cn_ml is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cn_ml.v:280]
WARNING: [Synth 8-5788] Register in_r0_reg[1] in module cn_ml is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cn_ml.v:280]
WARNING: [Synth 8-5788] Register in_r0_reg[2] in module cn_ml is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cn_ml.v:280]
WARNING: [Synth 8-5788] Register in_r0_reg[3] in module cn_ml is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cn_ml.v:280]
WARNING: [Synth 8-3848] Net ram_rden in module/entity cn_ml does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cn_ml.v:63]
INFO: [Synth 8-6155] done synthesizing module 'cn_ml' (15#1) [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cn_ml.v:3]
WARNING: [Synth 8-689] width (64) of port connection 'random_rdata' does not match port width (56) of module 'cn_ml' [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cn_top.v:144]
INFO: [Synth 8-6157] synthesizing module 'cipherRound_mod' [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cipherRound.v:3]
	Parameter UNROLL bound to: 1 - type: integer 
	Parameter RKW bound to: 128 - type: integer 
	Parameter N_last_iterations bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cipherRound.v:19]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cipherRound.v:19]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cipherRound.v:19]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cipherRound.v:19]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cipherRound.v:19]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cipherRound.v:19]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cipherRound.v:19]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cipherRound.v:19]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cipherRound.v:19]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cipherRound.v:19]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cipherRound.v:19]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cipherRound.v:19]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cipherRound.v:19]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cipherRound.v:19]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cipherRound.v:19]
INFO: [Synth 8-226] default block is never used [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cipherRound.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cipherRound_mod' (16#1) [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cipherRound.v:3]
WARNING: [Synth 8-151] case item 2'b00 is unreachable [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cn_top.v:175]
WARNING: [Synth 8-151] case item 2'b00 is unreachable [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cn_top.v:175]
WARNING: [Synth 8-151] case item 2'b00 is unreachable [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cn_top.v:175]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_32768D128W' [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.runs/synth_1/.Xil/Vivado-11612-ubuntu/realtime/blk_mem_32768D128W_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_32768D128W' (17#1) [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.runs/synth_1/.Xil/Vivado-11612-ubuntu/realtime/blk_mem_32768D128W_stub.v:6]
WARNING: [Synth 8-5788] Register h0_reg[0] in module cn_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cn_top.v:80]
WARNING: [Synth 8-5788] Register h0_reg[1] in module cn_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cn_top.v:80]
WARNING: [Synth 8-5788] Register h0_reg[2] in module cn_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cn_top.v:80]
WARNING: [Synth 8-5788] Register h0_reg[3] in module cn_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cn_top.v:80]
WARNING: [Synth 8-5788] Register h0_reg[4] in module cn_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cn_top.v:80]
WARNING: [Synth 8-5788] Register h0_reg[5] in module cn_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cn_top.v:80]
WARNING: [Synth 8-5788] Register h0_reg[6] in module cn_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cn_top.v:80]
WARNING: [Synth 8-5788] Register h0_reg[7] in module cn_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cn_top.v:80]
WARNING: [Synth 8-5788] Register h0_reg[8] in module cn_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cn_top.v:80]
WARNING: [Synth 8-5788] Register h0_reg[9] in module cn_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cn_top.v:80]
WARNING: [Synth 8-5788] Register h0_reg[10] in module cn_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cn_top.v:80]
WARNING: [Synth 8-5788] Register h0_reg[11] in module cn_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cn_top.v:80]
WARNING: [Synth 8-5788] Register h0_reg[12] in module cn_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cn_top.v:80]
WARNING: [Synth 8-5788] Register h0_reg[13] in module cn_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cn_top.v:80]
WARNING: [Synth 8-3848] Net reg_rddata in module/entity cn_top does not have driver. [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cn_top.v:38]
INFO: [Synth 8-6155] done synthesizing module 'cn_top' (18#1) [/media/wanner/work/work/fpga_prj/CNv4_top/imports/cn_top.v:4]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_dma_pcie_ep' (19#1) [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xilinx_dma_pcie_ep.sv:57]
WARNING: [Synth 8-3331] design cipherRound_mod has unconnected port last_cipher_iteration
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[31]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[30]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[29]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[28]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[27]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[26]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[25]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[24]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[23]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[22]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[21]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[20]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[19]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[18]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[17]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[16]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[15]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[14]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[13]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[12]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[11]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[10]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[9]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[8]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[7]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[6]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[5]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[4]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[3]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[2]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_0[1]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[31]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[30]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[29]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[28]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[27]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[26]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[25]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[24]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[23]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[22]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[21]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[20]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[19]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[18]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[17]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[16]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[15]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[14]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[13]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[12]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[11]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[10]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[9]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[8]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[7]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[6]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[5]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[4]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[3]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[2]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_1[1]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[31]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[30]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[29]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[28]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[27]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[26]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[25]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[24]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[23]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[22]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[21]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[20]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[19]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[18]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[17]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[16]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[15]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[14]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[13]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[12]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[11]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[10]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[9]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[8]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[7]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[6]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[5]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[4]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[3]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[2]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_2[1]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_3[31]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_3[30]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_3[29]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_3[28]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_3[27]
WARNING: [Synth 8-3331] design random_math has unconnected port in_r0_3[26]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1479.742 ; gain = 81.750 ; free physical = 1339 ; free virtual = 11636
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin axi4_lite_amm_slave_inst:avm_resetn to constant 0 [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xdma_app.v:404]
WARNING: [Synth 8-3295] tying undriven pin axi4_amm_slave_dma_isnt:avm_resetn to constant 0 [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xdma_app.v:575]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1479.742 ; gain = 81.750 ; free physical = 1339 ; free virtual = 11641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1479.742 ; gain = 81.750 ; free physical = 1339 ; free virtual = 11641
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-2L-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/mult_64wx64w_unsigned/mult_64wx64w_unsigned/mult_64wx64w_unsigned_in_context.xdc] for cell 'cn_top_inst/cn_ml_inst/mult_64wx64w_inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/mult_64wx64w_unsigned/mult_64wx64w_unsigned/mult_64wx64w_unsigned_in_context.xdc] for cell 'cn_top_inst/cn_ml_inst/mult_64wx64w_inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc] for cell 'xdma_0_i'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc] for cell 'xdma_0_i'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'mem_clk_inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'mem_clk_inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/axi4_amm_bridge/axi4_amm_bridge/axi4_amm_bridge_in_context.xdc] for cell 'xdma_app_i/axi4_amm_bridge_dma_inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/axi4_amm_bridge/axi4_amm_bridge/axi4_amm_bridge_in_context.xdc] for cell 'xdma_app_i/axi4_amm_bridge_dma_inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/axi4_lite_amm_bridge/axi4_lite_amm_bridge/axi4_lite_amm_bridge_in_context.xdc] for cell 'xdma_app_i/axi4_lite_amm_bridge_inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/axi4_lite_amm_bridge/axi4_lite_amm_bridge/axi4_lite_amm_bridge_in_context.xdc] for cell 'xdma_app_i/axi4_lite_amm_bridge_inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/blk_mem_32768D128W/blk_mem_32768D128W/blk_mem_32768D128W_in_context.xdc] for cell 'cn_top_inst/cryptonightR_ram_inst_0'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/blk_mem_32768D128W/blk_mem_32768D128W/blk_mem_32768D128W_in_context.xdc] for cell 'cn_top_inst/cryptonightR_ram_inst_0'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/blk_mem_32768D128W/blk_mem_32768D128W/blk_mem_32768D128W_in_context.xdc] for cell 'cn_top_inst/cryptonightR_ram_inst_1'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/blk_mem_32768D128W/blk_mem_32768D128W/blk_mem_32768D128W_in_context.xdc] for cell 'cn_top_inst/cryptonightR_ram_inst_1'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/blk_mem_32768D128W/blk_mem_32768D128W/blk_mem_32768D128W_in_context.xdc] for cell 'cn_top_inst/cryptonightR_ram_inst_2'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/blk_mem_32768D128W/blk_mem_32768D128W/blk_mem_32768D128W_in_context.xdc] for cell 'cn_top_inst/cryptonightR_ram_inst_2'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/blk_mem_32768D128W/blk_mem_32768D128W/blk_mem_32768D128W_in_context.xdc] for cell 'cn_top_inst/cryptonightR_ram_inst_3'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/blk_mem_32768D128W/blk_mem_32768D128W/blk_mem_32768D128W_in_context.xdc] for cell 'cn_top_inst/cryptonightR_ram_inst_3'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/axi_clock_converter_128D32AW/axi_clock_converter_128D32AW/axi_clock_converter_128D32AW_in_context.xdc] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/axi_clock_converter_128D32AW/axi_clock_converter_128D32AW/axi_clock_converter_128D32AW_in_context.xdc] for cell 'xdma_app_i/axi_clock_converter_128D32AW_inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/axilite_clock_converter_32d32aw/axilite_clock_converter_32d32aw/axilite_clock_converter_32d32aw_in_context.xdc] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst'
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/axilite_clock_converter_32d32aw/axilite_clock_converter_32d32aw/axilite_clock_converter_32d32aw_in_context.xdc] for cell 'xdma_app_i/axilite_clock_converter_32d32aw_inst'
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc]
WARNING: [Vivado 12-508] No pins matched '*sync_reg[0]/D'. [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc:133]
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/xilinx_dma_pcie_ep_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/wanner/work/work/fpga_prj/CNv4_top/imports/xilinx_pcie_xdma_ref_board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xilinx_dma_pcie_ep_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xilinx_dma_pcie_ep_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.898 ; gain = 0.000 ; free physical = 343 ; free virtual = 10685
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.898 ; gain = 0.000 ; free physical = 343 ; free virtual = 10685
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.898 ; gain = 0.000 ; free physical = 343 ; free virtual = 10685
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.898 ; gain = 0.000 ; free physical = 343 ; free virtual = 10684
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cn_top_inst/cryptonightR_ram_inst_0' at clock pin 'clka' is different from the actual clock period '13.332', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cn_top_inst/cryptonightR_ram_inst_1' at clock pin 'clka' is different from the actual clock period '13.332', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cn_top_inst/cryptonightR_ram_inst_2' at clock pin 'clka' is different from the actual clock period '13.332', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cn_top_inst/cryptonightR_ram_inst_3' at clock pin 'clka' is different from the actual clock period '13.332', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cn_top_inst/cn_ml_inst/mult_64wx64w_inst' at clock pin 'CLK' is different from the actual clock period '13.332', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'xdma_app_i/axi_clock_converter_128D32AW_inst' at clock pin 'm_axi_aclk' is different from the actual clock period '13.332', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'xdma_app_i/axilite_clock_converter_32d32aw_inst' at clock pin 'm_axi_aclk' is different from the actual clock period '13.332', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2526.898 ; gain = 1128.906 ; free physical = 456 ; free virtual = 10804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2526.898 ; gain = 1128.906 ; free physical = 456 ; free virtual = 10804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[0]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[0]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[1]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[1]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[0]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[0]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[1]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[1]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[0]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[0]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[1]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[1]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[0]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[0]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[1]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[1]. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for free_run_clock_n_in. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for free_run_clock_n_in. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for free_run_clock_p_in. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for free_run_clock_p_in. (constraint file  /media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 7).
Applied set_property DONT_TOUCH = true for cn_top_inst/cn_ml_inst/mult_64wx64w_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xdma_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_clk_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xdma_app_i/axi4_amm_bridge_dma_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xdma_app_i/axi4_lite_amm_bridge_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cn_top_inst/cryptonightR_ram_inst_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cn_top_inst/cryptonightR_ram_inst_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cn_top_inst/cryptonightR_ram_inst_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cn_top_inst/cryptonightR_ram_inst_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xdma_app_i/axi_clock_converter_128D32AW_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xdma_app_i/axilite_clock_converter_32d32aw_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2526.898 ; gain = 1128.906 ; free physical = 456 ; free virtual = 10804
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "avm_resp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cs_state_reg' in module 'random_math'
INFO: [Synth 8-5544] ROM "random_ack" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cs_state_reg' in module 'cn_ml'
INFO: [Synth 8-5546] ROM "ram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iteration" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ns_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  s_idle |                              001 |                              001
                   s_run |                              010 |                              010
                   s_ret |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cs_state_reg' in module 'random_math'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              phase_idle |                         00000001 |                         00000001
    phase_0_read_stage_1 |                         00000010 |                         00000010
     phase_1_aes_stage_1 |                         00000100 |                         00000100
   phase_2_write_stage_1 |                         00001000 |                         00001000
    phase_3_read_stage_2 |                         00010000 |                         00010000
phase_4_randommath_stage_2 |                         00100000 |                         00100000
     phase_5_mul_stage_2 |                         01000000 |                         01000000
   phase_6_write_stage_2 |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cs_state_reg' in module 'cn_ml'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2526.898 ; gain = 1128.906 ; free physical = 437 ; free virtual = 10793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 8     
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   3 Input    128 Bit         XORs := 1     
	   2 Input    128 Bit         XORs := 5     
	   2 Input     64 Bit         XORs := 11    
	   2 Input      8 Bit         XORs := 32    
	   4 Input      8 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	              128 Bit    Registers := 14    
	               64 Bit    Registers := 17    
	               56 Bit    Registers := 1     
	               32 Bit    Registers := 21    
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 35    
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   4 Input    512 Bit        Muxes := 2     
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 8     
	   4 Input    128 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 34    
	   3 Input     56 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 37    
	   4 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 44    
	   9 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 9     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi4_lite_amm_slave 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi4_amm_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module random_math 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module cn_ml 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 8     
	   2 Input     33 Bit       Adders := 2     
+---XORs : 
	   3 Input    128 Bit         XORs := 1     
	   2 Input    128 Bit         XORs := 4     
	   2 Input     64 Bit         XORs := 11    
+---Registers : 
	              512 Bit    Registers := 1     
	              128 Bit    Registers := 11    
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 13    
	               15 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   4 Input    512 Bit        Muxes := 2     
	   2 Input    512 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 4     
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 28    
	   9 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 1     
Module cipherRound_mod 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 32    
	   4 Input      8 Bit         XORs := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 16    
Module cn_top 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 14    
	               56 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 28    
	   3 Input     56 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 28    
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "h0_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h0_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][0]' (FDE) to 'cn_top_inst/h0_reg[12][0]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][1]' (FDE) to 'cn_top_inst/h0_reg[12][1]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][2]' (FDE) to 'cn_top_inst/h0_reg[12][2]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][3]' (FDE) to 'cn_top_inst/h0_reg[12][3]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][4]' (FDE) to 'cn_top_inst/h0_reg[12][4]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][5]' (FDE) to 'cn_top_inst/h0_reg[12][5]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][21]' (FDE) to 'cn_top_inst/h0_reg[12][21]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][22]' (FDE) to 'cn_top_inst/h0_reg[12][22]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][23]' (FDE) to 'cn_top_inst/h0_reg[12][23]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][24]' (FDE) to 'cn_top_inst/h0_reg[12][24]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][25]' (FDE) to 'cn_top_inst/h0_reg[12][25]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][26]' (FDE) to 'cn_top_inst/h0_reg[12][26]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][27]' (FDE) to 'cn_top_inst/h0_reg[12][27]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][28]' (FDE) to 'cn_top_inst/h0_reg[12][28]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][29]' (FDE) to 'cn_top_inst/h0_reg[12][29]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][30]' (FDE) to 'cn_top_inst/h0_reg[12][30]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][31]' (FDE) to 'cn_top_inst/h0_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][32]' (FDE) to 'cn_top_inst/h0_reg[12][0]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][33]' (FDE) to 'cn_top_inst/h0_reg[12][1]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][34]' (FDE) to 'cn_top_inst/h0_reg[12][2]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][35]' (FDE) to 'cn_top_inst/h0_reg[12][3]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][36]' (FDE) to 'cn_top_inst/h0_reg[12][4]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][37]' (FDE) to 'cn_top_inst/h0_reg[12][5]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][38]' (FDE) to 'cn_top_inst/h0_reg[12][6]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][39]' (FDE) to 'cn_top_inst/h0_reg[12][7]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][40]' (FDE) to 'cn_top_inst/h0_reg[12][8]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][41]' (FDE) to 'cn_top_inst/h0_reg[12][9]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][42]' (FDE) to 'cn_top_inst/h0_reg[12][10]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][43]' (FDE) to 'cn_top_inst/h0_reg[12][11]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][44]' (FDE) to 'cn_top_inst/h0_reg[12][12]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][45]' (FDE) to 'cn_top_inst/h0_reg[12][13]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][46]' (FDE) to 'cn_top_inst/h0_reg[12][14]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][47]' (FDE) to 'cn_top_inst/h0_reg[12][15]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][48]' (FDE) to 'cn_top_inst/h0_reg[12][16]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][49]' (FDE) to 'cn_top_inst/h0_reg[12][17]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][50]' (FDE) to 'cn_top_inst/h0_reg[12][18]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][51]' (FDE) to 'cn_top_inst/h0_reg[12][19]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][52]' (FDE) to 'cn_top_inst/h0_reg[12][20]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][53]' (FDE) to 'cn_top_inst/h0_reg[12][21]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][54]' (FDE) to 'cn_top_inst/h0_reg[12][22]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][55]' (FDE) to 'cn_top_inst/h0_reg[12][23]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][56]' (FDE) to 'cn_top_inst/h0_reg[12][24]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][57]' (FDE) to 'cn_top_inst/h0_reg[12][25]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][58]' (FDE) to 'cn_top_inst/h0_reg[12][26]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][59]' (FDE) to 'cn_top_inst/h0_reg[12][27]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][60]' (FDE) to 'cn_top_inst/h0_reg[12][28]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][61]' (FDE) to 'cn_top_inst/h0_reg[12][29]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][62]' (FDE) to 'cn_top_inst/h0_reg[12][30]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][63]' (FDE) to 'cn_top_inst/h0_reg[12][31]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][21]' (FDE) to 'cn_top_inst/h0_reg[12][53]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][22]' (FDE) to 'cn_top_inst/h0_reg[12][54]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][23]' (FDE) to 'cn_top_inst/h0_reg[12][55]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][24]' (FDE) to 'cn_top_inst/h0_reg[12][56]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][25]' (FDE) to 'cn_top_inst/h0_reg[12][57]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][26]' (FDE) to 'cn_top_inst/h0_reg[12][58]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][27]' (FDE) to 'cn_top_inst/h0_reg[12][59]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][28]' (FDE) to 'cn_top_inst/h0_reg[12][60]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][29]' (FDE) to 'cn_top_inst/h0_reg[12][61]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][30]' (FDE) to 'cn_top_inst/h0_reg[12][62]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][31]' (FDE) to 'cn_top_inst/h0_reg[12][63]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][53]' (FDE) to 'cn_top_inst/h0_reg[10][21]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][54]' (FDE) to 'cn_top_inst/h0_reg[10][22]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][55]' (FDE) to 'cn_top_inst/h0_reg[10][23]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][56]' (FDE) to 'cn_top_inst/h0_reg[10][24]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][57]' (FDE) to 'cn_top_inst/h0_reg[10][25]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][58]' (FDE) to 'cn_top_inst/h0_reg[10][26]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][59]' (FDE) to 'cn_top_inst/h0_reg[10][27]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][60]' (FDE) to 'cn_top_inst/h0_reg[10][28]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][61]' (FDE) to 'cn_top_inst/h0_reg[10][29]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][62]' (FDE) to 'cn_top_inst/h0_reg[10][30]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][63]' (FDE) to 'cn_top_inst/h0_reg[10][31]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][6]' (FDE) to 'cn_top_inst/h0_reg[12][6]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][7]' (FDE) to 'cn_top_inst/h0_reg[12][7]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][8]' (FDE) to 'cn_top_inst/h0_reg[12][8]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][9]' (FDE) to 'cn_top_inst/h0_reg[12][9]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][10]' (FDE) to 'cn_top_inst/h0_reg[12][10]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][11]' (FDE) to 'cn_top_inst/h0_reg[12][11]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][12]' (FDE) to 'cn_top_inst/h0_reg[12][12]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][13]' (FDE) to 'cn_top_inst/h0_reg[12][13]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][14]' (FDE) to 'cn_top_inst/h0_reg[12][14]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][15]' (FDE) to 'cn_top_inst/h0_reg[12][15]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][16]' (FDE) to 'cn_top_inst/h0_reg[12][16]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][17]' (FDE) to 'cn_top_inst/h0_reg[12][17]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][18]' (FDE) to 'cn_top_inst/h0_reg[12][18]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][19]' (FDE) to 'cn_top_inst/h0_reg[12][19]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[13][20]' (FDE) to 'cn_top_inst/h0_reg[12][20]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][0]' (FDE) to 'cn_top_inst/h0_reg[12][32]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][32]' (FDE) to 'cn_top_inst/h0_reg[10][0]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][1]' (FDE) to 'cn_top_inst/h0_reg[12][33]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][33]' (FDE) to 'cn_top_inst/h0_reg[10][1]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][2]' (FDE) to 'cn_top_inst/h0_reg[12][34]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][34]' (FDE) to 'cn_top_inst/h0_reg[10][2]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][3]' (FDE) to 'cn_top_inst/h0_reg[12][35]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][35]' (FDE) to 'cn_top_inst/h0_reg[10][3]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][4]' (FDE) to 'cn_top_inst/h0_reg[12][36]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][36]' (FDE) to 'cn_top_inst/h0_reg[10][4]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][5]' (FDE) to 'cn_top_inst/h0_reg[12][37]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][37]' (FDE) to 'cn_top_inst/h0_reg[10][5]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][6]' (FDE) to 'cn_top_inst/h0_reg[12][38]'
INFO: [Synth 8-3886] merging instance 'cn_top_inst/h0_reg[12][38]' (FDE) to 'cn_top_inst/h0_reg[10][6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[1][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[1][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[1][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[1][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[1][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[1][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[1][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[1][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[1][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[1][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[1][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[1][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[1][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[1][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[1][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_addr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/\h0_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wren_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_wdata_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/local_mem_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/sm_ml_start_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/avm_read_i1_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/avm_waitrequest_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/avm_readdatavalid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xdma_app_i/axi4_lite_amm_slave_inst/avm_readdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/cn_ml_inst/\r0_reg[8][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/cn_ml_inst/\r0_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/cn_ml_inst/\r0_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/cn_ml_inst/\r0_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/cn_ml_inst/\in_r0_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/cn_ml_inst/\in_r0_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/cn_ml_inst/\in_r0_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/cn_ml_inst/\in_r0_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/cn_ml_inst/\in_r0_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/cn_ml_inst/\in_r0_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/cn_ml_inst/\in_r0_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/cn_ml_inst/\in_r0_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/cn_ml_inst/\in_r0_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/cn_ml_inst/\in_r0_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/cn_ml_inst/\in_r0_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/cn_ml_inst/\in_r0_reg[2][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/cn_ml_inst/\in_r0_reg[2][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/cn_ml_inst/\in_r0_reg[2][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/cn_ml_inst/\in_r0_reg[2][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/cn_ml_inst/\in_r0_reg[2][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/cn_ml_inst/\in_r0_reg[2][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cn_top_inst/cn_ml_inst/\in_r0_reg[2][17] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 2526.898 ; gain = 1128.906 ; free physical = 402 ; free virtual = 10777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+------------+---------------+----------------+
|Module Name     | RTL Object | Depth x Width | Implemented As | 
+----------------+------------+---------------+----------------+
|cipherRound_mod | SBOXf14    | 256x8         | LUT            | 
|cipherRound_mod | SBOXf13    | 256x8         | LUT            | 
|cipherRound_mod | SBOXf12    | 256x8         | LUT            | 
|cipherRound_mod | SBOXf11    | 256x8         | LUT            | 
|cipherRound_mod | SBOXf10    | 256x8         | LUT            | 
|cipherRound_mod | SBOXf9     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf8     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf7     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf6     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf5     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf4     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf3     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf2     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf1     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf0     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf      | 256x8         | LUT            | 
|cipherRound_mod | SBOXf14    | 256x8         | LUT            | 
|cipherRound_mod | SBOXf13    | 256x8         | LUT            | 
|cipherRound_mod | SBOXf12    | 256x8         | LUT            | 
|cipherRound_mod | SBOXf11    | 256x8         | LUT            | 
|cipherRound_mod | SBOXf10    | 256x8         | LUT            | 
|cipherRound_mod | SBOXf9     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf8     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf7     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf6     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf5     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf4     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf3     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf2     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf1     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf0     | 256x8         | LUT            | 
|cipherRound_mod | SBOXf      | 256x8         | LUT            | 
+----------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'xdma_0_i/axi_aclk' to pin 'xdma_0_i/bbstub_axi_aclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mem_clk_inst/clk_out1' to pin 'mem_clk_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mem_clk_inst/clk_out2' to pin 'mem_clk_inst/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:01:04 . Memory (MB): peak = 2749.422 ; gain = 1351.430 ; free physical = 181 ; free virtual = 10341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:01:04 . Memory (MB): peak = 2772.453 ; gain = 1374.461 ; free physical = 176 ; free virtual = 10335
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:01:05 . Memory (MB): peak = 2780.461 ; gain = 1382.469 ; free physical = 174 ; free virtual = 10334
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin rd_lat_cnt_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rd_lat_cnt_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rd_lat_cnt_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rd_lat_cnt_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rd_lat_cnt_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rd_lat_cnt_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rd_lat_cnt_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rd_lat_cnt_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rd_lat_cnt_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rd_lat_cnt_inferred:in0[0] to constant 0
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axilite_clock_converter_32d32aw_inst  has unconnected pin s_axi_awprot[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axilite_clock_converter_32d32aw_inst  has unconnected pin s_axi_awprot[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axilite_clock_converter_32d32aw_inst  has unconnected pin s_axi_awprot[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axilite_clock_converter_32d32aw_inst  has unconnected pin s_axi_arprot[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axilite_clock_converter_32d32aw_inst  has unconnected pin s_axi_arprot[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axilite_clock_converter_32d32aw_inst  has unconnected pin s_axi_arprot[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awlock[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awcache[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awcache[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awcache[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awcache[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awprot[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awprot[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awprot[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awregion[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awregion[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awregion[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awregion[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awqos[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awqos[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awqos[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_awqos[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arlock[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arcache[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arcache[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arcache[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arcache[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arprot[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arprot[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arprot[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arregion[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arregion[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arregion[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arregion[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arqos[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arqos[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arqos[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \xdma_app_i/axi_clock_converter_128D32AW_inst  has unconnected pin s_axi_arqos[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:01:05 . Memory (MB): peak = 2780.461 ; gain = 1382.469 ; free physical = 174 ; free virtual = 10334
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:01:05 . Memory (MB): peak = 2780.461 ; gain = 1382.469 ; free physical = 174 ; free virtual = 10334
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:01:05 . Memory (MB): peak = 2780.461 ; gain = 1382.469 ; free physical = 174 ; free virtual = 10334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:01:05 . Memory (MB): peak = 2780.461 ; gain = 1382.469 ; free physical = 174 ; free virtual = 10334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:01:05 . Memory (MB): peak = 2780.461 ; gain = 1382.469 ; free physical = 175 ; free virtual = 10335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:01:05 . Memory (MB): peak = 2780.461 ; gain = 1382.469 ; free physical = 175 ; free virtual = 10335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |blk_mem_32768D128W              |         4|
|2     |mult_64wx64w_unsigned           |         1|
|3     |clk_wiz_0                       |         1|
|4     |xdma_0                          |         1|
|5     |axilite_clock_converter_32d32aw |         1|
|6     |axi4_lite_amm_bridge            |         1|
|7     |axi_clock_converter_128D32AW    |         1|
|8     |axi4_amm_bridge                 |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |axi4_amm_bridge                 |     1|
|2     |axi4_lite_amm_bridge            |     1|
|3     |axi_clock_converter_128D32AW    |     1|
|4     |axilite_clock_converter_32d32aw |     1|
|5     |blk_mem_32768D128W              |     1|
|6     |blk_mem_32768D128W__4           |     1|
|7     |blk_mem_32768D128W__5           |     1|
|8     |blk_mem_32768D128W__6           |     1|
|9     |clk_wiz_0                       |     1|
|10    |mult_64wx64w_unsigned           |     1|
|11    |xdma_0                          |     1|
|12    |CARRY8                          |     4|
|13    |IBUFDS_GTE4                     |     1|
|14    |LUT1                            |    11|
|15    |LUT2                            |   134|
|16    |LUT3                            |     9|
|17    |LUT4                            |     5|
|18    |LUT5                            |     8|
|19    |LUT6                            |    53|
|20    |FDRE                            |   477|
|21    |FDSE                            |     1|
|22    |IBUF                            |     1|
|23    |OBUF                            |     3|
+------+--------------------------------+------+

Report Instance Areas: 
+------+----------------------------+---------------+------+
|      |Instance                    |Module         |Cells |
+------+----------------------------+---------------+------+
|1     |top                         |               |  3165|
|2     |  cn_top_inst               |cn_top         |   640|
|3     |    cn_ml_inst              |cn_ml          |   128|
|4     |  xdma_app_i                |xdma_app       |  1705|
|5     |    axi4_amm_slave_dma_isnt |axi4_amm_slave |   698|
+------+----------------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:01:05 . Memory (MB): peak = 2780.461 ; gain = 1382.469 ; free physical = 175 ; free virtual = 10335
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 38 critical warnings and 374 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 2780.461 ; gain = 335.312 ; free physical = 201 ; free virtual = 10361
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:01:05 . Memory (MB): peak = 2780.469 ; gain = 1382.469 ; free physical = 211 ; free virtual = 10371
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.789 ; gain = 0.000 ; free physical = 171 ; free virtual = 10305
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
334 Infos, 172 Warnings, 38 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 2867.789 ; gain = 1477.801 ; free physical = 229 ; free virtual = 10363
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.789 ; gain = 0.000 ; free physical = 229 ; free virtual = 10363
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/media/wanner/work/work/fpga_prj/CNv4_top/xdma_0_ex.runs/synth_1/xilinx_dma_pcie_ep.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file xilinx_dma_pcie_ep_utilization_synth.rpt -pb xilinx_dma_pcie_ep_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  3 17:23:18 2019...
