// Seed: 3621723780
module module_0 (
    id_1
);
  output tri0 id_1;
  assign id_1 = -1;
  logic [7:0] id_2;
  assign id_2[-1] = 1'b0 ? -1'b0 : id_2;
  logic [7:0] id_3;
  parameter id_4 = 1;
  assign id_3[{1{1'b0}}] = 'b0;
  always @(posedge 'd0, posedge -1) if (1'h0) if ("") disable id_5;
  logic id_6, id_7, id_8;
endmodule
module module_1 #(
    parameter id_9 = 32'd70
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9
);
  input wire _id_9;
  output wire id_8;
  inout wire id_7;
  module_0 modCall_1 (id_8);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  localparam id_10 = 1;
  logic [id_9  !==  -1 'b0 : (  1  )] id_11;
  ;
endmodule
