-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity yuv_filter_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem_0_WREADY : IN STD_LOGIC;
    m_axi_gmem_0_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    m_axi_gmem_0_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_RVALID : IN STD_LOGIC;
    m_axi_gmem_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem_0_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    m_axi_gmem_0_RLAST : IN STD_LOGIC;
    m_axi_gmem_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
    m_axi_gmem_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_BVALID : IN STD_LOGIC;
    m_axi_gmem_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    p_yuv_channels_ch1_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_yuv_channels_ch1_full_n : IN STD_LOGIC;
    p_yuv_channels_ch1_write : OUT STD_LOGIC;
    p_yuv_channels_ch1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    p_yuv_channels_ch1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    p_yuv_channels_ch2_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_yuv_channels_ch2_full_n : IN STD_LOGIC;
    p_yuv_channels_ch2_write : OUT STD_LOGIC;
    p_yuv_channels_ch2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    p_yuv_channels_ch2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    p_yuv_channels_ch3_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_yuv_channels_ch3_full_n : IN STD_LOGIC;
    p_yuv_channels_ch3_write : OUT STD_LOGIC;
    p_yuv_channels_ch3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    p_yuv_channels_ch3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    bound : IN STD_LOGIC_VECTOR (31 downto 0);
    height : IN STD_LOGIC_VECTOR (15 downto 0);
    in_channels_ch1 : IN STD_LOGIC_VECTOR (63 downto 0);
    in_channels_ch2 : IN STD_LOGIC_VECTOR (63 downto 0);
    in_channels_ch3 : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of yuv_filter_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv15_80 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv15_7FDA : STD_LOGIC_VECTOR (14 downto 0) := "111111111011010";
    constant ap_const_lv15_7A : STD_LOGIC_VECTOR (14 downto 0) := "000000001111010";
    constant ap_const_lv16_FFB6 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110110110";
    constant ap_const_lv13_19 : STD_LOGIC_VECTOR (12 downto 0) := "0000000011001";
    constant ap_const_lv16_FFA2 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110100010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal icmp_ln76_reg_821 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage2 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp1_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal gmem_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage2_grp3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_grp2 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp2_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp2 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_grp5 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp5_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp5 : BOOLEAN;
    signal ap_block_pp0_stage1_grp6 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp6_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp6 : BOOLEAN;
    signal p_yuv_channels_ch1_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp7 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp7_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp7 : BOOLEAN;
    signal p_yuv_channels_ch2_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp8 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp8_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp8 : BOOLEAN;
    signal p_yuv_channels_ch3_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp9 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp9_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp9 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal icmp_ln76_fu_257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln76_reg_821_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_821_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_821_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_821_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_821_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_821_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_821_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_821_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_821_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_821_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_821_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_821_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_821_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_821_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_821_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_821_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_821_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_821_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_821_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_821_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_821_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_821_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_821_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_821_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_821_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln81_1_fu_341_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln81_1_reg_825 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_block_pp0_stage1_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp0 : BOOLEAN;
    signal gmem_addr_reg_830 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2_11001_grp3 : BOOLEAN;
    signal trunc_ln81_fu_391_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln81_reg_836 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln81_reg_836_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln81_reg_836_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln81_reg_836_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln81_reg_836_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln81_reg_836_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln81_reg_836_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln81_reg_836_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln81_reg_836_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln81_reg_836_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln81_reg_836_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln81_reg_836_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln81_reg_836_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln81_reg_836_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln81_reg_836_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln81_reg_836_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln81_reg_836_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln81_reg_836_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln81_reg_836_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln81_reg_836_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln81_reg_836_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln81_reg_836_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln81_reg_836_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln81_reg_836_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln81_reg_836_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_3_reg_841 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln82_fu_420_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln82_reg_847 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln82_reg_847_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln82_reg_847_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln82_reg_847_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln82_reg_847_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln82_reg_847_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln82_reg_847_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln82_reg_847_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln82_reg_847_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln82_reg_847_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln82_reg_847_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln82_reg_847_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln82_reg_847_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln82_reg_847_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln82_reg_847_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln82_reg_847_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln82_reg_847_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln82_reg_847_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln82_reg_847_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln82_reg_847_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln82_reg_847_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln82_reg_847_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln82_reg_847_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln82_reg_847_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln82_reg_847_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_4_reg_852 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln83_fu_449_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln83_reg_858 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln83_reg_858_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln83_reg_858_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln83_reg_858_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln83_reg_858_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln83_reg_858_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln83_reg_858_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln83_reg_858_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln83_reg_858_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln83_reg_858_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln83_reg_858_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln83_reg_858_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln83_reg_858_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln83_reg_858_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln83_reg_858_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln83_reg_858_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln83_reg_858_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln83_reg_858_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln83_reg_858_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln83_reg_858_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln83_reg_858_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln83_reg_858_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln83_reg_858_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln83_reg_858_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln83_reg_858_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_read_reg_863 : STD_LOGIC_VECTOR (15 downto 0);
    signal R_fu_469_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal R_reg_868 : STD_LOGIC_VECTOR (7 downto 0);
    signal R_reg_868_pp0_iter26_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem_addr_3_read_reg_874 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_grp5 : BOOLEAN;
    signal zext_ln84_fu_473_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal G_fu_493_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal G_reg_885 : STD_LOGIC_VECTOR (7 downto 0);
    signal G_reg_885_pp0_iter26_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem_addr_4_read_reg_890 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage1_11001_grp6 : BOOLEAN;
    signal zext_ln84_1_fu_497_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln84_1_reg_895 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln84_1_reg_895_pp0_iter26_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal B_fu_517_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_reg_902 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage2_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp0 : BOOLEAN;
    signal add_ln86_1_fu_596_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln86_1_fu_596_p2 : signal is "no";
    signal add_ln86_1_reg_919 : STD_LOGIC_VECTOR (15 downto 0);
    signal bit_sel2_reg_929 : STD_LOGIC_VECTOR (0 downto 0);
    signal part_sel4_reg_934 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln3_reg_939 : STD_LOGIC_VECTOR (7 downto 0);
    signal bit_sel_reg_944 : STD_LOGIC_VECTOR (0 downto 0);
    signal part_sel_reg_949 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln81_fu_381_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln82_fu_410_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln83_fu_439_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_grp2 : BOOLEAN;
    signal y_fu_140 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal add_ln79_fu_347_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage1_grp0 : BOOLEAN;
    signal x_fu_144 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal select_ln76_fu_299_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal indvar_flatten_fu_148 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal add_ln76_fu_263_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp7 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp7 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp8 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp8 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp9 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp9 : BOOLEAN;
    signal icmp_ln79_fu_280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln76_1_fu_293_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_307_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_10_fu_319_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln79_1_fu_315_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln79_2_fu_327_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln61_fu_285_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln79_1_fu_331_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln79_fu_337_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln81_fu_363_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln81_fu_366_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln_fu_371_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln82_fu_395_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln1_fu_400_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln83_fu_424_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln2_fu_429_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal shl_ln_fu_453_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln81_1_fu_460_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal lshr_ln81_fu_464_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln1_fu_477_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln82_fu_484_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal lshr_ln82_fu_488_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage2_grp0 : BOOLEAN;
    signal shl_ln2_fu_501_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln83_fu_508_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal lshr_ln83_fu_512_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_fu_532_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl1_fu_525_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln85_1_fu_539_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln85_fu_543_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_735_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln85_fu_553_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln85_fu_549_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln86_1_fu_562_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_15_fu_572_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln86_fu_566_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln86_2_fu_579_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln86_1_fu_583_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_744_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln86_fu_593_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln86_fu_589_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_fu_602_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_13_fu_613_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln84_5_fu_609_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln84_7_fu_620_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln84_4_fu_624_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_753_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_fu_652_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln84_3_fu_659_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_763_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln84_6_fu_668_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln84_3_fu_663_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln84_2_fu_671_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_772_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln85_fu_709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln86_fu_722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_735_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_735_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_735_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_744_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_744_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_744_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_753_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_753_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_753_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_763_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_763_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_763_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_772_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_772_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_735_ce : STD_LOGIC;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal grp_fu_744_ce : STD_LOGIC;
    signal grp_fu_753_ce : STD_LOGIC;
    signal grp_fu_763_ce : STD_LOGIC;
    signal grp_fu_772_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter26_stage0 : STD_LOGIC;
    signal ap_idle_pp0_0to25 : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter23_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter24_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter25_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter26_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0_1to27 : STD_LOGIC;
    signal ap_done_pending_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal grp_fu_753_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_763_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_condition_1261 : BOOLEAN;
    signal ap_condition_1265 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component yuv_filter_mac_muladd_8ns_7s_8ns_15_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component yuv_filter_mac_muladd_8ns_8s_16s_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component yuv_filter_mac_muladd_8ns_5ns_15ns_15_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component yuv_filter_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mac_muladd_8ns_7s_8ns_15_4_1_U17 : component yuv_filter_mac_muladd_8ns_7s_8ns_15_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 7,
        din2_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_735_p0,
        din1 => grp_fu_735_p1,
        din2 => grp_fu_735_p2,
        ce => grp_fu_735_ce,
        dout => grp_fu_735_p3);

    mac_muladd_8ns_7ns_8ns_15_4_1_U18 : component yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 7,
        din2_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_744_p0,
        din1 => grp_fu_744_p1,
        din2 => grp_fu_744_p2,
        ce => grp_fu_744_ce,
        dout => grp_fu_744_p3);

    mac_muladd_8ns_8s_16s_16_4_1_U19 : component yuv_filter_mac_muladd_8ns_8s_16s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_753_p0,
        din1 => grp_fu_753_p1,
        din2 => grp_fu_753_p2,
        ce => grp_fu_753_ce,
        dout => grp_fu_753_p3);

    mac_muladd_8ns_5ns_15ns_15_4_1_U20 : component yuv_filter_mac_muladd_8ns_5ns_15ns_15_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_763_p0,
        din1 => grp_fu_763_p1,
        din2 => grp_fu_763_p2,
        ce => grp_fu_763_ce,
        dout => grp_fu_763_p3);

    mac_muladd_8ns_8s_16s_16_4_1_U21 : component yuv_filter_mac_muladd_8ns_8s_16s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_772_p0,
        din1 => grp_fu_772_p1,
        din2 => add_ln86_1_reg_919,
        ce => grp_fu_772_ce,
        dout => grp_fu_772_p3);

    flow_control_loop_pipe_sequential_init_U : component yuv_filter_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage2,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp1_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1)) then 
                        ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp5_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp5_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp5_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp5)) then 
                        ap_block_pp0_stage0_subdone_grp5_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp7_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp7_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp7_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp7)) then 
                        ap_block_pp0_stage0_subdone_grp7_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp8_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp8_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp8_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp8)) then 
                        ap_block_pp0_stage0_subdone_grp8_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp9_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp9_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp9_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9)) then 
                        ap_block_pp0_stage0_subdone_grp9_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp2_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp2_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp2_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2)) then 
                        ap_block_pp0_stage1_subdone_grp2_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp6_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp6_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp6_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp6)) then 
                        ap_block_pp0_stage1_subdone_grp6_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0)) then 
                        ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter26_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter10_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter10_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter11_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter11_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter12_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter12_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter13_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter13_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter14_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter14_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter15_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter15_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter16_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter16_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter17_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter17_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter18_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter18_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter19_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter19_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter20_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter20_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter21_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter21_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter22_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter22_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter23_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter23_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter24_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter24_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter25_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter25_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter26_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter26_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter3_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter4_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter5_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter5_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter6_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter6_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter7_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter7_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter8_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter8_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter9_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter9_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln76_fu_257_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten_fu_148 <= add_ln76_fu_263_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_148 <= ap_const_lv32_0;
                end if;
            end if; 
        end if;
    end process;

    x_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
                x_fu_144 <= ap_const_lv16_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln76_reg_821 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then 
                x_fu_144 <= select_ln76_fu_299_p3;
            end if; 
        end if;
    end process;

    y_fu_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
                y_fu_140 <= ap_const_lv16_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln76_reg_821 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then 
                y_fu_140 <= add_ln79_fu_347_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0))) then
                B_reg_902 <= B_fu_517_p1;
                bit_sel_reg_944 <= grp_fu_772_p3(15 downto 15);
                part_sel_reg_949 <= grp_fu_772_p3(14 downto 8);
                trunc_ln3_reg_939 <= add_ln84_2_fu_671_p2(15 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then
                G_reg_885 <= G_fu_493_p1;
                G_reg_885_pp0_iter26_reg <= G_reg_885;
                add_ln81_1_reg_825 <= add_ln81_1_fu_341_p2;
                bit_sel2_reg_929 <= grp_fu_753_p3(15 downto 15);
                part_sel4_reg_934 <= grp_fu_753_p3(14 downto 8);
                    zext_ln84_1_reg_895(7 downto 0) <= zext_ln84_1_fu_497_p1(7 downto 0);
                    zext_ln84_1_reg_895_pp0_iter26_reg(7 downto 0) <= zext_ln84_1_reg_895(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                R_reg_868 <= R_fu_469_p1;
                R_reg_868_pp0_iter26_reg <= R_reg_868;
                add_ln86_1_reg_919 <= add_ln86_1_fu_596_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp5) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp5_done_reg))) then
                gmem_addr_3_read_reg_874 <= m_axi_gmem_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp3))) then
                gmem_addr_3_reg_841 <= sext_ln82_fu_410_p1;
                gmem_addr_4_reg_852 <= sext_ln83_fu_439_p1;
                gmem_addr_read_reg_863 <= m_axi_gmem_0_RDATA;
                gmem_addr_reg_830 <= sext_ln81_fu_381_p1;
                trunc_ln81_reg_836 <= trunc_ln81_fu_391_p1;
                trunc_ln81_reg_836_pp0_iter10_reg <= trunc_ln81_reg_836_pp0_iter9_reg;
                trunc_ln81_reg_836_pp0_iter11_reg <= trunc_ln81_reg_836_pp0_iter10_reg;
                trunc_ln81_reg_836_pp0_iter12_reg <= trunc_ln81_reg_836_pp0_iter11_reg;
                trunc_ln81_reg_836_pp0_iter13_reg <= trunc_ln81_reg_836_pp0_iter12_reg;
                trunc_ln81_reg_836_pp0_iter14_reg <= trunc_ln81_reg_836_pp0_iter13_reg;
                trunc_ln81_reg_836_pp0_iter15_reg <= trunc_ln81_reg_836_pp0_iter14_reg;
                trunc_ln81_reg_836_pp0_iter16_reg <= trunc_ln81_reg_836_pp0_iter15_reg;
                trunc_ln81_reg_836_pp0_iter17_reg <= trunc_ln81_reg_836_pp0_iter16_reg;
                trunc_ln81_reg_836_pp0_iter18_reg <= trunc_ln81_reg_836_pp0_iter17_reg;
                trunc_ln81_reg_836_pp0_iter19_reg <= trunc_ln81_reg_836_pp0_iter18_reg;
                trunc_ln81_reg_836_pp0_iter1_reg <= trunc_ln81_reg_836;
                trunc_ln81_reg_836_pp0_iter20_reg <= trunc_ln81_reg_836_pp0_iter19_reg;
                trunc_ln81_reg_836_pp0_iter21_reg <= trunc_ln81_reg_836_pp0_iter20_reg;
                trunc_ln81_reg_836_pp0_iter22_reg <= trunc_ln81_reg_836_pp0_iter21_reg;
                trunc_ln81_reg_836_pp0_iter23_reg <= trunc_ln81_reg_836_pp0_iter22_reg;
                trunc_ln81_reg_836_pp0_iter24_reg <= trunc_ln81_reg_836_pp0_iter23_reg;
                trunc_ln81_reg_836_pp0_iter2_reg <= trunc_ln81_reg_836_pp0_iter1_reg;
                trunc_ln81_reg_836_pp0_iter3_reg <= trunc_ln81_reg_836_pp0_iter2_reg;
                trunc_ln81_reg_836_pp0_iter4_reg <= trunc_ln81_reg_836_pp0_iter3_reg;
                trunc_ln81_reg_836_pp0_iter5_reg <= trunc_ln81_reg_836_pp0_iter4_reg;
                trunc_ln81_reg_836_pp0_iter6_reg <= trunc_ln81_reg_836_pp0_iter5_reg;
                trunc_ln81_reg_836_pp0_iter7_reg <= trunc_ln81_reg_836_pp0_iter6_reg;
                trunc_ln81_reg_836_pp0_iter8_reg <= trunc_ln81_reg_836_pp0_iter7_reg;
                trunc_ln81_reg_836_pp0_iter9_reg <= trunc_ln81_reg_836_pp0_iter8_reg;
                trunc_ln82_reg_847 <= trunc_ln82_fu_420_p1;
                trunc_ln82_reg_847_pp0_iter10_reg <= trunc_ln82_reg_847_pp0_iter9_reg;
                trunc_ln82_reg_847_pp0_iter11_reg <= trunc_ln82_reg_847_pp0_iter10_reg;
                trunc_ln82_reg_847_pp0_iter12_reg <= trunc_ln82_reg_847_pp0_iter11_reg;
                trunc_ln82_reg_847_pp0_iter13_reg <= trunc_ln82_reg_847_pp0_iter12_reg;
                trunc_ln82_reg_847_pp0_iter14_reg <= trunc_ln82_reg_847_pp0_iter13_reg;
                trunc_ln82_reg_847_pp0_iter15_reg <= trunc_ln82_reg_847_pp0_iter14_reg;
                trunc_ln82_reg_847_pp0_iter16_reg <= trunc_ln82_reg_847_pp0_iter15_reg;
                trunc_ln82_reg_847_pp0_iter17_reg <= trunc_ln82_reg_847_pp0_iter16_reg;
                trunc_ln82_reg_847_pp0_iter18_reg <= trunc_ln82_reg_847_pp0_iter17_reg;
                trunc_ln82_reg_847_pp0_iter19_reg <= trunc_ln82_reg_847_pp0_iter18_reg;
                trunc_ln82_reg_847_pp0_iter1_reg <= trunc_ln82_reg_847;
                trunc_ln82_reg_847_pp0_iter20_reg <= trunc_ln82_reg_847_pp0_iter19_reg;
                trunc_ln82_reg_847_pp0_iter21_reg <= trunc_ln82_reg_847_pp0_iter20_reg;
                trunc_ln82_reg_847_pp0_iter22_reg <= trunc_ln82_reg_847_pp0_iter21_reg;
                trunc_ln82_reg_847_pp0_iter23_reg <= trunc_ln82_reg_847_pp0_iter22_reg;
                trunc_ln82_reg_847_pp0_iter24_reg <= trunc_ln82_reg_847_pp0_iter23_reg;
                trunc_ln82_reg_847_pp0_iter2_reg <= trunc_ln82_reg_847_pp0_iter1_reg;
                trunc_ln82_reg_847_pp0_iter3_reg <= trunc_ln82_reg_847_pp0_iter2_reg;
                trunc_ln82_reg_847_pp0_iter4_reg <= trunc_ln82_reg_847_pp0_iter3_reg;
                trunc_ln82_reg_847_pp0_iter5_reg <= trunc_ln82_reg_847_pp0_iter4_reg;
                trunc_ln82_reg_847_pp0_iter6_reg <= trunc_ln82_reg_847_pp0_iter5_reg;
                trunc_ln82_reg_847_pp0_iter7_reg <= trunc_ln82_reg_847_pp0_iter6_reg;
                trunc_ln82_reg_847_pp0_iter8_reg <= trunc_ln82_reg_847_pp0_iter7_reg;
                trunc_ln82_reg_847_pp0_iter9_reg <= trunc_ln82_reg_847_pp0_iter8_reg;
                trunc_ln83_reg_858 <= trunc_ln83_fu_449_p1;
                trunc_ln83_reg_858_pp0_iter10_reg <= trunc_ln83_reg_858_pp0_iter9_reg;
                trunc_ln83_reg_858_pp0_iter11_reg <= trunc_ln83_reg_858_pp0_iter10_reg;
                trunc_ln83_reg_858_pp0_iter12_reg <= trunc_ln83_reg_858_pp0_iter11_reg;
                trunc_ln83_reg_858_pp0_iter13_reg <= trunc_ln83_reg_858_pp0_iter12_reg;
                trunc_ln83_reg_858_pp0_iter14_reg <= trunc_ln83_reg_858_pp0_iter13_reg;
                trunc_ln83_reg_858_pp0_iter15_reg <= trunc_ln83_reg_858_pp0_iter14_reg;
                trunc_ln83_reg_858_pp0_iter16_reg <= trunc_ln83_reg_858_pp0_iter15_reg;
                trunc_ln83_reg_858_pp0_iter17_reg <= trunc_ln83_reg_858_pp0_iter16_reg;
                trunc_ln83_reg_858_pp0_iter18_reg <= trunc_ln83_reg_858_pp0_iter17_reg;
                trunc_ln83_reg_858_pp0_iter19_reg <= trunc_ln83_reg_858_pp0_iter18_reg;
                trunc_ln83_reg_858_pp0_iter1_reg <= trunc_ln83_reg_858;
                trunc_ln83_reg_858_pp0_iter20_reg <= trunc_ln83_reg_858_pp0_iter19_reg;
                trunc_ln83_reg_858_pp0_iter21_reg <= trunc_ln83_reg_858_pp0_iter20_reg;
                trunc_ln83_reg_858_pp0_iter22_reg <= trunc_ln83_reg_858_pp0_iter21_reg;
                trunc_ln83_reg_858_pp0_iter23_reg <= trunc_ln83_reg_858_pp0_iter22_reg;
                trunc_ln83_reg_858_pp0_iter24_reg <= trunc_ln83_reg_858_pp0_iter23_reg;
                trunc_ln83_reg_858_pp0_iter2_reg <= trunc_ln83_reg_858_pp0_iter1_reg;
                trunc_ln83_reg_858_pp0_iter3_reg <= trunc_ln83_reg_858_pp0_iter2_reg;
                trunc_ln83_reg_858_pp0_iter4_reg <= trunc_ln83_reg_858_pp0_iter3_reg;
                trunc_ln83_reg_858_pp0_iter5_reg <= trunc_ln83_reg_858_pp0_iter4_reg;
                trunc_ln83_reg_858_pp0_iter6_reg <= trunc_ln83_reg_858_pp0_iter5_reg;
                trunc_ln83_reg_858_pp0_iter7_reg <= trunc_ln83_reg_858_pp0_iter6_reg;
                trunc_ln83_reg_858_pp0_iter8_reg <= trunc_ln83_reg_858_pp0_iter7_reg;
                trunc_ln83_reg_858_pp0_iter9_reg <= trunc_ln83_reg_858_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp6) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp6_done_reg))) then
                gmem_addr_4_read_reg_890 <= m_axi_gmem_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln76_reg_821 <= icmp_ln76_fu_257_p2;
                icmp_ln76_reg_821_pp0_iter10_reg <= icmp_ln76_reg_821_pp0_iter9_reg;
                icmp_ln76_reg_821_pp0_iter11_reg <= icmp_ln76_reg_821_pp0_iter10_reg;
                icmp_ln76_reg_821_pp0_iter12_reg <= icmp_ln76_reg_821_pp0_iter11_reg;
                icmp_ln76_reg_821_pp0_iter13_reg <= icmp_ln76_reg_821_pp0_iter12_reg;
                icmp_ln76_reg_821_pp0_iter14_reg <= icmp_ln76_reg_821_pp0_iter13_reg;
                icmp_ln76_reg_821_pp0_iter15_reg <= icmp_ln76_reg_821_pp0_iter14_reg;
                icmp_ln76_reg_821_pp0_iter16_reg <= icmp_ln76_reg_821_pp0_iter15_reg;
                icmp_ln76_reg_821_pp0_iter17_reg <= icmp_ln76_reg_821_pp0_iter16_reg;
                icmp_ln76_reg_821_pp0_iter18_reg <= icmp_ln76_reg_821_pp0_iter17_reg;
                icmp_ln76_reg_821_pp0_iter19_reg <= icmp_ln76_reg_821_pp0_iter18_reg;
                icmp_ln76_reg_821_pp0_iter1_reg <= icmp_ln76_reg_821;
                icmp_ln76_reg_821_pp0_iter20_reg <= icmp_ln76_reg_821_pp0_iter19_reg;
                icmp_ln76_reg_821_pp0_iter21_reg <= icmp_ln76_reg_821_pp0_iter20_reg;
                icmp_ln76_reg_821_pp0_iter22_reg <= icmp_ln76_reg_821_pp0_iter21_reg;
                icmp_ln76_reg_821_pp0_iter23_reg <= icmp_ln76_reg_821_pp0_iter22_reg;
                icmp_ln76_reg_821_pp0_iter24_reg <= icmp_ln76_reg_821_pp0_iter23_reg;
                icmp_ln76_reg_821_pp0_iter25_reg <= icmp_ln76_reg_821_pp0_iter24_reg;
                icmp_ln76_reg_821_pp0_iter2_reg <= icmp_ln76_reg_821_pp0_iter1_reg;
                icmp_ln76_reg_821_pp0_iter3_reg <= icmp_ln76_reg_821_pp0_iter2_reg;
                icmp_ln76_reg_821_pp0_iter4_reg <= icmp_ln76_reg_821_pp0_iter3_reg;
                icmp_ln76_reg_821_pp0_iter5_reg <= icmp_ln76_reg_821_pp0_iter4_reg;
                icmp_ln76_reg_821_pp0_iter6_reg <= icmp_ln76_reg_821_pp0_iter5_reg;
                icmp_ln76_reg_821_pp0_iter7_reg <= icmp_ln76_reg_821_pp0_iter6_reg;
                icmp_ln76_reg_821_pp0_iter8_reg <= icmp_ln76_reg_821_pp0_iter7_reg;
                icmp_ln76_reg_821_pp0_iter9_reg <= icmp_ln76_reg_821_pp0_iter8_reg;
            end if;
        end if;
    end process;
    zext_ln84_1_reg_895(15 downto 8) <= "00000000";
    zext_ln84_1_reg_895_pp0_iter26_reg(15 downto 8) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage2_subdone, ap_block_pp0_stage0_subdone, ap_block_pp0_stage1_subdone, ap_condition_exit_pp0_iter26_stage0, ap_idle_pp0_0to25, ap_idle_pp0_1to27, ap_done_pending_pp0, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if (((ap_const_logic_1 = ap_condition_exit_pp0_iter26_stage0) and (ap_idle_pp0_0to25 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((not(((ap_start_int = ap_const_logic_0) and (ap_done_pending_pp0 = ap_const_logic_0) and (ap_idle_pp0_1to27 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    B_fu_517_p1 <= lshr_ln83_fu_512_p2(8 - 1 downto 0);
    G_fu_493_p1 <= lshr_ln82_fu_488_p2(8 - 1 downto 0);
    R_fu_469_p1 <= lshr_ln81_fu_464_p2(8 - 1 downto 0);
    add_ln76_1_fu_293_p2 <= std_logic_vector(unsigned(x_fu_144) + unsigned(ap_const_lv16_1));
    add_ln76_fu_263_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv32_1));
    add_ln79_1_fu_331_p2 <= std_logic_vector(unsigned(zext_ln79_1_fu_315_p1) + unsigned(zext_ln79_2_fu_327_p1));
    add_ln79_fu_347_p2 <= std_logic_vector(unsigned(select_ln61_fu_285_p3) + unsigned(ap_const_lv16_1));
    add_ln81_1_fu_341_p2 <= std_logic_vector(unsigned(add_ln79_1_fu_331_p2) + unsigned(zext_ln79_fu_337_p1));
    add_ln81_fu_366_p2 <= std_logic_vector(unsigned(zext_ln81_fu_363_p1) + unsigned(in_channels_ch1));
    add_ln82_fu_395_p2 <= std_logic_vector(unsigned(zext_ln81_fu_363_p1) + unsigned(in_channels_ch2));
    add_ln83_fu_424_p2 <= std_logic_vector(unsigned(zext_ln81_fu_363_p1) + unsigned(in_channels_ch3));
    add_ln84_2_fu_671_p2 <= std_logic_vector(unsigned(zext_ln84_6_fu_668_p1) + unsigned(add_ln84_3_fu_663_p2));
    add_ln84_3_fu_663_p2 <= std_logic_vector(unsigned(zext_ln84_3_fu_659_p1) + unsigned(zext_ln84_1_reg_895_pp0_iter26_reg));
    add_ln84_4_fu_624_p2 <= std_logic_vector(unsigned(zext_ln84_5_fu_609_p1) + unsigned(zext_ln84_7_fu_620_p1));
    add_ln86_1_fu_596_p2 <= std_logic_vector(unsigned(zext_ln86_fu_593_p1) + unsigned(sext_ln86_fu_589_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_grp7_assign_proc : process(ap_enable_reg_pp0_iter27, p_yuv_channels_ch1_full_n, ap_block_pp0_stage0_subdone_grp7_done_reg)
    begin
                ap_block_pp0_stage0_01001_grp7 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp7_done_reg) and (p_yuv_channels_ch1_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_01001_grp8_assign_proc : process(ap_enable_reg_pp0_iter27, p_yuv_channels_ch2_full_n, ap_block_pp0_stage0_subdone_grp8_done_reg)
    begin
                ap_block_pp0_stage0_01001_grp8 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp8_done_reg) and (p_yuv_channels_ch2_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_01001_grp9_assign_proc : process(ap_enable_reg_pp0_iter27, p_yuv_channels_ch3_full_n, ap_block_pp0_stage0_subdone_grp9_done_reg)
    begin
                ap_block_pp0_stage0_01001_grp9 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg) and (p_yuv_channels_ch3_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter27, m_axi_gmem_0_ARREADY, m_axi_gmem_0_RVALID, p_yuv_channels_ch1_full_n, p_yuv_channels_ch2_full_n, p_yuv_channels_ch3_full_n, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_subdone_grp5_done_reg, ap_block_pp0_stage0_subdone_grp7_done_reg, ap_block_pp0_stage0_subdone_grp8_done_reg, ap_block_pp0_stage0_subdone_grp9_done_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg) and (p_yuv_channels_ch3_full_n = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp8_done_reg) and (p_yuv_channels_ch2_full_n = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp7_done_reg) and (p_yuv_channels_ch1_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp5_done_reg) and (m_axi_gmem_0_RVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (m_axi_gmem_0_ARREADY = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_0_ARREADY, ap_block_pp0_stage0_subdone_grp1_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (m_axi_gmem_0_ARREADY = ap_const_logic_0));
    end process;


    ap_block_pp0_stage0_11001_grp5_assign_proc : process(ap_enable_reg_pp0_iter25, m_axi_gmem_0_RVALID, ap_block_pp0_stage0_subdone_grp5_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp5 <= ((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp5_done_reg) and (m_axi_gmem_0_RVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage0_11001_grp7_assign_proc : process(ap_enable_reg_pp0_iter27, p_yuv_channels_ch1_full_n, ap_block_pp0_stage0_subdone_grp7_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp7 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp7_done_reg) and (p_yuv_channels_ch1_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_grp8_assign_proc : process(ap_enable_reg_pp0_iter27, p_yuv_channels_ch2_full_n, ap_block_pp0_stage0_subdone_grp8_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp8 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp8_done_reg) and (p_yuv_channels_ch2_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_grp9_assign_proc : process(ap_enable_reg_pp0_iter27, p_yuv_channels_ch3_full_n, ap_block_pp0_stage0_subdone_grp9_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp9 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg) and (p_yuv_channels_ch3_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter27, m_axi_gmem_0_ARREADY, m_axi_gmem_0_RVALID, p_yuv_channels_ch1_full_n, p_yuv_channels_ch2_full_n, p_yuv_channels_ch3_full_n, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_subdone_grp5_done_reg, ap_block_pp0_stage0_subdone_grp7_done_reg, ap_block_pp0_stage0_subdone_grp8_done_reg, ap_block_pp0_stage0_subdone_grp9_done_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg) and (p_yuv_channels_ch3_full_n = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp8_done_reg) and (p_yuv_channels_ch2_full_n = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp7_done_reg) and (p_yuv_channels_ch1_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp5_done_reg) and (m_axi_gmem_0_RVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (m_axi_gmem_0_ARREADY = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_0_ARREADY, ap_block_pp0_stage0_subdone_grp1_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp1 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (m_axi_gmem_0_ARREADY = ap_const_logic_0));
    end process;


    ap_block_pp0_stage0_subdone_grp5_assign_proc : process(ap_enable_reg_pp0_iter25, m_axi_gmem_0_RVALID, ap_block_pp0_stage0_subdone_grp5_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp5 <= ((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp5_done_reg) and (m_axi_gmem_0_RVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage0_subdone_grp7_assign_proc : process(ap_enable_reg_pp0_iter27, p_yuv_channels_ch1_full_n, ap_block_pp0_stage0_subdone_grp7_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp7 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp7_done_reg) and (p_yuv_channels_ch1_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_grp8_assign_proc : process(ap_enable_reg_pp0_iter27, p_yuv_channels_ch2_full_n, ap_block_pp0_stage0_subdone_grp8_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp8 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp8_done_reg) and (p_yuv_channels_ch2_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_grp9_assign_proc : process(ap_enable_reg_pp0_iter27, p_yuv_channels_ch3_full_n, ap_block_pp0_stage0_subdone_grp9_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp9 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg) and (p_yuv_channels_ch3_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter25, m_axi_gmem_0_ARREADY, m_axi_gmem_0_RVALID, ap_block_pp0_stage1_subdone_grp2_done_reg, ap_block_pp0_stage1_subdone_grp6_done_reg)
    begin
                ap_block_pp0_stage1_11001 <= (((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp6_done_reg) and (m_axi_gmem_0_RVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2_done_reg) and (m_axi_gmem_0_ARREADY = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage1_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_grp2_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_0_ARREADY, ap_block_pp0_stage1_subdone_grp2_done_reg)
    begin
                ap_block_pp0_stage1_11001_grp2 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2_done_reg) and (m_axi_gmem_0_ARREADY = ap_const_logic_0));
    end process;


    ap_block_pp0_stage1_11001_grp6_assign_proc : process(ap_enable_reg_pp0_iter25, m_axi_gmem_0_RVALID, ap_block_pp0_stage1_subdone_grp6_done_reg)
    begin
                ap_block_pp0_stage1_11001_grp6 <= ((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp6_done_reg) and (m_axi_gmem_0_RVALID = ap_const_logic_0));
    end process;

        ap_block_pp0_stage1_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter25, m_axi_gmem_0_ARREADY, m_axi_gmem_0_RVALID, ap_block_pp0_stage1_subdone_grp2_done_reg, ap_block_pp0_stage1_subdone_grp6_done_reg)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp6_done_reg) and (m_axi_gmem_0_RVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2_done_reg) and (m_axi_gmem_0_ARREADY = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage1_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_grp2_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_0_ARREADY, ap_block_pp0_stage1_subdone_grp2_done_reg)
    begin
                ap_block_pp0_stage1_subdone_grp2 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2_done_reg) and (m_axi_gmem_0_ARREADY = ap_const_logic_0));
    end process;


    ap_block_pp0_stage1_subdone_grp6_assign_proc : process(ap_enable_reg_pp0_iter25, m_axi_gmem_0_RVALID, ap_block_pp0_stage1_subdone_grp6_done_reg)
    begin
                ap_block_pp0_stage1_subdone_grp6 <= ((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp6_done_reg) and (m_axi_gmem_0_RVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter24, m_axi_gmem_0_ARREADY, m_axi_gmem_0_RVALID)
    begin
                ap_block_pp0_stage2_11001 <= (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (m_axi_gmem_0_RVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (m_axi_gmem_0_ARREADY = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage2_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_grp3_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter24, m_axi_gmem_0_ARREADY, m_axi_gmem_0_RVALID)
    begin
                ap_block_pp0_stage2_11001_grp3 <= (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (m_axi_gmem_0_RVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (m_axi_gmem_0_ARREADY = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage2_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_grp3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter24, m_axi_gmem_0_ARREADY, m_axi_gmem_0_RVALID)
    begin
                ap_block_pp0_stage2_subdone <= (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (m_axi_gmem_0_RVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (m_axi_gmem_0_ARREADY = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage2_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1261_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_11001_grp1)
    begin
                ap_condition_1261 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg));
    end process;


    ap_condition_1265_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone_grp2_done_reg, ap_block_pp0_stage1_11001_grp2)
    begin
                ap_condition_1265 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp2) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2_done_reg));
    end process;


    ap_condition_exit_pp0_iter0_stage2_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_enable_reg_pp0_iter0_reg, icmp_ln76_reg_821)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln76_reg_821 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter26_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_subdone, icmp_ln76_reg_821_pp0_iter25_reg)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (icmp_ln76_reg_821_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter26_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter26_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter26_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter26_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_done_pending_pp0_assign_proc : process(ap_loop_exit_ready, ap_loop_exit_ready_pp0_iter1_reg, ap_loop_exit_ready_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg, ap_loop_exit_ready_pp0_iter4_reg, ap_loop_exit_ready_pp0_iter5_reg, ap_loop_exit_ready_pp0_iter6_reg, ap_loop_exit_ready_pp0_iter7_reg, ap_loop_exit_ready_pp0_iter8_reg, ap_loop_exit_ready_pp0_iter9_reg, ap_loop_exit_ready_pp0_iter10_reg, ap_loop_exit_ready_pp0_iter11_reg, ap_loop_exit_ready_pp0_iter12_reg, ap_loop_exit_ready_pp0_iter13_reg, ap_loop_exit_ready_pp0_iter14_reg, ap_loop_exit_ready_pp0_iter15_reg, ap_loop_exit_ready_pp0_iter16_reg, ap_loop_exit_ready_pp0_iter17_reg, ap_loop_exit_ready_pp0_iter18_reg, ap_loop_exit_ready_pp0_iter19_reg, ap_loop_exit_ready_pp0_iter20_reg, ap_loop_exit_ready_pp0_iter21_reg, ap_loop_exit_ready_pp0_iter22_reg, ap_loop_exit_ready_pp0_iter23_reg, ap_loop_exit_ready_pp0_iter24_reg, ap_loop_exit_ready_pp0_iter25_reg, ap_loop_exit_ready_pp0_iter26_reg)
    begin
        if (not(((ap_loop_exit_ready = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter26_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter25_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter24_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter23_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter22_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter21_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter20_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter19_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter17_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter16_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter14_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter13_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter12_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter11_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter10_reg 
    = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_0)))) then 
            ap_done_pending_pp0 <= ap_const_logic_1;
        else 
            ap_done_pending_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = 
    ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to25_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25)
    begin
        if (((ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) 
    and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to25 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to25 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to27_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = 
    ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0))) then 
            ap_idle_pp0_1to27 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to27 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage2;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, indvar_flatten_fu_148, ap_block_pp0_stage0)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv32_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_148;
        end if; 
    end process;


    gmem_blk_n_AR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, m_axi_gmem_0_ARREADY, ap_block_pp0_stage0_grp1, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage2_grp3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp2, ap_block_pp0_stage1_subdone_grp2_done_reg)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp3)))) then 
            gmem_blk_n_AR <= m_axi_gmem_0_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_CS_fsm_pp0_stage2, m_axi_gmem_0_RVALID, ap_block_pp0_stage2_grp3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_grp5, ap_block_pp0_stage0_subdone_grp5_done_reg, ap_block_pp0_stage1_grp6, ap_block_pp0_stage1_subdone_grp6_done_reg)
    begin
        if ((((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp6_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp6)) or ((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp5_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp5)) or ((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp3)))) then 
            gmem_blk_n_R <= m_axi_gmem_0_RVALID;
        else 
            gmem_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_735_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)))) then 
            grp_fu_735_ce <= ap_const_logic_1;
        else 
            grp_fu_735_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_735_p0 <= zext_ln84_fu_473_p1(8 - 1 downto 0);
    grp_fu_735_p1 <= ap_const_lv15_7FDA(7 - 1 downto 0);
    grp_fu_735_p2 <= ap_const_lv15_80(8 - 1 downto 0);

    grp_fu_744_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)))) then 
            grp_fu_744_ce <= ap_const_logic_1;
        else 
            grp_fu_744_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_744_p0 <= zext_ln84_fu_473_p1(8 - 1 downto 0);
    grp_fu_744_p1 <= ap_const_lv15_7A(7 - 1 downto 0);
    grp_fu_744_p2 <= ap_const_lv15_80(8 - 1 downto 0);

    grp_fu_753_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)))) then 
            grp_fu_753_ce <= ap_const_logic_1;
        else 
            grp_fu_753_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_753_p0 <= grp_fu_753_p00(8 - 1 downto 0);
    grp_fu_753_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(G_fu_493_p1),16));
    grp_fu_753_p1 <= ap_const_lv16_FFB6(8 - 1 downto 0);
    grp_fu_753_p2 <= std_logic_vector(signed(sext_ln85_fu_553_p1) + signed(zext_ln85_fu_549_p1));

    grp_fu_763_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)))) then 
            grp_fu_763_ce <= ap_const_logic_1;
        else 
            grp_fu_763_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_763_p0 <= grp_fu_763_p00(8 - 1 downto 0);
    grp_fu_763_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(B_fu_517_p1),13));
    grp_fu_763_p1 <= ap_const_lv13_19(5 - 1 downto 0);
    grp_fu_763_p2 <= std_logic_vector(unsigned(add_ln84_4_fu_624_p2) + unsigned(ap_const_lv15_80));

    grp_fu_772_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)))) then 
            grp_fu_772_ce <= ap_const_logic_1;
        else 
            grp_fu_772_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_772_p0 <= zext_ln84_1_reg_895(8 - 1 downto 0);
    grp_fu_772_p1 <= ap_const_lv16_FFA2(8 - 1 downto 0);
    icmp_ln76_fu_257_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = bound) else "0";
    icmp_ln79_fu_280_p2 <= "1" when (y_fu_140 = height) else "0";
    lshr_ln81_fu_464_p2 <= std_logic_vector(shift_right(unsigned(gmem_addr_read_reg_863),to_integer(unsigned('0' & zext_ln81_1_fu_460_p1(16-1 downto 0)))));
    lshr_ln82_fu_488_p2 <= std_logic_vector(shift_right(unsigned(gmem_addr_3_read_reg_874),to_integer(unsigned('0' & zext_ln82_fu_484_p1(16-1 downto 0)))));
    lshr_ln83_fu_512_p2 <= std_logic_vector(shift_right(unsigned(gmem_addr_4_read_reg_890),to_integer(unsigned('0' & zext_ln83_fu_508_p1(16-1 downto 0)))));

    m_axi_gmem_0_ARADDR_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, gmem_addr_reg_830, ap_block_pp0_stage2_11001_grp3, gmem_addr_3_reg_841, gmem_addr_4_reg_852, ap_condition_1261, ap_condition_1265)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp3))) then 
                m_axi_gmem_0_ARADDR <= gmem_addr_4_reg_852;
            elsif ((ap_const_boolean_1 = ap_condition_1265)) then 
                m_axi_gmem_0_ARADDR <= gmem_addr_3_reg_841;
            elsif ((ap_const_boolean_1 = ap_condition_1261)) then 
                m_axi_gmem_0_ARADDR <= gmem_addr_reg_830;
            else 
                m_axi_gmem_0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            m_axi_gmem_0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_gmem_0_ARBURST <= ap_const_lv2_0;
    m_axi_gmem_0_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem_0_ARID <= ap_const_lv1_0;
    m_axi_gmem_0_ARLEN <= ap_const_lv64_1(32 - 1 downto 0);
    m_axi_gmem_0_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem_0_ARPROT <= ap_const_lv3_0;
    m_axi_gmem_0_ARQOS <= ap_const_lv4_0;
    m_axi_gmem_0_ARREGION <= ap_const_lv4_0;
    m_axi_gmem_0_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem_0_ARUSER <= ap_const_lv1_0;

    m_axi_gmem_0_ARVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone_grp2_done_reg, ap_block_pp0_stage2_11001_grp3, ap_block_pp0_stage0_11001_grp1, ap_block_pp0_stage1_11001_grp2)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp2) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp3)))) then 
            m_axi_gmem_0_ARVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_0_AWID <= ap_const_lv1_0;
    m_axi_gmem_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem_0_BREADY <= ap_const_logic_0;

    m_axi_gmem_0_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_subdone_grp5_done_reg, ap_block_pp0_stage1_subdone_grp6_done_reg, ap_block_pp0_stage2_11001_grp3, ap_block_pp0_stage0_11001_grp5, ap_block_pp0_stage1_11001_grp6)
    begin
        if ((((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp6) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp6_done_reg)) or ((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp5) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp5_done_reg)) or ((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp3)))) then 
            m_axi_gmem_0_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_0_WDATA <= ap_const_lv16_0;
    m_axi_gmem_0_WID <= ap_const_lv1_0;
    m_axi_gmem_0_WLAST <= ap_const_logic_0;
    m_axi_gmem_0_WSTRB <= ap_const_lv2_0;
    m_axi_gmem_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem_0_WVALID <= ap_const_logic_0;
    p_shl1_fu_525_p3 <= (B_reg_902 & ap_const_lv7_0);

    p_yuv_channels_ch1_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter27, p_yuv_channels_ch1_full_n, ap_block_pp0_stage0_grp7, ap_block_pp0_stage0_subdone_grp7_done_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp7_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp7) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1))) then 
            p_yuv_channels_ch1_blk_n <= p_yuv_channels_ch1_full_n;
        else 
            p_yuv_channels_ch1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_yuv_channels_ch1_din <= std_logic_vector(unsigned(trunc_ln3_reg_939) + unsigned(ap_const_lv8_10));

    p_yuv_channels_ch1_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter27, ap_block_pp0_stage0_subdone_grp7_done_reg, ap_block_pp0_stage0_11001_grp7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp7) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp7_done_reg) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1))) then 
            p_yuv_channels_ch1_write <= ap_const_logic_1;
        else 
            p_yuv_channels_ch1_write <= ap_const_logic_0;
        end if; 
    end process;


    p_yuv_channels_ch2_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter27, p_yuv_channels_ch2_full_n, ap_block_pp0_stage0_grp8, ap_block_pp0_stage0_subdone_grp8_done_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp8_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp8) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1))) then 
            p_yuv_channels_ch2_blk_n <= p_yuv_channels_ch2_full_n;
        else 
            p_yuv_channels_ch2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_yuv_channels_ch2_din <= (xor_ln85_fu_709_p2 & part_sel4_reg_934);

    p_yuv_channels_ch2_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter27, ap_block_pp0_stage0_subdone_grp8_done_reg, ap_block_pp0_stage0_11001_grp8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp8) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp8_done_reg) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1))) then 
            p_yuv_channels_ch2_write <= ap_const_logic_1;
        else 
            p_yuv_channels_ch2_write <= ap_const_logic_0;
        end if; 
    end process;


    p_yuv_channels_ch3_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter27, p_yuv_channels_ch3_full_n, ap_block_pp0_stage0_grp9, ap_block_pp0_stage0_subdone_grp9_done_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp9) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1))) then 
            p_yuv_channels_ch3_blk_n <= p_yuv_channels_ch3_full_n;
        else 
            p_yuv_channels_ch3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_yuv_channels_ch3_din <= (xor_ln86_fu_722_p2 & part_sel_reg_949);

    p_yuv_channels_ch3_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter27, ap_block_pp0_stage0_subdone_grp9_done_reg, ap_block_pp0_stage0_11001_grp9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp9) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp9_done_reg) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1))) then 
            p_yuv_channels_ch3_write <= ap_const_logic_1;
        else 
            p_yuv_channels_ch3_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln61_fu_285_p3 <= 
        ap_const_lv16_0 when (icmp_ln79_fu_280_p2(0) = '1') else 
        y_fu_140;
    select_ln76_fu_299_p3 <= 
        add_ln76_1_fu_293_p2 when (icmp_ln79_fu_280_p2(0) = '1') else 
        x_fu_144;
        sext_ln81_fu_381_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_371_p4),64));

        sext_ln82_fu_410_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_fu_400_p4),64));

        sext_ln83_fu_439_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln2_fu_429_p4),64));

        sext_ln85_fu_553_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_735_p3),16));

        sext_ln86_fu_589_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln86_1_fu_583_p2),16));

    shl_ln1_fu_477_p3 <= (trunc_ln82_reg_847_pp0_iter24_reg & ap_const_lv3_0);
    shl_ln2_fu_501_p3 <= (trunc_ln83_reg_858_pp0_iter24_reg & ap_const_lv3_0);
    shl_ln_fu_453_p3 <= (trunc_ln81_reg_836_pp0_iter24_reg & ap_const_lv3_0);
    sub_ln85_fu_543_p2 <= std_logic_vector(unsigned(p_shl1_fu_525_p3) - unsigned(zext_ln85_1_fu_539_p1));
    sub_ln86_1_fu_583_p2 <= std_logic_vector(unsigned(sub_ln86_fu_566_p2) - unsigned(zext_ln86_2_fu_579_p1));
    sub_ln86_fu_566_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(zext_ln86_1_fu_562_p1));
    tmp_10_fu_319_p3 <= (select_ln76_fu_299_p3 & ap_const_lv8_0);
    tmp_11_fu_652_p3 <= (G_reg_885_pp0_iter26_reg & ap_const_lv7_0);
    tmp_12_fu_602_p3 <= (R_reg_868_pp0_iter26_reg & ap_const_lv6_0);
    tmp_13_fu_613_p3 <= (R_reg_868_pp0_iter26_reg & ap_const_lv1_0);
    tmp_14_fu_532_p3 <= (B_reg_902 & ap_const_lv4_0);
    tmp_15_fu_572_p3 <= (B_reg_902 & ap_const_lv1_0);
    tmp_fu_307_p3 <= (select_ln76_fu_299_p3 & ap_const_lv10_0);
    trunc_ln1_fu_400_p4 <= add_ln82_fu_395_p2(63 downto 1);
    trunc_ln2_fu_429_p4 <= add_ln83_fu_424_p2(63 downto 1);
    trunc_ln81_fu_391_p1 <= add_ln81_fu_366_p2(1 - 1 downto 0);
    trunc_ln82_fu_420_p1 <= add_ln82_fu_395_p2(1 - 1 downto 0);
    trunc_ln83_fu_449_p1 <= add_ln83_fu_424_p2(1 - 1 downto 0);
    trunc_ln_fu_371_p4 <= add_ln81_fu_366_p2(63 downto 1);
    xor_ln85_fu_709_p2 <= (bit_sel2_reg_929 xor ap_const_lv1_1);
    xor_ln86_fu_722_p2 <= (bit_sel_reg_944 xor ap_const_lv1_1);
    zext_ln79_1_fu_315_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_307_p3),27));
    zext_ln79_2_fu_327_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_319_p3),27));
    zext_ln79_fu_337_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln61_fu_285_p3),27));
    zext_ln81_1_fu_460_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_453_p3),16));
    zext_ln81_fu_363_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln81_1_reg_825),64));
    zext_ln82_fu_484_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_477_p3),16));
    zext_ln83_fu_508_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln2_fu_501_p3),16));
    zext_ln84_1_fu_497_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(G_fu_493_p1),16));
    zext_ln84_3_fu_659_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_fu_652_p3),16));
    zext_ln84_5_fu_609_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_602_p3),15));
    zext_ln84_6_fu_668_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_763_p3),16));
    zext_ln84_7_fu_620_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_613_p3),15));
    zext_ln84_fu_473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(R_fu_469_p1),15));
    zext_ln85_1_fu_539_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_532_p3),15));
    zext_ln85_fu_549_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln85_fu_543_p2),16));
    zext_ln86_1_fu_562_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_532_p3),14));
    zext_ln86_2_fu_579_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_fu_572_p3),14));
    zext_ln86_fu_593_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_744_p3),16));
end behav;
