{
    "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_and.blif",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 44.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 83.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_and/k6_N10_40nm": {
        "test_name": "operators/binary_and/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_and.blif",
        "max_rss(MiB)": 17.8,
        "exec_time(ms)": 7.5,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 83.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_and/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_and/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_and.blif",
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 47.5,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 83.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_and/no_arch": {
        "test_name": "operators/binary_and/no_arch",
        "blif": "binary_and.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 83.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_logical_and.blif",
        "max_rss(MiB)": 28.1,
        "exec_time(ms)": 47.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 85,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_and/k6_N10_40nm": {
        "test_name": "operators/binary_logical_and/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_logical_and.blif",
        "max_rss(MiB)": 17.8,
        "exec_time(ms)": 8.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 85,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_and/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_and/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_logical_and.blif",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 45.5,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 85,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_and/no_arch": {
        "test_name": "operators/binary_logical_and/no_arch",
        "blif": "binary_logical_and.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 85,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_logical_equal.blif",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 44.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_equal/k6_N10_40nm": {
        "test_name": "operators/binary_logical_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_logical_equal.blif",
        "max_rss(MiB)": 18,
        "exec_time(ms)": 8.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_logical_equal.blif",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 38.2,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_equal/no_arch": {
        "test_name": "operators/binary_logical_equal/no_arch",
        "blif": "binary_logical_equal.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_logical_greater_equal_than.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 48.5,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/binary_logical_greater_equal_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_logical_greater_equal_than.blif",
        "max_rss(MiB)": 17.8,
        "exec_time(ms)": 10.1,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_logical_greater_equal_than.blif",
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 43.2,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/binary_logical_greater_equal_than/no_arch": {
        "test_name": "operators/binary_logical_greater_equal_than/no_arch",
        "blif": "binary_logical_greater_equal_than.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 5,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_logical_greater_than.blif",
        "max_rss(MiB)": 28.1,
        "exec_time(ms)": 47.1,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_greater_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_logical_greater_than.blif",
        "max_rss(MiB)": 18,
        "exec_time(ms)": 9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_greater_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_logical_greater_than.blif",
        "max_rss(MiB)": 27.5,
        "exec_time(ms)": 45.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_greater_than/no_arch": {
        "test_name": "operators/binary_logical_greater_than/no_arch",
        "blif": "binary_logical_greater_than.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.1,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_logical_less_equal_than.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 40.7,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/binary_logical_less_equal_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_logical_less_equal_than.blif",
        "max_rss(MiB)": 17.7,
        "exec_time(ms)": 9.2,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_logical_less_equal_than.blif",
        "max_rss(MiB)": 27.5,
        "exec_time(ms)": 45.6,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/binary_logical_less_equal_than/no_arch": {
        "test_name": "operators/binary_logical_less_equal_than/no_arch",
        "blif": "binary_logical_less_equal_than.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.9,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_logical_less_than.blif",
        "max_rss(MiB)": 28.1,
        "exec_time(ms)": 49.3,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_less_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_logical_less_than.blif",
        "max_rss(MiB)": 17.8,
        "exec_time(ms)": 7.6,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_less_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_logical_less_than.blif",
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 36.4,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_less_than/no_arch": {
        "test_name": "operators/binary_logical_less_than/no_arch",
        "blif": "binary_logical_less_than.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_logical_not_equal.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 48,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_not_equal/k6_N10_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_logical_not_equal.blif",
        "max_rss(MiB)": 17.9,
        "exec_time(ms)": 8.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_not_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_logical_not_equal.blif",
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 45.6,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_not_equal/no_arch": {
        "test_name": "operators/binary_logical_not_equal/no_arch",
        "blif": "binary_logical_not_equal.blif",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 4.3,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_logical_or.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 42.4,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_or/k6_N10_40nm": {
        "test_name": "operators/binary_logical_or/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_logical_or.blif",
        "max_rss(MiB)": 17.9,
        "exec_time(ms)": 11.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_or/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_or/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_logical_or.blif",
        "max_rss(MiB)": 27.5,
        "exec_time(ms)": 45.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_or/no_arch": {
        "test_name": "operators/binary_logical_or/no_arch",
        "blif": "binary_logical_or.blif",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_nand.blif",
        "max_rss(MiB)": 28.1,
        "exec_time(ms)": 47.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_nand/k6_N10_40nm": {
        "test_name": "operators/binary_nand/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_nand.blif",
        "max_rss(MiB)": 17.9,
        "exec_time(ms)": 7.8,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_nand/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_nand/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_nand.blif",
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 47.6,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_nand/no_arch": {
        "test_name": "operators/binary_nand/no_arch",
        "blif": "binary_nand.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_nor.blif",
        "max_rss(MiB)": 28.3,
        "exec_time(ms)": 49.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_nor/k6_N10_40nm": {
        "test_name": "operators/binary_nor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_nor.blif",
        "max_rss(MiB)": 17.7,
        "exec_time(ms)": 9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_nor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_nor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_nor.blif",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 41.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_nor/no_arch": {
        "test_name": "operators/binary_nor/no_arch",
        "blif": "binary_nor.blif",
        "max_rss(MiB)": 14.4,
        "exec_time(ms)": 4.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_or.blif",
        "max_rss(MiB)": 28.3,
        "exec_time(ms)": 46.4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_or/k6_N10_40nm": {
        "test_name": "operators/binary_or/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_or.blif",
        "max_rss(MiB)": 17.9,
        "exec_time(ms)": 8.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_or/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_or/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_or.blif",
        "max_rss(MiB)": 27.6,
        "exec_time(ms)": 46.2,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_or/no_arch": {
        "test_name": "operators/binary_or/no_arch",
        "blif": "binary_or.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_xnor.blif",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 48.2,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_xnor/k6_N10_40nm": {
        "test_name": "operators/binary_xnor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_xnor.blif",
        "max_rss(MiB)": 18,
        "exec_time(ms)": 8.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_xnor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_xnor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_xnor.blif",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 45.6,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_xnor/no_arch": {
        "test_name": "operators/binary_xnor/no_arch",
        "blif": "binary_xnor.blif",
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "binary_xor.blif",
        "max_rss(MiB)": 28.1,
        "exec_time(ms)": 46.9,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_xor/k6_N10_40nm": {
        "test_name": "operators/binary_xor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "binary_xor.blif",
        "max_rss(MiB)": 17.8,
        "exec_time(ms)": 8.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_xor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_xor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "binary_xor.blif",
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 45.7,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_xor/no_arch": {
        "test_name": "operators/binary_xor/no_arch",
        "blif": "binary_xor.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "clog2.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 52.1,
        "simulation_time(ms)": 4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/clog2/k6_N10_40nm": {
        "test_name": "operators/clog2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "clog2.blif",
        "max_rss(MiB)": 18.1,
        "exec_time(ms)": 13.4,
        "simulation_time(ms)": 4.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/clog2/k6_N10_mem32K_40nm": {
        "test_name": "operators/clog2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "clog2.blif",
        "max_rss(MiB)": 27.6,
        "exec_time(ms)": 46.5,
        "simulation_time(ms)": 4.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/clog2/no_arch": {
        "test_name": "operators/clog2/no_arch",
        "blif": "clog2.blif",
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 9.1,
        "simulation_time(ms)": 4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "concat.blif",
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 122.4,
        "simulation_time(ms)": 62.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 72,
        "logic element": 201,
        "latch": 24,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 221,
        "Total Node": 226
    },
    "operators/concat/k6_N10_40nm": {
        "test_name": "operators/concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "concat.blif",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 81.3,
        "simulation_time(ms)": 61.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 72,
        "logic element": 201,
        "latch": 24,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 215,
        "Total Node": 226
    },
    "operators/concat/k6_N10_mem32K_40nm": {
        "test_name": "operators/concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "concat.blif",
        "max_rss(MiB)": 34.8,
        "exec_time(ms)": 117,
        "simulation_time(ms)": 60.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 72,
        "logic element": 201,
        "latch": 24,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 215,
        "Total Node": 226
    },
    "operators/concat/no_arch": {
        "test_name": "operators/concat/no_arch",
        "blif": "concat.blif",
        "max_rss(MiB)": 22,
        "exec_time(ms)": 76.5,
        "simulation_time(ms)": 60.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 72,
        "logic element": 201,
        "latch": 24,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 201,
        "Total Node": 226
    },
    "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "eightbit_arithmetic_power.blif",
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 105.3,
        "simulation_time(ms)": 50.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 19,
        "latch": 8,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 19,
        "Total Node": 29
    },
    "operators/eightbit_arithmetic_power/k6_N10_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "eightbit_arithmetic_power.blif",
        "max_rss(MiB)": 30.4,
        "exec_time(ms)": 145.8,
        "simulation_time(ms)": 129.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 104,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 104,
        "Total Node": 113
    },
    "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "eightbit_arithmetic_power.blif",
        "max_rss(MiB)": 34.3,
        "exec_time(ms)": 103.8,
        "simulation_time(ms)": 50.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 19,
        "latch": 8,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 19,
        "Total Node": 29
    },
    "operators/eightbit_arithmetic_power/no_arch": {
        "test_name": "operators/eightbit_arithmetic_power/no_arch",
        "blif": "eightbit_arithmetic_power.blif",
        "max_rss(MiB)": 27.2,
        "exec_time(ms)": 139.8,
        "simulation_time(ms)": 127.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 104,
        "latch": 8,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 104,
        "Total Node": 113
    },
    "operators/macromudule_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/macromudule_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "macromudule_test.blif",
        "max_rss(MiB)": 30.3,
        "exec_time(ms)": 35.9,
        "Pi": 8,
        "Po": 5,
        "logic element": 5,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 11
    },
    "operators/macromudule_test/k6_N10_40nm": {
        "test_name": "operators/macromudule_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "macromudule_test.blif",
        "max_rss(MiB)": 17.4,
        "exec_time(ms)": 7.7,
        "Pi": 8,
        "Po": 5,
        "logic element": 14,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "operators/macromudule_test/k6_N10_mem32K_40nm": {
        "test_name": "operators/macromudule_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "macromudule_test.blif",
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 32.7,
        "Pi": 8,
        "Po": 5,
        "logic element": 14,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "operators/macromudule_test/no_arch": {
        "test_name": "operators/macromudule_test/no_arch",
        "blif": "macromudule_test.blif",
        "max_rss(MiB)": 13.7,
        "exec_time(ms)": 2.8,
        "Pi": 8,
        "Po": 5,
        "logic element": 14,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "minuscolon_6_bit.blif",
        "max_rss(MiB)": 28.4,
        "exec_time(ms)": 48.4,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/minuscolon_6_bit/k6_N10_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "minuscolon_6_bit.blif",
        "max_rss(MiB)": 17.7,
        "exec_time(ms)": 9.2,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/minuscolon_6_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "minuscolon_6_bit.blif",
        "max_rss(MiB)": 27.6,
        "exec_time(ms)": 39.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/minuscolon_6_bit/no_arch": {
        "test_name": "operators/minuscolon_6_bit/no_arch",
        "blif": "minuscolon_6_bit.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 5.3,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "pluscolon_6_bit.blif",
        "max_rss(MiB)": 27.9,
        "exec_time(ms)": 47.8,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 73.5,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_6_bit/k6_N10_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "pluscolon_6_bit.blif",
        "max_rss(MiB)": 17.8,
        "exec_time(ms)": 9,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 73.5,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_6_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "pluscolon_6_bit.blif",
        "max_rss(MiB)": 27.2,
        "exec_time(ms)": 38.7,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 73.5,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_6_bit/no_arch": {
        "test_name": "operators/pluscolon_6_bit/no_arch",
        "blif": "pluscolon_6_bit.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.7,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 73.5,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "pluscolon_8_bit.blif",
        "max_rss(MiB)": 28.4,
        "exec_time(ms)": 49.9,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 14,
        "Po": 8,
        "logic element": 16,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "operators/pluscolon_8_bit/k6_N10_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "pluscolon_8_bit.blif",
        "max_rss(MiB)": 17.8,
        "exec_time(ms)": 9.6,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 14,
        "Po": 8,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "operators/pluscolon_8_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "pluscolon_8_bit.blif",
        "max_rss(MiB)": 27.7,
        "exec_time(ms)": 45.3,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 14,
        "Po": 8,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "operators/pluscolon_8_bit/no_arch": {
        "test_name": "operators/pluscolon_8_bit/no_arch",
        "blif": "pluscolon_8_bit.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 6,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Pi": 14,
        "Po": 8,
        "logic element": 16,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_to_unsigned.blif",
        "max_rss(MiB)": 32.3,
        "exec_time(ms)": 83.5,
        "simulation_time(ms)": 26.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 128,
        "logic element": 128,
        "latch": 128,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 128,
        "Total Node": 257
    },
    "operators/signed_to_unsigned/k6_N10_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_to_unsigned.blif",
        "max_rss(MiB)": 21.5,
        "exec_time(ms)": 45.5,
        "simulation_time(ms)": 26.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 128,
        "logic element": 128,
        "latch": 128,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 128,
        "Total Node": 257
    },
    "operators/signed_to_unsigned/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_to_unsigned.blif",
        "max_rss(MiB)": 31.5,
        "exec_time(ms)": 82.8,
        "simulation_time(ms)": 27.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 128,
        "logic element": 128,
        "latch": 128,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 128,
        "Total Node": 257
    },
    "operators/signed_to_unsigned/no_arch": {
        "test_name": "operators/signed_to_unsigned/no_arch",
        "blif": "signed_to_unsigned.blif",
        "max_rss(MiB)": 19.1,
        "exec_time(ms)": 41.4,
        "simulation_time(ms)": 26.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 128,
        "logic element": 128,
        "latch": 128,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 128,
        "Total Node": 257
    },
    "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "specifyBlock.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 47.7,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 75,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/specifyBlock/k6_N10_40nm": {
        "test_name": "operators/specifyBlock/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "specifyBlock.blif",
        "max_rss(MiB)": 17.4,
        "exec_time(ms)": 8.3,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 75,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/specifyBlock/k6_N10_mem32K_40nm": {
        "test_name": "operators/specifyBlock/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "specifyBlock.blif",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 41.8,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 75,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/specifyBlock/no_arch": {
        "test_name": "operators/specifyBlock/no_arch",
        "blif": "specifyBlock.blif",
        "max_rss(MiB)": 14.2,
        "exec_time(ms)": 4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 75,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "specparam.blif",
        "max_rss(MiB)": 27.6,
        "exec_time(ms)": 40.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specparam/k6_N10_40nm": {
        "test_name": "operators/specparam/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "specparam.blif",
        "max_rss(MiB)": 17.2,
        "exec_time(ms)": 7.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specparam/k6_N10_mem32K_40nm": {
        "test_name": "operators/specparam/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "specparam.blif",
        "max_rss(MiB)": 27.2,
        "exec_time(ms)": 34,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specparam/no_arch": {
        "test_name": "operators/specparam/no_arch",
        "blif": "specparam.blif",
        "max_rss(MiB)": 13.8,
        "exec_time(ms)": 2.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "string_test_concat.blif",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 74.2,
        "simulation_time(ms)": 13.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "logic element": 241,
        "latch": 241,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 241,
        "Total Node": 483
    },
    "operators/string_test_concat/k6_N10_40nm": {
        "test_name": "operators/string_test_concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "string_test_concat.blif",
        "max_rss(MiB)": 27.9,
        "exec_time(ms)": 35.6,
        "simulation_time(ms)": 13.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "logic element": 241,
        "latch": 241,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 241,
        "Total Node": 483
    },
    "operators/string_test_concat/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test_concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "string_test_concat.blif",
        "max_rss(MiB)": 37.3,
        "exec_time(ms)": 66.7,
        "simulation_time(ms)": 13.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "logic element": 241,
        "latch": 241,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 241,
        "Total Node": 483
    },
    "operators/string_test_concat/no_arch": {
        "test_name": "operators/string_test_concat/no_arch",
        "blif": "string_test_concat.blif",
        "max_rss(MiB)": 25.5,
        "exec_time(ms)": 31.9,
        "simulation_time(ms)": 13.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "logic element": 241,
        "latch": 241,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 241,
        "Total Node": 483
    },
    "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "string_test_concat_replicate.blif",
        "max_rss(MiB)": 38,
        "exec_time(ms)": 72.6,
        "simulation_time(ms)": 13.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "logic element": 241,
        "latch": 241,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 241,
        "Total Node": 483
    },
    "operators/string_test_concat_replicate/k6_N10_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "string_test_concat_replicate.blif",
        "max_rss(MiB)": 28.1,
        "exec_time(ms)": 35.5,
        "simulation_time(ms)": 13.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "logic element": 241,
        "latch": 241,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 241,
        "Total Node": 483
    },
    "operators/string_test_concat_replicate/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "string_test_concat_replicate.blif",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 69,
        "simulation_time(ms)": 12.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "logic element": 241,
        "latch": 241,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 241,
        "Total Node": 483
    },
    "operators/string_test_concat_replicate/no_arch": {
        "test_name": "operators/string_test_concat_replicate/no_arch",
        "blif": "string_test_concat_replicate.blif",
        "max_rss(MiB)": 25.5,
        "exec_time(ms)": 31.4,
        "simulation_time(ms)": 13.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "logic element": 241,
        "latch": 241,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 241,
        "Total Node": 483
    },
    "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "string_test.blif",
        "max_rss(MiB)": 37.9,
        "exec_time(ms)": 68.6,
        "simulation_time(ms)": 11.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "logic element": 241,
        "latch": 241,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 241,
        "Total Node": 483
    },
    "operators/string_test/k6_N10_40nm": {
        "test_name": "operators/string_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "string_test.blif",
        "max_rss(MiB)": 28.1,
        "exec_time(ms)": 35.8,
        "simulation_time(ms)": 13.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "logic element": 241,
        "latch": 241,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 241,
        "Total Node": 483
    },
    "operators/string_test/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "string_test.blif",
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 72.2,
        "simulation_time(ms)": 13.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "logic element": 241,
        "latch": 241,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 241,
        "Total Node": 483
    },
    "operators/string_test/no_arch": {
        "test_name": "operators/string_test/no_arch",
        "blif": "string_test.blif",
        "max_rss(MiB)": 25.5,
        "exec_time(ms)": 31.4,
        "simulation_time(ms)": 13.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Po": 241,
        "logic element": 241,
        "latch": 241,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 241,
        "Total Node": 483
    },
    "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "twobits_arithmetic_minus.blif",
        "max_rss(MiB)": 30.5,
        "exec_time(ms)": 53.8,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 19
    },
    "operators/twobits_arithmetic_minus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "twobits_arithmetic_minus.blif",
        "max_rss(MiB)": 18.1,
        "exec_time(ms)": 11.4,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "twobits_arithmetic_minus.blif",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 47.4,
        "simulation_time(ms)": 1.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "operators/twobits_arithmetic_minus/no_arch": {
        "test_name": "operators/twobits_arithmetic_minus/no_arch",
        "blif": "twobits_arithmetic_minus.blif",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.4,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "twobits_arithmetic_multiply.blif",
        "max_rss(MiB)": 30.9,
        "exec_time(ms)": 48.5,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 90.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 12,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 18
    },
    "operators/twobits_arithmetic_multiply/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "twobits_arithmetic_multiply.blif",
        "max_rss(MiB)": 18.1,
        "exec_time(ms)": 12.1,
        "simulation_time(ms)": 2.9,
        "test_coverage(%)": 92.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 21,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 26
    },
    "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "twobits_arithmetic_multiply.blif",
        "max_rss(MiB)": 30,
        "exec_time(ms)": 49.4,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 90.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 12,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 18
    },
    "operators/twobits_arithmetic_multiply/no_arch": {
        "test_name": "operators/twobits_arithmetic_multiply/no_arch",
        "blif": "twobits_arithmetic_multiply.blif",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 7.8,
        "simulation_time(ms)": 2.8,
        "test_coverage(%)": 92.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 21,
        "latch": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 26
    },
    "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "twobits_arithmetic_plus.blif",
        "max_rss(MiB)": 30.5,
        "exec_time(ms)": 53.5,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 18
    },
    "operators/twobits_arithmetic_plus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "twobits_arithmetic_plus.blif",
        "max_rss(MiB)": 17.8,
        "exec_time(ms)": 11.5,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "twobits_arithmetic_plus.blif",
        "max_rss(MiB)": 27.5,
        "exec_time(ms)": 48.1,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "operators/twobits_arithmetic_plus/no_arch": {
        "test_name": "operators/twobits_arithmetic_plus/no_arch",
        "blif": "twobits_arithmetic_plus.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 7,
        "simulation_time(ms)": 2.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "twobits_logical_greater_equal_than.blif",
        "max_rss(MiB)": 28.3,
        "exec_time(ms)": 47.7,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 15,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 17
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "twobits_logical_greater_equal_than.blif",
        "max_rss(MiB)": 18,
        "exec_time(ms)": 11.3,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 15,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 17
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "twobits_logical_greater_equal_than.blif",
        "max_rss(MiB)": 27.8,
        "exec_time(ms)": 48.1,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 15,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 17
    },
    "operators/twobits_logical_greater_equal_than/no_arch": {
        "test_name": "operators/twobits_logical_greater_equal_than/no_arch",
        "blif": "twobits_logical_greater_equal_than.blif",
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 7,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 15,
        "latch": 1,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 17
    },
    "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "twobits_logical_greater_than.blif",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 48.9,
        "simulation_time(ms)": 2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/twobits_logical_greater_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "twobits_logical_greater_than.blif",
        "max_rss(MiB)": 18,
        "exec_time(ms)": 10.8,
        "simulation_time(ms)": 1.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "twobits_logical_greater_than.blif",
        "max_rss(MiB)": 27.6,
        "exec_time(ms)": 47.3,
        "simulation_time(ms)": 1.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/twobits_logical_greater_than/no_arch": {
        "test_name": "operators/twobits_logical_greater_than/no_arch",
        "blif": "twobits_logical_greater_than.blif",
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 6.5,
        "simulation_time(ms)": 1.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "twobits_logical_less_equal_than.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 48.3,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 15,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 17
    },
    "operators/twobits_logical_less_equal_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "twobits_logical_less_equal_than.blif",
        "max_rss(MiB)": 18,
        "exec_time(ms)": 11.1,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 15,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 17
    },
    "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "twobits_logical_less_equal_than.blif",
        "max_rss(MiB)": 27.5,
        "exec_time(ms)": 48,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 15,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 17
    },
    "operators/twobits_logical_less_equal_than/no_arch": {
        "test_name": "operators/twobits_logical_less_equal_than/no_arch",
        "blif": "twobits_logical_less_equal_than.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 6.9,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 15,
        "latch": 1,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 17
    },
    "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "twobits_logical_less_than.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 50.2,
        "simulation_time(ms)": 2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/twobits_logical_less_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "twobits_logical_less_than.blif",
        "max_rss(MiB)": 17.9,
        "exec_time(ms)": 11.7,
        "simulation_time(ms)": 2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/twobits_logical_less_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "twobits_logical_less_than.blif",
        "max_rss(MiB)": 27.6,
        "exec_time(ms)": 45.4,
        "simulation_time(ms)": 2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/twobits_logical_less_than/no_arch": {
        "test_name": "operators/twobits_logical_less_than/no_arch",
        "blif": "twobits_logical_less_than.blif",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 1.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 11,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 13
    },
    "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unary_bitwise_bufnode.blif",
        "max_rss(MiB)": 28.3,
        "exec_time(ms)": 47.5,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unary_bitwise_bufnode/k6_N10_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unary_bitwise_bufnode.blif",
        "max_rss(MiB)": 17.6,
        "exec_time(ms)": 8.2,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unary_bitwise_bufnode.blif",
        "max_rss(MiB)": 27.1,
        "exec_time(ms)": 43.2,
        "simulation_time(ms)": 0.1,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unary_bitwise_bufnode/no_arch": {
        "test_name": "operators/unary_bitwise_bufnode/no_arch",
        "blif": "unary_bitwise_bufnode.blif",
        "max_rss(MiB)": 14.4,
        "exec_time(ms)": 3.8,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unary_bitwise_not.blif",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 50,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/unary_bitwise_not/k6_N10_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unary_bitwise_not.blif",
        "max_rss(MiB)": 17.7,
        "exec_time(ms)": 9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/unary_bitwise_not/k6_N10_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unary_bitwise_not.blif",
        "max_rss(MiB)": 27.3,
        "exec_time(ms)": 45.5,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/unary_bitwise_not/no_arch": {
        "test_name": "operators/unary_bitwise_not/no_arch",
        "blif": "unary_bitwise_not.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 3.3,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/twobits_arithmetic_uminus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "twobits_arithmetic_uminus.blif",
        "max_rss(MiB)": 33.6,
        "exec_time(ms)": 10.7,
        "simulation_time(ms)": 1.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "twobits_arithmetic_uminus.blif",
        "max_rss(MiB)": 49.6,
        "exec_time(ms)": 94.7,
        "simulation_time(ms)": 1.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "twobits_arithmetic_uminus.blif",
        "max_rss(MiB)": 52.2,
        "exec_time(ms)": 97.7,
        "simulation_time(ms)": 1.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 19
    },
    "operators/twobits_arithmetic_uminus/no_arch": {
        "test_name": "operators/twobits_arithmetic_uminus/no_arch",
        "blif": "twobits_arithmetic_uminus.blif",
        "max_rss(MiB)": 30.6,
        "exec_time(ms)": 6.9,
        "simulation_time(ms)": 1.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 93.7,
        "simulation_time(ms)": 2.1,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 36.8,
        "exec_time(ms)": 16.5,
        "simulation_time(ms)": 1.9,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 53.3,
        "exec_time(ms)": 92.8,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_asl_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_asl_int_wide/no_arch",
        "blif": "signed_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 33.5,
        "exec_time(ms)": 9.2,
        "simulation_time(ms)": 2.1,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 54.1,
        "exec_time(ms)": 91.7,
        "simulation_time(ms)": 1.9,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 36.9,
        "exec_time(ms)": 16.9,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 53.5,
        "exec_time(ms)": 86.2,
        "simulation_time(ms)": 2.1,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sl_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_sl_int_wide/no_arch",
        "blif": "signed_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 33.7,
        "exec_time(ms)": 9.1,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 54,
        "exec_time(ms)": 94.4,
        "simulation_time(ms)": 2,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 36.9,
        "exec_time(ms)": 17.4,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 53.2,
        "exec_time(ms)": 96.2,
        "simulation_time(ms)": 1.7,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sr_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_sr_int_wide/no_arch",
        "blif": "signed_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 33.5,
        "exec_time(ms)": 7.1,
        "simulation_time(ms)": 1.6,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_1bit_asl_indexed.blif",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 89.3,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_1bit_asl_indexed.blif",
        "max_rss(MiB)": 36.5,
        "exec_time(ms)": 25.8,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_1bit_asl_indexed.blif",
        "max_rss(MiB)": 52.6,
        "exec_time(ms)": 80.4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asl_indexed/no_arch": {
        "test_name": "operators/signed_1bit_asl_indexed/no_arch",
        "blif": "signed_1bit_asl_indexed.blif",
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 5.3,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_1bit_asl_wire.blif",
        "max_rss(MiB)": 53.3,
        "exec_time(ms)": 90.3,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_asl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_1bit_asl_wire.blif",
        "max_rss(MiB)": 36.4,
        "exec_time(ms)": 27.6,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_1bit_asl_wire.blif",
        "max_rss(MiB)": 52.9,
        "exec_time(ms)": 83.8,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_asl_wire/no_arch": {
        "test_name": "operators/signed_1bit_asl_wire/no_arch",
        "blif": "signed_1bit_asl_wire.blif",
        "max_rss(MiB)": 33.4,
        "exec_time(ms)": 8.9,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_1bit_sl_indexed.blif",
        "max_rss(MiB)": 53.6,
        "exec_time(ms)": 94.3,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_1bit_sl_indexed.blif",
        "max_rss(MiB)": 36.2,
        "exec_time(ms)": 21,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_1bit_sl_indexed.blif",
        "max_rss(MiB)": 53,
        "exec_time(ms)": 86.2,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sl_indexed/no_arch": {
        "test_name": "operators/signed_1bit_sl_indexed/no_arch",
        "blif": "signed_1bit_sl_indexed.blif",
        "max_rss(MiB)": 33.3,
        "exec_time(ms)": 4.1,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_1bit_sl_wire.blif",
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 91.4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_1bit_sl_wire.blif",
        "max_rss(MiB)": 36.4,
        "exec_time(ms)": 11.2,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_1bit_sl_wire.blif",
        "max_rss(MiB)": 52.9,
        "exec_time(ms)": 69.8,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sl_wire/no_arch": {
        "test_name": "operators/signed_1bit_sl_wire/no_arch",
        "blif": "signed_1bit_sl_wire.blif",
        "max_rss(MiB)": 33.1,
        "exec_time(ms)": 4.4,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_1bit_sr_indexed.blif",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 90,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_1bit_sr_indexed.blif",
        "max_rss(MiB)": 36.6,
        "exec_time(ms)": 11.2,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_1bit_sr_indexed.blif",
        "max_rss(MiB)": 53,
        "exec_time(ms)": 85.9,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sr_indexed/no_arch": {
        "test_name": "operators/signed_1bit_sr_indexed/no_arch",
        "blif": "signed_1bit_sr_indexed.blif",
        "max_rss(MiB)": 33.4,
        "exec_time(ms)": 4.7,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_1bit_sr_wire.blif",
        "max_rss(MiB)": 53.6,
        "exec_time(ms)": 89.3,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_1bit_sr_wire.blif",
        "max_rss(MiB)": 36.3,
        "exec_time(ms)": 11.2,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_1bit_sr_wire.blif",
        "max_rss(MiB)": 53,
        "exec_time(ms)": 84.3,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sr_wire/no_arch": {
        "test_name": "operators/signed_1bit_sr_wire/no_arch",
        "blif": "signed_1bit_sr_wire.blif",
        "max_rss(MiB)": 32.9,
        "exec_time(ms)": 4.1,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_2bits_asl_wide.blif",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 91.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_asl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_2bits_asl_wide.blif",
        "max_rss(MiB)": 36.3,
        "exec_time(ms)": 11.6,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_2bits_asl_wide.blif",
        "max_rss(MiB)": 53,
        "exec_time(ms)": 88.6,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_asl_wide/no_arch": {
        "test_name": "operators/signed_2bits_asl_wide/no_arch",
        "blif": "signed_2bits_asl_wide.blif",
        "max_rss(MiB)": 33.3,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_2bits_sl_wide.blif",
        "max_rss(MiB)": 53.6,
        "exec_time(ms)": 77.5,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_2bits_sl_wide.blif",
        "max_rss(MiB)": 36.4,
        "exec_time(ms)": 10.2,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_2bits_sl_wide.blif",
        "max_rss(MiB)": 52.8,
        "exec_time(ms)": 88,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sl_wide/no_arch": {
        "test_name": "operators/signed_2bits_sl_wide/no_arch",
        "blif": "signed_2bits_sl_wide.blif",
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 4.6,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_2bits_sr_wide.blif",
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 92.3,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_2bits_sr_wide.blif",
        "max_rss(MiB)": 36.4,
        "exec_time(ms)": 11.4,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_2bits_sr_wide.blif",
        "max_rss(MiB)": 53,
        "exec_time(ms)": 86.5,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sr_wide/no_arch": {
        "test_name": "operators/signed_2bits_sr_wide/no_arch",
        "blif": "signed_2bits_sr_wide.blif",
        "max_rss(MiB)": 33,
        "exec_time(ms)": 4.9,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 94.9,
        "simulation_time(ms)": 3.1,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 37.8,
        "exec_time(ms)": 20.2,
        "simulation_time(ms)": 2.1,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 99.9,
        "simulation_time(ms)": 3.5,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_asl_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/no_arch",
        "blif": "signed_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 34.3,
        "exec_time(ms)": 13.2,
        "simulation_time(ms)": 3.1,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 87.6,
        "simulation_time(ms)": 2.9,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 37.4,
        "exec_time(ms)": 20.3,
        "simulation_time(ms)": 2.9,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 54,
        "exec_time(ms)": 93.9,
        "simulation_time(ms)": 3,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sl_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/no_arch",
        "blif": "signed_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 34.4,
        "exec_time(ms)": 13.1,
        "simulation_time(ms)": 3.1,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 91.6,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 99,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 16.1,
        "simulation_time(ms)": 2.6,
        "test_coverage(%)": 99,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 54.2,
        "exec_time(ms)": 82.8,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 99,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sr_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/no_arch",
        "blif": "signed_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 34.3,
        "exec_time(ms)": 12.1,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 99,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_variable_asl_indexed.blif",
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 64.6,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 14,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "operators/signed_variable_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_variable_asl_indexed.blif",
        "max_rss(MiB)": 36.6,
        "exec_time(ms)": 12.4,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 14,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_variable_asl_indexed.blif",
        "max_rss(MiB)": 52.9,
        "exec_time(ms)": 89.9,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 14,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "operators/signed_variable_asl_indexed/no_arch": {
        "test_name": "operators/signed_variable_asl_indexed/no_arch",
        "blif": "signed_variable_asl_indexed.blif",
        "max_rss(MiB)": 33.6,
        "exec_time(ms)": 6.6,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 14,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_variable_asl_int_wide.blif",
        "max_rss(MiB)": 220.5,
        "exec_time(ms)": 431.4,
        "simulation_time(ms)": 144.9,
        "test_coverage(%)": 98.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 4,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/signed_variable_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_variable_asl_int_wide.blif",
        "max_rss(MiB)": 203.4,
        "exec_time(ms)": 370.7,
        "simulation_time(ms)": 160,
        "test_coverage(%)": 98.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_variable_asl_int_wide.blif",
        "max_rss(MiB)": 219.7,
        "exec_time(ms)": 454.2,
        "simulation_time(ms)": 141.4,
        "test_coverage(%)": 98.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/signed_variable_asl_int_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_int_wide/no_arch",
        "blif": "signed_variable_asl_int_wide.blif",
        "max_rss(MiB)": 200.5,
        "exec_time(ms)": 340.7,
        "simulation_time(ms)": 146,
        "test_coverage(%)": 98.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_variable_asl_ultra_wide.blif",
        "max_rss(MiB)": 1121.3,
        "exec_time(ms)": 1848,
        "simulation_time(ms)": 686.9,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 4,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/signed_variable_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_variable_asl_ultra_wide.blif",
        "max_rss(MiB)": 1103.5,
        "exec_time(ms)": 1915.4,
        "simulation_time(ms)": 816.6,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 6,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_variable_asl_ultra_wide.blif",
        "max_rss(MiB)": 1119.9,
        "exec_time(ms)": 1901.3,
        "simulation_time(ms)": 727.9,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 6,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/signed_variable_asl_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_ultra_wide/no_arch",
        "blif": "signed_variable_asl_ultra_wide.blif",
        "max_rss(MiB)": 1099.2,
        "exec_time(ms)": 1803.3,
        "simulation_time(ms)": 711.9,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_variable_asl_wide.blif",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 102.5,
        "simulation_time(ms)": 1.7,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/signed_variable_asl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_variable_asl_wide.blif",
        "max_rss(MiB)": 36.7,
        "exec_time(ms)": 15.3,
        "simulation_time(ms)": 2,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/signed_variable_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_variable_asl_wide.blif",
        "max_rss(MiB)": 53.2,
        "exec_time(ms)": 93.5,
        "simulation_time(ms)": 1.7,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/signed_variable_asl_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_wide/no_arch",
        "blif": "signed_variable_asl_wide.blif",
        "max_rss(MiB)": 33.6,
        "exec_time(ms)": 7.8,
        "simulation_time(ms)": 1.8,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_variable_asl_wire.blif",
        "max_rss(MiB)": 53.6,
        "exec_time(ms)": 93.9,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_variable_asl_wire.blif",
        "max_rss(MiB)": 36.6,
        "exec_time(ms)": 13.5,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_variable_asl_wire.blif",
        "max_rss(MiB)": 53,
        "exec_time(ms)": 85.1,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asl_wire/no_arch": {
        "test_name": "operators/signed_variable_asl_wire/no_arch",
        "blif": "signed_variable_asl_wire.blif",
        "max_rss(MiB)": 33.3,
        "exec_time(ms)": 8.5,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_variable_asr_indexed.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:"
        ]
    },
    "operators/signed_variable_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_variable_asr_indexed.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:"
        ]
    },
    "operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_variable_asr_indexed.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:"
        ]
    },
    "operators/signed_variable_asr_indexed/no_arch": {
        "test_name": "operators/signed_variable_asr_indexed/no_arch",
        "blif": "signed_variable_asr_indexed.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:"
        ]
    },
    "operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_variable_asr_int_wide.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:"
        ]
    },
    "operators/signed_variable_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_variable_asr_int_wide.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:"
        ]
    },
    "operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_variable_asr_int_wide.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:"
        ]
    },
    "operators/signed_variable_asr_int_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_int_wide/no_arch",
        "blif": "signed_variable_asr_int_wide.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:"
        ]
    },
    "operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_variable_asr_ultra_wide.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:"
        ]
    },
    "operators/signed_variable_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_variable_asr_ultra_wide.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:"
        ]
    },
    "operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_variable_asr_ultra_wide.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:"
        ]
    },
    "operators/signed_variable_asr_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_ultra_wide/no_arch",
        "blif": "signed_variable_asr_ultra_wide.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:"
        ]
    },
    "operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_variable_asr_wide.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:",
            "[OUTPUT_BLIF] Vector 5 mismatch:",
            "[OUTPUT_BLIF] Vector 6 mismatch:",
            "[OUTPUT_BLIF] Vector 7 mismatch:"
        ]
    },
    "operators/signed_variable_asr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_variable_asr_wide.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:",
            "[OUTPUT_BLIF] Vector 5 mismatch:",
            "[OUTPUT_BLIF] Vector 6 mismatch:",
            "[OUTPUT_BLIF] Vector 7 mismatch:"
        ]
    },
    "operators/signed_variable_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_variable_asr_wide.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:",
            "[OUTPUT_BLIF] Vector 5 mismatch:",
            "[OUTPUT_BLIF] Vector 6 mismatch:",
            "[OUTPUT_BLIF] Vector 7 mismatch:"
        ]
    },
    "operators/signed_variable_asr_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_wide/no_arch",
        "blif": "signed_variable_asr_wide.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:",
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:",
            "[OUTPUT_BLIF] Vector 5 mismatch:",
            "[OUTPUT_BLIF] Vector 6 mismatch:",
            "[OUTPUT_BLIF] Vector 7 mismatch:"
        ]
    },
    "operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_variable_asr_wire.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:"
        ]
    },
    "operators/signed_variable_asr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_variable_asr_wire.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:"
        ]
    },
    "operators/signed_variable_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_variable_asr_wire.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:"
        ]
    },
    "operators/signed_variable_asr_wire/no_arch": {
        "test_name": "operators/signed_variable_asr_wire/no_arch",
        "blif": "signed_variable_asr_wire.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 0 mismatch:",
            "[OUTPUT_BLIF] Vector 1 mismatch:"
        ]
    },
    "operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_variable_sl_indexed.blif",
        "max_rss(MiB)": 53.5,
        "exec_time(ms)": 91.3,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 14,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "operators/signed_variable_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_variable_sl_indexed.blif",
        "max_rss(MiB)": 36.4,
        "exec_time(ms)": 16.5,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 14,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_variable_sl_indexed.blif",
        "max_rss(MiB)": 52.9,
        "exec_time(ms)": 88.7,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 14,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "operators/signed_variable_sl_indexed/no_arch": {
        "test_name": "operators/signed_variable_sl_indexed/no_arch",
        "blif": "signed_variable_sl_indexed.blif",
        "max_rss(MiB)": 33.5,
        "exec_time(ms)": 6.6,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 14,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_variable_sl_int_wide.blif",
        "max_rss(MiB)": 220.4,
        "exec_time(ms)": 501.2,
        "simulation_time(ms)": 191.7,
        "test_coverage(%)": 98.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 4,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/signed_variable_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_variable_sl_int_wide.blif",
        "max_rss(MiB)": 203.1,
        "exec_time(ms)": 392.9,
        "simulation_time(ms)": 142.9,
        "test_coverage(%)": 98.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_variable_sl_int_wide.blif",
        "max_rss(MiB)": 219.5,
        "exec_time(ms)": 421.5,
        "simulation_time(ms)": 146.8,
        "test_coverage(%)": 98.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/signed_variable_sl_int_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_int_wide/no_arch",
        "blif": "signed_variable_sl_int_wide.blif",
        "max_rss(MiB)": 200.4,
        "exec_time(ms)": 352.4,
        "simulation_time(ms)": 147.7,
        "test_coverage(%)": 98.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_variable_sl_ultra_wide.blif",
        "max_rss(MiB)": 1121.1,
        "exec_time(ms)": 1945.6,
        "simulation_time(ms)": 705.3,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 4,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/signed_variable_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_variable_sl_ultra_wide.blif",
        "max_rss(MiB)": 1098.5,
        "exec_time(ms)": 1756.8,
        "simulation_time(ms)": 672.2,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 6,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_variable_sl_ultra_wide.blif",
        "max_rss(MiB)": 1119.3,
        "exec_time(ms)": 1887,
        "simulation_time(ms)": 691.1,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 6,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/signed_variable_sl_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_ultra_wide/no_arch",
        "blif": "signed_variable_sl_ultra_wide.blif",
        "max_rss(MiB)": 1100.5,
        "exec_time(ms)": 1758.4,
        "simulation_time(ms)": 657.2,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_variable_sl_wide.blif",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 99.4,
        "simulation_time(ms)": 1.8,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/signed_variable_sl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_variable_sl_wide.blif",
        "max_rss(MiB)": 36.6,
        "exec_time(ms)": 14.6,
        "simulation_time(ms)": 1.8,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/signed_variable_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_variable_sl_wide.blif",
        "max_rss(MiB)": 53.2,
        "exec_time(ms)": 92.5,
        "simulation_time(ms)": 1.7,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/signed_variable_sl_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_wide/no_arch",
        "blif": "signed_variable_sl_wide.blif",
        "max_rss(MiB)": 33.5,
        "exec_time(ms)": 9.4,
        "simulation_time(ms)": 1.8,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_variable_sl_wire.blif",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 86.8,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_variable_sl_wire.blif",
        "max_rss(MiB)": 36.6,
        "exec_time(ms)": 12.8,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_variable_sl_wire.blif",
        "max_rss(MiB)": 52.6,
        "exec_time(ms)": 64.8,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sl_wire/no_arch": {
        "test_name": "operators/signed_variable_sl_wire/no_arch",
        "blif": "signed_variable_sl_wire.blif",
        "max_rss(MiB)": 33.3,
        "exec_time(ms)": 4.9,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_variable_sr_indexed.blif",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 94.6,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/signed_variable_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_variable_sr_indexed.blif",
        "max_rss(MiB)": 36.4,
        "exec_time(ms)": 12.5,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_variable_sr_indexed.blif",
        "max_rss(MiB)": 53,
        "exec_time(ms)": 93.2,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/signed_variable_sr_indexed/no_arch": {
        "test_name": "operators/signed_variable_sr_indexed/no_arch",
        "blif": "signed_variable_sr_indexed.blif",
        "max_rss(MiB)": 33.4,
        "exec_time(ms)": 5.2,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_variable_sr_int_wide.blif",
        "max_rss(MiB)": 220.1,
        "exec_time(ms)": 454.5,
        "simulation_time(ms)": 160.4,
        "test_coverage(%)": 98.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 4,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/signed_variable_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_variable_sr_int_wide.blif",
        "max_rss(MiB)": 203.3,
        "exec_time(ms)": 354.4,
        "simulation_time(ms)": 162.2,
        "test_coverage(%)": 98.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_variable_sr_int_wide.blif",
        "max_rss(MiB)": 219.6,
        "exec_time(ms)": 436.4,
        "simulation_time(ms)": 145.2,
        "test_coverage(%)": 98.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/signed_variable_sr_int_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_int_wide/no_arch",
        "blif": "signed_variable_sr_int_wide.blif",
        "max_rss(MiB)": 200.3,
        "exec_time(ms)": 362.1,
        "simulation_time(ms)": 155.3,
        "test_coverage(%)": 98.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_variable_sr_ultra_wide.blif",
        "max_rss(MiB)": 1119.1,
        "exec_time(ms)": 1945.7,
        "simulation_time(ms)": 639.5,
        "test_coverage(%)": 99.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 4,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/signed_variable_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_variable_sr_ultra_wide.blif",
        "max_rss(MiB)": 1096.5,
        "exec_time(ms)": 1713.4,
        "simulation_time(ms)": 560.6,
        "test_coverage(%)": 99.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 6,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_variable_sr_ultra_wide.blif",
        "max_rss(MiB)": 1117.2,
        "exec_time(ms)": 1787.2,
        "simulation_time(ms)": 584.5,
        "test_coverage(%)": 99.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 6,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/signed_variable_sr_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_ultra_wide/no_arch",
        "blif": "signed_variable_sr_ultra_wide.blif",
        "max_rss(MiB)": 1098.4,
        "exec_time(ms)": 1786.6,
        "simulation_time(ms)": 595.2,
        "test_coverage(%)": 99.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_variable_sr_wide.blif",
        "max_rss(MiB)": 54,
        "exec_time(ms)": 103.2,
        "simulation_time(ms)": 1.8,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/signed_variable_sr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_variable_sr_wide.blif",
        "max_rss(MiB)": 37,
        "exec_time(ms)": 15.1,
        "simulation_time(ms)": 1.6,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/signed_variable_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_variable_sr_wide.blif",
        "max_rss(MiB)": 53,
        "exec_time(ms)": 89.3,
        "simulation_time(ms)": 1.7,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/signed_variable_sr_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_wide/no_arch",
        "blif": "signed_variable_sr_wide.blif",
        "max_rss(MiB)": 33.6,
        "exec_time(ms)": 7.8,
        "simulation_time(ms)": 1.8,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "signed_variable_sr_wire.blif",
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 89.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "signed_variable_sr_wire.blif",
        "max_rss(MiB)": 36.5,
        "exec_time(ms)": 10.8,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "signed_variable_sr_wire.blif",
        "max_rss(MiB)": 53,
        "exec_time(ms)": 81.3,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sr_wire/no_arch": {
        "test_name": "operators/signed_variable_sr_wire/no_arch",
        "blif": "signed_variable_sr_wire.blif",
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 4.7,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 54.1,
        "exec_time(ms)": 90,
        "simulation_time(ms)": 2,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 36.7,
        "exec_time(ms)": 15.3,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 53.2,
        "exec_time(ms)": 92,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_asl_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/no_arch",
        "blif": "unsigned_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 33.5,
        "exec_time(ms)": 6.9,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 74.8,
        "simulation_time(ms)": 1.5,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 36.7,
        "exec_time(ms)": 15.3,
        "simulation_time(ms)": 2,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 53.2,
        "exec_time(ms)": 94.5,
        "simulation_time(ms)": 2,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sl_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/no_arch",
        "blif": "unsigned_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 33.6,
        "exec_time(ms)": 8.7,
        "simulation_time(ms)": 2.1,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 54.2,
        "exec_time(ms)": 97.1,
        "simulation_time(ms)": 2,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 37,
        "exec_time(ms)": 16.3,
        "simulation_time(ms)": 2.1,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 53.3,
        "exec_time(ms)": 91.6,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sr_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/no_arch",
        "blif": "unsigned_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 33.7,
        "exec_time(ms)": 9.2,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 98,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_1bit_asl_indexed.blif",
        "max_rss(MiB)": 53.6,
        "exec_time(ms)": 90,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_1bit_asl_indexed.blif",
        "max_rss(MiB)": 36.3,
        "exec_time(ms)": 11.6,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_1bit_asl_indexed.blif",
        "max_rss(MiB)": 52.9,
        "exec_time(ms)": 87.8,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asl_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_asl_indexed/no_arch",
        "blif": "unsigned_1bit_asl_indexed.blif",
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 4.2,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_1bit_asl_wire.blif",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 87.4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_asl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_1bit_asl_wire.blif",
        "max_rss(MiB)": 36.5,
        "exec_time(ms)": 8.3,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_1bit_asl_wire.blif",
        "max_rss(MiB)": 52.9,
        "exec_time(ms)": 86.4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_asl_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_asl_wire/no_arch",
        "blif": "unsigned_1bit_asl_wire.blif",
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_1bit_sl_indexed.blif",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 85.1,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_1bit_sl_indexed.blif",
        "max_rss(MiB)": 36.4,
        "exec_time(ms)": 12.5,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_1bit_sl_indexed.blif",
        "max_rss(MiB)": 53,
        "exec_time(ms)": 85.7,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sl_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_sl_indexed/no_arch",
        "blif": "unsigned_1bit_sl_indexed.blif",
        "max_rss(MiB)": 33,
        "exec_time(ms)": 4,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_1bit_sl_wire.blif",
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 91.9,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_1bit_sl_wire.blif",
        "max_rss(MiB)": 36.6,
        "exec_time(ms)": 11.7,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_1bit_sl_wire.blif",
        "max_rss(MiB)": 52.9,
        "exec_time(ms)": 87.2,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sl_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_sl_wire/no_arch",
        "blif": "unsigned_1bit_sl_wire.blif",
        "max_rss(MiB)": 33,
        "exec_time(ms)": 4.1,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_1bit_sr_indexed.blif",
        "max_rss(MiB)": 53.6,
        "exec_time(ms)": 90.8,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_1bit_sr_indexed.blif",
        "max_rss(MiB)": 36.4,
        "exec_time(ms)": 11.5,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_1bit_sr_indexed.blif",
        "max_rss(MiB)": 52.7,
        "exec_time(ms)": 86.4,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sr_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_sr_indexed/no_arch",
        "blif": "unsigned_1bit_sr_indexed.blif",
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 3.1,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_1bit_sr_wire.blif",
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 86.4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_1bit_sr_wire.blif",
        "max_rss(MiB)": 36.5,
        "exec_time(ms)": 10,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_1bit_sr_wire.blif",
        "max_rss(MiB)": 52.9,
        "exec_time(ms)": 83.7,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sr_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_sr_wire/no_arch",
        "blif": "unsigned_1bit_sr_wire.blif",
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 5.8,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_2bits_asl_wide.blif",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 88.2,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_asl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_2bits_asl_wide.blif",
        "max_rss(MiB)": 36.4,
        "exec_time(ms)": 11.9,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_2bits_asl_wide.blif",
        "max_rss(MiB)": 52.6,
        "exec_time(ms)": 88.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_asl_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_asl_wide/no_arch",
        "blif": "unsigned_2bits_asl_wide.blif",
        "max_rss(MiB)": 33.4,
        "exec_time(ms)": 4.5,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_2bits_sl_wide.blif",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 80.1,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_2bits_sl_wide.blif",
        "max_rss(MiB)": 36.4,
        "exec_time(ms)": 11.3,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_2bits_sl_wide.blif",
        "max_rss(MiB)": 52.7,
        "exec_time(ms)": 87.5,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sl_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_sl_wide/no_arch",
        "blif": "unsigned_2bits_sl_wide.blif",
        "max_rss(MiB)": 33.1,
        "exec_time(ms)": 4.6,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_2bits_sr_wide.blif",
        "max_rss(MiB)": 53.5,
        "exec_time(ms)": 79.2,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_2bits_sr_wide.blif",
        "max_rss(MiB)": 36.3,
        "exec_time(ms)": 11.8,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_2bits_sr_wide.blif",
        "max_rss(MiB)": 52.9,
        "exec_time(ms)": 84.8,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sr_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_sr_wide/no_arch",
        "blif": "unsigned_2bits_sr_wide.blif",
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 4.5,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 100.2,
        "simulation_time(ms)": 2.9,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 19.9,
        "simulation_time(ms)": 3.2,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 98.3,
        "simulation_time(ms)": 3,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_asl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/no_arch",
        "blif": "unsigned_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 34.4,
        "exec_time(ms)": 11,
        "simulation_time(ms)": 2.1,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 100.6,
        "simulation_time(ms)": 3.3,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 37.8,
        "exec_time(ms)": 20.3,
        "simulation_time(ms)": 3.2,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 96.7,
        "simulation_time(ms)": 3,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/no_arch",
        "blif": "unsigned_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 34.4,
        "exec_time(ms)": 13.5,
        "simulation_time(ms)": 2.9,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 81.6,
        "simulation_time(ms)": 1.4,
        "test_coverage(%)": 99,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 18.3,
        "simulation_time(ms)": 2.5,
        "test_coverage(%)": 99,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 90.4,
        "simulation_time(ms)": 2.7,
        "test_coverage(%)": 99,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/no_arch",
        "blif": "unsigned_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 9.1,
        "simulation_time(ms)": 1.5,
        "test_coverage(%)": 99,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_variable_asl_indexed.blif",
        "max_rss(MiB)": 53.6,
        "exec_time(ms)": 77.2,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 14,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "operators/unsigned_variable_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_variable_asl_indexed.blif",
        "max_rss(MiB)": 36.5,
        "exec_time(ms)": 12.4,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 14,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_variable_asl_indexed.blif",
        "max_rss(MiB)": 52.9,
        "exec_time(ms)": 87.4,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 14,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "operators/unsigned_variable_asl_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_asl_indexed/no_arch",
        "blif": "unsigned_variable_asl_indexed.blif",
        "max_rss(MiB)": 33.5,
        "exec_time(ms)": 5.6,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 14,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_variable_asl_int_wide.blif",
        "max_rss(MiB)": 220.4,
        "exec_time(ms)": 435.8,
        "simulation_time(ms)": 154,
        "test_coverage(%)": 98.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 4,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_variable_asl_int_wide.blif",
        "max_rss(MiB)": 203.2,
        "exec_time(ms)": 359.4,
        "simulation_time(ms)": 156.3,
        "test_coverage(%)": 98.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_variable_asl_int_wide.blif",
        "max_rss(MiB)": 219.8,
        "exec_time(ms)": 438.4,
        "simulation_time(ms)": 149.2,
        "test_coverage(%)": 98.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_asl_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_int_wide/no_arch",
        "blif": "unsigned_variable_asl_int_wide.blif",
        "max_rss(MiB)": 200.4,
        "exec_time(ms)": 347,
        "simulation_time(ms)": 146.9,
        "test_coverage(%)": 98.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_variable_asl_ultra_wide.blif",
        "max_rss(MiB)": 1121.4,
        "exec_time(ms)": 1866.2,
        "simulation_time(ms)": 696.3,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 4,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_variable_asl_ultra_wide.blif",
        "max_rss(MiB)": 1103.5,
        "exec_time(ms)": 1805.4,
        "simulation_time(ms)": 693.8,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 6,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_variable_asl_ultra_wide.blif",
        "max_rss(MiB)": 1119.8,
        "exec_time(ms)": 1915.5,
        "simulation_time(ms)": 699.1,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 6,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_asl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/no_arch",
        "blif": "unsigned_variable_asl_ultra_wide.blif",
        "max_rss(MiB)": 1099.2,
        "exec_time(ms)": 1756,
        "simulation_time(ms)": 691.9,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_variable_asl_wide.blif",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 94.7,
        "simulation_time(ms)": 1.7,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_asl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_variable_asl_wide.blif",
        "max_rss(MiB)": 36.7,
        "exec_time(ms)": 16.4,
        "simulation_time(ms)": 1.7,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_variable_asl_wide.blif",
        "max_rss(MiB)": 53.3,
        "exec_time(ms)": 87.7,
        "simulation_time(ms)": 1.7,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_asl_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_wide/no_arch",
        "blif": "unsigned_variable_asl_wide.blif",
        "max_rss(MiB)": 33.4,
        "exec_time(ms)": 12.6,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_variable_asl_wire.blif",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 88.6,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_variable_asl_wire.blif",
        "max_rss(MiB)": 36.8,
        "exec_time(ms)": 12.6,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_variable_asl_wire.blif",
        "max_rss(MiB)": 52.9,
        "exec_time(ms)": 85.4,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asl_wire/no_arch": {
        "test_name": "operators/unsigned_variable_asl_wire/no_arch",
        "blif": "unsigned_variable_asl_wire.blif",
        "max_rss(MiB)": 33.4,
        "exec_time(ms)": 4.9,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_variable_asr_indexed.blif",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 95.2,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_variable_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_variable_asr_indexed.blif",
        "max_rss(MiB)": 36.4,
        "exec_time(ms)": 12.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_variable_asr_indexed.blif",
        "max_rss(MiB)": 52.9,
        "exec_time(ms)": 89.3,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_variable_asr_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_asr_indexed/no_arch",
        "blif": "unsigned_variable_asr_indexed.blif",
        "max_rss(MiB)": 33.6,
        "exec_time(ms)": 4.4,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_variable_asr_int_wide.blif",
        "max_rss(MiB)": 220.2,
        "exec_time(ms)": 448.9,
        "simulation_time(ms)": 149.6,
        "test_coverage(%)": 98.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 4,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_variable_asr_int_wide.blif",
        "max_rss(MiB)": 203.4,
        "exec_time(ms)": 364.8,
        "simulation_time(ms)": 149.9,
        "test_coverage(%)": 98.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_variable_asr_int_wide.blif",
        "max_rss(MiB)": 219.7,
        "exec_time(ms)": 437,
        "simulation_time(ms)": 157.8,
        "test_coverage(%)": 98.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_asr_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_int_wide/no_arch",
        "blif": "unsigned_variable_asr_int_wide.blif",
        "max_rss(MiB)": 200.2,
        "exec_time(ms)": 370.2,
        "simulation_time(ms)": 154.7,
        "test_coverage(%)": 98.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_variable_asr_ultra_wide.blif",
        "max_rss(MiB)": 1119.2,
        "exec_time(ms)": 1906.6,
        "simulation_time(ms)": 621.3,
        "test_coverage(%)": 99.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 4,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_variable_asr_ultra_wide.blif",
        "max_rss(MiB)": 1101.5,
        "exec_time(ms)": 1780,
        "simulation_time(ms)": 614,
        "test_coverage(%)": 99.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 6,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_variable_asr_ultra_wide.blif",
        "max_rss(MiB)": 1117.8,
        "exec_time(ms)": 1918,
        "simulation_time(ms)": 653.1,
        "test_coverage(%)": 99.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 6,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_asr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/no_arch",
        "blif": "unsigned_variable_asr_ultra_wide.blif",
        "max_rss(MiB)": 1098.5,
        "exec_time(ms)": 1749.9,
        "simulation_time(ms)": 588.5,
        "test_coverage(%)": 99.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_variable_asr_wide.blif",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 122,
        "simulation_time(ms)": 1.9,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_asr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_variable_asr_wide.blif",
        "max_rss(MiB)": 36.7,
        "exec_time(ms)": 21.9,
        "simulation_time(ms)": 1.8,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_variable_asr_wide.blif",
        "max_rss(MiB)": 53,
        "exec_time(ms)": 86.6,
        "simulation_time(ms)": 1.5,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_asr_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_wide/no_arch",
        "blif": "unsigned_variable_asr_wide.blif",
        "max_rss(MiB)": 33.5,
        "exec_time(ms)": 8.4,
        "simulation_time(ms)": 1.7,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_variable_asr_wire.blif",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 102.6,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_variable_asr_wire.blif",
        "max_rss(MiB)": 36.6,
        "exec_time(ms)": 13.8,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_variable_asr_wire.blif",
        "max_rss(MiB)": 53.1,
        "exec_time(ms)": 89.2,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asr_wire/no_arch": {
        "test_name": "operators/unsigned_variable_asr_wire/no_arch",
        "blif": "unsigned_variable_asr_wire.blif",
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 4.7,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_variable_sl_indexed.blif",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 95.8,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 14,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "operators/unsigned_variable_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_variable_sl_indexed.blif",
        "max_rss(MiB)": 36.8,
        "exec_time(ms)": 16.1,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 14,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_variable_sl_indexed.blif",
        "max_rss(MiB)": 53.4,
        "exec_time(ms)": 90.7,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 14,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "operators/unsigned_variable_sl_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_sl_indexed/no_arch",
        "blif": "unsigned_variable_sl_indexed.blif",
        "max_rss(MiB)": 33.6,
        "exec_time(ms)": 5.8,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 14,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_variable_sl_int_wide.blif",
        "max_rss(MiB)": 220.3,
        "exec_time(ms)": 449.1,
        "simulation_time(ms)": 160.2,
        "test_coverage(%)": 98.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 4,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_variable_sl_int_wide.blif",
        "max_rss(MiB)": 203.2,
        "exec_time(ms)": 402.9,
        "simulation_time(ms)": 176.8,
        "test_coverage(%)": 98.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_variable_sl_int_wide.blif",
        "max_rss(MiB)": 219.6,
        "exec_time(ms)": 443.7,
        "simulation_time(ms)": 139.8,
        "test_coverage(%)": 98.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_sl_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_int_wide/no_arch",
        "blif": "unsigned_variable_sl_int_wide.blif",
        "max_rss(MiB)": 200.3,
        "exec_time(ms)": 355.9,
        "simulation_time(ms)": 132.1,
        "test_coverage(%)": 98.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_variable_sl_ultra_wide.blif",
        "max_rss(MiB)": 1121.2,
        "exec_time(ms)": 1885.5,
        "simulation_time(ms)": 654.6,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 4,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_variable_sl_ultra_wide.blif",
        "max_rss(MiB)": 1098.5,
        "exec_time(ms)": 1829.4,
        "simulation_time(ms)": 685.6,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 6,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_variable_sl_ultra_wide.blif",
        "max_rss(MiB)": 1119.1,
        "exec_time(ms)": 1874,
        "simulation_time(ms)": 627.4,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 6,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_sl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/no_arch",
        "blif": "unsigned_variable_sl_ultra_wide.blif",
        "max_rss(MiB)": 1100.5,
        "exec_time(ms)": 1704.6,
        "simulation_time(ms)": 650.6,
        "test_coverage(%)": 100,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_variable_sl_wide.blif",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 91.2,
        "simulation_time(ms)": 1.7,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_sl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_variable_sl_wide.blif",
        "max_rss(MiB)": 36.6,
        "exec_time(ms)": 17.3,
        "simulation_time(ms)": 4,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_variable_sl_wide.blif",
        "max_rss(MiB)": 53,
        "exec_time(ms)": 90,
        "simulation_time(ms)": 1.9,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_sl_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_wide/no_arch",
        "blif": "unsigned_variable_sl_wide.blif",
        "max_rss(MiB)": 33.5,
        "exec_time(ms)": 7.7,
        "simulation_time(ms)": 1.9,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_variable_sl_wire.blif",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 87.2,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_variable_sl_wire.blif",
        "max_rss(MiB)": 36.7,
        "exec_time(ms)": 12.9,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_variable_sl_wire.blif",
        "max_rss(MiB)": 53,
        "exec_time(ms)": 91.1,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sl_wire/no_arch": {
        "test_name": "operators/unsigned_variable_sl_wire/no_arch",
        "blif": "unsigned_variable_sl_wire.blif",
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 4.9,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_variable_sr_indexed.blif",
        "max_rss(MiB)": 54,
        "exec_time(ms)": 95.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_variable_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_variable_sr_indexed.blif",
        "max_rss(MiB)": 36.5,
        "exec_time(ms)": 14.8,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_variable_sr_indexed.blif",
        "max_rss(MiB)": 53,
        "exec_time(ms)": 78.9,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_variable_sr_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_sr_indexed/no_arch",
        "blif": "unsigned_variable_sr_indexed.blif",
        "max_rss(MiB)": 33.4,
        "exec_time(ms)": 5.3,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_variable_sr_int_wide.blif",
        "max_rss(MiB)": 220.3,
        "exec_time(ms)": 452.2,
        "simulation_time(ms)": 146.3,
        "test_coverage(%)": 98.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 4,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_variable_sr_int_wide.blif",
        "max_rss(MiB)": 203.4,
        "exec_time(ms)": 459,
        "simulation_time(ms)": 257,
        "test_coverage(%)": 98.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_variable_sr_int_wide.blif",
        "max_rss(MiB)": 219.7,
        "exec_time(ms)": 459,
        "simulation_time(ms)": 156.7,
        "test_coverage(%)": 98.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_sr_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_int_wide/no_arch",
        "blif": "unsigned_variable_sr_int_wide.blif",
        "max_rss(MiB)": 200,
        "exec_time(ms)": 359.7,
        "simulation_time(ms)": 142.6,
        "test_coverage(%)": 98.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_variable_sr_ultra_wide.blif",
        "max_rss(MiB)": 1119.1,
        "exec_time(ms)": 1736.4,
        "simulation_time(ms)": 390.8,
        "test_coverage(%)": 99.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 4,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_variable_sr_ultra_wide.blif",
        "max_rss(MiB)": 1096.2,
        "exec_time(ms)": 1561.5,
        "simulation_time(ms)": 439.6,
        "test_coverage(%)": 99.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 6,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_variable_sr_ultra_wide.blif",
        "max_rss(MiB)": 1117.2,
        "exec_time(ms)": 1595.1,
        "simulation_time(ms)": 416.9,
        "test_coverage(%)": 99.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 6,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_sr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/no_arch",
        "blif": "unsigned_variable_sr_ultra_wide.blif",
        "max_rss(MiB)": 1098.6,
        "exec_time(ms)": 1591,
        "simulation_time(ms)": 408.7,
        "test_coverage(%)": 99.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_variable_sr_wide.blif",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 100.3,
        "simulation_time(ms)": 1.9,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_sr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_variable_sr_wide.blif",
        "max_rss(MiB)": 36.8,
        "exec_time(ms)": 17.3,
        "simulation_time(ms)": 1.7,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_variable_sr_wide.blif",
        "max_rss(MiB)": 53.1,
        "exec_time(ms)": 97,
        "simulation_time(ms)": 1.9,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_sr_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_wide/no_arch",
        "blif": "unsigned_variable_sr_wide.blif",
        "max_rss(MiB)": 33.5,
        "exec_time(ms)": 7.3,
        "simulation_time(ms)": 1.6,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "unsigned_variable_sr_wire.blif",
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 84.1,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "unsigned_variable_sr_wire.blif",
        "max_rss(MiB)": 36.6,
        "exec_time(ms)": 13.3,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "unsigned_variable_sr_wire.blif",
        "max_rss(MiB)": 53,
        "exec_time(ms)": 85.7,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sr_wire/no_arch": {
        "test_name": "operators/unsigned_variable_sr_wire/no_arch",
        "blif": "unsigned_variable_sr_wire.blif",
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
