GowinSynthesis start
Running parser ...
Analyzing Verilog file 'Q:\gr_picorv32_soc\hw\led_mux\led_mux.sv'
Analyzing Verilog file 'Q:\gr_picorv32_soc\hw\led_mux\PicoLedMux.sv'
Compiling module 'PicoLedMux'("Q:\gr_picorv32_soc\hw\led_mux\PicoLedMux.sv":1)
Compiling module 'led_mux'("Q:\gr_picorv32_soc\hw\led_mux\led_mux.sv":1)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("Q:\gr_picorv32_soc\hw\led_mux\led_mux.sv":17)
WARN  (EX2420) : Latch inferred for net 'data_next[31]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("Q:\gr_picorv32_soc\hw\led_mux\PicoLedMux.sv":47)
WARN  (EX3101) : 'data_next' inside always_comb block does not represent combinational logic("Q:\gr_picorv32_soc\hw\led_mux\PicoLedMux.sv":47)
NOTE  (EX0101) : Current top module is "PicoLedMux"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input busin_addr is unused("Q:\gr_picorv32_soc\hw\led_mux\PicoLedMux.sv":5)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "Q:\gr_picorv32_soc\hw\led_mux\led_mux\impl\gwsynthesis\led_mux.vg" completed
[100%] Generate report file "Q:\gr_picorv32_soc\hw\led_mux\led_mux\impl\gwsynthesis\led_mux_syn.rpt.html" completed
GowinSynthesis finish
