Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun 12 18:33:47 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file I2C_Test_wrapper_timing_summary_routed.rpt -pb I2C_Test_wrapper_timing_summary_routed.pb -rpx I2C_Test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : I2C_Test_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.079        0.000                      0                  547        0.152        0.000                      0                  547       41.160        0.000                       0                   219  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.079        0.000                      0                  396        0.152        0.000                      0                  396       41.160        0.000                       0                   219  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             79.295        0.000                      0                  151        0.541        0.000                      0                  151  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.079ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 2.133ns (40.631%)  route 3.117ns (59.369%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.192 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.618     5.162    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X1Y66          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.456     5.618 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]/Q
                         net (fo=2, routed)           0.856     6.474    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]
    SLICE_X0Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.598 f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_4/O
                         net (fo=1, routed)           1.009     7.607    I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_4_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.731 f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_2/O
                         net (fo=29, routed)          1.251     8.982    I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_2_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I1_O)        0.124     9.106 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     9.106    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_4_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.507 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.507    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.621 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.621    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.735 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.849 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.963 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.963    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.077 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.411 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.411    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]_i_1_n_6
    SLICE_X1Y69          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.498    88.192    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X1Y69          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]/C
                         clock pessimism              0.271    88.464    
                         clock uncertainty           -0.035    88.428    
    SLICE_X1Y69          FDCE (Setup_fdce_C_D)        0.062    88.490    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         88.490    
                         arrival time                         -10.411    
  -------------------------------------------------------------------
                         slack                                 78.079    

Slack (MET) :             78.190ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 2.022ns (39.348%)  route 3.117ns (60.652%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.192 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.618     5.162    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X1Y66          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.456     5.618 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]/Q
                         net (fo=2, routed)           0.856     6.474    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]
    SLICE_X0Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.598 f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_4/O
                         net (fo=1, routed)           1.009     7.607    I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_4_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.731 f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_2/O
                         net (fo=29, routed)          1.251     8.982    I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_2_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I1_O)        0.124     9.106 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     9.106    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_4_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.507 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.507    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.621 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.621    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.735 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.849 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.963 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.963    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.077 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.300 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.300    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]_i_1_n_7
    SLICE_X1Y69          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.498    88.192    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X1Y69          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]/C
                         clock pessimism              0.271    88.464    
                         clock uncertainty           -0.035    88.428    
    SLICE_X1Y69          FDCE (Setup_fdce_C_D)        0.062    88.490    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         88.490    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                 78.190    

Slack (MET) :             78.194ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.136ns  (logic 2.019ns (39.313%)  route 3.117ns (60.687%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 88.193 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.618     5.162    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X1Y66          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.456     5.618 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]/Q
                         net (fo=2, routed)           0.856     6.474    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]
    SLICE_X0Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.598 f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_4/O
                         net (fo=1, routed)           1.009     7.607    I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_4_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.731 f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_2/O
                         net (fo=29, routed)          1.251     8.982    I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_2_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I1_O)        0.124     9.106 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     9.106    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_4_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.507 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.507    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.621 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.621    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.735 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.849 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.963 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.963    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.297 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.297    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_6
    SLICE_X1Y68          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.499    88.193    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X1Y68          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[21]/C
                         clock pessimism              0.271    88.465    
                         clock uncertainty           -0.035    88.429    
    SLICE_X1Y68          FDCE (Setup_fdce_C_D)        0.062    88.491    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         88.491    
                         arrival time                         -10.297    
  -------------------------------------------------------------------
                         slack                                 78.194    

Slack (MET) :             78.215ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.115ns  (logic 1.998ns (39.064%)  route 3.117ns (60.936%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 88.193 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.618     5.162    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X1Y66          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.456     5.618 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]/Q
                         net (fo=2, routed)           0.856     6.474    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]
    SLICE_X0Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.598 f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_4/O
                         net (fo=1, routed)           1.009     7.607    I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_4_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.731 f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_2/O
                         net (fo=29, routed)          1.251     8.982    I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_2_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I1_O)        0.124     9.106 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     9.106    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_4_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.507 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.507    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.621 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.621    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.735 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.849 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.963 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.963    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.276 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.276    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_4
    SLICE_X1Y68          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.499    88.193    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X1Y68          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[23]/C
                         clock pessimism              0.271    88.465    
                         clock uncertainty           -0.035    88.429    
    SLICE_X1Y68          FDCE (Setup_fdce_C_D)        0.062    88.491    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         88.491    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                 78.215    

Slack (MET) :             78.289ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 1.924ns (38.169%)  route 3.117ns (61.831%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 88.193 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.618     5.162    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X1Y66          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.456     5.618 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]/Q
                         net (fo=2, routed)           0.856     6.474    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]
    SLICE_X0Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.598 f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_4/O
                         net (fo=1, routed)           1.009     7.607    I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_4_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.731 f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_2/O
                         net (fo=29, routed)          1.251     8.982    I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_2_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I1_O)        0.124     9.106 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     9.106    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_4_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.507 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.507    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.621 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.621    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.735 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.849 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.963 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.963    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.202 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.202    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_5
    SLICE_X1Y68          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.499    88.193    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X1Y68          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[22]/C
                         clock pessimism              0.271    88.465    
                         clock uncertainty           -0.035    88.429    
    SLICE_X1Y68          FDCE (Setup_fdce_C_D)        0.062    88.491    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         88.491    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                 78.289    

Slack (MET) :             78.305ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.908ns (37.972%)  route 3.117ns (62.028%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 88.193 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.618     5.162    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X1Y66          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.456     5.618 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]/Q
                         net (fo=2, routed)           0.856     6.474    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]
    SLICE_X0Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.598 f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_4/O
                         net (fo=1, routed)           1.009     7.607    I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_4_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.731 f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_2/O
                         net (fo=29, routed)          1.251     8.982    I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_2_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I1_O)        0.124     9.106 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     9.106    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_4_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.507 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.507    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.621 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.621    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.735 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.849 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.963 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.963    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.186 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.186    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_7
    SLICE_X1Y68          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.499    88.193    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X1Y68          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]/C
                         clock pessimism              0.271    88.465    
                         clock uncertainty           -0.035    88.429    
    SLICE_X1Y68          FDCE (Setup_fdce_C_D)        0.062    88.491    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         88.491    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                 78.305    

Slack (MET) :             78.310ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 1.905ns (37.935%)  route 3.117ns (62.065%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 88.195 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.618     5.162    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X1Y66          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.456     5.618 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]/Q
                         net (fo=2, routed)           0.856     6.474    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]
    SLICE_X0Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.598 f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_4/O
                         net (fo=1, routed)           1.009     7.607    I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_4_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.731 f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_2/O
                         net (fo=29, routed)          1.251     8.982    I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_2_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I1_O)        0.124     9.106 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     9.106    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_4_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.507 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.507    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.621 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.621    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.735 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.849 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.183 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.183    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_6
    SLICE_X1Y67          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.501    88.195    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X1Y67          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[17]/C
                         clock pessimism              0.271    88.467    
                         clock uncertainty           -0.035    88.431    
    SLICE_X1Y67          FDCE (Setup_fdce_C_D)        0.062    88.493    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         88.493    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                 78.310    

Slack (MET) :             78.331ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.001ns  (logic 1.884ns (37.675%)  route 3.117ns (62.325%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 88.195 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.618     5.162    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X1Y66          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.456     5.618 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]/Q
                         net (fo=2, routed)           0.856     6.474    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]
    SLICE_X0Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.598 f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_4/O
                         net (fo=1, routed)           1.009     7.607    I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_4_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.731 f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_2/O
                         net (fo=29, routed)          1.251     8.982    I2C_Test_i/Read_Sensorsmod_0/U0/led2_i_2_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I1_O)        0.124     9.106 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     9.106    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_4_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.507 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.507    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.621 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.621    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.735 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.849 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.162 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.162    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_4
    SLICE_X1Y67          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.501    88.195    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X1Y67          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[19]/C
                         clock pessimism              0.271    88.467    
                         clock uncertainty           -0.035    88.431    
    SLICE_X1Y67          FDCE (Setup_fdce_C_D)        0.062    88.493    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         88.493    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                 78.331    

Slack (MET) :             78.350ns  (required time - arrival time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 1.026ns (22.723%)  route 3.489ns (77.277%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 88.131 - 83.330 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.549     5.093    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y66         FDPE                                         r  I2C_Test_i/I2Cmod_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDPE (Prop_fdpe_C_Q)         0.518     5.611 f  I2C_Test_i/I2Cmod_0/U0/busy_reg/Q
                         net (fo=28, routed)          1.625     7.235    I2C_Test_i/Read_Sensorsmod_0/U0/i_busy
    SLICE_X3Y64          LUT4 (Prop_lut4_I0_O)        0.152     7.387 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[7]_i_4/O
                         net (fo=4, routed)           0.986     8.373    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[7]_i_4_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I4_O)        0.356     8.729 r  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data[7]_i_1/O
                         net (fo=8, routed)           0.879     9.608    I2C_Test_i/Read_Sensorsmod_0/U0/temp_data[7]
    SLICE_X11Y62         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.437    88.131    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X11Y62         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[4]/C
                         clock pessimism              0.270    88.402    
                         clock uncertainty           -0.035    88.366    
    SLICE_X11Y62         FDCE (Setup_fdce_C_CE)      -0.408    87.958    I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[4]
  -------------------------------------------------------------------
                         required time                         87.958    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                 78.350    

Slack (MET) :             78.350ns  (required time - arrival time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 1.026ns (22.723%)  route 3.489ns (77.277%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 88.131 - 83.330 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.549     5.093    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y66         FDPE                                         r  I2C_Test_i/I2Cmod_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDPE (Prop_fdpe_C_Q)         0.518     5.611 f  I2C_Test_i/I2Cmod_0/U0/busy_reg/Q
                         net (fo=28, routed)          1.625     7.235    I2C_Test_i/Read_Sensorsmod_0/U0/i_busy
    SLICE_X3Y64          LUT4 (Prop_lut4_I0_O)        0.152     7.387 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[7]_i_4/O
                         net (fo=4, routed)           0.986     8.373    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[7]_i_4_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I4_O)        0.356     8.729 r  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data[7]_i_1/O
                         net (fo=8, routed)           0.879     9.608    I2C_Test_i/Read_Sensorsmod_0/U0/temp_data[7]
    SLICE_X11Y62         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.437    88.131    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X11Y62         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[5]/C
                         clock pessimism              0.270    88.402    
                         clock uncertainty           -0.035    88.366    
    SLICE_X11Y62         FDCE (Setup_fdce_C_CE)      -0.408    87.958    I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[5]
  -------------------------------------------------------------------
                         required time                         87.958    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                 78.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.588     1.492    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X7Y62          FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[7]/Q
                         net (fo=1, routed)           0.100     1.733    I2C_Test_i/UART_TXmod_0/U0/i_TX_Byte[7]
    SLICE_X5Y61          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.860     2.009    I2C_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X5Y61          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[7]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X5Y61          FDRE (Hold_fdre_C_D)         0.072     1.581    I2C_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 I2C_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.615%)  route 0.071ns (25.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.592     1.496    I2C_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X2Y58          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164     1.660 r  I2C_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[2]/Q
                         net (fo=5, routed)           0.071     1.731    I2C_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[2]
    SLICE_X3Y58          LUT6 (Prop_lut6_I1_O)        0.045     1.776 r  I2C_Test_i/UART_TXmod_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.776    I2C_Test_i/UART_TXmod_0/U0/r_Clk_Count[4]
    SLICE_X3Y58          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.862     2.012    I2C_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y58          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]/C
                         clock pessimism             -0.503     1.509    
    SLICE_X3Y58          FDRE (Hold_fdre_C_D)         0.092     1.601    I2C_Test_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rd_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.591%)  route 0.126ns (43.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.560     1.464    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y65         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/Q
                         net (fo=2, routed)           0.126     1.754    I2C_Test_i/I2Cmod_0/U0/data_rx[1]
    SLICE_X8Y65          FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.827     1.977    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y65          FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[1]/C
                         clock pessimism             -0.479     1.498    
    SLICE_X8Y65          FDCE (Hold_fdce_C_D)         0.076     1.574    I2C_Test_i/I2Cmod_0/U0/data_rd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/data_rd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.709%)  route 0.125ns (43.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.560     1.464    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y65          FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.164     1.628 r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[0]/Q
                         net (fo=8, routed)           0.125     1.753    I2C_Test_i/Read_Sensorsmod_0/U0/i_data_read[0]
    SLICE_X11Y64         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.828     1.978    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X11Y64         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[0]/C
                         clock pessimism             -0.479     1.499    
    SLICE_X11Y64         FDCE (Hold_fdce_C_D)         0.070     1.569    I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rd_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.560     1.464    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X9Y65          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/Q
                         net (fo=2, routed)           0.127     1.732    I2C_Test_i/I2Cmod_0/U0/data_rx[7]
    SLICE_X8Y65          FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.827     1.977    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y65          FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[7]/C
                         clock pessimism             -0.500     1.477    
    SLICE_X8Y65          FDCE (Hold_fdce_C_D)         0.064     1.541    I2C_Test_i/I2Cmod_0/U0/data_rd_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.412%)  route 0.144ns (43.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.559     1.463    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y66         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  I2C_Test_i/I2Cmod_0/U0/count_reg[0]/Q
                         net (fo=7, routed)           0.144     1.747    I2C_Test_i/I2Cmod_0/U0/count[0]
    SLICE_X12Y66         LUT6 (Prop_lut6_I2_O)        0.045     1.792 r  I2C_Test_i/I2Cmod_0/U0/count[2]_i_1/O
                         net (fo=2, routed)           0.000     1.792    I2C_Test_i/I2Cmod_0/U0/count_0[2]
    SLICE_X12Y66         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.826     1.976    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X12Y66         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[2]/C
                         clock pessimism             -0.500     1.476    
    SLICE_X12Y66         FDCE (Hold_fdce_C_D)         0.120     1.596    I2C_Test_i/I2Cmod_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.736%)  route 0.148ns (44.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.559     1.463    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y66         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  I2C_Test_i/I2Cmod_0/U0/count_reg[0]/Q
                         net (fo=7, routed)           0.148     1.751    I2C_Test_i/I2Cmod_0/U0/count[0]
    SLICE_X12Y66         LUT6 (Prop_lut6_I2_O)        0.045     1.796 r  I2C_Test_i/I2Cmod_0/U0/count[3]_i_1/O
                         net (fo=2, routed)           0.000     1.796    I2C_Test_i/I2Cmod_0/U0/count_0[3]
    SLICE_X12Y66         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.826     1.976    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X12Y66         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[3]/C
                         clock pessimism             -0.500     1.476    
    SLICE_X12Y66         FDCE (Hold_fdce_C_D)         0.121     1.597    I2C_Test_i/I2Cmod_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.679%)  route 0.095ns (31.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.559     1.463    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X12Y66         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDCE (Prop_fdce_C_Q)         0.164     1.627 f  I2C_Test_i/I2Cmod_0/U0/count_reg[4]/Q
                         net (fo=7, routed)           0.095     1.722    I2C_Test_i/I2Cmod_0/U0/count[4]
    SLICE_X13Y66         LUT6 (Prop_lut6_I3_O)        0.045     1.767 r  I2C_Test_i/I2Cmod_0/U0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.767    I2C_Test_i/I2Cmod_0/U0/count_0[0]
    SLICE_X13Y66         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.826     1.976    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y66         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[0]/C
                         clock pessimism             -0.500     1.476    
    SLICE_X13Y66         FDCE (Hold_fdce_C_D)         0.091     1.567    I2C_Test_i/I2Cmod_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/data_rx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rd_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.429%)  route 0.127ns (43.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.560     1.464    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y65         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[5]/Q
                         net (fo=2, routed)           0.127     1.754    I2C_Test_i/I2Cmod_0/U0/data_rx[5]
    SLICE_X8Y65          FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.827     1.977    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y65          FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[5]/C
                         clock pessimism             -0.479     1.498    
    SLICE_X8Y65          FDCE (Hold_fdce_C_D)         0.053     1.551    I2C_Test_i/I2Cmod_0/U0/data_rd_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/data_clk_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/scl_ena_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.285%)  route 0.162ns (43.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.559     1.463    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y66          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_clk_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164     1.627 r  I2C_Test_i/I2Cmod_0/U0/data_clk_prev_reg/Q
                         net (fo=11, routed)          0.162     1.789    I2C_Test_i/I2Cmod_0/U0/data_clk_prev
    SLICE_X10Y66         LUT5 (Prop_lut5_I1_O)        0.045     1.834 r  I2C_Test_i/I2Cmod_0/U0/scl_ena_i_1/O
                         net (fo=1, routed)           0.000     1.834    I2C_Test_i/I2Cmod_0/U0/scl_ena_i_1_n_0
    SLICE_X10Y66         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/scl_ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.826     1.976    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y66         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/scl_ena_reg/C
                         clock pessimism             -0.479     1.497    
    SLICE_X10Y66         FDCE (Hold_fdce_C_D)         0.121     1.618    I2C_Test_i/I2Cmod_0/U0/scl_ena_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         83.330      82.330     SLICE_X8Y68    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X9Y68    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X9Y68    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X9Y68    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X8Y67    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X8Y67    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X8Y67    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X9Y66    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X8Y67    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X8Y68    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X8Y68    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X9Y68    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X9Y68    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X9Y68    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X9Y68    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X9Y68    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X9Y68    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X8Y67    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X8Y67    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X8Y68    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X8Y68    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X9Y68    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X9Y68    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X9Y68    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X9Y68    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X9Y68    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X9Y68    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X8Y67    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X8Y67    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.541ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.295ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.580ns (16.582%)  route 2.918ns (83.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 88.131 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.612     5.156    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          0.315     5.927    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.124     6.051 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         2.603     8.653    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X11Y62         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.437    88.131    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X11Y62         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[4]/C
                         clock pessimism              0.257    88.389    
                         clock uncertainty           -0.035    88.353    
    SLICE_X11Y62         FDCE (Recov_fdce_C_CLR)     -0.405    87.948    I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[4]
  -------------------------------------------------------------------
                         required time                         87.948    
                         arrival time                          -8.653    
  -------------------------------------------------------------------
                         slack                                 79.295    

Slack (MET) :             79.295ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.580ns (16.582%)  route 2.918ns (83.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 88.131 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.612     5.156    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          0.315     5.927    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.124     6.051 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         2.603     8.653    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X11Y62         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.437    88.131    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X11Y62         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[5]/C
                         clock pessimism              0.257    88.389    
                         clock uncertainty           -0.035    88.353    
    SLICE_X11Y62         FDCE (Recov_fdce_C_CLR)     -0.405    87.948    I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[5]
  -------------------------------------------------------------------
                         required time                         87.948    
                         arrival time                          -8.653    
  -------------------------------------------------------------------
                         slack                                 79.295    

Slack (MET) :             79.295ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.580ns (16.582%)  route 2.918ns (83.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 88.131 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.612     5.156    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          0.315     5.927    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.124     6.051 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         2.603     8.653    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X11Y62         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.437    88.131    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X11Y62         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[6]/C
                         clock pessimism              0.257    88.389    
                         clock uncertainty           -0.035    88.353    
    SLICE_X11Y62         FDCE (Recov_fdce_C_CLR)     -0.405    87.948    I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[6]
  -------------------------------------------------------------------
                         required time                         87.948    
                         arrival time                          -8.653    
  -------------------------------------------------------------------
                         slack                                 79.295    

Slack (MET) :             79.303ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.580ns (16.626%)  route 2.909ns (83.374%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 88.130 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.612     5.156    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          0.315     5.927    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.124     6.051 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         2.594     8.644    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X11Y64         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.436    88.130    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X11Y64         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[0]/C
                         clock pessimism              0.257    88.388    
                         clock uncertainty           -0.035    88.352    
    SLICE_X11Y64         FDCE (Recov_fdce_C_CLR)     -0.405    87.947    I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[0]
  -------------------------------------------------------------------
                         required time                         87.947    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                 79.303    

Slack (MET) :             79.303ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.580ns (16.626%)  route 2.909ns (83.374%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 88.130 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.612     5.156    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          0.315     5.927    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.124     6.051 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         2.594     8.644    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X11Y64         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.436    88.130    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X11Y64         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[2]/C
                         clock pessimism              0.257    88.388    
                         clock uncertainty           -0.035    88.352    
    SLICE_X11Y64         FDCE (Recov_fdce_C_CLR)     -0.405    87.947    I2C_Test_i/Read_Sensorsmod_0/U0/temp_data_reg[2]
  -------------------------------------------------------------------
                         required time                         87.947    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                 79.303    

Slack (MET) :             79.381ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.580ns (16.582%)  route 2.918ns (83.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 88.131 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.612     5.156    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          0.315     5.927    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.124     6.051 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         2.603     8.653    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X10Y62         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.437    88.131    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y62         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[17]/C
                         clock pessimism              0.257    88.389    
                         clock uncertainty           -0.035    88.353    
    SLICE_X10Y62         FDCE (Recov_fdce_C_CLR)     -0.319    88.034    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[17]
  -------------------------------------------------------------------
                         required time                         88.034    
                         arrival time                          -8.653    
  -------------------------------------------------------------------
                         slack                                 79.381    

Slack (MET) :             79.381ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.580ns (16.582%)  route 2.918ns (83.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 88.131 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.612     5.156    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          0.315     5.927    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.124     6.051 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         2.603     8.653    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X10Y62         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.437    88.131    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y62         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[20]/C
                         clock pessimism              0.257    88.389    
                         clock uncertainty           -0.035    88.353    
    SLICE_X10Y62         FDCE (Recov_fdce_C_CLR)     -0.319    88.034    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[20]
  -------------------------------------------------------------------
                         required time                         88.034    
                         arrival time                          -8.653    
  -------------------------------------------------------------------
                         slack                                 79.381    

Slack (MET) :             79.381ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.580ns (16.582%)  route 2.918ns (83.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 88.131 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.612     5.156    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          0.315     5.927    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.124     6.051 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         2.603     8.653    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X10Y62         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.437    88.131    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y62         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[21]/C
                         clock pessimism              0.257    88.389    
                         clock uncertainty           -0.035    88.353    
    SLICE_X10Y62         FDCE (Recov_fdce_C_CLR)     -0.319    88.034    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[21]
  -------------------------------------------------------------------
                         required time                         88.034    
                         arrival time                          -8.653    
  -------------------------------------------------------------------
                         slack                                 79.381    

Slack (MET) :             79.381ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.580ns (16.582%)  route 2.918ns (83.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 88.131 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.612     5.156    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          0.315     5.927    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.124     6.051 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         2.603     8.653    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X10Y62         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.437    88.131    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y62         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[22]/C
                         clock pessimism              0.257    88.389    
                         clock uncertainty           -0.035    88.353    
    SLICE_X10Y62         FDCE (Recov_fdce_C_CLR)     -0.319    88.034    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[22]
  -------------------------------------------------------------------
                         required time                         88.034    
                         arrival time                          -8.653    
  -------------------------------------------------------------------
                         slack                                 79.381    

Slack (MET) :             79.441ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 0.580ns (17.313%)  route 2.770ns (82.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 88.130 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.612     5.156    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          0.315     5.927    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.124     6.051 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         2.455     8.506    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X11Y63         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.436    88.130    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X11Y63         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[10]/C
                         clock pessimism              0.257    88.388    
                         clock uncertainty           -0.035    88.352    
    SLICE_X11Y63         FDCE (Recov_fdce_C_CLR)     -0.405    87.947    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[10]
  -------------------------------------------------------------------
                         required time                         87.947    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                 79.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.348%)  route 0.326ns (63.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.584     1.488    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141     1.629 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          0.125     1.754    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.045     1.799 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         0.201     1.999    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X2Y67          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.855     2.005    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y67          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/C
                         clock pessimism             -0.479     1.526    
    SLICE_X2Y67          FDCE (Remov_fdce_C_CLR)     -0.067     1.459    I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.788%)  route 0.320ns (63.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.584     1.488    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141     1.629 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          0.125     1.754    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.045     1.799 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         0.195     1.993    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X1Y67          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.855     2.005    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X1Y67          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X1Y67          FDCE (Remov_fdce_C_CLR)     -0.092     1.434    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.788%)  route 0.320ns (63.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.584     1.488    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141     1.629 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          0.125     1.754    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.045     1.799 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         0.195     1.993    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X1Y67          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.855     2.005    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X1Y67          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[17]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X1Y67          FDCE (Remov_fdce_C_CLR)     -0.092     1.434    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.788%)  route 0.320ns (63.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.584     1.488    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141     1.629 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          0.125     1.754    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.045     1.799 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         0.195     1.993    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X1Y67          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.855     2.005    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X1Y67          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[18]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X1Y67          FDCE (Remov_fdce_C_CLR)     -0.092     1.434    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.788%)  route 0.320ns (63.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.584     1.488    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141     1.629 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          0.125     1.754    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.045     1.799 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         0.195     1.993    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X1Y67          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.855     2.005    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X1Y67          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[19]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X1Y67          FDCE (Remov_fdce_C_CLR)     -0.092     1.434    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.214%)  route 0.374ns (66.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.584     1.488    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141     1.629 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          0.125     1.754    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.045     1.799 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         0.249     2.048    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X1Y66          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.856     2.006    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X1Y66          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]/C
                         clock pessimism             -0.479     1.527    
    SLICE_X1Y66          FDCE (Remov_fdce_C_CLR)     -0.092     1.435    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.214%)  route 0.374ns (66.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.584     1.488    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141     1.629 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          0.125     1.754    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.045     1.799 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         0.249     2.048    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X1Y66          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.856     2.006    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X1Y66          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[13]/C
                         clock pessimism             -0.479     1.527    
    SLICE_X1Y66          FDCE (Remov_fdce_C_CLR)     -0.092     1.435    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.214%)  route 0.374ns (66.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.584     1.488    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141     1.629 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          0.125     1.754    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.045     1.799 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         0.249     2.048    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X1Y66          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.856     2.006    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X1Y66          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]/C
                         clock pessimism             -0.479     1.527    
    SLICE_X1Y66          FDCE (Remov_fdce_C_CLR)     -0.092     1.435    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.214%)  route 0.374ns (66.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.584     1.488    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141     1.629 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          0.125     1.754    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.045     1.799 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         0.249     2.048    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X1Y66          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.856     2.006    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X1Y66          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[15]/C
                         clock pessimism             -0.479     1.527    
    SLICE_X1Y66          FDCE (Remov_fdce_C_CLR)     -0.092     1.435    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.186ns (31.019%)  route 0.414ns (68.981%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.584     1.488    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141     1.629 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=22, routed)          0.125     1.754    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.045     1.799 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=122, routed)         0.289     2.087    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X2Y65          FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.857     2.007    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y65          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[12]/C
                         clock pessimism             -0.479     1.528    
    SLICE_X2Y65          FDCE (Remov_fdce_C_CLR)     -0.067     1.461    I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.627    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.044ns  (logic 4.169ns (46.100%)  route 4.874ns (53.900%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.548     5.092    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y67          FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDCE (Prop_fdce_C_Q)         0.518     5.610 r  I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/Q
                         net (fo=4, routed)           0.973     6.582    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg_n_0_[8]
    SLICE_X9Y66          LUT4 (Prop_lut4_I1_O)        0.124     6.706 f  I2C_Test_i/I2Cmod_0/U0/sda_t_INST_0/O
                         net (fo=1, routed)           3.902    10.608    SDA_iobuf/T
    A16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.527    14.135 r  SDA_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    14.135    SDA
    A16                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.726ns  (logic 3.964ns (51.304%)  route 3.762ns (48.696%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.612     5.156    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           3.762     9.374    lopt
    A17                  OBUF (Prop_obuf_I_O)         3.508    12.882 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    12.882    led1
    A17                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/I2Cmod_0/U0/scl_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.788ns  (logic 4.106ns (52.718%)  route 3.682ns (47.282%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.549     5.093    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X11Y66         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/scl_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_fdre_C_Q)         0.456     5.549 f  I2C_Test_i/I2Cmod_0/U0/scl_clk_reg/Q
                         net (fo=2, routed)           0.669     6.218    I2C_Test_i/I2Cmod_0/U0/scl_clk
    SLICE_X11Y66         LUT2 (Prop_lut2_I0_O)        0.124     6.342 f  I2C_Test_i/I2Cmod_0/U0/scl_t_INST_0/O
                         net (fo=1, routed)           3.013     9.355    SCL_iobuf/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.526    12.881 r  SCL_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    12.881    SCL
    K3                                                                r  SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.277ns  (logic 4.010ns (55.105%)  route 3.267ns (44.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.617     5.161    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y67          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.518     5.679 r  I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/Q
                         net (fo=2, routed)           3.267     8.946    led2_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.492    12.438 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000    12.438    led2
    C16                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.502ns  (logic 3.981ns (61.224%)  route 2.521ns (38.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.624     5.168    I2C_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y59          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456     5.624 r  I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           2.521     8.145    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.669 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.669    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.367ns (65.899%)  route 0.707ns (34.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.592     1.496    I2C_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y59          FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.707     2.344    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.570 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.570    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/I2Cmod_0/U0/scl_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.310ns  (logic 1.033ns (44.712%)  route 1.277ns (55.288%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.559     1.463    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y66         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/scl_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDCE (Prop_fdce_C_Q)         0.164     1.627 f  I2C_Test_i/I2Cmod_0/U0/scl_ena_reg/Q
                         net (fo=2, routed)           0.063     1.690    I2C_Test_i/I2Cmod_0/U0/scl_ena_reg_n_0
    SLICE_X11Y66         LUT2 (Prop_lut2_I1_O)        0.045     1.735 r  I2C_Test_i/I2Cmod_0/U0/scl_t_INST_0/O
                         net (fo=1, routed)           1.214     2.949    SCL_iobuf/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.773 r  SCL_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.773    SCL
    K3                                                                r  SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.357ns (57.674%)  route 0.996ns (42.326%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.587     1.491    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y67          FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.164     1.655 r  I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/Q
                         net (fo=2, routed)           0.996     2.651    led2_OBUF
    C16                  OBUF (Prop_obuf_I_O)         1.193     3.844 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     3.844    led2
    C16                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.583ns  (logic 1.350ns (52.278%)  route 1.232ns (47.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.584     1.488    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141     1.629 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           1.232     2.861    lopt
    A17                  OBUF (Prop_obuf_I_O)         1.209     4.070 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     4.070    led1
    A17                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/I2Cmod_0/U0/sda_int_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.870ns  (logic 1.033ns (35.997%)  route 1.837ns (64.003%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.559     1.463    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y66         FDPE                                         r  I2C_Test_i/I2Cmod_0/U0/sda_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDPE (Prop_fdpe_C_Q)         0.164     1.627 r  I2C_Test_i/I2Cmod_0/U0/sda_int_reg/Q
                         net (fo=2, routed)           0.206     1.833    I2C_Test_i/I2Cmod_0/U0/sda_int_reg_n_0
    SLICE_X9Y66          LUT4 (Prop_lut4_I0_O)        0.045     1.878 r  I2C_Test_i/I2Cmod_0/U0/sda_t_INST_0/O
                         net (fo=1, routed)           1.631     3.508    SDA_iobuf/T
    A16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.332 r  SDA_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     4.332    SDA
    A16                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.602ns  (logic 1.581ns (28.219%)  route 4.021ns (71.781%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.021     5.478    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X10Y65         LUT5 (Prop_lut5_I0_O)        0.124     5.602 r  I2C_Test_i/I2Cmod_0/U0/data_rx[1]_i_1/O
                         net (fo=1, routed)           0.000     5.602    I2C_Test_i/I2Cmod_0/U0/data_rx[1]_i_1_n_0
    SLICE_X10Y65         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.435     4.799    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y65         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.420ns  (logic 1.581ns (29.167%)  route 3.839ns (70.833%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.839     5.296    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X9Y65          LUT5 (Prop_lut5_I0_O)        0.124     5.420 r  I2C_Test_i/I2Cmod_0/U0/data_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     5.420    I2C_Test_i/I2Cmod_0/U0/data_rx[0]_i_1_n_0
    SLICE_X9Y65          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.434     4.798    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X9Y65          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[0]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.332ns  (logic 1.581ns (29.647%)  route 3.752ns (70.353%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.752     5.208    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X10Y64         LUT5 (Prop_lut5_I0_O)        0.124     5.332 r  I2C_Test_i/I2Cmod_0/U0/data_rx[2]_i_1/O
                         net (fo=1, routed)           0.000     5.332    I2C_Test_i/I2Cmod_0/U0/data_rx[2]_i_1_n_0
    SLICE_X10Y64         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.436     4.800    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y64         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[2]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.329ns  (logic 1.581ns (29.664%)  route 3.749ns (70.336%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.749     5.205    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X10Y64         LUT5 (Prop_lut5_I0_O)        0.124     5.329 r  I2C_Test_i/I2Cmod_0/U0/data_rx[6]_i_1/O
                         net (fo=1, routed)           0.000     5.329    I2C_Test_i/I2Cmod_0/U0/data_rx[6]_i_1_n_0
    SLICE_X10Y64         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.436     4.800    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y64         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.214ns  (logic 1.581ns (30.319%)  route 3.633ns (69.681%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.633     5.090    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X10Y65         LUT5 (Prop_lut5_I0_O)        0.124     5.214 r  I2C_Test_i/I2Cmod_0/U0/data_rx[5]_i_1/O
                         net (fo=1, routed)           0.000     5.214    I2C_Test_i/I2Cmod_0/U0/data_rx[5]_i_1_n_0
    SLICE_X10Y65         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.435     4.799    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y65         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[5]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.071ns  (logic 1.581ns (31.177%)  route 3.490ns (68.823%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.490     4.947    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X9Y65          LUT5 (Prop_lut5_I0_O)        0.124     5.071 r  I2C_Test_i/I2Cmod_0/U0/data_rx[7]_i_1/O
                         net (fo=1, routed)           0.000     5.071    I2C_Test_i/I2Cmod_0/U0/data_rx[7]_i_1_n_0
    SLICE_X9Y65          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.434     4.798    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X9Y65          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.834ns  (logic 1.581ns (32.706%)  route 3.253ns (67.294%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.253     4.710    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X9Y65          LUT5 (Prop_lut5_I0_O)        0.124     4.834 r  I2C_Test_i/I2Cmod_0/U0/data_rx[3]_i_1/O
                         net (fo=1, routed)           0.000     4.834    I2C_Test_i/I2Cmod_0/U0/data_rx[3]_i_1_n_0
    SLICE_X9Y65          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.434     4.798    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X9Y65          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[3]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.817ns  (logic 1.581ns (32.824%)  route 3.236ns (67.176%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           2.463     3.926    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X5Y68          LUT3 (Prop_lut3_I1_O)        0.118     4.044 r  I2C_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.772     4.817    I2C_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.497     4.861    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C

Slack:                    inf
  Source:                 SCL
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.748ns  (logic 1.580ns (33.268%)  route 3.169ns (66.732%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  SCL (INOUT)
                         net (fo=1, unset)            0.000     0.000    SCL_iobuf/IO
    K3                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  SCL_iobuf/IBUF/O
                         net (fo=1, routed)           3.169     4.624    I2C_Test_i/I2Cmod_0/U0/scl_i
    SLICE_X13Y66         LUT3 (Prop_lut3_I0_O)        0.124     4.748 r  I2C_Test_i/I2Cmod_0/U0/stretch_i_1/O
                         net (fo=1, routed)           0.000     4.748    I2C_Test_i/I2Cmod_0/U0/stretch_i_1_n_0
    SLICE_X13Y66         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.433     4.797    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y66         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/stretch_reg/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.692ns  (logic 1.581ns (33.692%)  route 3.111ns (66.308%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.111     4.568    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X8Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.692 r  I2C_Test_i/I2Cmod_0/U0/data_rx[4]_i_1/O
                         net (fo=1, routed)           0.000     4.692    I2C_Test_i/I2Cmod_0/U0/data_rx[4]_i_1_n_0
    SLICE_X8Y66          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.433     4.797    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y66          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/i_signal_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.226ns  (logic 0.231ns (18.838%)  route 0.995ns (81.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.995     1.226    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/i_signal_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.853     2.002    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/i_signal_prev_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.295ns  (logic 0.276ns (21.306%)  route 1.019ns (78.694%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           1.019     1.250    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X5Y68          LUT3 (Prop_lut3_I0_O)        0.045     1.295 r  I2C_Test_i/Switchmod_0/U0/State_i_1/O
                         net (fo=1, routed)           0.000     1.295    I2C_Test_i/Switchmod_0/U0/State_i_1_n_0
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.853     2.002    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/State_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.489ns  (logic 0.279ns (18.733%)  route 1.210ns (81.267%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           1.019     1.250    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X5Y68          LUT3 (Prop_lut3_I1_O)        0.048     1.298 r  I2C_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.191     1.489    I2C_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.853     2.002    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.550ns  (logic 0.279ns (18.004%)  route 1.271ns (81.996%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           1.019     1.250    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X5Y68          LUT3 (Prop_lut3_I1_O)        0.048     1.298 r  I2C_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.251     1.550    I2C_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.853     2.002    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X5Y68          FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C

Slack:                    inf
  Source:                 SCL
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.642ns  (logic 0.269ns (16.361%)  route 1.374ns (83.639%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  SCL (INOUT)
                         net (fo=1, unset)            0.000     0.000    SCL_iobuf/IO
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  SCL_iobuf/IBUF/O
                         net (fo=1, routed)           1.374     1.597    I2C_Test_i/I2Cmod_0/U0/scl_i
    SLICE_X13Y66         LUT3 (Prop_lut3_I0_O)        0.045     1.642 r  I2C_Test_i/I2Cmod_0/U0/stretch_i_1/O
                         net (fo=1, routed)           0.000     1.642    I2C_Test_i/I2Cmod_0/U0/stretch_i_1_n_0
    SLICE_X13Y66         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.826     1.976    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y66         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/stretch_reg/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.654ns  (logic 0.270ns (16.321%)  route 1.384ns (83.679%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.384     1.609    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X8Y66          LUT6 (Prop_lut6_I0_O)        0.045     1.654 r  I2C_Test_i/I2Cmod_0/U0/data_rx[4]_i_1/O
                         net (fo=1, routed)           0.000     1.654    I2C_Test_i/I2Cmod_0/U0/data_rx[4]_i_1_n_0
    SLICE_X8Y66          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.826     1.976    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y66          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[4]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.708ns  (logic 0.270ns (15.810%)  route 1.438ns (84.190%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.438     1.663    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X9Y65          LUT5 (Prop_lut5_I0_O)        0.045     1.708 r  I2C_Test_i/I2Cmod_0/U0/data_rx[3]_i_1/O
                         net (fo=1, routed)           0.000     1.708    I2C_Test_i/I2Cmod_0/U0/data_rx[3]_i_1_n_0
    SLICE_X9Y65          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.827     1.977    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X9Y65          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[3]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.784ns  (logic 0.270ns (15.136%)  route 1.514ns (84.864%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.514     1.739    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X9Y65          LUT5 (Prop_lut5_I0_O)        0.045     1.784 r  I2C_Test_i/I2Cmod_0/U0/data_rx[7]_i_1/O
                         net (fo=1, routed)           0.000     1.784    I2C_Test_i/I2Cmod_0/U0/data_rx[7]_i_1_n_0
    SLICE_X9Y65          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.827     1.977    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X9Y65          FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[7]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.857ns  (logic 0.270ns (14.536%)  route 1.587ns (85.464%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.587     1.812    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X10Y65         LUT5 (Prop_lut5_I0_O)        0.045     1.857 r  I2C_Test_i/I2Cmod_0/U0/data_rx[5]_i_1/O
                         net (fo=1, routed)           0.000     1.857    I2C_Test_i/I2Cmod_0/U0/data_rx[5]_i_1_n_0
    SLICE_X10Y65         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.827     1.977    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y65         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[5]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.898ns  (logic 0.270ns (14.229%)  route 1.628ns (85.771%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.628     1.853    I2C_Test_i/I2Cmod_0/U0/sda_i
    SLICE_X10Y64         LUT5 (Prop_lut5_I0_O)        0.045     1.898 r  I2C_Test_i/I2Cmod_0/U0/data_rx[6]_i_1/O
                         net (fo=1, routed)           0.000     1.898    I2C_Test_i/I2Cmod_0/U0/data_rx[6]_i_1_n_0
    SLICE_X10Y64         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.828     1.978    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X10Y64         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[6]/C





