// Seed: 2012593215
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  tri1 id_6 = 1;
  tri1 id_7 = 1;
  wire id_8;
endmodule
macromodule module_1 (
    output tri id_0,
    input tri1 id_1,
    output supply0 id_2,
    output wor id_3,
    input tri1 id_4
);
  wire id_6, id_7, id_8;
  assign id_6 = id_6;
  assign id_3 = 1;
  module_0(
      id_8, id_6, id_6, id_6, id_7
  );
endmodule
