
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003617                       # Number of seconds simulated
sim_ticks                                  3617366580                       # Number of ticks simulated
final_tick                               530649146223                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  79103                       # Simulator instruction rate (inst/s)
host_op_rate                                    99946                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 283310                       # Simulator tick rate (ticks/s)
host_mem_usage                               16876832                       # Number of bytes of host memory used
host_seconds                                 12768.21                       # Real time elapsed on the host
sim_insts                                  1010000001                       # Number of instructions simulated
sim_ops                                    1276137573                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       428288                       # Number of bytes read from this memory
system.physmem.bytes_read::total               433664                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        64512                       # Number of bytes written to this memory
system.physmem.bytes_written::total             64512                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         3346                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3388                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             504                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  504                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      1486164                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data    118397732                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               119883896                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      1486164                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1486164                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          17833968                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               17833968                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          17833968                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      1486164                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data    118397732                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              137717864                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.switch_cpus.numCycles                  8674741                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3138299                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2547144                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       213553                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1303158                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1236258                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           333632                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         9210                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3288485                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               17305592                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3138299                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1569890                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3652819                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1123685                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         612251                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           34                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1619003                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         98977                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8458646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.521529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.323509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4805827     56.82%     56.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           229633      2.71%     59.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           260829      3.08%     62.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           473882      5.60%     68.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           213782      2.53%     70.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           327828      3.88%     74.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           180156      2.13%     76.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           153088      1.81%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1813621     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8458646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.361774                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.994940                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3470645                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        563534                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3485814                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         35741                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         902908                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       533324                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2192                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       20595633                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          5048                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         902908                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3660092                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          153032                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       148797                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3327732                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        266075                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19787931                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          5060                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         142218                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         77634                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents         1475                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands     27708218                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      92169715                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     92169715                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      17055186                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10652906                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         4244                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         2592                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            681113                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1845996                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       944526                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        14275                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       391238                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18594273                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         4263                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14968987                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        28691                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6268009                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     18787321                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          824                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8458646                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.769667                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.914995                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2964495     35.05%     35.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1769919     20.92%     55.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1265377     14.96%     70.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       850723     10.06%     80.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       689423      8.15%     89.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       385068      4.55%     93.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       375752      4.44%     98.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        84511      1.00%     99.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        73378      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8458646                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          108514     77.33%     77.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              3      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15331     10.93%     88.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         16477     11.74%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12481673     83.38%     83.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       212078      1.42%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1647      0.01%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1495796      9.99%     94.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       777793      5.20%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14968987                       # Type of FU issued
system.switch_cpus.iq.rate                   1.725583                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              140325                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.009374                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     38565631                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     24866717                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14539782                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       15109312                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        29973                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       717986                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          237                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          180                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       237786                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         902908                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           59268                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          9642                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18598540                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        64874                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1845996                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       944526                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2558                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           7065                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            40                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          180                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       126437                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       122490                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       248927                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14690352                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1396079                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       278630                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     4                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2147461                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2081374                       # Number of branches executed
system.switch_cpus.iew.exec_stores             751382                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.693463                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14551491                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14539782                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9520397                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          26689762                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.676106                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.356706                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12282688                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      6315836                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3439                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       216332                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7555738                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.625611                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.158718                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2998483     39.68%     39.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2048033     27.11%     66.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       838131     11.09%     77.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       420247      5.56%     83.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       431006      5.70%     89.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       171806      2.27%     91.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       186934      2.47%     93.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        95790      1.27%     95.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       365308      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7555738                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12282688                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1834750                       # Number of memory references committed
system.switch_cpus.commit.loads               1128010                       # Number of loads committed
system.switch_cpus.commit.membars                1698                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1766503                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11064785                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       249787                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        365308                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25788629                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38100835                       # The number of ROB writes
system.switch_cpus.timesIdled                    5464                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  216095                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12282688                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.867474                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.867474                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.152772                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.152772                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         66048163                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20099374                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        19062356                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3432                       # number of misc regfile writes
system.l2.replacements                           3390                       # number of replacements
system.l2.tagsinuse                       2045.412851                       # Cycle average of tags in use
system.l2.total_refs                           162346                       # Total number of references to valid blocks.
system.l2.sampled_refs                           5437                       # Sample count of references to valid blocks.
system.l2.avg_refs                          29.859481                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks             9.961761                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      28.512272                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     894.373326                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            1112.565491                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.004864                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.013922                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.436706                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.543245                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.998737                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         4412                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    4416                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1075                       # number of Writeback hits
system.l2.Writeback_hits::total                  1075                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data          104                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   104                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          4516                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4520                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         4516                       # number of overall hits
system.l2.overall_hits::total                    4520                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         3346                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3388                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         3346                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3388                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         3346                       # number of overall misses
system.l2.overall_misses::total                  3388                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2705837                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    179159096                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       181864933                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2705837                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    179159096                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        181864933                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2705837                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    179159096                       # number of overall miss cycles
system.l2.overall_miss_latency::total       181864933                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         7758                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                7804                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1075                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1075                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data          104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               104                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         7862                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7908                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         7862                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7908                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.431297                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.434136                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.425591                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.428427                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.425591                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.428427                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 64424.690476                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 53544.260610                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53679.141972                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 64424.690476                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 53544.260610                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53679.141972                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 64424.690476                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 53544.260610                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53679.141972                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  504                       # number of writebacks
system.l2.writebacks::total                       504                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         3346                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3388                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         3346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3388                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         3346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3388                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      2464388                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    159188168                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    161652556                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      2464388                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    159188168                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    161652556                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      2464388                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    159188168                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    161652556                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.431297                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.434136                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.425591                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.428427                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.425591                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.428427                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 58675.904762                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 47575.662881                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47713.269185                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 58675.904762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 47575.662881                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47713.269185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 58675.904762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 47575.662881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47713.269185                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                515.119437                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001628766                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    518                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1933646.266409                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    43.119437                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            472                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.069102                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.756410                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.825512                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1618942                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1618942                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1618942                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1618942                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1618942                       # number of overall hits
system.cpu.icache.overall_hits::total         1618942                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           61                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            61                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           61                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             61                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           61                       # number of overall misses
system.cpu.icache.overall_misses::total            61                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      3807674                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3807674                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      3807674                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3807674                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      3807674                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3807674                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1619003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1619003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1619003                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1619003                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1619003                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1619003                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000038                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000038                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 62420.885246                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62420.885246                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 62420.885246                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62420.885246                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 62420.885246                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62420.885246                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           15                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           46                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           46                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2968521                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2968521                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2968521                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2968521                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2968521                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2968521                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 64533.065217                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64533.065217                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 64533.065217                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64533.065217                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 64533.065217                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64533.065217                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   7862                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                164439958                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   8118                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               20256.215570                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   225.887216                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      30.112784                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.882372                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.117628                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1088203                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1088203                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       702794                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         702794                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2477                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2477                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1716                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1716                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1790997                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1790997                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1790997                       # number of overall hits
system.cpu.dcache.overall_hits::total         1790997                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        15151                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15151                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          383                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          383                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        15534                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15534                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        15534                       # number of overall misses
system.cpu.dcache.overall_misses::total         15534                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    581975928                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    581975928                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     15139750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15139750                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    597115678                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    597115678                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    597115678                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    597115678                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1103354                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1103354                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       703177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       703177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1716                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1716                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1806531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1806531                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1806531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1806531                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.013732                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013732                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000545                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000545                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.008599                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008599                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.008599                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008599                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 38411.717246                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38411.717246                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 39529.373368                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39529.373368                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 38439.273722                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38439.273722                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 38439.273722                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38439.273722                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1075                       # number of writebacks
system.cpu.dcache.writebacks::total              1075                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         7393                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7393                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          279                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          279                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         7672                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7672                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         7672                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7672                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         7758                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7758                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data          104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          104                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         7862                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7862                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         7862                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7862                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    221370631                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    221370631                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      2744899                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2744899                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    224115530                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    224115530                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    224115530                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    224115530                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007031                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007031                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000148                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000148                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004352                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004352                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004352                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004352                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 28534.497422                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28534.497422                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 26393.259615                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26393.259615                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 28506.172730                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28506.172730                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 28506.172730                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28506.172730                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
