/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [14:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [11:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [11:0] celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [32:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  reg [20:0] celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [2:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire [14:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  reg [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_58z = celloutsig_0_31z | celloutsig_0_22z[5];
  assign celloutsig_0_3z = { in_data[84:68], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } + { in_data[54:23], celloutsig_0_0z };
  assign celloutsig_1_12z = { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z } + { celloutsig_1_11z[7:3], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_7z = { celloutsig_0_1z[4:1], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z } + { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_1z[5:0], celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_17z } + { celloutsig_1_17z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_1z = in_data[83:79] + { in_data[78:75], celloutsig_0_0z };
  assign celloutsig_1_8z = { celloutsig_1_4z[5:1], celloutsig_1_2z, celloutsig_1_5z } / { 1'h1, celloutsig_1_4z[5], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_16z = { celloutsig_0_3z[25:15], celloutsig_0_8z } / { 1'h1, celloutsig_0_7z[8:3], celloutsig_0_1z };
  assign celloutsig_1_2z = celloutsig_1_1z[16:2] === { in_data[145:132], celloutsig_1_0z };
  assign celloutsig_0_6z = celloutsig_0_3z[18:6] >= { celloutsig_0_3z[28:24], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_13z = { celloutsig_1_8z[6], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_2z } >= { in_data[166:161], celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_14z = celloutsig_0_10z[8:6] >= celloutsig_0_9z[2:0];
  assign celloutsig_0_2z = { in_data[23], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >= { celloutsig_0_1z[0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_10z[1:0], celloutsig_1_18z } > { celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_0_31z = { celloutsig_0_13z[12:11], celloutsig_0_18z } > celloutsig_0_22z[4:2];
  assign celloutsig_0_0z = in_data[54:50] <= in_data[83:79];
  assign celloutsig_0_8z = ! { celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_4z = in_data[56:51] % { 1'h1, in_data[63:59] };
  assign celloutsig_1_17z = { celloutsig_1_3z[1:0], celloutsig_1_0z, celloutsig_1_13z } != celloutsig_1_9z;
  assign celloutsig_0_21z = in_data[66:64] != { celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_1_1z = - { in_data[187:172], celloutsig_1_0z };
  assign celloutsig_1_3z = - { in_data[174:173], celloutsig_1_2z };
  assign celloutsig_0_10z = - { in_data[61:60], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_22z = - { celloutsig_0_7z[11:2], celloutsig_0_21z, celloutsig_0_2z };
  assign celloutsig_1_16z = ~^ { celloutsig_1_12z[14:6], celloutsig_1_9z };
  assign celloutsig_0_11z = ~^ celloutsig_0_10z[7:3];
  assign celloutsig_1_9z = { celloutsig_1_0z, celloutsig_1_3z } >>> { celloutsig_1_3z[2:1], celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_9z = { celloutsig_0_3z[20:17], celloutsig_0_1z } >>> { celloutsig_0_4z[4:1], celloutsig_0_1z };
  assign celloutsig_1_11z = { celloutsig_1_8z[4:0], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_2z } ~^ in_data[118:111];
  assign celloutsig_0_5z = ~((celloutsig_0_1z[2] & celloutsig_0_1z[1]) | celloutsig_0_0z);
  assign celloutsig_1_0z = ~((in_data[181] & in_data[113]) | in_data[166]);
  assign celloutsig_1_5z = ~((in_data[123] & celloutsig_1_1z[11]) | celloutsig_1_1z[5]);
  assign celloutsig_1_6z = ~((in_data[152] & celloutsig_1_1z[8]) | celloutsig_1_3z[0]);
  assign celloutsig_1_7z = ~((celloutsig_1_4z[1] & celloutsig_1_4z[4]) | celloutsig_1_6z);
  assign celloutsig_0_19z = ~((celloutsig_0_1z[0] & celloutsig_0_10z[4]) | celloutsig_0_6z);
  always_latch
    if (!clkin_data[64]) celloutsig_0_57z = 21'h000000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_57z = { celloutsig_0_13z[11:0], celloutsig_0_9z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_4z = 8'h00;
    else if (clkin_data[32]) celloutsig_1_4z = { in_data[123:117], celloutsig_1_0z };
  always_latch
    if (clkin_data[96]) celloutsig_1_10z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_10z = { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_6z };
  always_latch
    if (clkin_data[64]) celloutsig_0_13z = 15'h0000;
    else if (clkin_data[0]) celloutsig_0_13z = { in_data[52:47], celloutsig_0_9z };
  assign celloutsig_0_18z = ~((celloutsig_0_14z & celloutsig_0_7z[8]) | (in_data[88] & celloutsig_0_16z[6]));
  assign { out_data[136:128], out_data[96], out_data[52:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
