Loading plugins phase: Elapsed time ==> 0s.481ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\rdeiaco\Documents\PSoC Creator\capstone70merged\capsenseled.cydsn\capsenseled.cyprj -d CY8C4247LQI-BL483 -s C:\Users\rdeiaco\Documents\PSoC Creator\capstone70merged\capsenseled.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0061: information: Info from component: ADC_SAR_Seq_1. The actual sample rate (13888 SPS) differs from the desired sample rate (13960 SPS) due to the clock configuration in the DWR.
 * C:\Users\rdeiaco\Documents\PSoC Creator\capstone70merged\capsenseled.cydsn\TopDesign\TopDesign.cysch (Instance:ADC_SAR_Seq_1)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.991ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.192ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  capsenseled.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\rdeiaco\Documents\PSoC Creator\capstone70merged\capsenseled.cydsn\capsenseled.cyprj -dcpsoc3 capsenseled.v -verilog
======================================================================

======================================================================
Compiling:  capsenseled.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\rdeiaco\Documents\PSoC Creator\capstone70merged\capsenseled.cydsn\capsenseled.cyprj -dcpsoc3 capsenseled.v -verilog
======================================================================

======================================================================
Compiling:  capsenseled.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\rdeiaco\Documents\PSoC Creator\capstone70merged\capsenseled.cydsn\capsenseled.cyprj -dcpsoc3 -verilog capsenseled.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Feb 24 17:03:35 2017


======================================================================
Compiling:  capsenseled.v
Program  :   vpp
Options  :    -yv2 -q10 capsenseled.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Feb 24 17:03:35 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'capsenseled.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  capsenseled.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\rdeiaco\Documents\PSoC Creator\capstone70merged\capsenseled.cydsn\capsenseled.cyprj -dcpsoc3 -verilog capsenseled.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Feb 24 17:03:35 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\rdeiaco\Documents\PSoC Creator\capstone70merged\capsenseled.cydsn\codegentemp\capsenseled.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\rdeiaco\Documents\PSoC Creator\capstone70merged\capsenseled.cydsn\codegentemp\capsenseled.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.

tovif:  No errors.


======================================================================
Compiling:  capsenseled.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\rdeiaco\Documents\PSoC Creator\capstone70merged\capsenseled.cydsn\capsenseled.cyprj -dcpsoc3 -verilog capsenseled.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Feb 24 17:03:35 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\rdeiaco\Documents\PSoC Creator\capstone70merged\capsenseled.cydsn\codegentemp\capsenseled.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\rdeiaco\Documents\PSoC Creator\capstone70merged\capsenseled.cydsn\codegentemp\capsenseled.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC_SAR_Seq_1:Net_3125\
	\ADC_SAR_Seq_1:Net_3126\


Deleted 2 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Mid_Thresh_net_0
Aliasing \PWM_High_Thresh:Net_75\ to zero
Aliasing \PWM_High_Thresh:Net_66\ to zero
Aliasing \PWM_High_Thresh:Net_82\ to zero
Aliasing Net_360 to tmpOE__Mid_Thresh_net_0
Aliasing Net_81 to tmpOE__Mid_Thresh_net_0
Aliasing tmpOE__Low_Thresh_net_0 to tmpOE__Mid_Thresh_net_0
Aliasing Net_41 to tmpOE__Mid_Thresh_net_0
Aliasing Net_42 to tmpOE__Mid_Thresh_net_0
Aliasing Net_56 to tmpOE__Mid_Thresh_net_0
Aliasing Net_342 to tmpOE__Mid_Thresh_net_0
Aliasing \PWM_Mid_Thresh:Net_81\ to \PWM_High_Thresh:Net_81\
Aliasing \PWM_Mid_Thresh:Net_75\ to zero
Aliasing \PWM_Mid_Thresh:Net_66\ to zero
Aliasing \PWM_Mid_Thresh:Net_82\ to zero
Aliasing \PWM_Low_Thresh:Net_81\ to \PWM_High_Thresh:Net_81\
Aliasing \PWM_Low_Thresh:Net_75\ to zero
Aliasing \PWM_Low_Thresh:Net_66\ to zero
Aliasing \PWM_Low_Thresh:Net_82\ to zero
Aliasing \Timer:Net_75\ to zero
Aliasing \Timer:Net_69\ to tmpOE__Mid_Thresh_net_0
Aliasing \Timer:Net_66\ to zero
Aliasing \Timer:Net_82\ to zero
Aliasing \Timer:Net_72\ to zero
Aliasing \UART:tmpOE__tx_net_0\ to tmpOE__Mid_Thresh_net_0
Aliasing tmpOE__High_Thresh_net_0 to tmpOE__Mid_Thresh_net_0
Aliasing tmpOE__LED_GREEN_net_0 to tmpOE__Mid_Thresh_net_0
Aliasing tmpOE__LED_BLUE_net_0 to tmpOE__Mid_Thresh_net_0
Aliasing tmpOE__LOW_FILTER_INPUT_net_0 to tmpOE__Mid_Thresh_net_0
Aliasing tmpOE__MED_FILTER_INPUT_net_0 to tmpOE__Mid_Thresh_net_0
Aliasing tmpOE__HIGH_FILTER_INPUT_net_0 to tmpOE__Mid_Thresh_net_0
Aliasing tmpOE__LED_RED_net_0 to tmpOE__Mid_Thresh_net_0
Aliasing tmpOE__USER_INPUT_net_0 to tmpOE__Mid_Thresh_net_0
Aliasing tmpOE__FIRE_FILTER_INPUT_net_0 to tmpOE__Mid_Thresh_net_0
Aliasing \IDAC_Fire_Thresh:Net_3\ to tmpOE__Mid_Thresh_net_0
Aliasing tmpOE__Fire_Thresh_net_0 to tmpOE__Mid_Thresh_net_0
Aliasing \ADC_SAR_Seq_1:Net_3107\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3106\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3105\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3104\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3103\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3207_1\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3207_0\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3235\ to zero
Aliasing tmpOE__Low_Thresh_Feedback_net_0 to tmpOE__Mid_Thresh_net_0
Aliasing tmpOE__Mid_Thresh_Feedback_net_0 to tmpOE__Mid_Thresh_net_0
Aliasing tmpOE__High_Thresh_Feedback_net_0 to tmpOE__Mid_Thresh_net_0
Aliasing tmpOE__Fire_Thresh_Feedback_net_0 to tmpOE__Mid_Thresh_net_0
Aliasing tmpOE__motor_net_0 to tmpOE__Mid_Thresh_net_0
Aliasing tmpOE__PGA_CS_net_0 to tmpOE__Mid_Thresh_net_0
Aliasing tmpOE__PGA_U_Db_net_0 to tmpOE__Mid_Thresh_net_0
Aliasing tmpOE__PGA_INC_net_0 to tmpOE__Mid_Thresh_net_0
Aliasing tmpOE__Low_Peak_net_0 to tmpOE__Mid_Thresh_net_0
Aliasing tmpOE__Mid_Peak_net_0 to tmpOE__Mid_Thresh_net_0
Aliasing tmpOE__High_Peak_net_0 to tmpOE__Mid_Thresh_net_0
Aliasing tmpOE__Fire_Peak_net_0 to tmpOE__Mid_Thresh_net_0
Removing Lhs of wire one[7] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire \PWM_High_Thresh:Net_81\[10] = Net_38[24]
Removing Lhs of wire \PWM_High_Thresh:Net_75\[11] = zero[6]
Removing Lhs of wire \PWM_High_Thresh:Net_69\[12] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire \PWM_High_Thresh:Net_66\[13] = zero[6]
Removing Lhs of wire \PWM_High_Thresh:Net_82\[14] = zero[6]
Removing Lhs of wire \PWM_High_Thresh:Net_72\[15] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire Net_360[22] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire Net_81[23] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire tmpOE__Low_Thresh_net_0[26] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire Net_41[32] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire Net_42[33] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire Net_56[34] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire Net_342[35] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire \PWM_Mid_Thresh:Net_81\[37] = Net_38[24]
Removing Lhs of wire \PWM_Mid_Thresh:Net_75\[38] = zero[6]
Removing Lhs of wire \PWM_Mid_Thresh:Net_69\[39] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire \PWM_Mid_Thresh:Net_66\[40] = zero[6]
Removing Lhs of wire \PWM_Mid_Thresh:Net_82\[41] = zero[6]
Removing Lhs of wire \PWM_Mid_Thresh:Net_72\[42] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire \PWM_Low_Thresh:Net_81\[49] = Net_38[24]
Removing Lhs of wire \PWM_Low_Thresh:Net_75\[50] = zero[6]
Removing Lhs of wire \PWM_Low_Thresh:Net_69\[51] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire \PWM_Low_Thresh:Net_66\[52] = zero[6]
Removing Lhs of wire \PWM_Low_Thresh:Net_82\[53] = zero[6]
Removing Lhs of wire \PWM_Low_Thresh:Net_72\[54] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire \Timer:Net_81\[65] = Net_12[63]
Removing Lhs of wire \Timer:Net_75\[66] = zero[6]
Removing Lhs of wire \Timer:Net_69\[67] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire \Timer:Net_66\[68] = zero[6]
Removing Lhs of wire \Timer:Net_82\[69] = zero[6]
Removing Lhs of wire \Timer:Net_72\[70] = zero[6]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[80] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire tmpOE__High_Thresh_net_0[86] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire tmpOE__LED_GREEN_net_0[92] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire tmpOE__LED_BLUE_net_0[110] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire tmpOE__LOW_FILTER_INPUT_net_0[116] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire tmpOE__MED_FILTER_INPUT_net_0[122] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire tmpOE__HIGH_FILTER_INPUT_net_0[128] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire tmpOE__LED_RED_net_0[140] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire tmpOE__USER_INPUT_net_0[146] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire tmpOE__FIRE_FILTER_INPUT_net_0[152] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire \IDAC_Fire_Thresh:Net_3\[159] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire tmpOE__Fire_Thresh_net_0[161] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3107\[252] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3106\[253] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3105\[254] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3104\[255] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3103\[256] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_17\[313] = \ADC_SAR_Seq_1:Net_1845\[168]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3207_1\[335] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3207_0\[336] = zero[6]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3235\[337] = zero[6]
Removing Lhs of wire tmpOE__Low_Thresh_Feedback_net_0[400] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire tmpOE__Mid_Thresh_Feedback_net_0[406] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire tmpOE__High_Thresh_Feedback_net_0[412] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire tmpOE__Fire_Thresh_Feedback_net_0[418] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire tmpOE__motor_net_0[424] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire tmpOE__PGA_CS_net_0[430] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire tmpOE__PGA_U_Db_net_0[436] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire tmpOE__PGA_INC_net_0[442] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire tmpOE__Low_Peak_net_0[449] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire tmpOE__Mid_Peak_net_0[455] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire tmpOE__High_Peak_net_0[461] = tmpOE__Mid_Thresh_net_0[1]
Removing Lhs of wire tmpOE__Fire_Peak_net_0[467] = tmpOE__Mid_Thresh_net_0[1]

------------------------------------------------------
Aliased 0 equations, 65 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\rdeiaco\Documents\PSoC Creator\capstone70merged\capsenseled.cydsn\capsenseled.cyprj" -dcpsoc3 capsenseled.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.080ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Friday, 24 February 2017 17:03:36
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\rdeiaco\Documents\PSoC Creator\capstone70merged\capsenseled.cydsn\capsenseled.cyprj -d CY8C4247LQI-BL483 capsenseled.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.035ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 6: Automatic-assigning  clock 'ADC_SAR_Seq_1_intClock'. Signal=\ADC_SAR_Seq_1:Net_1845_ff6\
    Fixed Function Clock 7: Automatic-assigning  clock 'Clock_PWM'. Signal=Net_38_ff7
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock_PWM'. Signal=Net_38_ff8
    Fixed Function Clock 9: Automatic-assigning  clock 'Clock_PWM'. Signal=Net_38_ff9
    Fixed Function Clock 10: Automatic-assigning  clock 'Clock_1'. Signal=Net_12_ff10
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Mid_Thresh(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Mid_Thresh(0)__PA ,
            input => Net_60 ,
            pad => Mid_Thresh(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Low_Thresh(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Low_Thresh(0)__PA ,
            input => Net_59 ,
            pad => Low_Thresh(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = High_Thresh(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => High_Thresh(0)__PA ,
            input => Net_82 ,
            pad => High_Thresh(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_GREEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_GREEN(0)__PA ,
            annotation => Net_45 ,
            pad => LED_GREEN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_BLUE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_BLUE(0)__PA ,
            annotation => Net_79 ,
            pad => LED_BLUE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LOW_FILTER_INPUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LOW_FILTER_INPUT(0)__PA ,
            pad => LOW_FILTER_INPUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MED_FILTER_INPUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MED_FILTER_INPUT(0)__PA ,
            pad => MED_FILTER_INPUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HIGH_FILTER_INPUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HIGH_FILTER_INPUT(0)__PA ,
            pad => HIGH_FILTER_INPUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_RED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_RED(0)__PA ,
            annotation => Net_243 ,
            pad => LED_RED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = USER_INPUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => USER_INPUT(0)__PA ,
            pad => USER_INPUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FIRE_FILTER_INPUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FIRE_FILTER_INPUT(0)__PA ,
            pad => FIRE_FILTER_INPUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Fire_Thresh(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Fire_Thresh(0)__PA ,
            analog_term => Net_62 ,
            pad => Fire_Thresh(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Low_Thresh_Feedback(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Low_Thresh_Feedback(0)__PA ,
            analog_term => Net_196 ,
            pad => Low_Thresh_Feedback(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Mid_Thresh_Feedback(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Mid_Thresh_Feedback(0)__PA ,
            analog_term => Net_194 ,
            pad => Mid_Thresh_Feedback(0)_PAD );
        Properties:
        {
        }

    Pin : Name = High_Thresh_Feedback(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => High_Thresh_Feedback(0)__PA ,
            analog_term => Net_192 ,
            pad => High_Thresh_Feedback(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Fire_Thresh_Feedback(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Fire_Thresh_Feedback(0)__PA ,
            analog_term => Net_190 ,
            pad => Fire_Thresh_Feedback(0)_PAD );
        Properties:
        {
        }

    Pin : Name = motor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => motor(0)__PA ,
            pad => motor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PGA_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PGA_CS(0)__PA ,
            pad => PGA_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PGA_U_Db(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PGA_U_Db(0)__PA ,
            pad => PGA_U_Db(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PGA_INC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PGA_INC(0)__PA ,
            pad => PGA_INC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Low_Peak(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Low_Peak(0)__PA ,
            analog_term => Net_775 ,
            pad => Low_Peak(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Mid_Peak(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Mid_Peak(0)__PA ,
            analog_term => Net_774 ,
            pad => Mid_Peak(0)_PAD );
        Properties:
        {
        }

    Pin : Name = High_Peak(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => High_Peak(0)__PA ,
            analog_term => Net_777 ,
            pad => High_Peak(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Fire_Peak(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Fire_Peak(0)__PA ,
            analog_term => Net_781 ,
            pad => Fire_Peak(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =TC_CC_ISR
        PORT MAP (
            interrupt => Net_30 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =WDT_Interrupt
        PORT MAP (
            interrupt => WDT_INT_OUT );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SAR_Seq_1:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_Seq_1:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    4 :    4 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   29 :    9 :   38 : 76.32 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    0 :    2 :    2 :  0.00 %
BLE                           :    0 :    1 :    1 :  0.00 %
Timer/Counter/PWM             :    4 :    0 :    4 : 100.00 %
UDB                           :      :      :      :        
  Macrocells                  :    1 :   31 :   32 :  3.13 %
  Unique P-terms              :    0 :   64 :   64 :  0.00 %
  Total P-terms               :    0 :      :      :        
  Datapath Cells              :    0 :    4 :    4 :  0.00 %
  Status Cells                :    0 :    4 :    4 :  0.00 %
  Control Cells               :    0 :    4 :    4 :  0.00 %
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    1 :    0 :    1 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.032ms
Tech Mapping phase: Elapsed time ==> 0s.097ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.2744824s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.641ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=2 Elapsed=0.1554238 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.158ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_190 {
    p3_3
  }
  Net: Net_192 {
    p3_2
  }
  Net: Net_194 {
    p3_1
  }
  Net: Net_196 {
    p3_0
  }
  Net: Net_62 {
    idac0_out
    swhv_1
    amuxbusa_sar
    PASS0_CTB0_A00
    PASS0_CTB0_oa0_vplus
    PASS0_CTB0_A20
    p2_0
  }
  Net: Net_774 {
    p3_5
  }
  Net: Net_775 {
    p3_4
  }
  Net: Net_777 {
    p3_6
  }
  Net: Net_781 {
    p3_7
  }
  Net: \ADC_SAR_Seq_1:Net_1851\ {
  }
  Net: \ADC_SAR_Seq_1:Net_3113\ {
  }
  Net: \ADC_SAR_Seq_1:Net_3227\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_minus_0\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_minus_1\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_minus_2\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_minus_3\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_minus_4\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_minus_5\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_minus_6\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_minus_7\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_minus_8\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_plus_8\ {
  }
  Net: \ADC_SAR_Seq_1:muxout_plus\ {
    PASS0_sarmux_vplus
  }
  Net: AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
    PASS0_SARMUX0_sw0
    PASS0_SARMUX0_sw1
    PASS0_SARMUX0_sw2
    PASS0_SARMUX0_sw3
    PASS0_SARMUX0_sw4
    PASS0_SARMUX0_sw5
    PASS0_SARMUX0_sw6
    PASS0_SARMUX0_sw7
  }
  Net: \ADC_SAR_Seq_1:muxout_minus\ {
    PASS0_sarmux_vminus
  }
  Net: AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
  }
}
Map of item to net {
  p3_3                                             -> Net_190
  p3_2                                             -> Net_192
  p3_1                                             -> Net_194
  p3_0                                             -> Net_196
  idac0_out                                        -> Net_62
  swhv_1                                           -> Net_62
  amuxbusa_sar                                     -> Net_62
  PASS0_CTB0_A00                                   -> Net_62
  PASS0_CTB0_oa0_vplus                             -> Net_62
  PASS0_CTB0_A20                                   -> Net_62
  p2_0                                             -> Net_62
  p3_5                                             -> Net_774
  p3_4                                             -> Net_775
  p3_6                                             -> Net_777
  p3_7                                             -> Net_781
  PASS0_sarmux_vplus                               -> \ADC_SAR_Seq_1:muxout_plus\
  PASS0_SARMUX0_sw0                                -> AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw1                                -> AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw2                                -> AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw3                                -> AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw4                                -> AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw5                                -> AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw6                                -> AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw7                                -> AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_sarmux_vminus                              -> \ADC_SAR_Seq_1:muxout_minus\
}
Mux Info {
  Mux: \ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
     Mouth: \ADC_SAR_Seq_1:muxout_plus\
     Guts:  AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_196
      Outer: PASS0_SARMUX0_sw0
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw0
        p3_0
      }
    }
    Arm: 1 {
      Net:   Net_194
      Outer: PASS0_SARMUX0_sw1
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw1
        p3_1
      }
    }
    Arm: 2 {
      Net:   Net_192
      Outer: PASS0_SARMUX0_sw2
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw2
        p3_2
      }
    }
    Arm: 3 {
      Net:   Net_190
      Outer: PASS0_SARMUX0_sw3
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw3
        p3_3
      }
    }
    Arm: 4 {
      Net:   Net_775
      Outer: PASS0_SARMUX0_sw4
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw4
        p3_4
      }
    }
    Arm: 5 {
      Net:   Net_774
      Outer: PASS0_SARMUX0_sw5
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw5
        p3_5
      }
    }
    Arm: 6 {
      Net:   Net_777
      Outer: PASS0_SARMUX0_sw6
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw6
        p3_6
      }
    }
    Arm: 7 {
      Net:   Net_781
      Outer: PASS0_SARMUX0_sw7
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw7
        p3_7
      }
    }
  }
  Mux: \ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
     Mouth: \ADC_SAR_Seq_1:muxout_minus\
     Guts:  AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \ADC_SAR_Seq_1:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 1 {
      Net:   \ADC_SAR_Seq_1:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 2 {
      Net:   \ADC_SAR_Seq_1:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 3 {
      Net:   \ADC_SAR_Seq_1:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 4 {
      Net:   \ADC_SAR_Seq_1:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 5 {
      Net:   \ADC_SAR_Seq_1:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 6 {
      Net:   \ADC_SAR_Seq_1:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 7 {
      Net:   \ADC_SAR_Seq_1:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.055ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    1 :    7 :    8 :  12.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            0.00
                   Pterms :            0.00
               Macrocells :            1.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          1 :       0.00 :       1.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =WDT_Interrupt
        PORT MAP (
            interrupt => WDT_INT_OUT );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\ADC_SAR_Seq_1:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_Seq_1:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =TC_CC_ISR
        PORT MAP (
            interrupt => Net_30 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = LOW_FILTER_INPUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LOW_FILTER_INPUT(0)__PA ,
        pad => LOW_FILTER_INPUT(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MED_FILTER_INPUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MED_FILTER_INPUT(0)__PA ,
        pad => MED_FILTER_INPUT(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = HIGH_FILTER_INPUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HIGH_FILTER_INPUT(0)__PA ,
        pad => HIGH_FILTER_INPUT(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = FIRE_FILTER_INPUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FIRE_FILTER_INPUT(0)__PA ,
        pad => FIRE_FILTER_INPUT(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = Low_Thresh(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Low_Thresh(0)__PA ,
        input => Net_59 ,
        pad => Low_Thresh(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PGA_INC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PGA_INC(0)__PA ,
        pad => PGA_INC(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Mid_Thresh(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Mid_Thresh(0)__PA ,
        input => Net_60 ,
        pad => Mid_Thresh(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PGA_U_Db(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PGA_U_Db(0)__PA ,
        pad => PGA_U_Db(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = USER_INPUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => USER_INPUT(0)__PA ,
        pad => USER_INPUT(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = High_Thresh(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => High_Thresh(0)__PA ,
        input => Net_82 ,
        pad => High_Thresh(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PGA_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PGA_CS(0)__PA ,
        pad => PGA_CS(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Fire_Thresh(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Fire_Thresh(0)__PA ,
        analog_term => Net_62 ,
        pad => Fire_Thresh(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = motor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => motor(0)__PA ,
        pad => motor(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LED_GREEN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_GREEN(0)__PA ,
        annotation => Net_45 ,
        pad => LED_GREEN(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED_RED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_RED(0)__PA ,
        annotation => Net_243 ,
        pad => LED_RED(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED_BLUE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_BLUE(0)__PA ,
        annotation => Net_79 ,
        pad => LED_BLUE(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Low_Thresh_Feedback(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Low_Thresh_Feedback(0)__PA ,
        analog_term => Net_196 ,
        pad => Low_Thresh_Feedback(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Mid_Thresh_Feedback(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Mid_Thresh_Feedback(0)__PA ,
        analog_term => Net_194 ,
        pad => Mid_Thresh_Feedback(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = High_Thresh_Feedback(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => High_Thresh_Feedback(0)__PA ,
        analog_term => Net_192 ,
        pad => High_Thresh_Feedback(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Fire_Thresh_Feedback(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Fire_Thresh_Feedback(0)__PA ,
        analog_term => Net_190 ,
        pad => Fire_Thresh_Feedback(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Low_Peak(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Low_Peak(0)__PA ,
        analog_term => Net_775 ,
        pad => Low_Peak(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Mid_Peak(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Mid_Peak(0)__PA ,
        analog_term => Net_774 ,
        pad => Mid_Peak(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = High_Peak(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => High_Peak(0)__PA ,
        analog_term => Net_777 ,
        pad => High_Peak(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Fire_Peak(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Fire_Peak(0)__PA ,
        analog_term => Net_781 ,
        pad => Fire_Peak(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 is empty
Port 6 is empty
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_6 => \ADC_SAR_Seq_1:Net_1845_ff6\ ,
            ff_div_7 => Net_38_ff7 ,
            ff_div_8 => Net_38_ff8 ,
            ff_div_9 => Net_38_ff9 ,
            ff_div_10 => Net_12_ff10 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: 
    WDT Block @ F(WDT,0): 
    m0s8wdtcell: Name =WDT_1
        PORT MAP (
            wdt_int => WDT_INT_OUT );
        Properties:
        {
        }
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: empty
CapSense group 0: empty
8-bit IDAC group 0: 
    PSoC4 8-bit IDAC @ F(CSIDAC8,0): 
    p4csidac8cell: Name =\IDAC_Fire_Thresh:cy_psoc4_idac\
        PORT MAP (
            iout => Net_62 ,
            en => __ONE__ );
        Properties:
        {
            cy_registers = ""
            resolution = 8
        }
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\PWM_High_Thresh:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_38_ff7 ,
            capture => zero ,
            count => tmpOE__Mid_Thresh_net_0 ,
            reload => zero ,
            stop => zero ,
            start => tmpOE__Mid_Thresh_net_0 ,
            tr_underflow => Net_630 ,
            tr_overflow => Net_629 ,
            tr_compare_match => Net_631 ,
            line_out => Net_82 ,
            line_out_compl => Net_632 ,
            interrupt => Net_628 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\Timer:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_12_ff10 ,
            capture => zero ,
            count => tmpOE__Mid_Thresh_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_604 ,
            tr_overflow => Net_603 ,
            tr_compare_match => Net_605 ,
            line_out => Net_606 ,
            line_out_compl => Net_607 ,
            interrupt => Net_30 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,2): 
    m0s8tcpwmcell: Name =\PWM_Mid_Thresh:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_38_ff9 ,
            capture => zero ,
            count => tmpOE__Mid_Thresh_net_0 ,
            reload => zero ,
            stop => zero ,
            start => tmpOE__Mid_Thresh_net_0 ,
            tr_underflow => Net_622 ,
            tr_overflow => Net_621 ,
            tr_compare_match => Net_623 ,
            line_out => Net_60 ,
            line_out_compl => Net_624 ,
            interrupt => Net_620 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,3): 
    m0s8tcpwmcell: Name =\PWM_Low_Thresh:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_38_ff8 ,
            capture => zero ,
            count => tmpOE__Mid_Thresh_net_0 ,
            reload => zero ,
            stop => zero ,
            start => tmpOE__Mid_Thresh_net_0 ,
            tr_underflow => Net_614 ,
            tr_overflow => Net_613 ,
            tr_compare_match => Net_615 ,
            line_out => Net_59 ,
            line_out_compl => Net_616 ,
            interrupt => Net_612 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: 
    PSoC4 SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC_SAR_Seq_1:cy_psoc4_sar\
        PORT MAP (
            vplus => \ADC_SAR_Seq_1:muxout_plus\ ,
            vminus => \ADC_SAR_Seq_1:muxout_minus\ ,
            vref => \ADC_SAR_Seq_1:Net_3113\ ,
            ext_vref => \ADC_SAR_Seq_1:Net_3227\ ,
            clock => \ADC_SAR_Seq_1:Net_1845_ff6\ ,
            sample_done => Net_705 ,
            chan_id_valid => \ADC_SAR_Seq_1:Net_3108\ ,
            chan_id_3 => \ADC_SAR_Seq_1:Net_3109_3\ ,
            chan_id_2 => \ADC_SAR_Seq_1:Net_3109_2\ ,
            chan_id_1 => \ADC_SAR_Seq_1:Net_3109_1\ ,
            chan_id_0 => \ADC_SAR_Seq_1:Net_3109_0\ ,
            data_valid => \ADC_SAR_Seq_1:Net_3110\ ,
            data_11 => \ADC_SAR_Seq_1:Net_3111_11\ ,
            data_10 => \ADC_SAR_Seq_1:Net_3111_10\ ,
            data_9 => \ADC_SAR_Seq_1:Net_3111_9\ ,
            data_8 => \ADC_SAR_Seq_1:Net_3111_8\ ,
            data_7 => \ADC_SAR_Seq_1:Net_3111_7\ ,
            data_6 => \ADC_SAR_Seq_1:Net_3111_6\ ,
            data_5 => \ADC_SAR_Seq_1:Net_3111_5\ ,
            data_4 => \ADC_SAR_Seq_1:Net_3111_4\ ,
            data_3 => \ADC_SAR_Seq_1:Net_3111_3\ ,
            data_2 => \ADC_SAR_Seq_1:Net_3111_2\ ,
            data_1 => \ADC_SAR_Seq_1:Net_3111_1\ ,
            data_0 => \ADC_SAR_Seq_1:Net_3111_0\ ,
            tr_sar_out => Net_706 ,
            irq => \ADC_SAR_Seq_1:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
BLE group 0: empty
GANGED_PICU group 0: empty
WCO group 0: empty

Blocks not positioned by the digital component placer:
    PSoC4 SAR Muxes @ <No Location>: 
    p4sarmuxcell: Name =\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\
        PORT MAP (
            muxin_plus_7 => Net_781 ,
            muxin_plus_6 => Net_777 ,
            muxin_plus_5 => Net_774 ,
            muxin_plus_4 => Net_775 ,
            muxin_plus_3 => Net_190 ,
            muxin_plus_2 => Net_192 ,
            muxin_plus_1 => Net_194 ,
            muxin_plus_0 => Net_196 ,
            muxin_minus_7 => \ADC_SAR_Seq_1:mux_bus_minus_7\ ,
            muxin_minus_6 => \ADC_SAR_Seq_1:mux_bus_minus_6\ ,
            muxin_minus_5 => \ADC_SAR_Seq_1:mux_bus_minus_5\ ,
            muxin_minus_4 => \ADC_SAR_Seq_1:mux_bus_minus_4\ ,
            muxin_minus_3 => \ADC_SAR_Seq_1:mux_bus_minus_3\ ,
            muxin_minus_2 => \ADC_SAR_Seq_1:mux_bus_minus_2\ ,
            muxin_minus_1 => \ADC_SAR_Seq_1:mux_bus_minus_1\ ,
            muxin_minus_0 => \ADC_SAR_Seq_1:mux_bus_minus_0\ ,
            cmn_neg_0 => \ADC_SAR_Seq_1:Net_1851\ ,
            vout_plus => \ADC_SAR_Seq_1:muxout_plus\ ,
            vout_minus => \ADC_SAR_Seq_1:muxout_minus\ );
        Properties:
        {
            cy_registers = ""
            input_mode = "00000000"
            muxin_width = 8
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                         | 
Port | Pin | Fixed |      Type |       Drive Mode |                    Name | Connections
-----+-----+-------+-----------+------------------+-------------------------+----------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |     LOW_FILTER_INPUT(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |     MED_FILTER_INPUT(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |    HIGH_FILTER_INPUT(0) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL |    FIRE_FILTER_INPUT(0) | 
-----+-----+-------+-----------+------------------+-------------------------+----------------
   1 |   0 |     * |      NONE | RES_PULL_UP_DOWN |           Low_Thresh(0) | In(Net_59)
     |   1 |     * |      NONE |         CMOS_OUT |              PGA_INC(0) | 
     |   2 |     * |      NONE | RES_PULL_UP_DOWN |           Mid_Thresh(0) | In(Net_60)
     |   3 |     * |      NONE |         CMOS_OUT |             PGA_U_Db(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |           USER_INPUT(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |            \UART:tx(0)\ | 
     |   6 |     * |      NONE | RES_PULL_UP_DOWN |          High_Thresh(0) | In(Net_82)
     |   7 |     * |      NONE |         CMOS_OUT |               PGA_CS(0) | 
-----+-----+-------+-----------+------------------+-------------------------+----------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |          Fire_Thresh(0) | Analog(Net_62)
     |   1 |     * |      NONE |         CMOS_OUT |                motor(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |            LED_GREEN(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |              LED_RED(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |             LED_BLUE(0) | 
-----+-----+-------+-----------+------------------+-------------------------+----------------
   3 |   0 |     * |      NONE |      HI_Z_ANALOG |  Low_Thresh_Feedback(0) | Analog(Net_196)
     |   1 |     * |      NONE |      HI_Z_ANALOG |  Mid_Thresh_Feedback(0) | Analog(Net_194)
     |   2 |     * |      NONE |      HI_Z_ANALOG | High_Thresh_Feedback(0) | Analog(Net_192)
     |   3 |     * |      NONE |      HI_Z_ANALOG | Fire_Thresh_Feedback(0) | Analog(Net_190)
     |   4 |     * |      NONE |      HI_Z_ANALOG |             Low_Peak(0) | Analog(Net_775)
     |   5 |     * |      NONE |      HI_Z_ANALOG |             Mid_Peak(0) | Analog(Net_774)
     |   6 |     * |      NONE |      HI_Z_ANALOG |            High_Peak(0) | Analog(Net_777)
     |   7 |     * |      NONE |      HI_Z_ANALOG |            Fire_Peak(0) | Analog(Net_781)
---------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.005ms
Digital Placement phase: Elapsed time ==> 0s.733ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.264ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.948ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.104ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in capsenseled_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.456ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.373ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.903ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.904ms
API generation phase: Elapsed time ==> 3s.492ms
Dependency generation phase: Elapsed time ==> 0s.055ms
Cleanup phase: Elapsed time ==> 0s.001ms
