// Seed: 1879180754
module module_0 (
    input wire id_0,
    input tri1 id_1
    , id_22,
    output supply1 id_2,
    output wire id_3,
    input supply1 id_4,
    input tri id_5,
    output tri id_6,
    input supply0 id_7,
    input tri1 id_8,
    input tri id_9,
    output wand id_10,
    input supply0 id_11,
    input wand id_12,
    input wor id_13,
    input wire id_14,
    output wire id_15,
    input tri0 id_16,
    output supply1 id_17,
    input uwire id_18,
    input uwire id_19,
    output uwire id_20
);
  wire id_23;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    output supply1 id_2,
    input uwire id_3,
    output wand id_4,
    output uwire id_5,
    input tri id_6,
    input tri1 id_7,
    input wand id_8,
    output tri id_9
    , id_14,
    output uwire id_10,
    output tri0 id_11,
    input supply0 id_12
);
  module_0(
      id_8,
      id_12,
      id_5,
      id_9,
      id_8,
      id_8,
      id_11,
      id_8,
      id_12,
      id_3,
      id_10,
      id_3,
      id_1,
      id_3,
      id_12,
      id_4,
      id_6,
      id_5,
      id_12,
      id_3,
      id_0
  );
  wire id_15;
endmodule
