/*
 * Copyright 2018-2019 Huawei Technologies Co.,Ltd.All rights reserved.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#include <stdlib.h>
#include <unistd.h>
#include <stdio.h>
#include <sys/mman.h>
#include <assert.h>
#include <string.h>
#include <stdint.h>
#include <fcntl.h>
#include <sys/stat.h>
#include <sys/ioctl.h>
#include <sys/epoll.h>
#include <sys/eventfd.h>
#include <sys/types.h>

#include "config.h"
#include "v1/drv/hisi_zip_udrv.h"
#include "v1/drv/hisi_hpre_udrv.h"
#include "v1/drv/hisi_sec_udrv.h"
#include "v1/drv/hisi_qm_udrv.h"

#define HISI_SGL_SGE_NUM_MAX	255
#define HISI_SGL_ALIGN_SZ	64
#define HISI_SGL_SGE_ALIGN_SZ	32

/* get hisi hardware sgl information, like sge_size, sgl_size, and its align size.
 * sgl numbers in a chain : 256 at most;
 * sge numbers of a sgl: 1 ~ 255;
 * a sge size: 1B ~ 8M;
 * data in little-endian in sgl;
 */
int qm_hw_sgl_info(struct hw_sgl_info *sgl_info)
{
	sgl_info->sge_sz = sizeof(struct hisi_sge);
	sgl_info->sge_align_sz = HISI_SGL_SGE_ALIGN_SZ;
	sgl_info->sgl_sz = sizeof(struct hisi_sgl);
	sgl_info->sgl_align_sz = HISI_SGL_ALIGN_SZ;

	return WD_SUCCESS;
}

/* 'num' starts from 1 */
static int qm_hw_sgl_sge_init(struct wd_sgl *sgl, struct hisi_sgl *hisi_sgl,
			      struct wd_mm_br *br, int num, __u32 buf_sz)
{
	void *buf;

	buf = wd_get_sge_buf(sgl, num);
	if (!buf)
		return -WD_EINVAL;

	hisi_sgl->sge_entries[num - 1].buf = (uintptr_t)br->iova_map(br->usr,
					buf, buf_sz);
	if (!hisi_sgl->sge_entries[num - 1].buf) {
		WD_ERR("failed to map buf!\n");
		return -WD_ENOMEM;
	}

	hisi_sgl->sge_entries[num - 1].len = buf_sz;
	drv_set_sgl_sge_pri(sgl, num - 1, &hisi_sgl->sge_entries[num - 1]);

	return WD_SUCCESS;
}

/* 'num' starts from 1 */
void qm_hw_sgl_sge_uninit(struct wd_sgl *sgl, struct hisi_sgl *hisi_sgl,
			  int num, struct wd_mm_br *br, __u32 buf_sz)
{
	void *buf;

	buf = wd_get_sge_buf(sgl, num);
	if (!buf)
		return;

	br->iova_unmap(br->usr, (void *)hisi_sgl->sge_entries[num - 1].buf,
		       buf, buf_sz);
}

int qm_hw_sgl_init(void *pool, struct wd_sgl *sgl)
{
	int buf_num = wd_get_sgl_buf_num(sgl);
	int sge_num = wd_get_sgl_sge_num(sgl);
	struct hisi_sgl *hisi_sgl;
	struct wd_mm_br *br;
	int i, j, ret;
	__u32 buf_sz;

	if (!pool || buf_num < 0 || sge_num < 0) {
		WD_ERR("hw_sgl_init init param err!\n");
		return -WD_EINVAL;
	}

	ret = wd_get_sgl_bufsize(sgl, &buf_sz);
	if (ret) {
		WD_ERR("failed to get sgl bufsize!\n");
		return ret;
	}

	buf_num = MIN(buf_num, HISI_SGL_SGE_NUM_MAX);
	sge_num = MIN(sge_num, HISI_SGL_SGE_NUM_MAX);
	br = drv_get_br(pool);

	hisi_sgl = br->alloc(br->usr, sizeof(struct hisi_sgl) +
			     sizeof(struct hisi_sge) * buf_num);
	if (!hisi_sgl)
		return -WD_ENOMEM;

	hisi_sgl->entry_sum_in_chain = buf_num;
	hisi_sgl->entry_sum_in_sgl = buf_num;
	hisi_sgl->entry_length_in_sgl = buf_num;
	hisi_sgl->next_dma = 0;

	for (i = 0; i < buf_num; i++) {
		ret = qm_hw_sgl_sge_init(sgl, hisi_sgl, br, i + 1, buf_sz);
		if (ret) {
			WD_ERR("failed to map buf, ret = %d.\n", ret);
			goto sgl_sge_init_err;
		}
	}

	for (i = buf_num; i < sge_num; i++) {
		hisi_sgl->sge_entries[i].len = 0;
		hisi_sgl->sge_entries[i].buf = 0;
		drv_set_sgl_sge_pri(sgl, i, &hisi_sgl->sge_entries[i]);
	}

	drv_set_sgl_pri(sgl, hisi_sgl);
	return WD_SUCCESS;

sgl_sge_init_err:
	for (j = i - 1; j >= 0; j--)
		qm_hw_sgl_sge_uninit(sgl, hisi_sgl, j + 1, br, buf_sz);

	br->free(br->usr, hisi_sgl);

	return ret;
}

void qm_hw_sgl_uninit(void *pool, struct wd_sgl *sgl)
{
	struct hisi_sgl *hisi_sgl = drv_get_sgl_pri(sgl);
	int buf_num = wd_get_sgl_buf_num(sgl);
	struct wd_mm_br *br;
	__u32 buf_sz;
	int i, ret;
	void *buf;

	if (!pool || buf_num < 0) {
		WD_ERR("hw_sgl_init init param err!\n");
		return;
	}

	ret = wd_get_sgl_bufsize(sgl, &buf_sz);
	if (ret)
		return;

	buf_num = MIN(buf_num, HISI_SGL_SGE_NUM_MAX);
	br = drv_get_br(pool);

	for (i = 0; i < buf_num; i++) {
		buf = wd_get_sge_buf(sgl, i + 1);
		if (!buf) {
			WD_ERR("failed to get sge buf i = %d.\n", i);
			return;
		}
		br->iova_unmap(br->usr, (void *)hisi_sgl->sge_entries[i].buf,
			       buf, buf_sz);
	}
	br->free(br->usr, hisi_sgl);
}

int qm_hw_sgl_merge(void *pool, struct wd_sgl *dst_sgl, struct wd_sgl *src_sgl)
{
	struct hisi_sgl *d = drv_get_sgl_pri(dst_sgl);
	struct hisi_sgl *s = drv_get_sgl_pri(src_sgl);
	size_t size;
	int ret;

	ret = wd_get_sgl_mem_size(src_sgl, &size);
	if (ret)
		return ret;

	d->next_dma = (uintptr_t)wd_sgl_iova_map(pool, src_sgl, size);
	if (!d->next_dma)
		return -WD_ENOMEM;

	d->entry_sum_in_chain = s->entry_sum_in_sgl + d->entry_sum_in_sgl;

	return WD_SUCCESS;
}

int qm_db_v1(struct qm_queue_info *q, __u8 cmd,
	       __u16 idx, __u8 priority)
{
	void *base = q->doorbell_base;
	__u16 sqn = q->sqn;
	__u64 doorbell;

	doorbell = (__u64)sqn | ((__u64)cmd << QM_DBELL_CMD_SHIFT);
	doorbell |= ((__u64)idx | ((__u64)priority << QM_DBELL_CMD_SHIFT)) <<
		    QM_DBELL_HLF_SHIFT;
	*((__u64 *)base) = doorbell;

	return 0;
}

static int qm_db_v2(struct qm_queue_info *q, __u8 cmd,
		      __u16 idx, __u8 priority)
{
	__u16 sqn = q->sqn & QM_DBELL_SQN_MASK;
	void *base = q->doorbell_base;
	__u64 doorbell;

	doorbell = (__u64)sqn | ((__u64)(cmd & QM_DBELL_CMD_MASK) <<
		   QM_V2_DBELL_CMD_SHIFT);
	doorbell |= ((__u64)idx | ((__u64)priority << QM_DBELL_CMD_SHIFT)) <<
		    QM_DBELL_HLF_SHIFT;
	*((__u64 *)base) = doorbell;

	return 0;
}

static int qm_set_queue_regions(struct wd_queue *q)
{
	struct q_info *qinfo = q->qinfo;
	struct qm_queue_info *info = qinfo->priv;

	info->sq_base = wd_drv_mmap_qfr(q, WD_UACCE_QFRT_DUS, 0);
	if (info->sq_base == MAP_FAILED) {
		info->sq_base = NULL;
		WD_ERR("mmap dus fail\n");
		return -WD_ENOMEM;
	}

	info->mmio_base = wd_drv_mmap_qfr(q, WD_UACCE_QFRT_MMIO, 0);
	if (info->mmio_base == MAP_FAILED) {
		wd_drv_unmmap_qfr(q, info->sq_base, WD_UACCE_QFRT_DUS, 0);
		info->sq_base = NULL;
		info->mmio_base = NULL;
		WD_ERR("mmap mmio fail\n");
		return -WD_ENOMEM;
	}

	return 0;
}

static void qm_unset_queue_regions(struct wd_queue *q)
{
	struct q_info *qinfo = q->qinfo;
	struct qm_queue_info *info = qinfo->priv;

	wd_drv_unmmap_qfr(q, info->mmio_base, WD_UACCE_QFRT_MMIO, 0);
	wd_drv_unmmap_qfr(q, info->sq_base, WD_UACCE_QFRT_DUS, 0);
	info->sq_base = NULL;
	info->mmio_base = NULL;
}

static bool hpre_alg_info_init(struct wd_queue *q, const char *alg)
{
	struct wcrypto_paras *priv = &q->capa.priv;
	struct q_info *qinfo = q->qinfo;
	struct qm_queue_info *info = qinfo->priv;
	bool is_found = true;

	/* DH/RSA: qm sqc_type = 0, ECC: qm sqc_type = 1 */
	if (!strcmp(alg, "rsa")) {
		qinfo->atype = WCRYPTO_RSA;
		info->sqe_size = QM_HPRE_BD_SIZE;
		info->sqe_fill[WCRYPTO_RSA] = qm_fill_rsa_sqe;
		info->sqe_parse[WCRYPTO_RSA] = qm_parse_rsa_sqe;
		priv->direction = 0;
	} else if (!strcmp(alg, "dh")) {
		qinfo->atype = WCRYPTO_DH;
		info->sqe_size = QM_HPRE_BD_SIZE;
		info->sqe_fill[WCRYPTO_DH] = qm_fill_dh_sqe;
		info->sqe_parse[WCRYPTO_DH] = qm_parse_dh_sqe;
		priv->direction = 0;
	} else if (!strcmp(alg, "ecdh")) {
		qinfo->atype = WCRYPTO_ECDH;
		info->sqe_size = QM_HPRE_BD_SIZE;
		info->sqe_fill[WCRYPTO_ECDH] = qm_fill_ecc_sqe;
		info->sqe_parse[WCRYPTO_ECDH] = qm_parse_ecc_sqe;
		priv->direction = 1;
	} else if (!strcmp(alg, "x448")) {
		qinfo->atype = WCRYPTO_X448;
		info->sqe_size = QM_HPRE_BD_SIZE;
		info->sqe_fill[WCRYPTO_X448] = qm_fill_ecc_sqe;
		info->sqe_parse[WCRYPTO_X448] = qm_parse_ecc_sqe;
		priv->direction = 1;
	} else if (!strcmp(alg, "x25519")) {
		qinfo->atype = WCRYPTO_X25519;
		info->sqe_size = QM_HPRE_BD_SIZE;
		info->sqe_fill[WCRYPTO_X25519] = qm_fill_ecc_sqe;
		info->sqe_parse[WCRYPTO_X25519] = qm_parse_ecc_sqe;
		priv->direction = 1;
	} else if (!strcmp(alg, "ecdsa")) {
		qinfo->atype = WCRYPTO_ECDSA;
		info->sqe_size = QM_HPRE_BD_SIZE;
		info->sqe_fill[WCRYPTO_ECDSA] = qm_fill_ecc_sqe;
		info->sqe_parse[WCRYPTO_ECDSA] = qm_parse_ecc_sqe;
		priv->direction = 1;
	} else if (!strcmp(alg, "sm2")) {
		qinfo->atype = WCRYPTO_SM2;
		info->sqe_size = QM_HPRE_BD_SIZE;
		info->sqe_fill[WCRYPTO_SM2] = qm_fill_ecc_sqe;
		info->sqe_parse[WCRYPTO_SM2] = qm_parse_ecc_sqe;
		priv->direction = 1;
	} else {
		is_found = false;
	}

	return is_found;
}

static bool sec_alg_info_init(struct q_info *qinfo, const char *alg)
{
	struct qm_queue_info *info = qinfo->priv;
	bool is_found = true;

	if (!strcmp(alg, "cipher")) {
		qinfo->atype = WCRYPTO_CIPHER;
		info->sqe_size = QM_SEC_BD_SIZE;
		if (strstr(qinfo->hw_type, HISI_QM_API_VER2_BASE)) {
			info->sqe_fill[WCRYPTO_CIPHER] = qm_fill_cipher_sqe;
			info->sqe_parse[WCRYPTO_CIPHER] = qm_parse_cipher_sqe;
		} else if (strstr(qinfo->hw_type, HISI_QM_API_VER3_BASE)) {
			info->sqe_fill[WCRYPTO_CIPHER] = qm_fill_cipher_bd3_sqe;
			info->sqe_parse[WCRYPTO_CIPHER] = qm_parse_cipher_bd3_sqe;
		}
	} else if (!strcmp(alg, "digest")) {
		qinfo->atype = WCRYPTO_DIGEST;
		info->sqe_size = QM_SEC_BD_SIZE;
		if (strstr(qinfo->hw_type, HISI_QM_API_VER2_BASE)) {
			info->sqe_fill[WCRYPTO_DIGEST] = qm_fill_digest_sqe;
			info->sqe_parse[WCRYPTO_DIGEST] = qm_parse_digest_sqe;
		} else if (strstr(qinfo->hw_type, HISI_QM_API_VER3_BASE)) {
			info->sqe_fill[WCRYPTO_DIGEST] = qm_fill_digest_bd3_sqe;
			info->sqe_parse[WCRYPTO_DIGEST] = qm_parse_digest_bd3_sqe;
		}
	} else if (!strcmp(alg, "aead")) {
		qinfo->atype = WCRYPTO_AEAD;
		info->sqe_size = QM_SEC_BD_SIZE;
		if (strstr(qinfo->hw_type, HISI_QM_API_VER2_BASE)) {
			info->sqe_fill[WCRYPTO_AEAD] = qm_fill_aead_sqe;
			info->sqe_parse[WCRYPTO_AEAD] = qm_parse_aead_sqe;
		} else if (strstr(qinfo->hw_type, HISI_QM_API_VER3_BASE)) {
			info->sqe_fill[WCRYPTO_AEAD] = qm_fill_aead_bd3_sqe;
			info->sqe_parse[WCRYPTO_AEAD] = qm_parse_aead_bd3_sqe;
		}
	} else {
		is_found = false;
	}

	if (is_found) {
		info->sgl_info = qm_hw_sgl_info;
		info->sgl_init = qm_hw_sgl_init;
		info->sgl_uninit = qm_hw_sgl_uninit;
		info->sgl_merge = qm_hw_sgl_merge;
	}

	return is_found;
}

static bool zip_alg_info_init(struct q_info *qinfo, const char *alg)
{
	struct qm_queue_info *info = qinfo->priv;
	bool is_found = false;

	if (!strcmp(alg, "zlib") ||
	    !strcmp(alg, "gzip") ||
	    !strcmp(alg, "deflate") ||
	    !strcmp(alg, "lz77_zstd")) {
		qinfo->atype = WCRYPTO_COMP;
		info->sqe_size = QM_ZIP_BD_SIZE;
		if (strstr(qinfo->hw_type, HISI_QM_API_VER2_BASE)) {
			info->sqe_fill[WCRYPTO_COMP] = qm_fill_zip_sqe;
			info->sqe_parse[WCRYPTO_COMP] = qm_parse_zip_sqe;
		} else if (strstr(qinfo->hw_type, HISI_QM_API_VER3_BASE)) {
			info->sqe_fill[WCRYPTO_COMP] = qm_fill_zip_sqe_v3;
			info->sqe_parse[WCRYPTO_COMP] = qm_parse_zip_sqe_v3;
		}
		info->sgl_info = qm_hw_sgl_info;
		info->sgl_init = qm_hw_sgl_init;
		info->sgl_uninit = qm_hw_sgl_uninit;
		info->sgl_merge = qm_hw_sgl_merge;
		is_found = true;
	}

	return is_found;
}

static int qm_set_queue_alg_info(struct wd_queue *q)
{
	const char *alg = q->capa.alg;
	struct q_info *qinfo = q->qinfo;
	struct qm_queue_info *info = qinfo->priv;
	struct wcrypto_paras *priv = &q->capa.priv;
	int ret = -WD_EINVAL;

	if (hpre_alg_info_init(q, alg)) {
		ret = WD_SUCCESS;
	} else if (zip_alg_info_init(qinfo, alg)) {
		ret = WD_SUCCESS;
	} else if (sec_alg_info_init(qinfo, alg)) {
		/* setting the type is 0 for sqc_type */
		priv->direction = 0;
		ret = WD_SUCCESS;
	} else if (!strcmp(alg, "xts(aes)") ||
		!strcmp(alg, "xts(sm4)")) {
		qinfo->atype = WCRYPTO_CIPHER;
		info->sqe_size = QM_ZIP_BD_SIZE;
		info->sqe_fill[WCRYPTO_CIPHER] = qm_fill_zip_cipher_sqe;
		info->sqe_parse[WCRYPTO_CIPHER] = qm_parse_zip_cipher_sqe;
		ret = WD_SUCCESS;
	} else { /* To be extended */
		WD_ERR("queue alg err!\n");
	}

	return ret;
}

static int qm_set_db_info(struct q_info *qinfo)
{
	struct qm_queue_info *info = qinfo->priv;

	if (strstr(qinfo->hw_type, HISI_QM_API_VER2_BASE) ||
	    strstr(qinfo->hw_type, HISI_QM_API_VER3_BASE)) {
		info->db = qm_db_v2;
		info->doorbell_base = info->mmio_base + QM_V2_DOORBELL_OFFSET;
	} else if (strstr(qinfo->hw_type, HISI_QM_API_VER_BASE)) {
		info->db = qm_db_v1;
		info->doorbell_base = info->mmio_base + QM_DOORBELL_OFFSET;
	} else {
		WD_ERR("hw version mismatch!\n");
		return -WD_EINVAL;
	}

	return 0;
}

static int qm_init_queue_info(struct wd_queue *q)
{
	struct wcrypto_paras *priv = &q->capa.priv;
	struct q_info *qinfo = q->qinfo;
	struct qm_queue_info *info = qinfo->priv;
	struct hisi_qp_info qp_info = {0};
	struct hisi_qp_ctx qp_ctx = {0};
	int ret;

	info->sq_tail_index = 0;
	info->cq_head_index = 0;
	info->cqc_phase = 1;
	info->used = 0;
	info->is_poll = priv->is_poll;
	qp_ctx.qc_type = priv->direction;
	qp_ctx.id = 0;
	ret = ioctl(qinfo->fd, WD_UACCE_CMD_QM_SET_QP_CTX, &qp_ctx);
	if (ret < 0) {
		WD_ERR("failed to set qp type!\n");
		return ret;
	}
	info->sqn = qp_ctx.id;

	ret = ioctl(qinfo->fd, WD_UACCE_CMD_QM_SET_QP_INFO, &qp_info);
	if (ret < 0) {
		WD_ERR("getting qp information is not supported, use default value!\n");

		/* The default value of sqe_size has been set in qm_set_queue_alg_info. */
		info->sq_depth = QM_Q_DEPTH;
		info->cq_depth = QM_Q_DEPTH;
	} else {
		info->sq_depth = qp_info.sq_depth;
		info->cq_depth = qp_info.cq_depth;
		info->sqe_size = qp_info.sqe_size;
	}

	return 0;
}

static int qm_set_queue_info(struct wd_queue *q)
{
	struct q_info *qinfo = q->qinfo;
	struct qm_queue_info *info = qinfo->priv;
	size_t psize;
	int ret;

	ret = qm_init_queue_info(q);
	if (ret)
		return ret;

	ret = qm_set_queue_regions(q);
	if (ret)
		return -WD_EINVAL;
	if (!info->sqe_size) {
		WD_ERR("sqe size =%d err!\n", info->sqe_size);
		ret = -WD_EINVAL;
		goto err_with_regions;
	}
	info->cq_base = (void *)((uintptr_t)info->sq_base +
			info->sqe_size * info->sq_depth);

	/* Protect the virtual address of CQ to avoid being over written */
	psize = qinfo->qfrs_offset[WD_UACCE_QFRT_DUS] -
		info->sqe_size * info->sq_depth;
	ret = mprotect(info->cq_base, psize, PROT_READ);
	if (ret) {
		WD_ERR("cqe mprotect set err!\n");
		ret = -WD_EINVAL;
		goto err_with_regions;
	}

	/* The last 32 bits of DUS show device or qp statuses */
	info->ds_tx_base = info->sq_base + qinfo->qfrs_offset[WD_UACCE_QFRT_DUS] -
		sizeof(uint32_t);
	info->ds_rx_base = info->ds_tx_base - sizeof(uint32_t);
	ret = qm_set_db_info(qinfo);
	if (ret)
		goto err_with_regions;

	info->req_cache = calloc(info->sq_depth, sizeof(void *));
	if (!info->req_cache) {
		ret = -WD_ENOMEM;
		goto err_with_regions;
	}

	return 0;

err_with_regions:
	qm_unset_queue_regions(q);
	return ret;
}

int qm_init_queue(struct wd_queue *q)
{
	struct q_info *qinfo = q->qinfo;
	struct qm_queue_info *info;
	int ret = -WD_ENOMEM;

	info = calloc(1, sizeof(*info));
	if (!info) {
		WD_ERR("no mem!\n");
		return ret;
	}
	info->q = q;
	qinfo->priv = info;
	ret = qm_set_queue_alg_info(q);
	if (ret < 0)
		goto err_with_priv;
	ret = qm_set_queue_info(q);
	if (ret < 0)
		goto err_with_priv;
	info->sqe_fill_priv = NULL;
	info->sqe_parse_priv = NULL;

	return 0;

err_with_priv:
	free(qinfo->priv);
	qinfo->priv = NULL;
	return ret;
}

void qm_uninit_queue(struct wd_queue *q)
{
	struct q_info *qinfo = q->qinfo;
	struct qm_queue_info *info = qinfo->priv;

	qm_unset_queue_regions(q);
	free(info->req_cache);
	free(qinfo->priv);
	qinfo->priv = NULL;
}

void qm_tx_update(struct qm_queue_info *info, __u32 num)
{
	info->db(info, DOORBELL_CMD_SQ, info->sq_tail_index, 0);
	__atomic_add_fetch(&info->used, num, __ATOMIC_RELAXED);
}

int qm_send(struct wd_queue *q, void **req, __u32 num)
{
	struct q_info *qinfo = q->qinfo;
	struct qm_queue_info *info = qinfo->priv;
	int ret;
	__u32 i;

	if (unlikely(wd_reg_read(info->ds_tx_base) == 1)) {
		WD_ERR("wd queue hw error happened before qm send!\n");
		return -WD_HW_EACCESS;
	}

	wd_spinlock(&info->sd_lock);
	if (unlikely((__u32)__atomic_load_n(&info->used, __ATOMIC_RELAXED) >
		     info->sq_depth - num - 1)) {
		wd_unspinlock(&info->sd_lock);
		WD_ERR("queue is full!\n");
		return -WD_EBUSY;
	}

	for (i = 0; i < num; i++) {
		ret = info->sqe_fill[qinfo->atype](req[i], qinfo->priv,
				info->sq_tail_index);
		if (unlikely(ret != WD_SUCCESS)) {
			wd_unspinlock(&info->sd_lock);
			WD_ERR("sqe fill error, ret %d!\n", ret);
			return -WD_EINVAL;
		}

		if (info->sq_tail_index == info->sq_depth - 1)
			info->sq_tail_index = 0;
		else
			info->sq_tail_index++;
	}

	/* make sure the request is all in memory before doorbell */
	mb();
	qm_tx_update(info, num);
	wd_unspinlock(&info->sd_lock);

	return WD_SUCCESS;
}

void qm_rx_update(struct qm_queue_info *info, __u32 num)
{
	/* set c_flag to enable interrupt when use poll */
	info->db(info, DOORBELL_CMD_CQ, info->cq_head_index, info->is_poll);
	__atomic_sub_fetch(&info->used, num, __ATOMIC_RELAXED);
}

void qm_rx_from_cache(struct qm_queue_info *info, void **resp, __u32 num)
{
	__u16 idx = info->cq_head_index;
	__u32 i;

	for (i = 0; i < num; i++) {
		resp[i] = info->req_cache[idx];
		info->req_cache[idx] = NULL;

		if (idx == info->cq_depth - 1) {
			info->cqc_phase = !(info->cqc_phase);
			idx = 0;
		} else {
			idx++;
		}
	}

	info->cq_head_index = idx;
	__atomic_sub_fetch(&info->used, num, __ATOMIC_RELAXED);
}

static int check_ds_rx_base(struct qm_queue_info *info,
			    void **resp, __u32 num, __u8 before)
{
	if (wd_reg_read(info->ds_rx_base) != 1)
		return 0;

	if (before) {
		wd_spinlock(&info->rc_lock);
		qm_rx_from_cache(info, resp, num);
		wd_unspinlock(&info->rc_lock);
		WD_ERR("wd queue hw error happened before qm receive!\n");
	} else {
		WD_ERR("wd queue hw error happened after qm receive!\n");
	}

	return -WD_HW_EACCESS;
}

int qm_recv(struct wd_queue *q, void **resp, __u32 num)
{
	struct q_info *qinfo = q->qinfo;
	struct qm_queue_info *info = qinfo->priv;
	struct cqe *cqe;
	__u16 sq_head;
	void *sqe;
	int ret;
	__u32 i;

	ret = check_ds_rx_base(info, resp, num, 1);
	if (unlikely(ret))
		return ret;

	wd_spinlock(&info->rc_lock);
	for (i = 0; i < num; i++) {
		cqe = info->cq_base + info->cq_head_index * sizeof(struct cqe);
		if (info->cqc_phase != CQE_PHASE(cqe))
			break;

		mb(); /* make sure the data is all in memory before read */
		sq_head = CQE_SQ_HEAD_INDEX(cqe);
		if (unlikely(sq_head >= info->sq_depth)) {
			wd_unspinlock(&info->rc_lock);
			WD_ERR("CQE_SQ_HEAD_INDEX(%u) error\n", sq_head);
			return -WD_EIO;
		}

		sqe = (void *)((uintptr_t)info->sq_base + sq_head * info->sqe_size);
		ret = info->sqe_parse[qinfo->atype](sqe,
				(const struct qm_queue_info *)info,
				info->cq_head_index, (__u16)(uintptr_t)resp[i]);
		if (!ret) {
			break;
		} else if (ret < 0) {
			wd_unspinlock(&info->rc_lock);
			WD_ERR("recv sqe error %u\n", sq_head);
			return ret;
		}

		resp[i] = info->req_cache[info->cq_head_index];
		info->req_cache[info->cq_head_index] = NULL;
		if (info->cq_head_index == info->cq_depth - 1) {
			info->cqc_phase = !(info->cqc_phase);
			info->cq_head_index = 0;
		} else {
			info->cq_head_index++;
		}
	}

	if (i)
		qm_rx_update(info, i);

	wd_unspinlock(&info->rc_lock);
	ret = check_ds_rx_base(info, resp, num, 0);
	if (unlikely(ret))
		return ret;

	return i;
}

static int hw_type_check(struct wd_queue *q, const char *hw_type)
{
	const char *drv = wd_get_drv(q);

	if (!hw_type || !drv)
		return 1;

	return strcmp(drv, hw_type);
}

int hisi_qm_inject_op_register(struct wd_queue *q, struct hisi_qm_inject_op *op)
{
	struct q_info *qinfo = q->qinfo;
	struct qm_queue_info *info = qinfo->priv;

	if (!op || !op->sqe_fill_priv || !op->sqe_parse_priv) {
		WD_ERR("inject option is invalid!\n");
		return -WD_EINVAL;
	}

	if (hw_type_check(q, op->hw_type)) {
		WD_ERR("inject option hw compare error!\n");
		return -WD_EINVAL;
	}

	info->sqe_fill_priv = op->sqe_fill_priv;
	info->sqe_parse_priv = op->sqe_parse_priv;

	return 0;
}

int qm_get_hwsgl_info(struct wd_queue *q, struct hw_sgl_info *sgl_info)
{
	struct q_info *qinfo = q->qinfo;
	struct qm_queue_info *info = qinfo->priv;

	if (!info->sgl_info)
		return -WD_EINVAL;

	return info->sgl_info(sgl_info);
}

int qm_init_hwsgl_mem(struct wd_queue *q, void *pool, struct wd_sgl *sgl)
{
	struct q_info *qinfo = q->qinfo;
	struct qm_queue_info *info = qinfo->priv;

	if (!info->sgl_init)
		return -WD_EINVAL;

	return info->sgl_init(pool, sgl);
}

int qm_uninit_hwsgl_mem(struct wd_queue *q, void *pool, struct wd_sgl *sgl)
{
	struct q_info *qinfo = q->qinfo;
	struct qm_queue_info *info = qinfo->priv;

	if (!info->sgl_uninit)
		return -WD_EINVAL;

	info->sgl_uninit(pool, sgl);

	return WD_SUCCESS;
}

int qm_merge_hwsgl(struct wd_queue *q, void *pool,
		   struct wd_sgl *dst_sgl, struct wd_sgl *src_sgl)
{
	struct q_info *qinfo = q->qinfo;
	struct qm_queue_info *info = qinfo->priv;

	if (!info->sgl_merge)
		return -WD_EINVAL;

	return info->sgl_merge(pool, dst_sgl, src_sgl);
}
