PPA Report for TMR_Latch.v (Module: TMR_Latch)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 0
FF Count: 16
IO Count: 17
Cell Count: 55

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1140.25 MHz
Reg-to-Reg Critical Path Delay: 0.758 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
