Analysis & Synthesis report for matrix_mul
Wed May 29 11:02:14 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_register_bank_a_module:matrix_mul_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 18. Source assignments for matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_register_bank_b_module:matrix_mul_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 19. Source assignments for matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 20. Source assignments for matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem|matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module:matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 21. Source assignments for matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 22. Source assignments for matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 23. Source assignments for matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 24. Source assignments for matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 25. Source assignments for matrix_mul_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5gh1:auto_generated
 26. Source assignments for matrix_mul_uart_0:uart_0
 27. Source assignments for matrix_mul_uart_0:uart_0|matrix_mul_uart_0_rx:the_matrix_mul_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 28. Source assignments for matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_demux:cmd_demux
 29. Source assignments for matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 30. Source assignments for matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_demux_001:rsp_demux
 31. Source assignments for matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 32. Source assignments for matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 33. Source assignments for altera_reset_controller:rst_controller
 34. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 35. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 36. Parameter Settings for User Entity Instance: matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_register_bank_a_module:matrix_mul_nios2_gen2_0_cpu_register_bank_a
 37. Parameter Settings for User Entity Instance: matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_register_bank_a_module:matrix_mul_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 38. Parameter Settings for User Entity Instance: matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_register_bank_b_module:matrix_mul_nios2_gen2_0_cpu_register_bank_b
 39. Parameter Settings for User Entity Instance: matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_register_bank_b_module:matrix_mul_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 40. Parameter Settings for User Entity Instance: matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 41. Parameter Settings for User Entity Instance: matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem|matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module:matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram
 42. Parameter Settings for User Entity Instance: matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem|matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module:matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 43. Parameter Settings for User Entity Instance: matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 44. Parameter Settings for User Entity Instance: matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 45. Parameter Settings for User Entity Instance: matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 46. Parameter Settings for User Entity Instance: matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 47. Parameter Settings for User Entity Instance: matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:matrix_mul_nios2_gen2_0_cpu_debug_slave_phy
 48. Parameter Settings for User Entity Instance: matrix_mul_onchip_memory2_0:onchip_memory2_0
 49. Parameter Settings for User Entity Instance: matrix_mul_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 50. Parameter Settings for User Entity Instance: matrix_mul_uart_0:uart_0|matrix_mul_uart_0_rx:the_matrix_mul_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 51. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 52. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 53. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 54. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator
 55. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 56. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 57. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 58. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 59. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 60. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 61. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent
 62. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 63. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo
 64. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 65. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 66. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 67. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router:router|matrix_mul_mm_interconnect_0_router_default_decode:the_default_decode
 68. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router_001:router_001|matrix_mul_mm_interconnect_0_router_001_default_decode:the_default_decode
 69. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router_002:router_002|matrix_mul_mm_interconnect_0_router_002_default_decode:the_default_decode
 70. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router_003:router_003|matrix_mul_mm_interconnect_0_router_003_default_decode:the_default_decode
 71. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router_002:router_004|matrix_mul_mm_interconnect_0_router_002_default_decode:the_default_decode
 72. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
 73. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 74. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
 75. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 76. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 77. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 78. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 79. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 80. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 81. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 82. Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 83. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
 84. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 85. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 86. altsyncram Parameter Settings by Entity Instance
 87. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 88. Port Connectivity Checks: "altera_reset_controller:rst_controller"
 89. Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 90. Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 91. Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 92. Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router_003:router_003|matrix_mul_mm_interconnect_0_router_003_default_decode:the_default_decode"
 93. Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router_002:router_002|matrix_mul_mm_interconnect_0_router_002_default_decode:the_default_decode"
 94. Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router_001:router_001|matrix_mul_mm_interconnect_0_router_001_default_decode:the_default_decode"
 95. Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router:router|matrix_mul_mm_interconnect_0_router_default_decode:the_default_decode"
 96. Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
 97. Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
 98. Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo"
 99. Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent"
100. Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
101. Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
102. Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
103. Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
104. Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
105. Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator"
106. Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
107. Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
108. Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
109. Port Connectivity Checks: "matrix_mul_uart_0:uart_0"
110. Port Connectivity Checks: "matrix_mul_onchip_memory2_0:onchip_memory2_0"
111. Port Connectivity Checks: "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:matrix_mul_nios2_gen2_0_cpu_debug_slave_phy"
112. Port Connectivity Checks: "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
113. Port Connectivity Checks: "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
114. Port Connectivity Checks: "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_pib:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_pib"
115. Port Connectivity Checks: "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo|matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
116. Port Connectivity Checks: "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_dtrace:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_dtrace|matrix_mul_nios2_gen2_0_cpu_nios2_oci_td_mode:matrix_mul_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
117. Port Connectivity Checks: "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_itrace:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_itrace"
118. Port Connectivity Checks: "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk"
119. Port Connectivity Checks: "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_xbrk:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_xbrk"
120. Port Connectivity Checks: "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug"
121. Port Connectivity Checks: "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci"
122. Port Connectivity Checks: "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_test_bench:the_matrix_mul_nios2_gen2_0_cpu_test_bench"
123. Port Connectivity Checks: "matrix_mul_nios2_gen2_0:nios2_gen2_0"
124. Post-Synthesis Netlist Statistics for Top Partition
125. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
126. Elapsed Time Per Partition
127. Analysis & Synthesis Messages
128. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 29 11:02:14 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; matrix_mul                                  ;
; Top-level Entity Name              ; matrix_mul                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,592                                       ;
;     Total combinational functions  ; 1,417                                       ;
;     Dedicated logic registers      ; 835                                         ;
; Total registers                    ; 835                                         ;
; Total pins                         ; 1                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 272,384                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; matrix_mul         ; matrix_mul         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                  ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                   ; Library     ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; matrix_mul/synthesis/matrix_mul.v                                                                 ; yes             ; User Verilog HDL File                        ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/matrix_mul.v                                                                 ; matrix_mul  ;
; matrix_mul/synthesis/submodules/altera_reset_controller.v                                         ; yes             ; User Verilog HDL File                        ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_reset_controller.v                                         ; matrix_mul  ;
; matrix_mul/synthesis/submodules/altera_reset_synchronizer.v                                       ; yes             ; User Verilog HDL File                        ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_reset_synchronizer.v                                       ; matrix_mul  ;
; matrix_mul/synthesis/submodules/matrix_mul_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_irq_mapper.sv                                          ; matrix_mul  ;
; matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v                                    ; matrix_mul  ;
; matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_avalon_st_adapter.v                  ; matrix_mul  ;
; matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; matrix_mul  ;
; matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_rsp_mux_001.sv                       ; matrix_mul  ;
; matrix_mul/synthesis/submodules/altera_merlin_arbitrator.sv                                       ; yes             ; User SystemVerilog HDL File                  ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_merlin_arbitrator.sv                                       ; matrix_mul  ;
; matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_rsp_mux.sv                           ; matrix_mul  ;
; matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_rsp_demux_001.sv                     ; matrix_mul  ;
; matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_mux_001.sv                       ; matrix_mul  ;
; matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_mux.sv                           ; matrix_mul  ;
; matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_demux_001.sv                     ; matrix_mul  ;
; matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_demux.sv                         ; matrix_mul  ;
; matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_003.sv                        ; matrix_mul  ;
; matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_002.sv                        ; matrix_mul  ;
; matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_001.sv                        ; matrix_mul  ;
; matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router.sv                            ; matrix_mul  ;
; matrix_mul/synthesis/submodules/altera_avalon_sc_fifo.v                                           ; yes             ; User Verilog HDL File                        ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_avalon_sc_fifo.v                                           ; matrix_mul  ;
; matrix_mul/synthesis/submodules/altera_merlin_slave_agent.sv                                      ; yes             ; User SystemVerilog HDL File                  ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_merlin_slave_agent.sv                                      ; matrix_mul  ;
; matrix_mul/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ; yes             ; User SystemVerilog HDL File                  ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ; matrix_mul  ;
; matrix_mul/synthesis/submodules/altera_merlin_master_agent.sv                                     ; yes             ; User SystemVerilog HDL File                  ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_merlin_master_agent.sv                                     ; matrix_mul  ;
; matrix_mul/synthesis/submodules/altera_merlin_slave_translator.sv                                 ; yes             ; User SystemVerilog HDL File                  ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_merlin_slave_translator.sv                                 ; matrix_mul  ;
; matrix_mul/synthesis/submodules/altera_merlin_master_translator.sv                                ; yes             ; User SystemVerilog HDL File                  ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_merlin_master_translator.sv                                ; matrix_mul  ;
; matrix_mul/synthesis/submodules/matrix_mul_uart_0.v                                               ; yes             ; User Verilog HDL File                        ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_uart_0.v                                               ; matrix_mul  ;
; matrix_mul/synthesis/submodules/matrix_mul_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File         ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_onchip_memory2_0.hex                                   ; matrix_mul  ;
; matrix_mul/synthesis/submodules/matrix_mul_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                        ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_onchip_memory2_0.v                                     ; matrix_mul  ;
; matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0.v                                         ; yes             ; User Verilog HDL File                        ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0.v                                         ; matrix_mul  ;
; matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v                                     ; yes             ; User Verilog HDL File                        ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v                                     ; matrix_mul  ;
; matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                        ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; matrix_mul  ;
; matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                        ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_tck.v                     ; matrix_mul  ;
; matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                        ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; matrix_mul  ;
; matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                        ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_test_bench.v                          ; matrix_mul  ;
; altsyncram.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                          ;             ;
; stratix_ram_block.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                   ;             ;
; lpm_mux.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                             ;             ;
; lpm_decode.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                          ;             ;
; aglobal181.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                          ;             ;
; a_rdenreg.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                           ;             ;
; altrom.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                              ;             ;
; altram.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                              ;             ;
; altdpram.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                            ;             ;
; db/altsyncram_6mc1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/db/altsyncram_6mc1.tdf                                                                            ;             ;
; altera_std_synchronizer.v                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                               ;             ;
; db/altsyncram_ac71.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/db/altsyncram_ac71.tdf                                                                            ;             ;
; sld_virtual_jtag_basic.v                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                       ;             ;
; db/altsyncram_5gh1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/db/altsyncram_5gh1.tdf                                                                            ;             ;
; sld_hub.vhd                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                             ; altera_sld  ;
; db/ip/sld18f6fa4e/alt_sld_fab.v                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/db/ip/sld18f6fa4e/alt_sld_fab.v                                                                   ; alt_sld_fab ;
; db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab.v                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab.v                                            ; alt_sld_fab ;
; db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; alt_sld_fab ;
; db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; alt_sld_fab ;
; db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; alt_sld_fab ;
; db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                        ;             ;
; sld_rom_sr.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                          ;             ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 1,592         ;
;                                             ;               ;
; Total combinational functions               ; 1417          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 758           ;
;     -- 3 input functions                    ; 401           ;
;     -- <=2 input functions                  ; 258           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 1333          ;
;     -- arithmetic mode                      ; 84            ;
;                                             ;               ;
; Total registers                             ; 835           ;
;     -- Dedicated logic registers            ; 835           ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 1             ;
; Total memory bits                           ; 272384        ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 839           ;
; Total fan-out                               ; 9424          ;
; Average fan-out                             ; 3.94          ;
+---------------------------------------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                         ; Entity Name                                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; |matrix_mul                                                                                                                             ; 1417 (1)            ; 835 (0)                   ; 272384      ; 0            ; 0       ; 0         ; 1    ; 0            ; |matrix_mul                                                                                                                                                                                                                                                                                                                                                                                                                 ; matrix_mul                                         ; matrix_mul   ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                            ; matrix_mul   ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                          ; matrix_mul   ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                          ; matrix_mul   ;
;    |matrix_mul_mm_interconnect_0:mm_interconnect_0|                                                                                     ; 202 (0)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                  ; matrix_mul_mm_interconnect_0                       ; matrix_mul   ;
;       |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                               ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                              ; matrix_mul   ;
;       |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                        ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                              ; matrix_mul   ;
;       |altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|                                                                                  ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                              ; matrix_mul   ;
;       |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent                         ; matrix_mul   ;
;       |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                         ; matrix_mul   ;
;       |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                             ; 7 (7)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_master_translator                    ; matrix_mul   ;
;       |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                      ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_master_translator                    ; matrix_mul   ;
;       |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                          ; matrix_mul   ;
;       |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                          ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                     ; matrix_mul   ;
;       |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                     ; matrix_mul   ;
;       |altera_merlin_slave_translator:uart_0_s1_translator|                                                                             ; 7 (7)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                     ; matrix_mul   ;
;       |matrix_mul_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                 ; matrix_mul_mm_interconnect_0_cmd_demux             ; matrix_mul   ;
;       |matrix_mul_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                         ; matrix_mul_mm_interconnect_0_cmd_demux_001         ; matrix_mul   ;
;       |matrix_mul_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                         ; matrix_mul_mm_interconnect_0_cmd_demux_001         ; matrix_mul   ;
;       |matrix_mul_mm_interconnect_0_cmd_demux_001:rsp_demux|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_demux_001:rsp_demux                                                                                                                                                                                                                                                                                                             ; matrix_mul_mm_interconnect_0_cmd_demux_001         ; matrix_mul   ;
;       |matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                                ; 58 (54)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                                 ; matrix_mul_mm_interconnect_0_cmd_mux               ; matrix_mul   ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                           ; matrix_mul   ;
;       |matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                    ; 54 (50)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                     ; matrix_mul_mm_interconnect_0_cmd_mux               ; matrix_mul   ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                           ; matrix_mul   ;
;       |matrix_mul_mm_interconnect_0_router:router|                                                                                      ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                       ; matrix_mul_mm_interconnect_0_router                ; matrix_mul   ;
;       |matrix_mul_mm_interconnect_0_router_001:router_001|                                                                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                               ; matrix_mul_mm_interconnect_0_router_001            ; matrix_mul   ;
;       |matrix_mul_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                    ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                     ; matrix_mul_mm_interconnect_0_rsp_mux               ; matrix_mul   ;
;       |matrix_mul_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                            ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                             ; matrix_mul_mm_interconnect_0_rsp_mux_001           ; matrix_mul   ;
;    |matrix_mul_nios2_gen2_0:nios2_gen2_0|                                                                                               ; 963 (0)             ; 575 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                            ; matrix_mul_nios2_gen2_0                            ; matrix_mul   ;
;       |matrix_mul_nios2_gen2_0_cpu:cpu|                                                                                                 ; 963 (674)           ; 575 (306)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                            ; matrix_mul_nios2_gen2_0_cpu                        ; matrix_mul   ;
;          |matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|                                              ; 289 (34)            ; 269 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                            ; matrix_mul_nios2_gen2_0_cpu_nios2_oci              ; matrix_mul   ;
;             |matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|                       ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                        ; matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper    ; matrix_mul   ;
;                |matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk|                      ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk     ; matrix_mul   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                            ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                            ; work         ;
;                |matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck|                            ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck                                                            ; matrix_mul_nios2_gen2_0_cpu_debug_slave_tck        ; matrix_mul   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                            ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                            ; work         ;
;                |sld_virtual_jtag_basic:matrix_mul_nios2_gen2_0_cpu_debug_slave_phy|                                                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:matrix_mul_nios2_gen2_0_cpu_debug_slave_phy                                                                                     ; sld_virtual_jtag_basic                             ; work         ;
;             |matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|                             ; 9 (9)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                              ; matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg       ; matrix_mul   ;
;             |matrix_mul_nios2_gen2_0_cpu_nios2_oci_break:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_break|                               ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_break:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                ; matrix_mul_nios2_gen2_0_cpu_nios2_oci_break        ; matrix_mul   ;
;             |matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug|                               ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                ; matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug        ; matrix_mul   ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                            ; altera_std_synchronizer                            ; work         ;
;             |matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem|                                     ; 114 (114)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                      ; matrix_mul_nios2_gen2_0_cpu_nios2_ocimem           ; matrix_mul   ;
;                |matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module:matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem|matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module:matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module   ; matrix_mul   ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem|matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module:matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                         ; work         ;
;                      |altsyncram_ac71:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem|matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module:matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                    ; work         ;
;          |matrix_mul_nios2_gen2_0_cpu_register_bank_a_module:matrix_mul_nios2_gen2_0_cpu_register_bank_a|                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_register_bank_a_module:matrix_mul_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                             ; matrix_mul_nios2_gen2_0_cpu_register_bank_a_module ; matrix_mul   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_register_bank_a_module:matrix_mul_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                         ; work         ;
;                |altsyncram_6mc1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_register_bank_a_module:matrix_mul_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                    ; altsyncram_6mc1                                    ; work         ;
;          |matrix_mul_nios2_gen2_0_cpu_register_bank_b_module:matrix_mul_nios2_gen2_0_cpu_register_bank_b|                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_register_bank_b_module:matrix_mul_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                             ; matrix_mul_nios2_gen2_0_cpu_register_bank_b_module ; matrix_mul   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_register_bank_b_module:matrix_mul_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                         ; work         ;
;                |altsyncram_6mc1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_register_bank_b_module:matrix_mul_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                    ; altsyncram_6mc1                                    ; work         ;
;    |matrix_mul_onchip_memory2_0:onchip_memory2_0|                                                                                       ; 2 (2)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                    ; matrix_mul_onchip_memory2_0                        ; matrix_mul   ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                          ; altsyncram                                         ; work         ;
;          |altsyncram_5gh1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5gh1:auto_generated                                                                                                                                                                                                                                                                                                           ; altsyncram_5gh1                                    ; work         ;
;    |matrix_mul_uart_0:uart_0|                                                                                                           ; 120 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_uart_0:uart_0                                                                                                                                                                                                                                                                                                                                                                                        ; matrix_mul_uart_0                                  ; matrix_mul   ;
;       |matrix_mul_uart_0_regs:the_matrix_mul_uart_0_regs|                                                                               ; 38 (38)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_uart_0:uart_0|matrix_mul_uart_0_regs:the_matrix_mul_uart_0_regs                                                                                                                                                                                                                                                                                                                                      ; matrix_mul_uart_0_regs                             ; matrix_mul   ;
;       |matrix_mul_uart_0_rx:the_matrix_mul_uart_0_rx|                                                                                   ; 48 (47)             ; 37 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_uart_0:uart_0|matrix_mul_uart_0_rx:the_matrix_mul_uart_0_rx                                                                                                                                                                                                                                                                                                                                          ; matrix_mul_uart_0_rx                               ; matrix_mul   ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                          ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_uart_0:uart_0|matrix_mul_uart_0_rx:the_matrix_mul_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                      ; altera_std_synchronizer                            ; work         ;
;       |matrix_mul_uart_0_tx:the_matrix_mul_uart_0_tx|                                                                                   ; 34 (34)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|matrix_mul_uart_0:uart_0|matrix_mul_uart_0_tx:the_matrix_mul_uart_0_tx                                                                                                                                                                                                                                                                                                                                          ; matrix_mul_uart_0_tx                               ; matrix_mul   ;
;    |sld_hub:auto_hub|                                                                                                                   ; 123 (1)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                ; sld_hub                                            ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 122 (0)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                ; alt_sld_fab_with_jtag_input                        ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 122 (0)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                             ; alt_sld_fab                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 122 (1)             ; 77 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                         ; alt_sld_fab_alt_sld_fab                            ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 121 (0)             ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                             ; alt_sld_fab_alt_sld_fab_sldfabric                  ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 121 (82)            ; 72 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                ; sld_jtag_hub                                       ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                        ; sld_rom_sr                                         ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matrix_mul|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                      ; sld_shadow_jsm                                     ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem|matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module:matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                            ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_register_bank_a_module:matrix_mul_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                            ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_register_bank_b_module:matrix_mul_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                            ;
; matrix_mul_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5gh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                          ; AUTO ; Single Port      ; 8192         ; 32           ; --           ; --           ; 262144 ; matrix_mul_onchip_memory2_0.hex ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A          ; |matrix_mul                                                                                                                                                                                                                                                                     ; matrix_mul.qsys ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |matrix_mul|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |matrix_mul|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |matrix_mul|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |matrix_mul|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |matrix_mul|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_irq_mapper:irq_mapper                                                                                                                                                                                                                                    ; matrix_mul.qsys ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                      ; matrix_mul.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                     ; matrix_mul.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|matrix_mul_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                      ; matrix_mul.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                 ; matrix_mul.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|matrix_mul_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                  ; matrix_mul.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                 ; matrix_mul.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|matrix_mul_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                  ; matrix_mul.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                     ; matrix_mul.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                             ; matrix_mul.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                         ; matrix_mul.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                 ; matrix_mul.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                     ; matrix_mul.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                            ; matrix_mul.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                  ; matrix_mul.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                         ; matrix_mul.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                    ; matrix_mul.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                               ; matrix_mul.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                     ; matrix_mul.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                           ; matrix_mul.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                  ; matrix_mul.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                             ; matrix_mul.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                        ; matrix_mul.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router:router                                                                                                                                                                           ; matrix_mul.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router_001:router_001                                                                                                                                                                   ; matrix_mul.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router_002:router_002                                                                                                                                                                   ; matrix_mul.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router_003:router_003                                                                                                                                                                   ; matrix_mul.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router_002:router_004                                                                                                                                                                   ; matrix_mul.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_demux_001:rsp_demux                                                                                                                                                                 ; matrix_mul.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                             ; matrix_mul.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                             ; matrix_mul.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                         ; matrix_mul.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                 ; matrix_mul.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent                                                                                                                                                                            ; matrix_mul.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                       ; matrix_mul.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                  ; matrix_mul.qsys ;
; Altera ; altera_nios2_gen2               ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                ; matrix_mul.qsys ;
; Altera ; altera_nios2_gen2_unit          ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                ; matrix_mul.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                        ; matrix_mul.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |matrix_mul|altera_reset_controller:rst_controller                                                                                                                                                                                                                              ; matrix_mul.qsys ;
; Altera ; altera_avalon_uart              ; 18.1    ; N/A          ; N/A          ; |matrix_mul|matrix_mul_uart_0:uart_0                                                                                                                                                                                                                                            ; matrix_mul.qsys ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                         ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                         ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                         ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                         ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                         ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                            ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                             ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; matrix_mul_uart_0:uart_0|matrix_mul_uart_0_rx:the_matrix_mul_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; matrix_mul_uart_0:uart_0|matrix_mul_uart_0_rx:the_matrix_mul_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Total number of protected registers is 21                                                                                                                                                                                                                                                                                                                                                                               ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_uart_0:uart_0|matrix_mul_uart_0_regs:the_matrix_mul_uart_0_regs|readdata[10..15]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[1..31]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ipending_reg[1..31]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_im:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_im:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_xbrk:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[10..15]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                               ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                               ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                               ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                               ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                               ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                               ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                               ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                               ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                               ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                               ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                               ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                               ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                               ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                               ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                               ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                               ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                               ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                              ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                              ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                              ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                              ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                              ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                              ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                              ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                              ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                              ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                              ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                              ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                              ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                              ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                              ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                              ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                              ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                              ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                              ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                              ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                              ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                              ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                              ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                              ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                              ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                              ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                              ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                              ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                              ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                              ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                              ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                              ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                              ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                              ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                              ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                              ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                              ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                              ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                              ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                              ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                              ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                              ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                              ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                              ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                              ; Merged with matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                              ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                              ; Merged with matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                              ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                              ; Merged with matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                              ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                        ; Merged with matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                        ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                        ; Merged with matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                        ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                     ; Merged with matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                     ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                     ; Merged with matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                     ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                     ; Merged with matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                     ;
; matrix_mul_uart_0:uart_0|matrix_mul_uart_0_rx:the_matrix_mul_uart_0_rx|delayed_unxsync_rxdxx2                                                                                                                                                                                                                                                                   ; Merged with matrix_mul_uart_0:uart_0|matrix_mul_uart_0_rx:the_matrix_mul_uart_0_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                                                                                                   ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                     ; Merged with matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                     ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                     ; Merged with matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                     ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                     ; Merged with matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                     ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                              ; Merged with matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                              ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                              ; Merged with matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                              ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                              ; Merged with matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                              ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                ; Merged with matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                       ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                ; Merged with matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                       ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                         ; Merged with matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                       ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                   ; Merged with matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                       ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                        ; Merged with matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                        ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                        ; Merged with matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                        ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_break:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_break:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 261                                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                   ; Stuck at GND              ; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                      ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                            ; Stuck at GND              ; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                               ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                      ; Stuck at GND              ; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                               ;                           ; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                         ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                               ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_break:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                    ;
; matrix_mul_uart_0:uart_0|matrix_mul_uart_0_regs:the_matrix_mul_uart_0_regs|readdata[11]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_uart_0:uart_0|matrix_mul_uart_0_regs:the_matrix_mul_uart_0_regs|readdata[10]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                              ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_uart_0:uart_0|matrix_mul_uart_0_regs:the_matrix_mul_uart_0_regs|readdata[15]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_uart_0:uart_0|matrix_mul_uart_0_regs:the_matrix_mul_uart_0_regs|readdata[14]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                      ; Lost Fanouts              ; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                        ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                      ; Lost Fanouts              ; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                        ;
; matrix_mul_uart_0:uart_0|matrix_mul_uart_0_regs:the_matrix_mul_uart_0_regs|readdata[13]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_uart_0:uart_0|matrix_mul_uart_0_regs:the_matrix_mul_uart_0_regs|readdata[12]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                     ; Stuck at GND              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_break:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                   ; Stuck at GND              ; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                            ; Stuck at GND              ; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                      ; Stuck at GND              ; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                             ; Stuck at VCC              ; matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                         ; Stuck at VCC              ; matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                 ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 835   ;
; Number of registers using Synchronous Clear  ; 60    ;
; Number of registers using Synchronous Load   ; 161   ;
; Number of registers using Asynchronous Clear ; 503   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 335   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                             ; 9       ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                       ; 15      ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                     ; 6       ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|F_pc[14]                                                                                                                                                                                                                                                   ; 2       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                      ; 2       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                      ; 1       ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                    ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                   ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                      ; 1       ;
; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                               ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                   ; 1       ;
; matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ; 1       ;
; matrix_mul_uart_0:uart_0|matrix_mul_uart_0_tx:the_matrix_mul_uart_0_tx|tx_shift_empty                                                                                                                                                                                                                                           ; 2       ;
; matrix_mul_uart_0:uart_0|matrix_mul_uart_0_tx:the_matrix_mul_uart_0_tx|tx_ready                                                                                                                                                                                                                                                 ; 6       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                       ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 21                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|D_iw[18]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |matrix_mul|matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |matrix_mul|matrix_mul_uart_0:uart_0|matrix_mul_uart_0_rx:the_matrix_mul_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|d_writedata[30]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_break:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_alu_result[2]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|E_src2[14]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |matrix_mul|matrix_mul_uart_0:uart_0|matrix_mul_uart_0_tx:the_matrix_mul_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]                                                                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck|sr[4]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|F_pc[12]                                                                                                                                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|E_logic_result[12]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |matrix_mul|matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |matrix_mul|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |matrix_mul|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |matrix_mul|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |matrix_mul|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                 ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |matrix_mul|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                         ;
; 20:1               ; 4 bits    ; 52 LEs        ; 40 LEs               ; 12 LEs                 ; Yes        ; |matrix_mul|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_register_bank_a_module:matrix_mul_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_register_bank_b_module:matrix_mul_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem|matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module:matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for matrix_mul_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5gh1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-------------------------------------------------+
; Source assignments for matrix_mul_uart_0:uart_0 ;
+-----------------------------+-------+------+----+
; Assignment                  ; Value ; From ; To ;
+-----------------------------+-------+------+----+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -  ;
+-----------------------------+-------+------+----+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for matrix_mul_uart_0:uart_0|matrix_mul_uart_0_rx:the_matrix_mul_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_demux_001:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_register_bank_a_module:matrix_mul_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_register_bank_a_module:matrix_mul_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                        ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_register_bank_b_module:matrix_mul_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_register_bank_b_module:matrix_mul_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                        ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem|matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module:matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem|matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module:matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:matrix_mul_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_onchip_memory2_0:onchip_memory2_0 ;
+----------------+---------------------------------+----------------------------------------+
; Parameter Name ; Value                           ; Type                                   ;
+----------------+---------------------------------+----------------------------------------+
; INIT_FILE      ; matrix_mul_onchip_memory2_0.hex ; String                                 ;
+----------------+---------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                         ;
+------------------------------------+---------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                     ; Untyped                                      ;
; WIDTH_A                            ; 32                              ; Signed Integer                               ;
; WIDTHAD_A                          ; 13                              ; Signed Integer                               ;
; NUMWORDS_A                         ; 8192                            ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                      ;
; WIDTH_B                            ; 1                               ; Untyped                                      ;
; WIDTHAD_B                          ; 1                               ; Untyped                                      ;
; NUMWORDS_B                         ; 1                               ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                      ;
; BYTE_SIZE                          ; 8                               ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                       ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                      ;
; INIT_FILE                          ; matrix_mul_onchip_memory2_0.hex ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 8192                            ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                    ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_5gh1                 ; Untyped                                      ;
+------------------------------------+---------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_uart_0:uart_0|matrix_mul_uart_0_rx:the_matrix_mul_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                         ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                         ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 86    ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 83    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_H           ; 79    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 79    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                    ;
; ID                        ; 0     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                    ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                                           ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                           ;
; PKT_CACHE_H               ; 86    ; Signed Integer                                                                                                           ;
; PKT_CACHE_L               ; 83    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_H           ; 79    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_L           ; 79    ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                           ;
; ID                        ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                           ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                    ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                              ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router:router|matrix_mul_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router_001:router_001|matrix_mul_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router_002:router_002|matrix_mul_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router_003:router_003|matrix_mul_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router_002:router_004|matrix_mul_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_register_bank_a_module:matrix_mul_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_register_bank_b_module:matrix_mul_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem|matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module:matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; matrix_mul_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_in1      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                 ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router_003:router_003|matrix_mul_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router_002:router_002|matrix_mul_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router_001:router_001|matrix_mul_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                        ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router:router|matrix_mul_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                            ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                         ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                  ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_uart_0:uart_0"                                                                                         ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rxd           ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; txd           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                      ;
+--------+-------+----------+----------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                 ;
+--------+-------+----------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:matrix_mul_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_pib:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo|matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                 ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_dtrace:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_dtrace|matrix_mul_nios2_gen2_0_cpu_nios2_oci_td_mode:matrix_mul_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_itrace:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_xbrk:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                 ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_test_bench:the_matrix_mul_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_mul_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+------------------------------+
; Port          ; Type   ; Severity ; Details                      ;
+---------------+--------+----------+------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected       ;
+---------------+--------+----------+------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 28                          ;
; cycloneiii_ff         ; 758                         ;
;     CLR               ; 219                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 78                          ;
;     ENA               ; 143                         ;
;     ENA CLR           ; 126                         ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 10                          ;
;     plain             ; 117                         ;
; cycloneiii_lcell_comb ; 1294                        ;
;     arith             ; 76                          ;
;         2 data inputs ; 44                          ;
;         3 data inputs ; 32                          ;
;     normal            ; 1218                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 163                         ;
;         3 data inputs ; 337                         ;
;         4 data inputs ; 703                         ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 2.78                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 91                                       ;
; cycloneiii_ff         ; 77                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 19                                       ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 123                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 115                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 21                                       ;
;         3 data inputs ; 32                                       ;
;         4 data inputs ; 55                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.90                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:02     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed May 29 11:01:48 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off matrix_mul -c matrix_mul
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/matrix_mul.v
    Info (12023): Found entity 1: matrix_mul File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/matrix_mul.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_irq_mapper.sv
    Info (12023): Found entity 1: matrix_mul_irq_mapper File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v
    Info (12023): Found entity 1: matrix_mul_mm_interconnect_0 File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: matrix_mul_mm_interconnect_0_avalon_st_adapter File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: matrix_mul_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: matrix_mul_mm_interconnect_0_rsp_mux_001 File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file matrix_mul/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: matrix_mul_mm_interconnect_0_rsp_mux File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: matrix_mul_mm_interconnect_0_rsp_demux_001 File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: matrix_mul_mm_interconnect_0_cmd_mux_001 File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: matrix_mul_mm_interconnect_0_cmd_mux File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: matrix_mul_mm_interconnect_0_cmd_demux_001 File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: matrix_mul_mm_interconnect_0_cmd_demux File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: matrix_mul_mm_interconnect_0_router_003_default_decode File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: matrix_mul_mm_interconnect_0_router_003 File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: matrix_mul_mm_interconnect_0_router_002_default_decode File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: matrix_mul_mm_interconnect_0_router_002 File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: matrix_mul_mm_interconnect_0_router_001_default_decode File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: matrix_mul_mm_interconnect_0_router_001 File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: matrix_mul_mm_interconnect_0_router_default_decode File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: matrix_mul_mm_interconnect_0_router File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 5 design units, including 5 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_uart_0.v
    Info (12023): Found entity 1: matrix_mul_uart_0_tx File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_uart_0.v Line: 21
    Info (12023): Found entity 2: matrix_mul_uart_0_rx_stimulus_source File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_uart_0.v Line: 194
    Info (12023): Found entity 3: matrix_mul_uart_0_rx File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_uart_0.v Line: 288
    Info (12023): Found entity 4: matrix_mul_uart_0_regs File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_uart_0.v Line: 547
    Info (12023): Found entity 5: matrix_mul_uart_0 File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_uart_0.v Line: 793
Info (12021): Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_onchip_memory2_0.v
    Info (12023): Found entity 1: matrix_mul_onchip_memory2_0 File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0.v
    Info (12023): Found entity 1: matrix_mul_nios2_gen2_0 File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: matrix_mul_nios2_gen2_0_cpu_register_bank_a_module File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: matrix_mul_nios2_gen2_0_cpu_register_bank_b_module File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: matrix_mul_nios2_gen2_0_cpu_nios2_oci_break File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: matrix_mul_nios2_gen2_0_cpu_nios2_oci_xbrk File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: matrix_mul_nios2_gen2_0_cpu_nios2_oci_itrace File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: matrix_mul_nios2_gen2_0_cpu_nios2_oci_td_mode File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: matrix_mul_nios2_gen2_0_cpu_nios2_oci_dtrace File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: matrix_mul_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: matrix_mul_nios2_gen2_0_cpu_nios2_oci_pib File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: matrix_mul_nios2_gen2_0_cpu_nios2_oci_im File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: matrix_mul_nios2_gen2_0_cpu_nios2_performance_monitors File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: matrix_mul_nios2_gen2_0_cpu_nios2_ocimem File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: matrix_mul_nios2_gen2_0_cpu_nios2_oci File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: matrix_mul_nios2_gen2_0_cpu File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: matrix_mul_nios2_gen2_0_cpu_debug_slave_tck File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: matrix_mul_nios2_gen2_0_cpu_test_bench File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12127): Elaborating entity "matrix_mul" for the top level hierarchy
Info (12128): Elaborating entity "matrix_mul_nios2_gen2_0" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/matrix_mul.v Line: 77
Info (12128): Elaborating entity "matrix_mul_nios2_gen2_0_cpu" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "matrix_mul_nios2_gen2_0_cpu_test_bench" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_test_bench:the_matrix_mul_nios2_gen2_0_cpu_test_bench" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "matrix_mul_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_register_bank_a_module:matrix_mul_nios2_gen2_0_cpu_register_bank_a" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_register_bank_a_module:matrix_mul_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_register_bank_a_module:matrix_mul_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_register_bank_a_module:matrix_mul_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_register_bank_a_module:matrix_mul_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "matrix_mul_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_register_bank_b_module:matrix_mul_nios2_gen2_0_cpu_register_bank_b" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "matrix_mul_nios2_gen2_0_cpu_nios2_oci" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "matrix_mul_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_break:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_break" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "matrix_mul_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_xbrk:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_xbrk" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_dbrk" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "matrix_mul_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_itrace:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_itrace" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "matrix_mul_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_dtrace:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_dtrace" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "matrix_mul_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_dtrace:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_dtrace|matrix_mul_nios2_gen2_0_cpu_nios2_oci_td_mode:matrix_mul_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "matrix_mul_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo|matrix_mul_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo|matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo|matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "matrix_mul_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_pib:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_pib" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "matrix_mul_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_oci_im:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci_im" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg:the_matrix_mul_nios2_gen2_0_cpu_nios2_avalon_reg" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "matrix_mul_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem|matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module:matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem|matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module:matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem|matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module:matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem|matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module:matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_nios2_ocimem:the_matrix_mul_nios2_gen2_0_cpu_nios2_ocimem|matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram_module:matrix_mul_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "matrix_mul_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_tck:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_tck" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_sysclk" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:matrix_mul_nios2_gen2_0_cpu_debug_slave_phy" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:matrix_mul_nios2_gen2_0_cpu_debug_slave_phy" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:matrix_mul_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:matrix_mul_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:matrix_mul_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:matrix_mul_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:matrix_mul_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "matrix_mul_nios2_gen2_0:nios2_gen2_0|matrix_mul_nios2_gen2_0_cpu:cpu|matrix_mul_nios2_gen2_0_cpu_nios2_oci:the_matrix_mul_nios2_gen2_0_cpu_nios2_oci|matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper:the_matrix_mul_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:matrix_mul_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "matrix_mul_onchip_memory2_0" for hierarchy "matrix_mul_onchip_memory2_0:onchip_memory2_0" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/matrix_mul.v Line: 91
Info (12128): Elaborating entity "altsyncram" for hierarchy "matrix_mul_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "matrix_mul_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "matrix_mul_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "matrix_mul_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "8192"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5gh1.tdf
    Info (12023): Found entity 1: altsyncram_5gh1 File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/db/altsyncram_5gh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5gh1" for hierarchy "matrix_mul_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5gh1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "matrix_mul_uart_0" for hierarchy "matrix_mul_uart_0:uart_0" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/matrix_mul.v Line: 106
Info (12128): Elaborating entity "matrix_mul_uart_0_tx" for hierarchy "matrix_mul_uart_0:uart_0|matrix_mul_uart_0_tx:the_matrix_mul_uart_0_tx" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_uart_0.v Line: 867
Info (12128): Elaborating entity "matrix_mul_uart_0_rx" for hierarchy "matrix_mul_uart_0:uart_0|matrix_mul_uart_0_rx:the_matrix_mul_uart_0_rx" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_uart_0.v Line: 885
Info (12128): Elaborating entity "matrix_mul_uart_0_rx_stimulus_source" for hierarchy "matrix_mul_uart_0:uart_0|matrix_mul_uart_0_rx:the_matrix_mul_uart_0_rx|matrix_mul_uart_0_rx_stimulus_source:the_matrix_mul_uart_0_rx_stimulus_source" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_uart_0.v Line: 366
Info (12128): Elaborating entity "matrix_mul_uart_0_regs" for hierarchy "matrix_mul_uart_0:uart_0|matrix_mul_uart_0_regs:the_matrix_mul_uart_0_regs" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_uart_0.v Line: 916
Info (12128): Elaborating entity "matrix_mul_mm_interconnect_0" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/matrix_mul.v Line: 145
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v Line: 358
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v Line: 418
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v Line: 482
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v Line: 546
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v Line: 610
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v Line: 691
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v Line: 772
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v Line: 856
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v Line: 897
Info (12128): Elaborating entity "matrix_mul_mm_interconnect_0_router" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router:router" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v Line: 1163
Info (12128): Elaborating entity "matrix_mul_mm_interconnect_0_router_default_decode" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router:router|matrix_mul_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router.sv Line: 181
Info (12128): Elaborating entity "matrix_mul_mm_interconnect_0_router_001" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router_001:router_001" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v Line: 1179
Info (12128): Elaborating entity "matrix_mul_mm_interconnect_0_router_001_default_decode" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router_001:router_001|matrix_mul_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "matrix_mul_mm_interconnect_0_router_002" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router_002:router_002" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v Line: 1195
Info (12128): Elaborating entity "matrix_mul_mm_interconnect_0_router_002_default_decode" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router_002:router_002|matrix_mul_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "matrix_mul_mm_interconnect_0_router_003" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router_003:router_003" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v Line: 1211
Info (12128): Elaborating entity "matrix_mul_mm_interconnect_0_router_003_default_decode" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_router_003:router_003|matrix_mul_mm_interconnect_0_router_003_default_decode:the_default_decode" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "matrix_mul_mm_interconnect_0_cmd_demux" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v Line: 1256
Info (12128): Elaborating entity "matrix_mul_mm_interconnect_0_cmd_demux_001" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v Line: 1279
Info (12128): Elaborating entity "matrix_mul_mm_interconnect_0_cmd_mux" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v Line: 1302
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "matrix_mul_mm_interconnect_0_cmd_mux_001" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v Line: 1319
Info (12128): Elaborating entity "matrix_mul_mm_interconnect_0_rsp_demux_001" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v Line: 1382
Info (12128): Elaborating entity "matrix_mul_mm_interconnect_0_rsp_mux" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v Line: 1434
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_rsp_mux.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "matrix_mul_mm_interconnect_0_rsp_mux_001" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v Line: 1457
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "matrix_mul_mm_interconnect_0_avalon_st_adapter" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0.v Line: 1486
Info (12128): Elaborating entity "matrix_mul_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "matrix_mul_mm_interconnect_0:mm_interconnect_0|matrix_mul_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|matrix_mul_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "matrix_mul_irq_mapper" for hierarchy "matrix_mul_irq_mapper:irq_mapper" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/matrix_mul.v Line: 152
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/matrix_mul.v Line: 215
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/altera_reset_controller.v Line: 220
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.05.29.11:02:02 Progress: Loading sld18f6fa4e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld18f6fa4e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/db/ip/sld18f6fa4e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/db/ip/sld18f6fa4e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/matrix_mul/synthesis/submodules/matrix_mul_nios2_gen2_0_cpu.v Line: 3500
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/output_files/matrix_mul.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1752 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 1618 logic cells
    Info (21064): Implemented 128 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4890 megabytes
    Info: Processing ended: Wed May 29 11:02:14 2019
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:45


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Tech/e-YSIP/robot_design_using_FPGA/Matrix_multiplication/output_files/matrix_mul.map.smsg.


