// Seed: 1852707769
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_5;
  logic id_6;
  always @(negedge id_1 or posedge id_6) $unsigned(84);
  ;
  wire id_7;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    output wand id_2
);
  assign id_2 = -1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_4 = 32'd10,
    parameter id_6 = 32'd28,
    parameter id_8 = 32'd39
) (
    input wand id_0,
    input tri0 id_1,
    output tri1 id_2,
    input uwire id_3,
    input supply0 _id_4,
    output tri id_5,
    output tri1 _id_6
    , id_14,
    output wor id_7,
    input wor _id_8,
    output supply1 id_9,
    input tri id_10,
    input tri1 id_11,
    input supply1 id_12
);
  logic [(  id_6  ) : -1  ==?  1] id_15[id_4 : id_8];
  and primCall (id_2, id_1, id_11, id_3, id_0, id_10, id_12, id_15, id_14);
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
