`timescale 1ns / 1ps
module tb_dff_syncres;
    reg clk, sync_reset, d;
    wire q;
    
    dff_syncres uut(.clk(clk),.sync_reset(sync_reset),.d(d),.q(q));
    
    initial begin
        $dumpfile("tb_dff_syncres.vcd");
        $dumpvars(0,tb_dff_syncres);
        clk = 0; sync_reset = 1; d = 0;
        #3000 $finish;
    end
    
    always #10 clk = ~clk;
    always #23 d = ~d;
    always #547 sync_reset = ~sync_reset;
endmodule
