{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 11:32:59 2011 " "Info: Processing started: Sun May 15 11:32:59 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off M3 -c M3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off M3 -c M3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file m3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 M3 " "Info: Found entity 1: M3" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/led.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fpga_if/led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_demo " "Info: Found entity 1: led_demo" {  } { { "FPGA_IF/led.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/led.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/led_pwm_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fpga_if/led_pwm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_pwm_gen " "Info: Found entity 1: led_pwm_gen" {  } { { "FPGA_IF/led_pwm_gen.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/led_pwm_gen.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/led_clk_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fpga_if/led_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_clk_gen " "Info: Found entity 1: led_clk_gen" {  } { { "FPGA_IF/led_clk_gen.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/led_clk_gen.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fpga_if/seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_test " "Info: Found entity 1: seg_test" {  } { { "FPGA_IF/seg.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/seg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/dotmatrix.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fpga_if/dotmatrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 dotmatrix_test " "Info: Found entity 1: dotmatrix_test" {  } { { "FPGA_IF/dotmatrix.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/dotmatrix.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/dot_disp.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fpga_if/dot_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 dot_disp " "Info: Found entity 1: dot_disp" {  } { { "FPGA_IF/dot_disp.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/dot_disp.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/lcd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fpga_if/lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_demo " "Info: Found entity 1: lcd_demo" {  } { { "FPGA_IF/lcd.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/lcd.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/logic_out.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fpga_if/logic_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Logic_out " "Info: Found entity 1: Logic_out" {  } { { "FPGA_IF/logic_out.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/logic_out.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/clk_div_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fpga_if/clk_div_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_div_gen " "Info: Found entity 1: CLK_div_gen" {  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/CLK_div_gen.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/data_cont.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fpga_if/data_cont.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_CONT " "Info: Found entity 1: data_CONT" {  } { { "FPGA_IF/data_CONT.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/data_CONT.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "host_if/host_io.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file host_if/host_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 host_io " "Info: Found entity 1: host_io" {  } { { "Host_IF/host_io.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/Host_IF/host_io.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "host_if/host_itf.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file host_if/host_itf.v" { { "Info" "ISGN_ENTITY_NAME" "1 host_itf1 " "Info: Found entity 1: host_itf1" {  } { { "Host_IF/host_itf.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/Host_IF/host_itf.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "host_if/host_itf.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file host_if/host_itf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 host_itf-a " "Info: Found design unit 1: host_itf-a" {  } { { "Host_IF/host_itf.vhd" "" { Text "D:/ESD2011/SM3_M3_FPGA/Host_IF/host_itf.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 host_itf " "Info: Found entity 1: host_itf" {  } { { "Host_IF/host_itf.vhd" "" { Text "D:/ESD2011/SM3_M3_FPGA/Host_IF/host_itf.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "M3 " "Info: Elaborating entity \"M3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SRAM_nOE " "Warning: Pin \"SRAM_nOE\" is missing source" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 360 64 240 376 "SRAM_nOE" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SRAM_nWE " "Warning: Pin \"SRAM_nWE\" is missing source" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 376 64 240 392 "SRAM_nWE" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SRAM_nCS " "Warning: Pin \"SRAM_nCS\" is missing source" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 344 64 240 360 "SRAM_nCS" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SRAM_ADDR\[17..0\] " "Warning: Pin \"SRAM_ADDR\[17..0\]\" is missing source" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SRAM_DATA\[15..0\] " "Warning: Pin \"SRAM_DATA\[15..0\]\" is missing source" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "M_nRESET " "Warning: Pin \"M_nRESET\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { -40 24 192 -24 "M_nRESET" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "XCLKOUT " "Warning: Pin \"XCLKOUT\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 296 24 192 312 "XCLKOUT" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "CPLD_8 " "Warning: Pin \"CPLD_8\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { -104 24 192 -88 "CPLD_8" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "CPLD_1 " "Warning: Pin \"CPLD_1\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { -72 24 192 -56 "CPLD_1" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "XEINT8 " "Warning: Pin \"XEINT8\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 0 24 192 16 "XEINT8" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "STEP_A " "Warning: Pin \"STEP_A\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 528 24 192 544 "STEP_A" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "STEP_nA " "Warning: Pin \"STEP_nA\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 544 24 192 560 "STEP_nA" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "STEP_B " "Warning: Pin \"STEP_B\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 560 24 192 576 "STEP_B" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "STEP_nB " "Warning: Pin \"STEP_nB\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 576 24 192 592 "STEP_nB" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "GPJ4_0 " "Warning: Pin \"GPJ4_0\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 16 24 192 32 "GPJ4_0" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "GPJ4_1 " "Warning: Pin \"GPJ4_1\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 32 24 192 48 "GPJ4_1" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "GPJ4_2 " "Warning: Pin \"GPJ4_2\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 48 24 192 64 "GPJ4_2" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "GPJ4_3 " "Warning: Pin \"GPJ4_3\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 64 24 192 80 "GPJ4_3" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "GPJ4_4 " "Warning: Pin \"GPJ4_4\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 80 24 192 96 "GPJ4_4" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "GPJ1_5 " "Warning: Pin \"GPJ1_5\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 96 24 192 112 "GPJ1_5" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_DOUT " "Warning: Pin \"SPI_DOUT\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 840 24 192 856 "SPI_DOUT" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_DIN " "Warning: Pin \"SPI_DIN\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 856 24 192 872 "SPI_DIN" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_SCLK " "Warning: Pin \"SPI_SCLK\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 872 24 192 888 "SPI_SCLK" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_DA_CS " "Warning: Pin \"SPI_DA_CS\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 808 24 192 824 "SPI_DA_CS" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_AD_CS " "Warning: Pin \"SPI_AD_CS\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 824 24 192 840 "SPI_AD_CS" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_CONT data_CONT:inst5 " "Info: Elaborating entity \"data_CONT\" for hierarchy \"data_CONT:inst5\"" {  } { { "M3.bdf" "inst5" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 200 1000 1232 584 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_div_gen CLK_div_gen:inst2 " "Info: Elaborating entity \"CLK_div_gen\" for hierarchy \"CLK_div_gen:inst2\"" {  } { { "M3.bdf" "inst2" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 248 472 640 344 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "host_itf host_itf:inst1 " "Info: Elaborating entity \"host_itf\" for hierarchy \"host_itf:inst1\"" {  } { { "M3.bdf" "inst1" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { -56 472 704 200 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "x8800_0090 host_itf.vhd(76) " "Warning (10541): VHDL Signal Declaration warning at host_itf.vhd(76): used implicit default value for signal \"x8800_0090\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Host_IF/host_itf.vhd" "" { Text "D:/ESD2011/SM3_M3_FPGA/Host_IF/host_itf.vhd" 76 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "host_io host_io:inst " "Info: Elaborating entity \"host_io\" for hierarchy \"host_io:inst\"" {  } { { "M3.bdf" "inst" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { -200 472 640 -72 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_demo lcd_demo:inst8 " "Info: Elaborating entity \"lcd_demo\" for hierarchy \"lcd_demo:inst8\"" {  } { { "M3.bdf" "inst8" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 920 472 656 1144 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_test seg_test:inst4 " "Info: Elaborating entity \"seg_test\" for hierarchy \"seg_test:inst4\"" {  } { { "M3.bdf" "inst4" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 560 472 624 784 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dotmatrix_test dotmatrix_test:inst6 " "Info: Elaborating entity \"dotmatrix_test\" for hierarchy \"dotmatrix_test:inst6\"" {  } { { "M3.bdf" "inst6" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 800 472 624 896 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot_disp dotmatrix_test:inst6\|dot_disp:b1 " "Info: Elaborating entity \"dot_disp\" for hierarchy \"dotmatrix_test:inst6\|dot_disp:b1\"" {  } { { "FPGA_IF/dotmatrix.v" "b1" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/dotmatrix.v" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_demo led_demo:inst3 " "Info: Elaborating entity \"led_demo\" for hierarchy \"led_demo:inst3\"" {  } { { "M3.bdf" "inst3" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 472 624 504 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_clk_gen led_demo:inst3\|led_clk_gen:b1 " "Info: Elaborating entity \"led_clk_gen\" for hierarchy \"led_demo:inst3\|led_clk_gen:b1\"" {  } { { "FPGA_IF/led.v" "b1" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/led.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_pwm_gen led_demo:inst3\|led_pwm_gen:b2 " "Info: Elaborating entity \"led_pwm_gen\" for hierarchy \"led_demo:inst3\|led_pwm_gen:b2\"" {  } { { "FPGA_IF/led.v" "b2" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/led.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "FPGA_IF/dot_disp.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/dot_disp.v" 26 -1 0 } } { "FPGA_IF/led_clk_gen.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/led_clk_gen.v" 7 -1 0 } } { "Host_IF/host_itf.vhd" "" { Text "D:/ESD2011/SM3_M3_FPGA/Host_IF/host_itf.vhd" 90 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_nOE GND " "Warning (13410): Pin \"SRAM_nOE\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 360 64 240 376 "SRAM_nOE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_nWE GND " "Warning (13410): Pin \"SRAM_nWE\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 376 64 240 392 "SRAM_nWE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_nCS GND " "Warning (13410): Pin \"SRAM_nCS\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 344 64 240 360 "SRAM_nCS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Warning (13410): Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Warning (13410): Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Warning (13410): Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Warning (13410): Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Warning (13410): Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Warning (13410): Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Warning (13410): Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Warning (13410): Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Warning (13410): Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Warning (13410): Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Warning (13410): Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Warning (13410): Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Warning (13410): Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Warning (13410): Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Warning (13410): Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Warning (13410): Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Warning (13410): Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Warning (13410): Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_DATA\[15\] GND " "Warning (13410): Pin \"SRAM_DATA\[15\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_DATA\[14\] GND " "Warning (13410): Pin \"SRAM_DATA\[14\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_DATA\[13\] GND " "Warning (13410): Pin \"SRAM_DATA\[13\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_DATA\[12\] GND " "Warning (13410): Pin \"SRAM_DATA\[12\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_DATA\[11\] GND " "Warning (13410): Pin \"SRAM_DATA\[11\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_DATA\[10\] GND " "Warning (13410): Pin \"SRAM_DATA\[10\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_DATA\[9\] GND " "Warning (13410): Pin \"SRAM_DATA\[9\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_DATA\[8\] GND " "Warning (13410): Pin \"SRAM_DATA\[8\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_DATA\[7\] GND " "Warning (13410): Pin \"SRAM_DATA\[7\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_DATA\[6\] GND " "Warning (13410): Pin \"SRAM_DATA\[6\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_DATA\[5\] GND " "Warning (13410): Pin \"SRAM_DATA\[5\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_DATA\[4\] GND " "Warning (13410): Pin \"SRAM_DATA\[4\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_DATA\[3\] GND " "Warning (13410): Pin \"SRAM_DATA\[3\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_DATA\[2\] GND " "Warning (13410): Pin \"SRAM_DATA\[2\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_DATA\[1\] GND " "Warning (13410): Pin \"SRAM_DATA\[1\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_DATA\[0\] GND " "Warning (13410): Pin \"SRAM_DATA\[0\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 9 " "Info: 9 registers lost all their fanouts during netlist optimizations. The first 9 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_demo:inst8\|lcd_routine~9 " "Info: Register \"lcd_demo:inst8\|lcd_routine~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_demo:inst8\|lcd_routine~10 " "Info: Register \"lcd_demo:inst8\|lcd_routine~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_demo:inst8\|lcd_routine~11 " "Info: Register \"lcd_demo:inst8\|lcd_routine~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "led_demo:inst3\|led_clk_gen:b1\|clk_cnt\[2\] " "Info: Register \"led_demo:inst3\|led_clk_gen:b1\|clk_cnt\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "led_demo:inst3\|led_clk_gen:b1\|clk_cnt\[3\] " "Info: Register \"led_demo:inst3\|led_clk_gen:b1\|clk_cnt\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "led_demo:inst3\|led_clk_gen:b1\|clk_cnt\[4\] " "Info: Register \"led_demo:inst3\|led_clk_gen:b1\|clk_cnt\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "led_demo:inst3\|led_clk_gen:b1\|clk_cnt\[5\] " "Info: Register \"led_demo:inst3\|led_clk_gen:b1\|clk_cnt\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "led_demo:inst3\|led_clk_gen:b1\|clk_cnt\[6\] " "Info: Register \"led_demo:inst3\|led_clk_gen:b1\|clk_cnt\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "led_demo:inst3\|led_clk_gen:b1\|clk_cnt\[7\] " "Info: Register \"led_demo:inst3\|led_clk_gen:b1\|clk_cnt\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Warning: Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XM0_ADDR\[20\] " "Warning (15610): No output dependent on input pin \"XM0_ADDR\[20\]\"" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 192 24 192 208 "XM0_ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M_nRESET " "Warning (15610): No output dependent on input pin \"M_nRESET\"" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { -40 24 192 -24 "M_nRESET" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XCLKOUT " "Warning (15610): No output dependent on input pin \"XCLKOUT\"" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 296 24 192 312 "XCLKOUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPLD_8 " "Warning (15610): No output dependent on input pin \"CPLD_8\"" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { -104 24 192 -88 "CPLD_8" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPLD_1 " "Warning (15610): No output dependent on input pin \"CPLD_1\"" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { -72 24 192 -56 "CPLD_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XEINT8 " "Warning (15610): No output dependent on input pin \"XEINT8\"" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 0 24 192 16 "XEINT8" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STEP_A " "Warning (15610): No output dependent on input pin \"STEP_A\"" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 528 24 192 544 "STEP_A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STEP_nA " "Warning (15610): No output dependent on input pin \"STEP_nA\"" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 544 24 192 560 "STEP_nA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STEP_B " "Warning (15610): No output dependent on input pin \"STEP_B\"" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 560 24 192 576 "STEP_B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STEP_nB " "Warning (15610): No output dependent on input pin \"STEP_nB\"" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 576 24 192 592 "STEP_nB" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPJ4_0 " "Warning (15610): No output dependent on input pin \"GPJ4_0\"" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 16 24 192 32 "GPJ4_0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPJ4_1 " "Warning (15610): No output dependent on input pin \"GPJ4_1\"" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 32 24 192 48 "GPJ4_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPJ4_2 " "Warning (15610): No output dependent on input pin \"GPJ4_2\"" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 48 24 192 64 "GPJ4_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPJ4_3 " "Warning (15610): No output dependent on input pin \"GPJ4_3\"" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 64 24 192 80 "GPJ4_3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPJ4_4 " "Warning (15610): No output dependent on input pin \"GPJ4_4\"" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 80 24 192 96 "GPJ4_4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPJ1_5 " "Warning (15610): No output dependent on input pin \"GPJ1_5\"" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 96 24 192 112 "GPJ1_5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_DOUT " "Warning (15610): No output dependent on input pin \"SPI_DOUT\"" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 840 24 192 856 "SPI_DOUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_DIN " "Warning (15610): No output dependent on input pin \"SPI_DIN\"" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 856 24 192 872 "SPI_DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_SCLK " "Warning (15610): No output dependent on input pin \"SPI_SCLK\"" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 872 24 192 888 "SPI_SCLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_DA_CS " "Warning (15610): No output dependent on input pin \"SPI_DA_CS\"" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 808 24 192 824 "SPI_DA_CS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_AD_CS " "Warning (15610): No output dependent on input pin \"SPI_AD_CS\"" {  } { { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 824 24 192 840 "SPI_AD_CS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1450 " "Info: Implemented 1450 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "71 " "Info: Implemented 71 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "92 " "Info: Implemented 92 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1271 " "Info: Implemented 1271 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "292 " "Info: Peak virtual memory: 292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 11:33:05 2011 " "Info: Processing ended: Sun May 15 11:33:05 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 86 s " "Info: Quartus II Flow was successful. 0 errors, 86 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 11:33:06 2011 " "Info: Processing started: Sun May 15 11:33:06 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off M3 -c M3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off M3 -c M3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "M3 EP2C8F256C8 " "Info: Selected device EP2C8F256C8 for design \"M3\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5F256C8 " "Info: Device EP2C5F256C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5F256I8 " "Info: Device EP2C5F256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5AF256I8 " "Info: Device EP2C5AF256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8F256I8 " "Info: Device EP2C8F256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8AF256I8 " "Info: Device EP2C8AF256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF256C8 " "Info: Device EP2C15AF256C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF256I8 " "Info: Device EP2C15AF256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256C8 " "Info: Device EP2C20F256C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256I8 " "Info: Device EP2C20F256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20AF256I8 " "Info: Device EP2C20AF256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Info: Pin ~ASDO~ is reserved at location C3" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 2235 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Info: Pin ~nCSO~ is reserved at location F4" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 2236 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "59 179 " "Critical Warning: No exact pin location assignment(s) for 59 pins of 179 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XM0_ADDR\[20\] " "Info: Pin XM0_ADDR\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { XM0_ADDR[20] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 192 24 192 208 "XM0_ADDR" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { XM0_ADDR[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 64 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_nOE " "Info: Pin SRAM_nOE not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_nOE } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 360 64 240 376 "SRAM_nOE" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_nOE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 184 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_nWE " "Info: Pin SRAM_nWE not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_nWE } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 376 64 240 392 "SRAM_nWE" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_nWE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 185 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_nCS " "Info: Pin SRAM_nCS not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_nCS } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 344 64 240 360 "SRAM_nCS" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_nCS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 186 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[17\] " "Info: Pin SRAM_ADDR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[17] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 140 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[16\] " "Info: Pin SRAM_ADDR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[16] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 141 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[15\] " "Info: Pin SRAM_ADDR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[15] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 142 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[14\] " "Info: Pin SRAM_ADDR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[14] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 143 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[13\] " "Info: Pin SRAM_ADDR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[13] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 144 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[12\] " "Info: Pin SRAM_ADDR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[12] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 145 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[11\] " "Info: Pin SRAM_ADDR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[11] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 146 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[10\] " "Info: Pin SRAM_ADDR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[10] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 147 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[9\] " "Info: Pin SRAM_ADDR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[9] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 148 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[8\] " "Info: Pin SRAM_ADDR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[8] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 149 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[7\] " "Info: Pin SRAM_ADDR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[7] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 150 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[6\] " "Info: Pin SRAM_ADDR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[6] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 151 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[5\] " "Info: Pin SRAM_ADDR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[5] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 152 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[4\] " "Info: Pin SRAM_ADDR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[4] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 153 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[3\] " "Info: Pin SRAM_ADDR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[3] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 154 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[2\] " "Info: Pin SRAM_ADDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[2] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 155 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[1\] " "Info: Pin SRAM_ADDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[1] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 156 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[0\] " "Info: Pin SRAM_ADDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_ADDR[0] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 157 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[15\] " "Info: Pin SRAM_DATA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_DATA[15] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 158 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[14\] " "Info: Pin SRAM_DATA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_DATA[14] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 159 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[13\] " "Info: Pin SRAM_DATA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_DATA[13] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 160 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[12\] " "Info: Pin SRAM_DATA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_DATA[12] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 161 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[11\] " "Info: Pin SRAM_DATA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_DATA[11] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 162 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[10\] " "Info: Pin SRAM_DATA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_DATA[10] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 163 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[9\] " "Info: Pin SRAM_DATA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_DATA[9] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 164 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[8\] " "Info: Pin SRAM_DATA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_DATA[8] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 165 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[7\] " "Info: Pin SRAM_DATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_DATA[7] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 166 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[6\] " "Info: Pin SRAM_DATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_DATA[6] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 167 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[5\] " "Info: Pin SRAM_DATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_DATA[5] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 168 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[4\] " "Info: Pin SRAM_DATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_DATA[4] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 169 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[3\] " "Info: Pin SRAM_DATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_DATA[3] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 170 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[2\] " "Info: Pin SRAM_DATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_DATA[2] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 171 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[1\] " "Info: Pin SRAM_DATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_DATA[1] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 172 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[0\] " "Info: Pin SRAM_DATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SRAM_DATA[0] } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 173 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_nRESET " "Info: Pin M_nRESET not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { M_nRESET } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { -40 24 192 -24 "M_nRESET" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_nRESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 187 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XCLKOUT " "Info: Pin XCLKOUT not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { XCLKOUT } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 296 24 192 312 "XCLKOUT" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { XCLKOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 188 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPLD_8 " "Info: Pin CPLD_8 not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { CPLD_8 } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { -104 24 192 -88 "CPLD_8" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPLD_8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 189 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPLD_1 " "Info: Pin CPLD_1 not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { CPLD_1 } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { -72 24 192 -56 "CPLD_1" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPLD_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 190 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XEINT8 " "Info: Pin XEINT8 not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { XEINT8 } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 0 24 192 16 "XEINT8" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { XEINT8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 191 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STEP_A " "Info: Pin STEP_A not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { STEP_A } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 528 24 192 544 "STEP_A" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { STEP_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 192 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STEP_nA " "Info: Pin STEP_nA not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { STEP_nA } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 544 24 192 560 "STEP_nA" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { STEP_nA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 193 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STEP_B " "Info: Pin STEP_B not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { STEP_B } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 560 24 192 576 "STEP_B" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { STEP_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 194 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STEP_nB " "Info: Pin STEP_nB not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { STEP_nB } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 576 24 192 592 "STEP_nB" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { STEP_nB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 195 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPJ4_0 " "Info: Pin GPJ4_0 not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPJ4_0 } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 16 24 192 32 "GPJ4_0" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPJ4_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 196 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPJ4_1 " "Info: Pin GPJ4_1 not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPJ4_1 } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 32 24 192 48 "GPJ4_1" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPJ4_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 197 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPJ4_2 " "Info: Pin GPJ4_2 not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPJ4_2 } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 48 24 192 64 "GPJ4_2" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPJ4_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 198 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPJ4_3 " "Info: Pin GPJ4_3 not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPJ4_3 } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 64 24 192 80 "GPJ4_3" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPJ4_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 199 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPJ4_4 " "Info: Pin GPJ4_4 not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPJ4_4 } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 80 24 192 96 "GPJ4_4" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPJ4_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 200 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPJ1_5 " "Info: Pin GPJ1_5 not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { GPJ1_5 } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 96 24 192 112 "GPJ1_5" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPJ1_5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 201 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_DOUT " "Info: Pin SPI_DOUT not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SPI_DOUT } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 840 24 192 856 "SPI_DOUT" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_DOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 202 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_DIN " "Info: Pin SPI_DIN not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SPI_DIN } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 856 24 192 872 "SPI_DIN" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_DIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 203 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_SCLK " "Info: Pin SPI_SCLK not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SPI_SCLK } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 872 24 192 888 "SPI_SCLK" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 204 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_DA_CS " "Info: Pin SPI_DA_CS not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SPI_DA_CS } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 808 24 192 824 "SPI_DA_CS" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_DA_CS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 205 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_AD_CS " "Info: Pin SPI_AD_CS not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { SPI_AD_CS } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 824 24 192 840 "SPI_AD_CS" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_AD_CS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 206 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XM0WEN " "Info: Pin XM0WEN not assigned to an exact location on the device" {  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { XM0WEN } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { 152 24 192 168 "XM0WEN" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { XM0WEN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 179 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "M3.sdc " "Info: Reading SDC File: 'M3.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "led_demo:inst3\|led_clk_gen:b1\|iclk " "Warning: Node: led_demo:inst3\|led_clk_gen:b1\|iclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "led_demo:inst3\|led_pwm_gen:b2\|fclk " "Warning: Node: led_demo:inst3\|led_pwm_gen:b2\|fclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "led_demo:inst3\|led_clk_gen:b1\|led_clk " "Warning: Node: led_demo:inst3\|led_clk_gen:b1\|led_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "led_demo:inst3\|led_clk_gen:b1\|clk_cnt\[1\] " "Warning: Node: led_demo:inst3\|led_clk_gen:b1\|clk_cnt\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_div_gen:inst2\|BCLK_1MHz " "Warning: Node: CLK_div_gen:inst2\|BCLK_1MHz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_div_gen:inst2\|BCLK_1KHz " "Warning: Node: CLK_div_gen:inst2\|BCLK_1KHz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dotmatrix_test:inst6\|clk_20h " "Warning: Node: dotmatrix_test:inst6\|clk_20h was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPLD_0 " "Warning: Node: CPLD_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_div_gen:inst2\|BCLK_3KHz " "Warning: Node: CLK_div_gen:inst2\|BCLK_3KHz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info: Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     FPGA_CLK " "Info:   10.000     FPGA_CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "led_demo:inst3\|led_clk_gen:b1\|iclk  " "Info: Automatically promoted node led_demo:inst3\|led_clk_gen:b1\|iclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "FPGA_IF/led_clk_gen.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/led_clk_gen.v" 7 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_demo:inst3|led_clk_gen:b1|iclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 330 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FPGA_CLK (placed in PIN H2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node FPGA_CLK (placed in PIN H2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_div_gen:inst2\|BCLK_1KHz " "Info: Destination node CLK_div_gen:inst2\|BCLK_1KHz" {  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/CLK_div_gen.v" 35 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_div_gen:inst2|BCLK_1KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 1043 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_div_gen:inst2\|BCLK_3KHz " "Info: Destination node CLK_div_gen:inst2\|BCLK_3KHz" {  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/CLK_div_gen.v" 51 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_div_gen:inst2|BCLK_3KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 1046 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_div_gen:inst2\|BCLK_1MHz " "Info: Destination node CLK_div_gen:inst2\|BCLK_1MHz" {  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/CLK_div_gen.v" 19 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_div_gen:inst2|BCLK_1MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 1040 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1/quartus/bin/pin_planner.ppl" { FPGA_CLK } } } { "c:/altera/10.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPGA_CLK" } } } } { "M3.bdf" "" { Schematic "D:/ESD2011/SM3_M3_FPGA/M3.bdf" { { -176 24 192 -160 "FPGA_CLK" "" } } } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 175 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_div_gen:inst2\|BCLK_1KHz  " "Info: Automatically promoted node CLK_div_gen:inst2\|BCLK_1KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_div_gen:inst2\|BCLK_1KHz~0 " "Info: Destination node CLK_div_gen:inst2\|BCLK_1KHz~0" {  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/CLK_div_gen.v" 35 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_div_gen:inst2|BCLK_1KHz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 1552 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dotmatrix_test:inst6\|clk_20h " "Info: Destination node dotmatrix_test:inst6\|clk_20h" {  } { { "FPGA_IF/dotmatrix.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/dotmatrix.v" 11 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dotmatrix_test:inst6|clk_20h } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 438 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/CLK_div_gen.v" 35 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_div_gen:inst2|BCLK_1KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 1043 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dotmatrix_test:inst6\|clk_20h  " "Info: Automatically promoted node dotmatrix_test:inst6\|clk_20h " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dotmatrix_test:inst6\|clk_20h~0 " "Info: Destination node dotmatrix_test:inst6\|clk_20h~0" {  } { { "FPGA_IF/dotmatrix.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/dotmatrix.v" 11 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dotmatrix_test:inst6|clk_20h~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 1711 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "FPGA_IF/dotmatrix.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/dotmatrix.v" 11 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dotmatrix_test:inst6|clk_20h } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 438 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "led_demo:inst3\|led_clk_gen:b1\|led_clk  " "Info: Automatically promoted node led_demo:inst3\|led_clk_gen:b1\|led_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_demo:inst3\|led_pwm_gen:b2\|fclk " "Info: Destination node led_demo:inst3\|led_pwm_gen:b2\|fclk" {  } { { "FPGA_IF/led_pwm_gen.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/led_pwm_gen.v" 6 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_demo:inst3|led_pwm_gen:b2|fclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 226 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "FPGA_IF/led_clk_gen.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/led_clk_gen.v" 3 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_demo:inst3|led_clk_gen:b1|led_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 329 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "led_demo:inst3\|led_clk_gen:b1\|clk_cnt\[1\]  " "Info: Automatically promoted node led_demo:inst3\|led_clk_gen:b1\|clk_cnt\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_demo:inst3\|led_clk_gen:b1\|clk_cnt\[1\]~1 " "Info: Destination node led_demo:inst3\|led_clk_gen:b1\|clk_cnt\[1\]~1" {  } { { "FPGA_IF/led_clk_gen.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/led_clk_gen.v" 14 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_demo:inst3|led_clk_gen:b1|clk_cnt[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 1736 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_demo:inst3\|led_clk_gen:b1\|led_clk " "Info: Destination node led_demo:inst3\|led_clk_gen:b1\|led_clk" {  } { { "FPGA_IF/led_clk_gen.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/led_clk_gen.v" 3 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_demo:inst3|led_clk_gen:b1|led_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 329 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "FPGA_IF/led_clk_gen.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/led_clk_gen.v" 14 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_demo:inst3|led_clk_gen:b1|clk_cnt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 251 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "led_demo:inst3\|led_pwm_gen:b2\|fclk  " "Info: Automatically promoted node led_demo:inst3\|led_pwm_gen:b2\|fclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_demo:inst3\|led_clk_gen:b1\|iclk " "Info: Destination node led_demo:inst3\|led_clk_gen:b1\|iclk" {  } { { "FPGA_IF/led_clk_gen.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/led_clk_gen.v" 7 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_demo:inst3|led_clk_gen:b1|iclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 330 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "FPGA_IF/led_pwm_gen.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/led_pwm_gen.v" 6 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_demo:inst3|led_pwm_gen:b2|fclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 226 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_div_gen:inst2\|BCLK_3KHz  " "Info: Automatically promoted node CLK_div_gen:inst2\|BCLK_3KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_div_gen:inst2\|BCLK_3KHz~0 " "Info: Destination node CLK_div_gen:inst2\|BCLK_3KHz~0" {  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/CLK_div_gen.v" 51 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_div_gen:inst2|BCLK_3KHz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 2012 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "D:/ESD2011/SM3_M3_FPGA/FPGA_IF/CLK_div_gen.v" 51 -1 0 } } { "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_div_gen:inst2|BCLK_3KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ESD2011/SM3_M3_FPGA/" { { 0 { 0 ""} 0 1046 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "59 unused 3.3V 22 37 0 " "Info: Number of I/O pins in group: 59 (unused VREF, 3.3V VCCIO, 22 input, 37 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 41 5 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 41 total pin(s) used --  5 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 38 9 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 38 total pin(s) used --  9 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 40 6 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y0 X22_Y9 " "Info: Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "108 " "Warning: Found 108 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[15\] 0 " "Info: Pin \"XM0_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[14\] 0 " "Info: Pin \"XM0_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[13\] 0 " "Info: Pin \"XM0_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[12\] 0 " "Info: Pin \"XM0_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[11\] 0 " "Info: Pin \"XM0_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[10\] 0 " "Info: Pin \"XM0_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[9\] 0 " "Info: Pin \"XM0_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[8\] 0 " "Info: Pin \"XM0_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[7\] 0 " "Info: Pin \"XM0_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[6\] 0 " "Info: Pin \"XM0_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[5\] 0 " "Info: Pin \"XM0_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[4\] 0 " "Info: Pin \"XM0_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[3\] 0 " "Info: Pin \"XM0_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[2\] 0 " "Info: Pin \"XM0_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[1\] 0 " "Info: Pin \"XM0_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[0\] 0 " "Info: Pin \"XM0_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_e 0 " "Info: Pin \"lcd_e\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_rs 0 " "Info: Pin \"lcd_rs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_rw 0 " "Info: Pin \"lcd_rw\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "piezo 0 " "Info: Pin \"piezo\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_nOE 0 " "Info: Pin \"SRAM_nOE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_nWE 0 " "Info: Pin \"SRAM_nWE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_nCS 0 " "Info: Pin \"SRAM_nCS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_d\[6\] 0 " "Info: Pin \"dot_d\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_d\[5\] 0 " "Info: Pin \"dot_d\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_d\[4\] 0 " "Info: Pin \"dot_d\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_d\[3\] 0 " "Info: Pin \"dot_d\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_d\[2\] 0 " "Info: Pin \"dot_d\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_d\[1\] 0 " "Info: Pin \"dot_d\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_d\[0\] 0 " "Info: Pin \"dot_d\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[9\] 0 " "Info: Pin \"dot_scan\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[8\] 0 " "Info: Pin \"dot_scan\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[7\] 0 " "Info: Pin \"dot_scan\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[6\] 0 " "Info: Pin \"dot_scan\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[5\] 0 " "Info: Pin \"dot_scan\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[4\] 0 " "Info: Pin \"dot_scan\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[3\] 0 " "Info: Pin \"dot_scan\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[2\] 0 " "Info: Pin \"dot_scan\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[1\] 0 " "Info: Pin \"dot_scan\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[0\] 0 " "Info: Pin \"dot_scan\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "key_scan\[3\] 0 " "Info: Pin \"key_scan\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "key_scan\[2\] 0 " "Info: Pin \"key_scan\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "key_scan\[1\] 0 " "Info: Pin \"key_scan\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "key_scan\[0\] 0 " "Info: Pin \"key_scan\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[7\] 0 " "Info: Pin \"lcd_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[6\] 0 " "Info: Pin \"lcd_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[5\] 0 " "Info: Pin \"lcd_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[4\] 0 " "Info: Pin \"lcd_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[3\] 0 " "Info: Pin \"lcd_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[2\] 0 " "Info: Pin \"lcd_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[1\] 0 " "Info: Pin \"lcd_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[0\] 0 " "Info: Pin \"lcd_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[7\] 0 " "Info: Pin \"led\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[6\] 0 " "Info: Pin \"led\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[5\] 0 " "Info: Pin \"led\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[4\] 0 " "Info: Pin \"led\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[3\] 0 " "Info: Pin \"led\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[2\] 0 " "Info: Pin \"led\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[1\] 0 " "Info: Pin \"led\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[0\] 0 " "Info: Pin \"led\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_com\[5\] 0 " "Info: Pin \"seg_com\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_com\[4\] 0 " "Info: Pin \"seg_com\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_com\[3\] 0 " "Info: Pin \"seg_com\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_com\[2\] 0 " "Info: Pin \"seg_com\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_com\[1\] 0 " "Info: Pin \"seg_com\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_com\[0\] 0 " "Info: Pin \"seg_com\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[7\] 0 " "Info: Pin \"seg_disp\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[6\] 0 " "Info: Pin \"seg_disp\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[5\] 0 " "Info: Pin \"seg_disp\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[4\] 0 " "Info: Pin \"seg_disp\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[3\] 0 " "Info: Pin \"seg_disp\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[2\] 0 " "Info: Pin \"seg_disp\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[1\] 0 " "Info: Pin \"seg_disp\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[0\] 0 " "Info: Pin \"seg_disp\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Info: Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Info: Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Info: Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Info: Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Info: Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Info: Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Info: Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Info: Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Info: Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Info: Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Info: Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Info: Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Info: Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Info: Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Info: Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Info: Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Info: Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Info: Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[15\] 0 " "Info: Pin \"SRAM_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[14\] 0 " "Info: Pin \"SRAM_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[13\] 0 " "Info: Pin \"SRAM_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[12\] 0 " "Info: Pin \"SRAM_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[11\] 0 " "Info: Pin \"SRAM_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[10\] 0 " "Info: Pin \"SRAM_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[9\] 0 " "Info: Pin \"SRAM_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[8\] 0 " "Info: Pin \"SRAM_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[7\] 0 " "Info: Pin \"SRAM_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[6\] 0 " "Info: Pin \"SRAM_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[5\] 0 " "Info: Pin \"SRAM_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[4\] 0 " "Info: Pin \"SRAM_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[3\] 0 " "Info: Pin \"SRAM_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[2\] 0 " "Info: Pin \"SRAM_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[1\] 0 " "Info: Pin \"SRAM_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[0\] 0 " "Info: Pin \"SRAM_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ESD2011/SM3_M3_FPGA/M3.fit.smsg " "Info: Generated suppressed messages file D:/ESD2011/SM3_M3_FPGA/M3.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "360 " "Info: Peak virtual memory: 360 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 11:33:12 2011 " "Info: Processing ended: Sun May 15 11:33:12 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 97 s " "Info: Quartus II Flow was successful. 0 errors, 97 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 11:33:13 2011 " "Info: Processing started: Sun May 15 11:33:13 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off M3 -c M3 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off M3 -c M3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Info: Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 11:33:14 2011 " "Info: Processing ended: Sun May 15 11:33:14 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 97 s " "Info: Quartus II Flow was successful. 0 errors, 97 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
