<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/mmhub_v1_7.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - mmhub_v1_7.c<span style="font-size: 80%;"> (source / <a href="mmhub_v1_7.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">289</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-30 20:32:10</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">23</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2019 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  */</a>
<a name="23"><span class="lineNum">      23 </span>            : #include &quot;amdgpu.h&quot;</a>
<a name="24"><span class="lineNum">      24 </span>            : #include &quot;amdgpu_ras.h&quot;</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &quot;mmhub_v1_7.h&quot;</a>
<a name="26"><span class="lineNum">      26 </span>            : </a>
<a name="27"><span class="lineNum">      27 </span>            : #include &quot;mmhub/mmhub_1_7_offset.h&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;mmhub/mmhub_1_7_sh_mask.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;vega10_enum.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : </a>
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;soc15_common.h&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &quot;soc15.h&quot;</a>
<a name="33"><span class="lineNum">      33 </span>            : </a>
<a name="34"><span class="lineNum">      34 </span>            : #define regVM_L2_CNTL3_DEFAULT  0x80100007</a>
<a name="35"><span class="lineNum">      35 </span>            : #define regVM_L2_CNTL4_DEFAULT  0x000000c1</a>
<a name="36"><span class="lineNum">      36 </span>            : </a>
<a name="37"><span class="lineNum">      37 </span><span class="lineNoCov">          0 : static u64 mmhub_v1_7_get_fb_location(struct amdgpu_device *adev)</span></a>
<a name="38"><span class="lineNum">      38 </span>            : {</a>
<a name="39"><span class="lineNum">      39 </span><span class="lineNoCov">          0 :         u64 base = RREG32_SOC15(MMHUB, 0, regMC_VM_FB_LOCATION_BASE);</span></a>
<a name="40"><span class="lineNum">      40 </span><span class="lineNoCov">          0 :         u64 top = RREG32_SOC15(MMHUB, 0, regMC_VM_FB_LOCATION_TOP);</span></a>
<a name="41"><span class="lineNum">      41 </span>            : </a>
<a name="42"><span class="lineNum">      42 </span><span class="lineNoCov">          0 :         base &amp;= MC_VM_FB_LOCATION_BASE__FB_BASE_MASK;</span></a>
<a name="43"><span class="lineNum">      43 </span><span class="lineNoCov">          0 :         base &lt;&lt;= 24;</span></a>
<a name="44"><span class="lineNum">      44 </span>            : </a>
<a name="45"><span class="lineNum">      45 </span><span class="lineNoCov">          0 :         top &amp;= MC_VM_FB_LOCATION_TOP__FB_TOP_MASK;</span></a>
<a name="46"><span class="lineNum">      46 </span><span class="lineNoCov">          0 :         top &lt;&lt;= 24;</span></a>
<a name="47"><span class="lineNum">      47 </span>            : </a>
<a name="48"><span class="lineNum">      48 </span><span class="lineNoCov">          0 :         adev-&gt;gmc.fb_start = base;</span></a>
<a name="49"><span class="lineNum">      49 </span><span class="lineNoCov">          0 :         adev-&gt;gmc.fb_end = top;</span></a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span><span class="lineNoCov">          0 :         return base;</span></a>
<a name="52"><span class="lineNum">      52 </span>            : }</a>
<a name="53"><span class="lineNum">      53 </span>            : </a>
<a name="54"><span class="lineNum">      54 </span><span class="lineNoCov">          0 : static void mmhub_v1_7_setup_vm_pt_regs(struct amdgpu_device *adev, uint32_t vmid,</span></a>
<a name="55"><span class="lineNum">      55 </span>            :                                 uint64_t page_table_base)</a>
<a name="56"><span class="lineNum">      56 </span>            : {</a>
<a name="57"><span class="lineNum">      57 </span><span class="lineNoCov">          0 :         struct amdgpu_vmhub *hub = &amp;adev-&gt;vmhub[AMDGPU_MMHUB_0];</span></a>
<a name="58"><span class="lineNum">      58 </span>            : </a>
<a name="59"><span class="lineNum">      59 </span><span class="lineNoCov">          0 :         WREG32_SOC15_OFFSET(MMHUB, 0, regVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32,</span></a>
<a name="60"><span class="lineNum">      60 </span>            :                         hub-&gt;ctx_addr_distance * vmid, lower_32_bits(page_table_base));</a>
<a name="61"><span class="lineNum">      61 </span>            : </a>
<a name="62"><span class="lineNum">      62 </span><span class="lineNoCov">          0 :         WREG32_SOC15_OFFSET(MMHUB, 0, regVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32,</span></a>
<a name="63"><span class="lineNum">      63 </span>            :                         hub-&gt;ctx_addr_distance * vmid, upper_32_bits(page_table_base));</a>
<a name="64"><span class="lineNum">      64 </span><span class="lineNoCov">          0 : }</span></a>
<a name="65"><span class="lineNum">      65 </span>            : </a>
<a name="66"><span class="lineNum">      66 </span><span class="lineNoCov">          0 : static void mmhub_v1_7_init_gart_aperture_regs(struct amdgpu_device *adev)</span></a>
<a name="67"><span class="lineNum">      67 </span>            : {</a>
<a name="68"><span class="lineNum">      68 </span>            :         uint64_t pt_base;</a>
<a name="69"><span class="lineNum">      69 </span>            : </a>
<a name="70"><span class="lineNum">      70 </span><span class="lineNoCov">          0 :         if (adev-&gt;gmc.pdb0_bo)</span></a>
<a name="71"><span class="lineNum">      71 </span><span class="lineNoCov">          0 :                 pt_base = amdgpu_gmc_pd_addr(adev-&gt;gmc.pdb0_bo);</span></a>
<a name="72"><span class="lineNum">      72 </span>            :         else</a>
<a name="73"><span class="lineNum">      73 </span><span class="lineNoCov">          0 :                 pt_base = amdgpu_gmc_pd_addr(adev-&gt;gart.bo);</span></a>
<a name="74"><span class="lineNum">      74 </span>            : </a>
<a name="75"><span class="lineNum">      75 </span><span class="lineNoCov">          0 :         mmhub_v1_7_setup_vm_pt_regs(adev, 0, pt_base);</span></a>
<a name="76"><span class="lineNum">      76 </span>            : </a>
<a name="77"><span class="lineNum">      77 </span>            :         /* If use GART for FB translation, vmid0 page table covers both</a>
<a name="78"><span class="lineNum">      78 </span>            :          * vram and system memory (gart)</a>
<a name="79"><span class="lineNum">      79 </span>            :          */</a>
<a name="80"><span class="lineNum">      80 </span><span class="lineNoCov">          0 :         if (adev-&gt;gmc.pdb0_bo) {</span></a>
<a name="81"><span class="lineNum">      81 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MMHUB, 0, regVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32,</span></a>
<a name="82"><span class="lineNum">      82 </span>            :                                 (u32)(adev-&gt;gmc.fb_start &gt;&gt; 12));</a>
<a name="83"><span class="lineNum">      83 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MMHUB, 0, regVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32,</span></a>
<a name="84"><span class="lineNum">      84 </span>            :                                 (u32)(adev-&gt;gmc.fb_start &gt;&gt; 44));</a>
<a name="85"><span class="lineNum">      85 </span>            : </a>
<a name="86"><span class="lineNum">      86 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MMHUB, 0, regVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32,</span></a>
<a name="87"><span class="lineNum">      87 </span>            :                                 (u32)(adev-&gt;gmc.gart_end &gt;&gt; 12));</a>
<a name="88"><span class="lineNum">      88 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MMHUB, 0, regVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32,</span></a>
<a name="89"><span class="lineNum">      89 </span>            :                                 (u32)(adev-&gt;gmc.gart_end &gt;&gt; 44));</a>
<a name="90"><span class="lineNum">      90 </span>            : </a>
<a name="91"><span class="lineNum">      91 </span>            :         } else {</a>
<a name="92"><span class="lineNum">      92 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MMHUB, 0, regVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32,</span></a>
<a name="93"><span class="lineNum">      93 </span>            :                                 (u32)(adev-&gt;gmc.gart_start &gt;&gt; 12));</a>
<a name="94"><span class="lineNum">      94 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MMHUB, 0, regVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32,</span></a>
<a name="95"><span class="lineNum">      95 </span>            :                                 (u32)(adev-&gt;gmc.gart_start &gt;&gt; 44));</a>
<a name="96"><span class="lineNum">      96 </span>            : </a>
<a name="97"><span class="lineNum">      97 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MMHUB, 0, regVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32,</span></a>
<a name="98"><span class="lineNum">      98 </span>            :                                 (u32)(adev-&gt;gmc.gart_end &gt;&gt; 12));</a>
<a name="99"><span class="lineNum">      99 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MMHUB, 0, regVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32,</span></a>
<a name="100"><span class="lineNum">     100 </span>            :                                 (u32)(adev-&gt;gmc.gart_end &gt;&gt; 44));</a>
<a name="101"><span class="lineNum">     101 </span>            :         }</a>
<a name="102"><span class="lineNum">     102 </span><span class="lineNoCov">          0 : }</span></a>
<a name="103"><span class="lineNum">     103 </span>            : </a>
<a name="104"><span class="lineNum">     104 </span><span class="lineNoCov">          0 : static void mmhub_v1_7_init_system_aperture_regs(struct amdgpu_device *adev)</span></a>
<a name="105"><span class="lineNum">     105 </span>            : {</a>
<a name="106"><span class="lineNum">     106 </span>            :         uint64_t value;</a>
<a name="107"><span class="lineNum">     107 </span>            :         uint32_t tmp;</a>
<a name="108"><span class="lineNum">     108 </span>            : </a>
<a name="109"><span class="lineNum">     109 </span>            :         /* Program the AGP BAR */</a>
<a name="110"><span class="lineNum">     110 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMC_VM_AGP_BASE, 0);</span></a>
<a name="111"><span class="lineNum">     111 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMC_VM_AGP_BOT, adev-&gt;gmc.agp_start &gt;&gt; 24);</span></a>
<a name="112"><span class="lineNum">     112 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMC_VM_AGP_TOP, adev-&gt;gmc.agp_end &gt;&gt; 24);</span></a>
<a name="113"><span class="lineNum">     113 </span>            : </a>
<a name="114"><span class="lineNum">     114 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev))</span></a>
<a name="115"><span class="lineNum">     115 </span>            :                 return;</a>
<a name="116"><span class="lineNum">     116 </span>            : </a>
<a name="117"><span class="lineNum">     117 </span>            :         /* Program the system aperture low logical page number. */</a>
<a name="118"><span class="lineNum">     118 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMC_VM_SYSTEM_APERTURE_LOW_ADDR,</span></a>
<a name="119"><span class="lineNum">     119 </span>            :                      min(adev-&gt;gmc.fb_start, adev-&gt;gmc.agp_start) &gt;&gt; 18);</a>
<a name="120"><span class="lineNum">     120 </span>            : </a>
<a name="121"><span class="lineNum">     121 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMC_VM_SYSTEM_APERTURE_HIGH_ADDR,</span></a>
<a name="122"><span class="lineNum">     122 </span>            :                      max(adev-&gt;gmc.fb_end, adev-&gt;gmc.agp_end) &gt;&gt; 18);</a>
<a name="123"><span class="lineNum">     123 </span>            : </a>
<a name="124"><span class="lineNum">     124 </span>            :         /* In the case squeezing vram into GART aperture, we don't use</a>
<a name="125"><span class="lineNum">     125 </span>            :          * FB aperture and AGP aperture. Disable them.</a>
<a name="126"><span class="lineNum">     126 </span>            :          */</a>
<a name="127"><span class="lineNum">     127 </span><span class="lineNoCov">          0 :         if (adev-&gt;gmc.pdb0_bo) {</span></a>
<a name="128"><span class="lineNum">     128 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MMHUB, 0, regMC_VM_AGP_BOT, 0xFFFFFF);</span></a>
<a name="129"><span class="lineNum">     129 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MMHUB, 0, regMC_VM_AGP_TOP, 0);</span></a>
<a name="130"><span class="lineNum">     130 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MMHUB, 0, regMC_VM_FB_LOCATION_TOP, 0);</span></a>
<a name="131"><span class="lineNum">     131 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MMHUB, 0, regMC_VM_FB_LOCATION_BASE, 0x00FFFFFF);</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MMHUB, 0, regMC_VM_SYSTEM_APERTURE_LOW_ADDR, 0x3FFFFFFF);</span></a>
<a name="133"><span class="lineNum">     133 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MMHUB, 0, regMC_VM_SYSTEM_APERTURE_HIGH_ADDR, 0);</span></a>
<a name="134"><span class="lineNum">     134 </span>            :         }</a>
<a name="135"><span class="lineNum">     135 </span>            : </a>
<a name="136"><span class="lineNum">     136 </span>            :         /* Set default page address. */</a>
<a name="137"><span class="lineNum">     137 </span><span class="lineNoCov">          0 :         value = amdgpu_gmc_vram_mc2pa(adev, adev-&gt;vram_scratch.gpu_addr);</span></a>
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB,</span></a>
<a name="139"><span class="lineNum">     139 </span>            :                      (u32)(value &gt;&gt; 12));</a>
<a name="140"><span class="lineNum">     140 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB,</span></a>
<a name="141"><span class="lineNum">     141 </span>            :                      (u32)(value &gt;&gt; 44));</a>
<a name="142"><span class="lineNum">     142 </span>            : </a>
<a name="143"><span class="lineNum">     143 </span>            :         /* Program &quot;protection fault&quot;. */</a>
<a name="144"><span class="lineNum">     144 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32,</span></a>
<a name="145"><span class="lineNum">     145 </span>            :                      (u32)(adev-&gt;dummy_page_addr &gt;&gt; 12));</a>
<a name="146"><span class="lineNum">     146 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32,</span></a>
<a name="147"><span class="lineNum">     147 </span>            :                      (u32)((u64)adev-&gt;dummy_page_addr &gt;&gt; 44));</a>
<a name="148"><span class="lineNum">     148 </span>            : </a>
<a name="149"><span class="lineNum">     149 </span><span class="lineNoCov">          0 :         tmp = RREG32_SOC15(MMHUB, 0, regVM_L2_PROTECTION_FAULT_CNTL2);</span></a>
<a name="150"><span class="lineNum">     150 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL2,</span></a>
<a name="151"><span class="lineNum">     151 </span>            :                             ACTIVE_PAGE_MIGRATION_PTE_READ_RETRY, 1);</a>
<a name="152"><span class="lineNum">     152 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regVM_L2_PROTECTION_FAULT_CNTL2, tmp);</span></a>
<a name="153"><span class="lineNum">     153 </span>            : }</a>
<a name="154"><span class="lineNum">     154 </span>            : </a>
<a name="155"><span class="lineNum">     155 </span><span class="lineNoCov">          0 : static void mmhub_v1_7_init_tlb_regs(struct amdgpu_device *adev)</span></a>
<a name="156"><span class="lineNum">     156 </span>            : {</a>
<a name="157"><span class="lineNum">     157 </span>            :         uint32_t tmp;</a>
<a name="158"><span class="lineNum">     158 </span>            : </a>
<a name="159"><span class="lineNum">     159 </span>            :         /* Setup TLB control */</a>
<a name="160"><span class="lineNum">     160 </span><span class="lineNoCov">          0 :         tmp = RREG32_SOC15(MMHUB, 0, regMC_VM_MX_L1_TLB_CNTL);</span></a>
<a name="161"><span class="lineNum">     161 </span>            : </a>
<a name="162"><span class="lineNum">     162 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 1);</span></a>
<a name="163"><span class="lineNum">     163 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, SYSTEM_ACCESS_MODE, 3);</span></a>
<a name="164"><span class="lineNum">     164 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL,</span></a>
<a name="165"><span class="lineNum">     165 </span>            :                             ENABLE_ADVANCED_DRIVER_MODEL, 1);</a>
<a name="166"><span class="lineNum">     166 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL,</span></a>
<a name="167"><span class="lineNum">     167 </span>            :                             SYSTEM_APERTURE_UNMAPPED_ACCESS, 0);</a>
<a name="168"><span class="lineNum">     168 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL,</span></a>
<a name="169"><span class="lineNum">     169 </span>            :                             MTYPE, MTYPE_UC);/* XXX for emulation. */</a>
<a name="170"><span class="lineNum">     170 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ATC_EN, 1);</span></a>
<a name="171"><span class="lineNum">     171 </span>            : </a>
<a name="172"><span class="lineNum">     172 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMC_VM_MX_L1_TLB_CNTL, tmp);</span></a>
<a name="173"><span class="lineNum">     173 </span><span class="lineNoCov">          0 : }</span></a>
<a name="174"><span class="lineNum">     174 </span>            : </a>
<a name="175"><span class="lineNum">     175 </span><span class="lineNoCov">          0 : static void mmhub_v1_7_init_cache_regs(struct amdgpu_device *adev)</span></a>
<a name="176"><span class="lineNum">     176 </span>            : {</a>
<a name="177"><span class="lineNum">     177 </span>            :         uint32_t tmp;</a>
<a name="178"><span class="lineNum">     178 </span>            : </a>
<a name="179"><span class="lineNum">     179 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev))</span></a>
<a name="180"><span class="lineNum">     180 </span>            :                 return;</a>
<a name="181"><span class="lineNum">     181 </span>            : </a>
<a name="182"><span class="lineNum">     182 </span>            :         /* Setup L2 cache */</a>
<a name="183"><span class="lineNum">     183 </span><span class="lineNoCov">          0 :         tmp = RREG32_SOC15(MMHUB, 0, regVM_L2_CNTL);</span></a>
<a name="184"><span class="lineNum">     184 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_CACHE, 1);</span></a>
<a name="185"><span class="lineNum">     185 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_FRAGMENT_PROCESSING, 1);</span></a>
<a name="186"><span class="lineNum">     186 </span>            :         /* XXX for emulation, Refer to closed source code.*/</a>
<a name="187"><span class="lineNum">     187 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, L2_PDE0_CACHE_TAG_GENERATION_MODE,</span></a>
<a name="188"><span class="lineNum">     188 </span>            :                             0);</a>
<a name="189"><span class="lineNum">     189 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, PDE_FAULT_CLASSIFICATION, 0);</span></a>
<a name="190"><span class="lineNum">     190 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, CONTEXT1_IDENTITY_ACCESS_MODE, 1);</span></a>
<a name="191"><span class="lineNum">     191 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, IDENTITY_MODE_FRAGMENT_SIZE, 0);</span></a>
<a name="192"><span class="lineNum">     192 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regVM_L2_CNTL, tmp);</span></a>
<a name="193"><span class="lineNum">     193 </span>            : </a>
<a name="194"><span class="lineNum">     194 </span><span class="lineNoCov">          0 :         tmp = RREG32_SOC15(MMHUB, 0, regVM_L2_CNTL2);</span></a>
<a name="195"><span class="lineNum">     195 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1);</span></a>
<a name="196"><span class="lineNum">     196 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_L2_CACHE, 1);</span></a>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regVM_L2_CNTL2, tmp);</span></a>
<a name="198"><span class="lineNum">     198 </span>            : </a>
<a name="199"><span class="lineNum">     199 </span><span class="lineNoCov">          0 :         tmp = regVM_L2_CNTL3_DEFAULT;</span></a>
<a name="200"><span class="lineNum">     200 </span><span class="lineNoCov">          0 :         if (adev-&gt;gmc.translate_further) {</span></a>
<a name="201"><span class="lineNum">     201 </span>            :                 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 12);</a>
<a name="202"><span class="lineNum">     202 </span>            :                 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3,</a>
<a name="203"><span class="lineNum">     203 </span>            :                                     L2_CACHE_BIGK_FRAGMENT_SIZE, 9);</a>
<a name="204"><span class="lineNum">     204 </span>            :         } else {</a>
<a name="205"><span class="lineNum">     205 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 9);</span></a>
<a name="206"><span class="lineNum">     206 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3,</span></a>
<a name="207"><span class="lineNum">     207 </span>            :                                     L2_CACHE_BIGK_FRAGMENT_SIZE, 6);</a>
<a name="208"><span class="lineNum">     208 </span>            :         }</a>
<a name="209"><span class="lineNum">     209 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regVM_L2_CNTL3, tmp);</span></a>
<a name="210"><span class="lineNum">     210 </span>            : </a>
<a name="211"><span class="lineNum">     211 </span><span class="lineNoCov">          0 :         tmp = regVM_L2_CNTL4_DEFAULT;</span></a>
<a name="212"><span class="lineNum">     212 </span><span class="lineNoCov">          0 :         if (adev-&gt;gmc.xgmi.connected_to_cpu) {</span></a>
<a name="213"><span class="lineNum">     213 </span>            :                 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL4,</a>
<a name="214"><span class="lineNum">     214 </span>            :                                     VMC_TAP_PDE_REQUEST_PHYSICAL, 1);</a>
<a name="215"><span class="lineNum">     215 </span>            :                 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL4,</a>
<a name="216"><span class="lineNum">     216 </span>            :                                     VMC_TAP_PTE_REQUEST_PHYSICAL, 1);</a>
<a name="217"><span class="lineNum">     217 </span>            :         } else {</a>
<a name="218"><span class="lineNum">     218 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL4,</span></a>
<a name="219"><span class="lineNum">     219 </span>            :                                     VMC_TAP_PDE_REQUEST_PHYSICAL, 0);</a>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL4,</span></a>
<a name="221"><span class="lineNum">     221 </span>            :                                     VMC_TAP_PTE_REQUEST_PHYSICAL, 0);</a>
<a name="222"><span class="lineNum">     222 </span>            :         }</a>
<a name="223"><span class="lineNum">     223 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regVM_L2_CNTL4, tmp);</span></a>
<a name="224"><span class="lineNum">     224 </span>            : }</a>
<a name="225"><span class="lineNum">     225 </span>            : </a>
<a name="226"><span class="lineNum">     226 </span><span class="lineNoCov">          0 : static void mmhub_v1_7_enable_system_domain(struct amdgpu_device *adev)</span></a>
<a name="227"><span class="lineNum">     227 </span>            : {</a>
<a name="228"><span class="lineNum">     228 </span>            :         uint32_t tmp;</a>
<a name="229"><span class="lineNum">     229 </span>            : </a>
<a name="230"><span class="lineNum">     230 </span><span class="lineNoCov">          0 :         tmp = RREG32_SOC15(MMHUB, 0, regVM_CONTEXT0_CNTL);</span></a>
<a name="231"><span class="lineNum">     231 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL, ENABLE_CONTEXT, 1);</span></a>
<a name="232"><span class="lineNum">     232 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL, PAGE_TABLE_DEPTH,</span></a>
<a name="233"><span class="lineNum">     233 </span>            :                         adev-&gt;gmc.vmid0_page_table_depth);</a>
<a name="234"><span class="lineNum">     234 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL, PAGE_TABLE_BLOCK_SIZE,</span></a>
<a name="235"><span class="lineNum">     235 </span>            :                         adev-&gt;gmc.vmid0_page_table_block_size);</a>
<a name="236"><span class="lineNum">     236 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL,</span></a>
<a name="237"><span class="lineNum">     237 </span>            :                             RETRY_PERMISSION_OR_INVALID_PAGE_FAULT, 0);</a>
<a name="238"><span class="lineNum">     238 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regVM_CONTEXT0_CNTL, tmp);</span></a>
<a name="239"><span class="lineNum">     239 </span><span class="lineNoCov">          0 : }</span></a>
<a name="240"><span class="lineNum">     240 </span>            : </a>
<a name="241"><span class="lineNum">     241 </span><span class="lineNoCov">          0 : static void mmhub_v1_7_disable_identity_aperture(struct amdgpu_device *adev)</span></a>
<a name="242"><span class="lineNum">     242 </span>            : {</a>
<a name="243"><span class="lineNum">     243 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev))</span></a>
<a name="244"><span class="lineNum">     244 </span>            :                 return;</a>
<a name="245"><span class="lineNum">     245 </span>            : </a>
<a name="246"><span class="lineNum">     246 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32,</span></a>
<a name="247"><span class="lineNum">     247 </span>            :                      0XFFFFFFFF);</a>
<a name="248"><span class="lineNum">     248 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32,</span></a>
<a name="249"><span class="lineNum">     249 </span>            :                      0x0000000F);</a>
<a name="250"><span class="lineNum">     250 </span>            : </a>
<a name="251"><span class="lineNum">     251 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0,</span></a>
<a name="252"><span class="lineNum">     252 </span>            :                      regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32, 0);</a>
<a name="253"><span class="lineNum">     253 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0,</span></a>
<a name="254"><span class="lineNum">     254 </span>            :                      regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32, 0);</a>
<a name="255"><span class="lineNum">     255 </span>            : </a>
<a name="256"><span class="lineNum">     256 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32,</span></a>
<a name="257"><span class="lineNum">     257 </span>            :                      0);</a>
<a name="258"><span class="lineNum">     258 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32,</span></a>
<a name="259"><span class="lineNum">     259 </span>            :                      0);</a>
<a name="260"><span class="lineNum">     260 </span>            : }</a>
<a name="261"><span class="lineNum">     261 </span>            : </a>
<a name="262"><span class="lineNum">     262 </span><span class="lineNoCov">          0 : static void mmhub_v1_7_setup_vmid_config(struct amdgpu_device *adev)</span></a>
<a name="263"><span class="lineNum">     263 </span>            : {</a>
<a name="264"><span class="lineNum">     264 </span><span class="lineNoCov">          0 :         struct amdgpu_vmhub *hub = &amp;adev-&gt;vmhub[AMDGPU_MMHUB_0];</span></a>
<a name="265"><span class="lineNum">     265 </span>            :         unsigned num_level, block_size;</a>
<a name="266"><span class="lineNum">     266 </span>            :         uint32_t tmp;</a>
<a name="267"><span class="lineNum">     267 </span>            :         int i;</a>
<a name="268"><span class="lineNum">     268 </span>            : </a>
<a name="269"><span class="lineNum">     269 </span><span class="lineNoCov">          0 :         num_level = adev-&gt;vm_manager.num_level;</span></a>
<a name="270"><span class="lineNum">     270 </span><span class="lineNoCov">          0 :         block_size = adev-&gt;vm_manager.block_size;</span></a>
<a name="271"><span class="lineNum">     271 </span><span class="lineNoCov">          0 :         if (adev-&gt;gmc.translate_further)</span></a>
<a name="272"><span class="lineNum">     272 </span><span class="lineNoCov">          0 :                 num_level -= 1;</span></a>
<a name="273"><span class="lineNum">     273 </span>            :         else</a>
<a name="274"><span class="lineNum">     274 </span><span class="lineNoCov">          0 :                 block_size -= 9;</span></a>
<a name="275"><span class="lineNum">     275 </span>            : </a>
<a name="276"><span class="lineNum">     276 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt;= 14; i++) {</span></a>
<a name="277"><span class="lineNum">     277 </span><span class="lineNoCov">          0 :                 tmp = RREG32_SOC15_OFFSET(MMHUB, 0, regVM_CONTEXT1_CNTL, i);</span></a>
<a name="278"><span class="lineNum">     278 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, ENABLE_CONTEXT, 1);</span></a>
<a name="279"><span class="lineNum">     279 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, PAGE_TABLE_DEPTH,</span></a>
<a name="280"><span class="lineNum">     280 </span>            :                                     num_level);</a>
<a name="281"><span class="lineNum">     281 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,</span></a>
<a name="282"><span class="lineNum">     282 </span>            :                                     RANGE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);</a>
<a name="283"><span class="lineNum">     283 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,</span></a>
<a name="284"><span class="lineNum">     284 </span>            :                                     DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT,</a>
<a name="285"><span class="lineNum">     285 </span>            :                                     1);</a>
<a name="286"><span class="lineNum">     286 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,</span></a>
<a name="287"><span class="lineNum">     287 </span>            :                                     PDE0_PROTECTION_FAULT_ENABLE_DEFAULT, 1);</a>
<a name="288"><span class="lineNum">     288 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,</span></a>
<a name="289"><span class="lineNum">     289 </span>            :                                     VALID_PROTECTION_FAULT_ENABLE_DEFAULT, 1);</a>
<a name="290"><span class="lineNum">     290 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,</span></a>
<a name="291"><span class="lineNum">     291 </span>            :                                     READ_PROTECTION_FAULT_ENABLE_DEFAULT, 1);</a>
<a name="292"><span class="lineNum">     292 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,</span></a>
<a name="293"><span class="lineNum">     293 </span>            :                                     WRITE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);</a>
<a name="294"><span class="lineNum">     294 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,</span></a>
<a name="295"><span class="lineNum">     295 </span>            :                                     EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);</a>
<a name="296"><span class="lineNum">     296 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,</span></a>
<a name="297"><span class="lineNum">     297 </span>            :                                     PAGE_TABLE_BLOCK_SIZE,</a>
<a name="298"><span class="lineNum">     298 </span>            :                                     block_size);</a>
<a name="299"><span class="lineNum">     299 </span>            :                 /* On Aldebaran, XNACK can be enabled in the SQ per-process.</a>
<a name="300"><span class="lineNum">     300 </span>            :                  * Retry faults need to be enabled for that to work.</a>
<a name="301"><span class="lineNum">     301 </span>            :                  */</a>
<a name="302"><span class="lineNum">     302 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,</span></a>
<a name="303"><span class="lineNum">     303 </span>            :                                     RETRY_PERMISSION_OR_INVALID_PAGE_FAULT,</a>
<a name="304"><span class="lineNum">     304 </span>            :                                     1);</a>
<a name="305"><span class="lineNum">     305 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_OFFSET(MMHUB, 0, regVM_CONTEXT1_CNTL,</span></a>
<a name="306"><span class="lineNum">     306 </span>            :                                     i * hub-&gt;ctx_distance, tmp);</a>
<a name="307"><span class="lineNum">     307 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_OFFSET(MMHUB, 0, regVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32,</span></a>
<a name="308"><span class="lineNum">     308 </span>            :                                     i * hub-&gt;ctx_addr_distance, 0);</a>
<a name="309"><span class="lineNum">     309 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_OFFSET(MMHUB, 0, regVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32,</span></a>
<a name="310"><span class="lineNum">     310 </span>            :                                     i * hub-&gt;ctx_addr_distance, 0);</a>
<a name="311"><span class="lineNum">     311 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_OFFSET(MMHUB, 0, regVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32,</span></a>
<a name="312"><span class="lineNum">     312 </span>            :                                     i * hub-&gt;ctx_addr_distance,</a>
<a name="313"><span class="lineNum">     313 </span>            :                                     lower_32_bits(adev-&gt;vm_manager.max_pfn - 1));</a>
<a name="314"><span class="lineNum">     314 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_OFFSET(MMHUB, 0, regVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32,</span></a>
<a name="315"><span class="lineNum">     315 </span>            :                                     i * hub-&gt;ctx_addr_distance,</a>
<a name="316"><span class="lineNum">     316 </span>            :                                     upper_32_bits(adev-&gt;vm_manager.max_pfn - 1));</a>
<a name="317"><span class="lineNum">     317 </span>            :         }</a>
<a name="318"><span class="lineNum">     318 </span><span class="lineNoCov">          0 : }</span></a>
<a name="319"><span class="lineNum">     319 </span>            : </a>
<a name="320"><span class="lineNum">     320 </span><span class="lineNoCov">          0 : static void mmhub_v1_7_program_invalidation(struct amdgpu_device *adev)</span></a>
<a name="321"><span class="lineNum">     321 </span>            : {</a>
<a name="322"><span class="lineNum">     322 </span><span class="lineNoCov">          0 :         struct amdgpu_vmhub *hub = &amp;adev-&gt;vmhub[AMDGPU_MMHUB_0];</span></a>
<a name="323"><span class="lineNum">     323 </span>            :         unsigned i;</a>
<a name="324"><span class="lineNum">     324 </span>            : </a>
<a name="325"><span class="lineNum">     325 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 18; ++i) {</span></a>
<a name="326"><span class="lineNum">     326 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_OFFSET(MMHUB, 0, regVM_INVALIDATE_ENG0_ADDR_RANGE_LO32,</span></a>
<a name="327"><span class="lineNum">     327 </span>            :                                     i * hub-&gt;eng_addr_distance, 0xffffffff);</a>
<a name="328"><span class="lineNum">     328 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_OFFSET(MMHUB, 0, regVM_INVALIDATE_ENG0_ADDR_RANGE_HI32,</span></a>
<a name="329"><span class="lineNum">     329 </span>            :                                     i * hub-&gt;eng_addr_distance, 0x1f);</a>
<a name="330"><span class="lineNum">     330 </span>            :         }</a>
<a name="331"><span class="lineNum">     331 </span><span class="lineNoCov">          0 : }</span></a>
<a name="332"><span class="lineNum">     332 </span>            : </a>
<a name="333"><span class="lineNum">     333 </span><span class="lineNoCov">          0 : static int mmhub_v1_7_gart_enable(struct amdgpu_device *adev)</span></a>
<a name="334"><span class="lineNum">     334 </span>            : {</a>
<a name="335"><span class="lineNum">     335 </span>            :         /* GART Enable. */</a>
<a name="336"><span class="lineNum">     336 </span><span class="lineNoCov">          0 :         mmhub_v1_7_init_gart_aperture_regs(adev);</span></a>
<a name="337"><span class="lineNum">     337 </span><span class="lineNoCov">          0 :         mmhub_v1_7_init_system_aperture_regs(adev);</span></a>
<a name="338"><span class="lineNum">     338 </span><span class="lineNoCov">          0 :         mmhub_v1_7_init_tlb_regs(adev);</span></a>
<a name="339"><span class="lineNum">     339 </span><span class="lineNoCov">          0 :         mmhub_v1_7_init_cache_regs(adev);</span></a>
<a name="340"><span class="lineNum">     340 </span>            : </a>
<a name="341"><span class="lineNum">     341 </span><span class="lineNoCov">          0 :         mmhub_v1_7_enable_system_domain(adev);</span></a>
<a name="342"><span class="lineNum">     342 </span><span class="lineNoCov">          0 :         mmhub_v1_7_disable_identity_aperture(adev);</span></a>
<a name="343"><span class="lineNum">     343 </span><span class="lineNoCov">          0 :         mmhub_v1_7_setup_vmid_config(adev);</span></a>
<a name="344"><span class="lineNum">     344 </span><span class="lineNoCov">          0 :         mmhub_v1_7_program_invalidation(adev);</span></a>
<a name="345"><span class="lineNum">     345 </span>            : </a>
<a name="346"><span class="lineNum">     346 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="347"><span class="lineNum">     347 </span>            : }</a>
<a name="348"><span class="lineNum">     348 </span>            : </a>
<a name="349"><span class="lineNum">     349 </span><span class="lineNoCov">          0 : static void mmhub_v1_7_gart_disable(struct amdgpu_device *adev)</span></a>
<a name="350"><span class="lineNum">     350 </span>            : {</a>
<a name="351"><span class="lineNum">     351 </span><span class="lineNoCov">          0 :         struct amdgpu_vmhub *hub = &amp;adev-&gt;vmhub[AMDGPU_MMHUB_0];</span></a>
<a name="352"><span class="lineNum">     352 </span>            :         u32 tmp;</a>
<a name="353"><span class="lineNum">     353 </span>            :         u32 i;</a>
<a name="354"><span class="lineNum">     354 </span>            : </a>
<a name="355"><span class="lineNum">     355 </span>            :         /* Disable all tables */</a>
<a name="356"><span class="lineNum">     356 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 16; i++)</span></a>
<a name="357"><span class="lineNum">     357 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_OFFSET(MMHUB, 0, regVM_CONTEXT0_CNTL,</span></a>
<a name="358"><span class="lineNum">     358 </span>            :                                     i * hub-&gt;ctx_distance, 0);</a>
<a name="359"><span class="lineNum">     359 </span>            : </a>
<a name="360"><span class="lineNum">     360 </span>            :         /* Setup TLB control */</a>
<a name="361"><span class="lineNum">     361 </span><span class="lineNoCov">          0 :         tmp = RREG32_SOC15(MMHUB, 0, regMC_VM_MX_L1_TLB_CNTL);</span></a>
<a name="362"><span class="lineNum">     362 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 0);</span></a>
<a name="363"><span class="lineNum">     363 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp,</span></a>
<a name="364"><span class="lineNum">     364 </span>            :                                 MC_VM_MX_L1_TLB_CNTL,</a>
<a name="365"><span class="lineNum">     365 </span>            :                                 ENABLE_ADVANCED_DRIVER_MODEL,</a>
<a name="366"><span class="lineNum">     366 </span>            :                                 0);</a>
<a name="367"><span class="lineNum">     367 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regMC_VM_MX_L1_TLB_CNTL, tmp);</span></a>
<a name="368"><span class="lineNum">     368 </span>            : </a>
<a name="369"><span class="lineNum">     369 </span><span class="lineNoCov">          0 :         if (!amdgpu_sriov_vf(adev)) {</span></a>
<a name="370"><span class="lineNum">     370 </span>            :                 /* Setup L2 cache */</a>
<a name="371"><span class="lineNum">     371 </span><span class="lineNoCov">          0 :                 tmp = RREG32_SOC15(MMHUB, 0, regVM_L2_CNTL);</span></a>
<a name="372"><span class="lineNum">     372 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_CACHE, 0);</span></a>
<a name="373"><span class="lineNum">     373 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MMHUB, 0, regVM_L2_CNTL, tmp);</span></a>
<a name="374"><span class="lineNum">     374 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MMHUB, 0, regVM_L2_CNTL3, 0);</span></a>
<a name="375"><span class="lineNum">     375 </span>            :         }</a>
<a name="376"><span class="lineNum">     376 </span><span class="lineNoCov">          0 : }</span></a>
<a name="377"><span class="lineNum">     377 </span>            : </a>
<a name="378"><span class="lineNum">     378 </span>            : /**</a>
<a name="379"><span class="lineNum">     379 </span>            :  * mmhub_v1_7_set_fault_enable_default - update GART/VM fault handling</a>
<a name="380"><span class="lineNum">     380 </span>            :  *</a>
<a name="381"><span class="lineNum">     381 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="382"><span class="lineNum">     382 </span>            :  * @value: true redirects VM faults to the default page</a>
<a name="383"><span class="lineNum">     383 </span>            :  */</a>
<a name="384"><span class="lineNum">     384 </span><span class="lineNoCov">          0 : static void mmhub_v1_7_set_fault_enable_default(struct amdgpu_device *adev, bool value)</span></a>
<a name="385"><span class="lineNum">     385 </span>            : {</a>
<a name="386"><span class="lineNum">     386 </span>            :         u32 tmp;</a>
<a name="387"><span class="lineNum">     387 </span>            : </a>
<a name="388"><span class="lineNum">     388 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev))</span></a>
<a name="389"><span class="lineNum">     389 </span>            :                 return;</a>
<a name="390"><span class="lineNum">     390 </span>            : </a>
<a name="391"><span class="lineNum">     391 </span><span class="lineNoCov">          0 :         tmp = RREG32_SOC15(MMHUB, 0, regVM_L2_PROTECTION_FAULT_CNTL);</span></a>
<a name="392"><span class="lineNum">     392 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,</span></a>
<a name="393"><span class="lineNum">     393 </span>            :                         RANGE_PROTECTION_FAULT_ENABLE_DEFAULT, value);</a>
<a name="394"><span class="lineNum">     394 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,</span></a>
<a name="395"><span class="lineNum">     395 </span>            :                         PDE0_PROTECTION_FAULT_ENABLE_DEFAULT, value);</a>
<a name="396"><span class="lineNum">     396 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,</span></a>
<a name="397"><span class="lineNum">     397 </span>            :                         PDE1_PROTECTION_FAULT_ENABLE_DEFAULT, value);</a>
<a name="398"><span class="lineNum">     398 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,</span></a>
<a name="399"><span class="lineNum">     399 </span>            :                         PDE2_PROTECTION_FAULT_ENABLE_DEFAULT, value);</a>
<a name="400"><span class="lineNum">     400 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp,</span></a>
<a name="401"><span class="lineNum">     401 </span>            :                         VM_L2_PROTECTION_FAULT_CNTL,</a>
<a name="402"><span class="lineNum">     402 </span>            :                         TRANSLATE_FURTHER_PROTECTION_FAULT_ENABLE_DEFAULT,</a>
<a name="403"><span class="lineNum">     403 </span>            :                         value);</a>
<a name="404"><span class="lineNum">     404 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,</span></a>
<a name="405"><span class="lineNum">     405 </span>            :                         NACK_PROTECTION_FAULT_ENABLE_DEFAULT, value);</a>
<a name="406"><span class="lineNum">     406 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,</span></a>
<a name="407"><span class="lineNum">     407 </span>            :                         DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT, value);</a>
<a name="408"><span class="lineNum">     408 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,</span></a>
<a name="409"><span class="lineNum">     409 </span>            :                         VALID_PROTECTION_FAULT_ENABLE_DEFAULT, value);</a>
<a name="410"><span class="lineNum">     410 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,</span></a>
<a name="411"><span class="lineNum">     411 </span>            :                         READ_PROTECTION_FAULT_ENABLE_DEFAULT, value);</a>
<a name="412"><span class="lineNum">     412 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,</span></a>
<a name="413"><span class="lineNum">     413 </span>            :                         WRITE_PROTECTION_FAULT_ENABLE_DEFAULT, value);</a>
<a name="414"><span class="lineNum">     414 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,</span></a>
<a name="415"><span class="lineNum">     415 </span>            :                         EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT, value);</a>
<a name="416"><span class="lineNum">     416 </span><span class="lineNoCov">          0 :         if (!value) {</span></a>
<a name="417"><span class="lineNum">     417 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,</span></a>
<a name="418"><span class="lineNum">     418 </span>            :                                 CRASH_ON_NO_RETRY_FAULT, 1);</a>
<a name="419"><span class="lineNum">     419 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,</span></a>
<a name="420"><span class="lineNum">     420 </span>            :                                 CRASH_ON_RETRY_FAULT, 1);</a>
<a name="421"><span class="lineNum">     421 </span>            :     }</a>
<a name="422"><span class="lineNum">     422 </span>            : </a>
<a name="423"><span class="lineNum">     423 </span><span class="lineNoCov">          0 :         WREG32_SOC15(MMHUB, 0, regVM_L2_PROTECTION_FAULT_CNTL, tmp);</span></a>
<a name="424"><span class="lineNum">     424 </span>            : }</a>
<a name="425"><span class="lineNum">     425 </span>            : </a>
<a name="426"><span class="lineNum">     426 </span><span class="lineNoCov">          0 : static void mmhub_v1_7_init(struct amdgpu_device *adev)</span></a>
<a name="427"><span class="lineNum">     427 </span>            : {</a>
<a name="428"><span class="lineNum">     428 </span><span class="lineNoCov">          0 :         struct amdgpu_vmhub *hub = &amp;adev-&gt;vmhub[AMDGPU_MMHUB_0];</span></a>
<a name="429"><span class="lineNum">     429 </span>            : </a>
<a name="430"><span class="lineNum">     430 </span><span class="lineNoCov">          0 :         hub-&gt;ctx0_ptb_addr_lo32 =</span></a>
<a name="431"><span class="lineNum">     431 </span><span class="lineNoCov">          0 :                 SOC15_REG_OFFSET(MMHUB, 0,</span></a>
<a name="432"><span class="lineNum">     432 </span>            :                                  regVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32);</a>
<a name="433"><span class="lineNum">     433 </span><span class="lineNoCov">          0 :         hub-&gt;ctx0_ptb_addr_hi32 =</span></a>
<a name="434"><span class="lineNum">     434 </span><span class="lineNoCov">          0 :                 SOC15_REG_OFFSET(MMHUB, 0,</span></a>
<a name="435"><span class="lineNum">     435 </span>            :                                  regVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32);</a>
<a name="436"><span class="lineNum">     436 </span><span class="lineNoCov">          0 :         hub-&gt;vm_inv_eng0_req =</span></a>
<a name="437"><span class="lineNum">     437 </span><span class="lineNoCov">          0 :                 SOC15_REG_OFFSET(MMHUB, 0, regVM_INVALIDATE_ENG0_REQ);</span></a>
<a name="438"><span class="lineNum">     438 </span><span class="lineNoCov">          0 :         hub-&gt;vm_inv_eng0_ack =</span></a>
<a name="439"><span class="lineNum">     439 </span><span class="lineNoCov">          0 :                 SOC15_REG_OFFSET(MMHUB, 0, regVM_INVALIDATE_ENG0_ACK);</span></a>
<a name="440"><span class="lineNum">     440 </span><span class="lineNoCov">          0 :         hub-&gt;vm_context0_cntl =</span></a>
<a name="441"><span class="lineNum">     441 </span><span class="lineNoCov">          0 :                 SOC15_REG_OFFSET(MMHUB, 0, regVM_CONTEXT0_CNTL);</span></a>
<a name="442"><span class="lineNum">     442 </span><span class="lineNoCov">          0 :         hub-&gt;vm_l2_pro_fault_status =</span></a>
<a name="443"><span class="lineNum">     443 </span><span class="lineNoCov">          0 :                 SOC15_REG_OFFSET(MMHUB, 0, regVM_L2_PROTECTION_FAULT_STATUS);</span></a>
<a name="444"><span class="lineNum">     444 </span><span class="lineNoCov">          0 :         hub-&gt;vm_l2_pro_fault_cntl =</span></a>
<a name="445"><span class="lineNum">     445 </span><span class="lineNoCov">          0 :                 SOC15_REG_OFFSET(MMHUB, 0, regVM_L2_PROTECTION_FAULT_CNTL);</span></a>
<a name="446"><span class="lineNum">     446 </span>            : </a>
<a name="447"><span class="lineNum">     447 </span><span class="lineNoCov">          0 :         hub-&gt;ctx_distance = regVM_CONTEXT1_CNTL - regVM_CONTEXT0_CNTL;</span></a>
<a name="448"><span class="lineNum">     448 </span><span class="lineNoCov">          0 :         hub-&gt;ctx_addr_distance = regVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32 -</span></a>
<a name="449"><span class="lineNum">     449 </span>            :                 regVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32;</a>
<a name="450"><span class="lineNum">     450 </span><span class="lineNoCov">          0 :         hub-&gt;eng_distance = regVM_INVALIDATE_ENG1_REQ - regVM_INVALIDATE_ENG0_REQ;</span></a>
<a name="451"><span class="lineNum">     451 </span><span class="lineNoCov">          0 :         hub-&gt;eng_addr_distance = regVM_INVALIDATE_ENG1_ADDR_RANGE_LO32 -</span></a>
<a name="452"><span class="lineNum">     452 </span>            :                 regVM_INVALIDATE_ENG0_ADDR_RANGE_LO32;</a>
<a name="453"><span class="lineNum">     453 </span>            : </a>
<a name="454"><span class="lineNum">     454 </span><span class="lineNoCov">          0 : }</span></a>
<a name="455"><span class="lineNum">     455 </span>            : </a>
<a name="456"><span class="lineNum">     456 </span><span class="lineNoCov">          0 : static void mmhub_v1_7_update_medium_grain_clock_gating(struct amdgpu_device *adev,</span></a>
<a name="457"><span class="lineNum">     457 </span>            :                                                         bool enable)</a>
<a name="458"><span class="lineNum">     458 </span>            : {</a>
<a name="459"><span class="lineNum">     459 </span><span class="lineNoCov">          0 :         uint32_t def, data, def1, data1, def2 = 0, data2 = 0;</span></a>
<a name="460"><span class="lineNum">     460 </span>            : </a>
<a name="461"><span class="lineNum">     461 </span><span class="lineNoCov">          0 :         def  = data  = RREG32_SOC15(MMHUB, 0, regATC_L2_MISC_CG);</span></a>
<a name="462"><span class="lineNum">     462 </span>            : </a>
<a name="463"><span class="lineNum">     463 </span><span class="lineNoCov">          0 :         def1 = data1 = RREG32_SOC15(MMHUB, 0, regDAGB0_CNTL_MISC2);</span></a>
<a name="464"><span class="lineNum">     464 </span><span class="lineNoCov">          0 :         def2 = data2 = RREG32_SOC15(MMHUB, 0, regDAGB1_CNTL_MISC2);</span></a>
<a name="465"><span class="lineNum">     465 </span>            : </a>
<a name="466"><span class="lineNum">     466 </span><span class="lineNoCov">          0 :         if (enable) {</span></a>
<a name="467"><span class="lineNum">     467 </span><span class="lineNoCov">          0 :                 data |= ATC_L2_MISC_CG__ENABLE_MASK;</span></a>
<a name="468"><span class="lineNum">     468 </span>            : </a>
<a name="469"><span class="lineNum">     469 </span><span class="lineNoCov">          0 :                 data1 &amp;= ~(DAGB0_CNTL_MISC2__DISABLE_WRREQ_CG_MASK |</span></a>
<a name="470"><span class="lineNum">     470 </span>            :                            DAGB0_CNTL_MISC2__DISABLE_WRRET_CG_MASK |</a>
<a name="471"><span class="lineNum">     471 </span>            :                            DAGB0_CNTL_MISC2__DISABLE_RDREQ_CG_MASK |</a>
<a name="472"><span class="lineNum">     472 </span>            :                            DAGB0_CNTL_MISC2__DISABLE_RDRET_CG_MASK |</a>
<a name="473"><span class="lineNum">     473 </span>            :                            DAGB0_CNTL_MISC2__DISABLE_TLBWR_CG_MASK |</a>
<a name="474"><span class="lineNum">     474 </span>            :                            DAGB0_CNTL_MISC2__DISABLE_TLBRD_CG_MASK);</a>
<a name="475"><span class="lineNum">     475 </span>            : </a>
<a name="476"><span class="lineNum">     476 </span><span class="lineNoCov">          0 :                 data2 &amp;= ~(DAGB1_CNTL_MISC2__DISABLE_WRREQ_CG_MASK |</span></a>
<a name="477"><span class="lineNum">     477 </span>            :                            DAGB1_CNTL_MISC2__DISABLE_WRRET_CG_MASK |</a>
<a name="478"><span class="lineNum">     478 </span>            :                            DAGB1_CNTL_MISC2__DISABLE_RDREQ_CG_MASK |</a>
<a name="479"><span class="lineNum">     479 </span>            :                            DAGB1_CNTL_MISC2__DISABLE_RDRET_CG_MASK |</a>
<a name="480"><span class="lineNum">     480 </span>            :                            DAGB1_CNTL_MISC2__DISABLE_TLBWR_CG_MASK |</a>
<a name="481"><span class="lineNum">     481 </span>            :                            DAGB1_CNTL_MISC2__DISABLE_TLBRD_CG_MASK);</a>
<a name="482"><span class="lineNum">     482 </span>            :         } else {</a>
<a name="483"><span class="lineNum">     483 </span><span class="lineNoCov">          0 :                 data &amp;= ~ATC_L2_MISC_CG__ENABLE_MASK;</span></a>
<a name="484"><span class="lineNum">     484 </span>            : </a>
<a name="485"><span class="lineNum">     485 </span><span class="lineNoCov">          0 :                 data1 |= (DAGB0_CNTL_MISC2__DISABLE_WRREQ_CG_MASK |</span></a>
<a name="486"><span class="lineNum">     486 </span>            :                           DAGB0_CNTL_MISC2__DISABLE_WRRET_CG_MASK |</a>
<a name="487"><span class="lineNum">     487 </span>            :                           DAGB0_CNTL_MISC2__DISABLE_RDREQ_CG_MASK |</a>
<a name="488"><span class="lineNum">     488 </span>            :                           DAGB0_CNTL_MISC2__DISABLE_RDRET_CG_MASK |</a>
<a name="489"><span class="lineNum">     489 </span>            :                           DAGB0_CNTL_MISC2__DISABLE_TLBWR_CG_MASK |</a>
<a name="490"><span class="lineNum">     490 </span>            :                           DAGB0_CNTL_MISC2__DISABLE_TLBRD_CG_MASK);</a>
<a name="491"><span class="lineNum">     491 </span>            : </a>
<a name="492"><span class="lineNum">     492 </span><span class="lineNoCov">          0 :                 data2 |= (DAGB1_CNTL_MISC2__DISABLE_WRREQ_CG_MASK |</span></a>
<a name="493"><span class="lineNum">     493 </span>            :                           DAGB1_CNTL_MISC2__DISABLE_WRRET_CG_MASK |</a>
<a name="494"><span class="lineNum">     494 </span>            :                           DAGB1_CNTL_MISC2__DISABLE_RDREQ_CG_MASK |</a>
<a name="495"><span class="lineNum">     495 </span>            :                           DAGB1_CNTL_MISC2__DISABLE_RDRET_CG_MASK |</a>
<a name="496"><span class="lineNum">     496 </span>            :                           DAGB1_CNTL_MISC2__DISABLE_TLBWR_CG_MASK |</a>
<a name="497"><span class="lineNum">     497 </span>            :                           DAGB1_CNTL_MISC2__DISABLE_TLBRD_CG_MASK);</a>
<a name="498"><span class="lineNum">     498 </span>            :         }</a>
<a name="499"><span class="lineNum">     499 </span>            : </a>
<a name="500"><span class="lineNum">     500 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="501"><span class="lineNum">     501 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MMHUB, 0, regATC_L2_MISC_CG, data);</span></a>
<a name="502"><span class="lineNum">     502 </span>            : </a>
<a name="503"><span class="lineNum">     503 </span><span class="lineNoCov">          0 :         if (def1 != data1)</span></a>
<a name="504"><span class="lineNum">     504 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MMHUB, 0, regDAGB0_CNTL_MISC2, data1);</span></a>
<a name="505"><span class="lineNum">     505 </span>            : </a>
<a name="506"><span class="lineNum">     506 </span><span class="lineNoCov">          0 :         if (def2 != data2)</span></a>
<a name="507"><span class="lineNum">     507 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MMHUB, 0, regDAGB1_CNTL_MISC2, data2);</span></a>
<a name="508"><span class="lineNum">     508 </span><span class="lineNoCov">          0 : }</span></a>
<a name="509"><span class="lineNum">     509 </span>            : </a>
<a name="510"><span class="lineNum">     510 </span><span class="lineNoCov">          0 : static void mmhub_v1_7_update_medium_grain_light_sleep(struct amdgpu_device *adev,</span></a>
<a name="511"><span class="lineNum">     511 </span>            :                                                        bool enable)</a>
<a name="512"><span class="lineNum">     512 </span>            : {</a>
<a name="513"><span class="lineNum">     513 </span>            :         uint32_t def, data;</a>
<a name="514"><span class="lineNum">     514 </span>            : </a>
<a name="515"><span class="lineNum">     515 </span><span class="lineNoCov">          0 :         def = data = RREG32_SOC15(MMHUB, 0, regATC_L2_MISC_CG);</span></a>
<a name="516"><span class="lineNum">     516 </span>            : </a>
<a name="517"><span class="lineNum">     517 </span><span class="lineNoCov">          0 :         if (enable)</span></a>
<a name="518"><span class="lineNum">     518 </span><span class="lineNoCov">          0 :                 data |= ATC_L2_MISC_CG__MEM_LS_ENABLE_MASK;</span></a>
<a name="519"><span class="lineNum">     519 </span>            :         else</a>
<a name="520"><span class="lineNum">     520 </span><span class="lineNoCov">          0 :                 data &amp;= ~ATC_L2_MISC_CG__MEM_LS_ENABLE_MASK;</span></a>
<a name="521"><span class="lineNum">     521 </span>            : </a>
<a name="522"><span class="lineNum">     522 </span><span class="lineNoCov">          0 :         if (def != data)</span></a>
<a name="523"><span class="lineNum">     523 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(MMHUB, 0, regATC_L2_MISC_CG, data);</span></a>
<a name="524"><span class="lineNum">     524 </span><span class="lineNoCov">          0 : }</span></a>
<a name="525"><span class="lineNum">     525 </span>            : </a>
<a name="526"><span class="lineNum">     526 </span><span class="lineNoCov">          0 : static int mmhub_v1_7_set_clockgating(struct amdgpu_device *adev,</span></a>
<a name="527"><span class="lineNum">     527 </span>            :                                enum amd_clockgating_state state)</a>
<a name="528"><span class="lineNum">     528 </span>            : {</a>
<a name="529"><span class="lineNum">     529 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev))</span></a>
<a name="530"><span class="lineNum">     530 </span>            :                 return 0;</a>
<a name="531"><span class="lineNum">     531 </span>            : </a>
<a name="532"><span class="lineNum">     532 </span>            :         /* Change state only if MCCG support is enabled through driver */</a>
<a name="533"><span class="lineNum">     533 </span><span class="lineNoCov">          0 :         if (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_MC_MGCG)</span></a>
<a name="534"><span class="lineNum">     534 </span><span class="lineNoCov">          0 :                 mmhub_v1_7_update_medium_grain_clock_gating(adev,</span></a>
<a name="535"><span class="lineNum">     535 </span>            :                                 state == AMD_CG_STATE_GATE);</a>
<a name="536"><span class="lineNum">     536 </span>            : </a>
<a name="537"><span class="lineNum">     537 </span>            :         /* Change state only if LS support is enabled through driver */</a>
<a name="538"><span class="lineNum">     538 </span><span class="lineNoCov">          0 :         if (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_MC_LS)</span></a>
<a name="539"><span class="lineNum">     539 </span><span class="lineNoCov">          0 :                 mmhub_v1_7_update_medium_grain_light_sleep(adev,</span></a>
<a name="540"><span class="lineNum">     540 </span>            :                                 state == AMD_CG_STATE_GATE);</a>
<a name="541"><span class="lineNum">     541 </span>            : </a>
<a name="542"><span class="lineNum">     542 </span>            :         return 0;</a>
<a name="543"><span class="lineNum">     543 </span>            : }</a>
<a name="544"><span class="lineNum">     544 </span>            : </a>
<a name="545"><span class="lineNum">     545 </span><span class="lineNoCov">          0 : static void mmhub_v1_7_get_clockgating(struct amdgpu_device *adev, u64 *flags)</span></a>
<a name="546"><span class="lineNum">     546 </span>            : {</a>
<a name="547"><span class="lineNum">     547 </span>            :         int data, data1;</a>
<a name="548"><span class="lineNum">     548 </span>            : </a>
<a name="549"><span class="lineNum">     549 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev))</span></a>
<a name="550"><span class="lineNum">     550 </span><span class="lineNoCov">          0 :                 *flags = 0;</span></a>
<a name="551"><span class="lineNum">     551 </span>            : </a>
<a name="552"><span class="lineNum">     552 </span><span class="lineNoCov">          0 :         data = RREG32_SOC15(MMHUB, 0, regATC_L2_MISC_CG);</span></a>
<a name="553"><span class="lineNum">     553 </span>            : </a>
<a name="554"><span class="lineNum">     554 </span><span class="lineNoCov">          0 :         data1 = RREG32_SOC15(MMHUB, 0, regDAGB0_CNTL_MISC2);</span></a>
<a name="555"><span class="lineNum">     555 </span>            : </a>
<a name="556"><span class="lineNum">     556 </span>            :         /* AMD_CG_SUPPORT_MC_MGCG */</a>
<a name="557"><span class="lineNum">     557 </span><span class="lineNoCov">          0 :         if ((data &amp; ATC_L2_MISC_CG__ENABLE_MASK) &amp;&amp;</span></a>
<a name="558"><span class="lineNum">     558 </span>            :             !(data1 &amp; (DAGB0_CNTL_MISC2__DISABLE_WRREQ_CG_MASK |</a>
<a name="559"><span class="lineNum">     559 </span>            :                        DAGB0_CNTL_MISC2__DISABLE_WRRET_CG_MASK |</a>
<a name="560"><span class="lineNum">     560 </span>            :                        DAGB0_CNTL_MISC2__DISABLE_RDREQ_CG_MASK |</a>
<a name="561"><span class="lineNum">     561 </span>            :                        DAGB0_CNTL_MISC2__DISABLE_RDRET_CG_MASK |</a>
<a name="562"><span class="lineNum">     562 </span>            :                        DAGB0_CNTL_MISC2__DISABLE_TLBWR_CG_MASK |</a>
<a name="563"><span class="lineNum">     563 </span>            :                        DAGB0_CNTL_MISC2__DISABLE_TLBRD_CG_MASK)))</a>
<a name="564"><span class="lineNum">     564 </span><span class="lineNoCov">          0 :                 *flags |= AMD_CG_SUPPORT_MC_MGCG;</span></a>
<a name="565"><span class="lineNum">     565 </span>            : </a>
<a name="566"><span class="lineNum">     566 </span>            :         /* AMD_CG_SUPPORT_MC_LS */</a>
<a name="567"><span class="lineNum">     567 </span><span class="lineNoCov">          0 :         if (data &amp; ATC_L2_MISC_CG__MEM_LS_ENABLE_MASK)</span></a>
<a name="568"><span class="lineNum">     568 </span><span class="lineNoCov">          0 :                 *flags |= AMD_CG_SUPPORT_MC_LS;</span></a>
<a name="569"><span class="lineNum">     569 </span><span class="lineNoCov">          0 : }</span></a>
<a name="570"><span class="lineNum">     570 </span>            : </a>
<a name="571"><span class="lineNum">     571 </span>            : static const struct soc15_ras_field_entry mmhub_v1_7_ras_fields[] = {</a>
<a name="572"><span class="lineNum">     572 </span>            :         /* MMHUB Range 0 */</a>
<a name="573"><span class="lineNum">     573 </span>            :         { &quot;MMEA0_DRAMRD_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA0_EDC_CNT),</a>
<a name="574"><span class="lineNum">     574 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT, DRAMRD_CMDMEM_SEC_COUNT),</a>
<a name="575"><span class="lineNum">     575 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT, DRAMRD_CMDMEM_DED_COUNT),</a>
<a name="576"><span class="lineNum">     576 </span>            :         },</a>
<a name="577"><span class="lineNum">     577 </span>            :         { &quot;MMEA0_DRAMWR_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA0_EDC_CNT),</a>
<a name="578"><span class="lineNum">     578 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT, DRAMWR_CMDMEM_SEC_COUNT),</a>
<a name="579"><span class="lineNum">     579 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT, DRAMWR_CMDMEM_DED_COUNT),</a>
<a name="580"><span class="lineNum">     580 </span>            :         },</a>
<a name="581"><span class="lineNum">     581 </span>            :         { &quot;MMEA0_DRAMWR_DATAMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA0_EDC_CNT),</a>
<a name="582"><span class="lineNum">     582 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT, DRAMWR_DATAMEM_SEC_COUNT),</a>
<a name="583"><span class="lineNum">     583 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT, DRAMWR_DATAMEM_DED_COUNT),</a>
<a name="584"><span class="lineNum">     584 </span>            :         },</a>
<a name="585"><span class="lineNum">     585 </span>            :         { &quot;MMEA0_RRET_TAGMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA0_EDC_CNT),</a>
<a name="586"><span class="lineNum">     586 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT, RRET_TAGMEM_SEC_COUNT),</a>
<a name="587"><span class="lineNum">     587 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT, RRET_TAGMEM_DED_COUNT),</a>
<a name="588"><span class="lineNum">     588 </span>            :         },</a>
<a name="589"><span class="lineNum">     589 </span>            :         { &quot;MMEA0_WRET_TAGMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA0_EDC_CNT),</a>
<a name="590"><span class="lineNum">     590 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT, WRET_TAGMEM_SEC_COUNT),</a>
<a name="591"><span class="lineNum">     591 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT, WRET_TAGMEM_DED_COUNT),</a>
<a name="592"><span class="lineNum">     592 </span>            :         },</a>
<a name="593"><span class="lineNum">     593 </span>            :         { &quot;MMEA0_IOWR_DATAMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA0_EDC_CNT),</a>
<a name="594"><span class="lineNum">     594 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT, IOWR_DATAMEM_SEC_COUNT),</a>
<a name="595"><span class="lineNum">     595 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT, IOWR_DATAMEM_DED_COUNT),</a>
<a name="596"><span class="lineNum">     596 </span>            :         },</a>
<a name="597"><span class="lineNum">     597 </span>            :         { &quot;MMEA0_DRAMRD_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA0_EDC_CNT),</a>
<a name="598"><span class="lineNum">     598 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT, DRAMRD_PAGEMEM_SED_COUNT),</a>
<a name="599"><span class="lineNum">     599 </span>            :         0, 0,</a>
<a name="600"><span class="lineNum">     600 </span>            :         },</a>
<a name="601"><span class="lineNum">     601 </span>            :         { &quot;MMEA0_DRAMWR_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA0_EDC_CNT),</a>
<a name="602"><span class="lineNum">     602 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT, DRAMWR_PAGEMEM_SED_COUNT),</a>
<a name="603"><span class="lineNum">     603 </span>            :         0, 0,</a>
<a name="604"><span class="lineNum">     604 </span>            :         },</a>
<a name="605"><span class="lineNum">     605 </span>            :         { &quot;MMEA0_IORD_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA0_EDC_CNT),</a>
<a name="606"><span class="lineNum">     606 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT, IORD_CMDMEM_SED_COUNT),</a>
<a name="607"><span class="lineNum">     607 </span>            :         0, 0,</a>
<a name="608"><span class="lineNum">     608 </span>            :         },</a>
<a name="609"><span class="lineNum">     609 </span>            :         { &quot;MMEA0_IOWR_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA0_EDC_CNT),</a>
<a name="610"><span class="lineNum">     610 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT, IOWR_CMDMEM_SED_COUNT),</a>
<a name="611"><span class="lineNum">     611 </span>            :         0, 0,</a>
<a name="612"><span class="lineNum">     612 </span>            :         },</a>
<a name="613"><span class="lineNum">     613 </span>            :         { &quot;MMEA0_GMIRD_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA0_EDC_CNT2),</a>
<a name="614"><span class="lineNum">     614 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT2, GMIRD_CMDMEM_SEC_COUNT),</a>
<a name="615"><span class="lineNum">     615 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT2, GMIRD_CMDMEM_DED_COUNT),</a>
<a name="616"><span class="lineNum">     616 </span>            :         },</a>
<a name="617"><span class="lineNum">     617 </span>            :         { &quot;MMEA0_GMIWR_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA0_EDC_CNT2),</a>
<a name="618"><span class="lineNum">     618 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT2, GMIWR_CMDMEM_SEC_COUNT),</a>
<a name="619"><span class="lineNum">     619 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT2, GMIWR_CMDMEM_DED_COUNT),</a>
<a name="620"><span class="lineNum">     620 </span>            :         },</a>
<a name="621"><span class="lineNum">     621 </span>            :         { &quot;MMEA0_GMIWR_DATAMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA0_EDC_CNT2),</a>
<a name="622"><span class="lineNum">     622 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT2, GMIWR_DATAMEM_SEC_COUNT),</a>
<a name="623"><span class="lineNum">     623 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT2, GMIWR_DATAMEM_DED_COUNT),</a>
<a name="624"><span class="lineNum">     624 </span>            :         },</a>
<a name="625"><span class="lineNum">     625 </span>            :         { &quot;MMEA0_GMIRD_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA0_EDC_CNT2),</a>
<a name="626"><span class="lineNum">     626 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT2, GMIRD_PAGEMEM_SED_COUNT),</a>
<a name="627"><span class="lineNum">     627 </span>            :         0, 0,</a>
<a name="628"><span class="lineNum">     628 </span>            :         },</a>
<a name="629"><span class="lineNum">     629 </span>            :         { &quot;MMEA0_GMIWR_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA0_EDC_CNT2),</a>
<a name="630"><span class="lineNum">     630 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT2, GMIWR_PAGEMEM_SED_COUNT),</a>
<a name="631"><span class="lineNum">     631 </span>            :         0, 0,</a>
<a name="632"><span class="lineNum">     632 </span>            :         },</a>
<a name="633"><span class="lineNum">     633 </span>            :         { &quot;MMEA0_MAM_D0MEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA0_EDC_CNT2),</a>
<a name="634"><span class="lineNum">     634 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT2, MAM_D0MEM_SED_COUNT),</a>
<a name="635"><span class="lineNum">     635 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT2, MAM_D0MEM_DED_COUNT),</a>
<a name="636"><span class="lineNum">     636 </span>            :         },</a>
<a name="637"><span class="lineNum">     637 </span>            :         { &quot;MMEA0_MAM_D1MEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA0_EDC_CNT2),</a>
<a name="638"><span class="lineNum">     638 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT2, MAM_D1MEM_SED_COUNT),</a>
<a name="639"><span class="lineNum">     639 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT2, MAM_D1MEM_DED_COUNT),</a>
<a name="640"><span class="lineNum">     640 </span>            :         },</a>
<a name="641"><span class="lineNum">     641 </span>            :         { &quot;MMEA0_MAM_D2MEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA0_EDC_CNT2),</a>
<a name="642"><span class="lineNum">     642 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT2, MAM_D2MEM_SED_COUNT),</a>
<a name="643"><span class="lineNum">     643 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT2, MAM_D2MEM_DED_COUNT),</a>
<a name="644"><span class="lineNum">     644 </span>            :         },</a>
<a name="645"><span class="lineNum">     645 </span>            :         { &quot;MMEA0_MAM_D3MEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA0_EDC_CNT2),</a>
<a name="646"><span class="lineNum">     646 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT2, MAM_D3MEM_SED_COUNT),</a>
<a name="647"><span class="lineNum">     647 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT2, MAM_D3MEM_DED_COUNT),</a>
<a name="648"><span class="lineNum">     648 </span>            :         },</a>
<a name="649"><span class="lineNum">     649 </span>            :         { &quot;MMEA0_DRAMRD_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA0_EDC_CNT3),</a>
<a name="650"><span class="lineNum">     650 </span>            :         0, 0,</a>
<a name="651"><span class="lineNum">     651 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT3, DRAMRD_PAGEMEM_DED_COUNT),</a>
<a name="652"><span class="lineNum">     652 </span>            :         },</a>
<a name="653"><span class="lineNum">     653 </span>            :         { &quot;MMEA0_DRAMWR_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA0_EDC_CNT3),</a>
<a name="654"><span class="lineNum">     654 </span>            :         0, 0,</a>
<a name="655"><span class="lineNum">     655 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT3, DRAMWR_PAGEMEM_DED_COUNT),</a>
<a name="656"><span class="lineNum">     656 </span>            :         },</a>
<a name="657"><span class="lineNum">     657 </span>            :         { &quot;MMEA0_IORD_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA0_EDC_CNT3),</a>
<a name="658"><span class="lineNum">     658 </span>            :         0, 0,</a>
<a name="659"><span class="lineNum">     659 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT3, IORD_CMDMEM_DED_COUNT),</a>
<a name="660"><span class="lineNum">     660 </span>            :         },</a>
<a name="661"><span class="lineNum">     661 </span>            :         { &quot;MMEA0_IOWR_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA0_EDC_CNT3),</a>
<a name="662"><span class="lineNum">     662 </span>            :         0, 0,</a>
<a name="663"><span class="lineNum">     663 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT3, IOWR_CMDMEM_DED_COUNT),</a>
<a name="664"><span class="lineNum">     664 </span>            :         },</a>
<a name="665"><span class="lineNum">     665 </span>            :         { &quot;MMEA0_GMIRD_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA0_EDC_CNT3),</a>
<a name="666"><span class="lineNum">     666 </span>            :         0, 0,</a>
<a name="667"><span class="lineNum">     667 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT3, GMIRD_PAGEMEM_DED_COUNT),</a>
<a name="668"><span class="lineNum">     668 </span>            :         },</a>
<a name="669"><span class="lineNum">     669 </span>            :         { &quot;MMEA0_GMIWR_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA0_EDC_CNT3),</a>
<a name="670"><span class="lineNum">     670 </span>            :         0, 0,</a>
<a name="671"><span class="lineNum">     671 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT3, GMIWR_PAGEMEM_DED_COUNT),</a>
<a name="672"><span class="lineNum">     672 </span>            :         },</a>
<a name="673"><span class="lineNum">     673 </span>            : </a>
<a name="674"><span class="lineNum">     674 </span>            :         /* MMHUB Range 1 */</a>
<a name="675"><span class="lineNum">     675 </span>            :         { &quot;MMEA1_DRAMRD_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA1_EDC_CNT),</a>
<a name="676"><span class="lineNum">     676 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT, DRAMRD_CMDMEM_SEC_COUNT),</a>
<a name="677"><span class="lineNum">     677 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT, DRAMRD_CMDMEM_DED_COUNT),</a>
<a name="678"><span class="lineNum">     678 </span>            :         },</a>
<a name="679"><span class="lineNum">     679 </span>            :         { &quot;MMEA1_DRAMWR_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA1_EDC_CNT),</a>
<a name="680"><span class="lineNum">     680 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT, DRAMWR_CMDMEM_SEC_COUNT),</a>
<a name="681"><span class="lineNum">     681 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT, DRAMWR_CMDMEM_DED_COUNT),</a>
<a name="682"><span class="lineNum">     682 </span>            :         },</a>
<a name="683"><span class="lineNum">     683 </span>            :         { &quot;MMEA1_DRAMWR_DATAMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA1_EDC_CNT),</a>
<a name="684"><span class="lineNum">     684 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT, DRAMWR_DATAMEM_SEC_COUNT),</a>
<a name="685"><span class="lineNum">     685 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT, DRAMWR_DATAMEM_DED_COUNT),</a>
<a name="686"><span class="lineNum">     686 </span>            :         },</a>
<a name="687"><span class="lineNum">     687 </span>            :         { &quot;MMEA1_RRET_TAGMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA1_EDC_CNT),</a>
<a name="688"><span class="lineNum">     688 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT, RRET_TAGMEM_SEC_COUNT),</a>
<a name="689"><span class="lineNum">     689 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT, RRET_TAGMEM_DED_COUNT),</a>
<a name="690"><span class="lineNum">     690 </span>            :         },</a>
<a name="691"><span class="lineNum">     691 </span>            :         { &quot;MMEA1_WRET_TAGMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA1_EDC_CNT),</a>
<a name="692"><span class="lineNum">     692 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT, WRET_TAGMEM_SEC_COUNT),</a>
<a name="693"><span class="lineNum">     693 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT, WRET_TAGMEM_DED_COUNT),</a>
<a name="694"><span class="lineNum">     694 </span>            :         },</a>
<a name="695"><span class="lineNum">     695 </span>            :         { &quot;MMEA1_IOWR_DATAMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA1_EDC_CNT),</a>
<a name="696"><span class="lineNum">     696 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT, IOWR_DATAMEM_SEC_COUNT),</a>
<a name="697"><span class="lineNum">     697 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT, IOWR_DATAMEM_DED_COUNT),</a>
<a name="698"><span class="lineNum">     698 </span>            :         },</a>
<a name="699"><span class="lineNum">     699 </span>            :         { &quot;MMEA1_DRAMRD_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA1_EDC_CNT),</a>
<a name="700"><span class="lineNum">     700 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT, DRAMRD_PAGEMEM_SED_COUNT),</a>
<a name="701"><span class="lineNum">     701 </span>            :         0, 0,</a>
<a name="702"><span class="lineNum">     702 </span>            :         },</a>
<a name="703"><span class="lineNum">     703 </span>            :         { &quot;MMEA1_DRAMWR_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA1_EDC_CNT),</a>
<a name="704"><span class="lineNum">     704 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT, DRAMWR_PAGEMEM_SED_COUNT),</a>
<a name="705"><span class="lineNum">     705 </span>            :         0, 0,</a>
<a name="706"><span class="lineNum">     706 </span>            :         },</a>
<a name="707"><span class="lineNum">     707 </span>            :         { &quot;MMEA1_IORD_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA1_EDC_CNT),</a>
<a name="708"><span class="lineNum">     708 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT, IORD_CMDMEM_SED_COUNT),</a>
<a name="709"><span class="lineNum">     709 </span>            :         0, 0,</a>
<a name="710"><span class="lineNum">     710 </span>            :         },</a>
<a name="711"><span class="lineNum">     711 </span>            :         { &quot;MMEA1_IOWR_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA1_EDC_CNT),</a>
<a name="712"><span class="lineNum">     712 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT, IOWR_CMDMEM_SED_COUNT),</a>
<a name="713"><span class="lineNum">     713 </span>            :         0, 0,</a>
<a name="714"><span class="lineNum">     714 </span>            :         },</a>
<a name="715"><span class="lineNum">     715 </span>            :         { &quot;MMEA1_GMIRD_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA1_EDC_CNT2),</a>
<a name="716"><span class="lineNum">     716 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT2, GMIRD_CMDMEM_SEC_COUNT),</a>
<a name="717"><span class="lineNum">     717 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT2, GMIRD_CMDMEM_DED_COUNT),</a>
<a name="718"><span class="lineNum">     718 </span>            :         },</a>
<a name="719"><span class="lineNum">     719 </span>            :         { &quot;MMEA1_GMIWR_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA1_EDC_CNT2),</a>
<a name="720"><span class="lineNum">     720 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT2, GMIWR_CMDMEM_SEC_COUNT),</a>
<a name="721"><span class="lineNum">     721 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT2, GMIWR_CMDMEM_DED_COUNT),</a>
<a name="722"><span class="lineNum">     722 </span>            :         },</a>
<a name="723"><span class="lineNum">     723 </span>            :         { &quot;MMEA1_GMIWR_DATAMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA1_EDC_CNT2),</a>
<a name="724"><span class="lineNum">     724 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT2, GMIWR_DATAMEM_SEC_COUNT),</a>
<a name="725"><span class="lineNum">     725 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT2, GMIWR_DATAMEM_DED_COUNT),</a>
<a name="726"><span class="lineNum">     726 </span>            :         },</a>
<a name="727"><span class="lineNum">     727 </span>            :         { &quot;MMEA1_GMIRD_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA1_EDC_CNT2),</a>
<a name="728"><span class="lineNum">     728 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT2, GMIRD_PAGEMEM_SED_COUNT),</a>
<a name="729"><span class="lineNum">     729 </span>            :         0, 0,</a>
<a name="730"><span class="lineNum">     730 </span>            :         },</a>
<a name="731"><span class="lineNum">     731 </span>            :         { &quot;MMEA1_GMIWR_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA1_EDC_CNT2),</a>
<a name="732"><span class="lineNum">     732 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT2, GMIWR_PAGEMEM_SED_COUNT),</a>
<a name="733"><span class="lineNum">     733 </span>            :         0, 0,</a>
<a name="734"><span class="lineNum">     734 </span>            :         },</a>
<a name="735"><span class="lineNum">     735 </span>            :         { &quot;MMEA1_MAM_D0MEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA1_EDC_CNT2),</a>
<a name="736"><span class="lineNum">     736 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT2, MAM_D0MEM_SED_COUNT),</a>
<a name="737"><span class="lineNum">     737 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT2, MAM_D0MEM_DED_COUNT),</a>
<a name="738"><span class="lineNum">     738 </span>            :         },</a>
<a name="739"><span class="lineNum">     739 </span>            :         { &quot;MMEA1_MAM_D1MEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA1_EDC_CNT2),</a>
<a name="740"><span class="lineNum">     740 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT2, MAM_D1MEM_SED_COUNT),</a>
<a name="741"><span class="lineNum">     741 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT2, MAM_D1MEM_DED_COUNT),</a>
<a name="742"><span class="lineNum">     742 </span>            :         },</a>
<a name="743"><span class="lineNum">     743 </span>            :         { &quot;MMEA1_MAM_D2MEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA1_EDC_CNT2),</a>
<a name="744"><span class="lineNum">     744 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT2, MAM_D2MEM_SED_COUNT),</a>
<a name="745"><span class="lineNum">     745 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT2, MAM_D2MEM_DED_COUNT),</a>
<a name="746"><span class="lineNum">     746 </span>            :         },</a>
<a name="747"><span class="lineNum">     747 </span>            :         { &quot;MMEA1_MAM_D3MEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA1_EDC_CNT2),</a>
<a name="748"><span class="lineNum">     748 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT2, MAM_D3MEM_SED_COUNT),</a>
<a name="749"><span class="lineNum">     749 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT2, MAM_D3MEM_DED_COUNT),</a>
<a name="750"><span class="lineNum">     750 </span>            :         },</a>
<a name="751"><span class="lineNum">     751 </span>            :         { &quot;MMEA1_DRAMRD_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA1_EDC_CNT3),</a>
<a name="752"><span class="lineNum">     752 </span>            :         0, 0,</a>
<a name="753"><span class="lineNum">     753 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT3, DRAMRD_PAGEMEM_DED_COUNT),</a>
<a name="754"><span class="lineNum">     754 </span>            :         },</a>
<a name="755"><span class="lineNum">     755 </span>            :         { &quot;MMEA1_DRAMWR_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA1_EDC_CNT3),</a>
<a name="756"><span class="lineNum">     756 </span>            :         0, 0,</a>
<a name="757"><span class="lineNum">     757 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT3, DRAMWR_PAGEMEM_DED_COUNT),</a>
<a name="758"><span class="lineNum">     758 </span>            :         },</a>
<a name="759"><span class="lineNum">     759 </span>            :         { &quot;MMEA1_IORD_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA1_EDC_CNT3),</a>
<a name="760"><span class="lineNum">     760 </span>            :         0, 0,</a>
<a name="761"><span class="lineNum">     761 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT3, IORD_CMDMEM_DED_COUNT),</a>
<a name="762"><span class="lineNum">     762 </span>            :         },</a>
<a name="763"><span class="lineNum">     763 </span>            :         { &quot;MMEA1_IOWR_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA1_EDC_CNT3),</a>
<a name="764"><span class="lineNum">     764 </span>            :         0, 0,</a>
<a name="765"><span class="lineNum">     765 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT3, IOWR_CMDMEM_DED_COUNT),</a>
<a name="766"><span class="lineNum">     766 </span>            :         },</a>
<a name="767"><span class="lineNum">     767 </span>            :         { &quot;MMEA1_GMIRD_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA1_EDC_CNT3),</a>
<a name="768"><span class="lineNum">     768 </span>            :         0, 0,</a>
<a name="769"><span class="lineNum">     769 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT3, GMIRD_PAGEMEM_DED_COUNT),</a>
<a name="770"><span class="lineNum">     770 </span>            :         },</a>
<a name="771"><span class="lineNum">     771 </span>            :         { &quot;MMEA1_GMIWR_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA1_EDC_CNT3),</a>
<a name="772"><span class="lineNum">     772 </span>            :         0, 0,</a>
<a name="773"><span class="lineNum">     773 </span>            :         SOC15_REG_FIELD(MMEA1_EDC_CNT3, GMIWR_PAGEMEM_DED_COUNT),</a>
<a name="774"><span class="lineNum">     774 </span>            :         },</a>
<a name="775"><span class="lineNum">     775 </span>            : </a>
<a name="776"><span class="lineNum">     776 </span>            :         /* MMHAB Range 2*/</a>
<a name="777"><span class="lineNum">     777 </span>            :         { &quot;MMEA2_DRAMRD_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA2_EDC_CNT),</a>
<a name="778"><span class="lineNum">     778 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT, DRAMRD_CMDMEM_SEC_COUNT),</a>
<a name="779"><span class="lineNum">     779 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT, DRAMRD_CMDMEM_DED_COUNT),</a>
<a name="780"><span class="lineNum">     780 </span>            :         },</a>
<a name="781"><span class="lineNum">     781 </span>            :         { &quot;MMEA2_DRAMWR_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA2_EDC_CNT),</a>
<a name="782"><span class="lineNum">     782 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT, DRAMWR_CMDMEM_SEC_COUNT),</a>
<a name="783"><span class="lineNum">     783 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT, DRAMWR_CMDMEM_DED_COUNT),</a>
<a name="784"><span class="lineNum">     784 </span>            :         },</a>
<a name="785"><span class="lineNum">     785 </span>            :         { &quot;MMEA2_DRAMWR_DATAMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA2_EDC_CNT),</a>
<a name="786"><span class="lineNum">     786 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT, DRAMWR_DATAMEM_SEC_COUNT),</a>
<a name="787"><span class="lineNum">     787 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT, DRAMWR_DATAMEM_DED_COUNT),</a>
<a name="788"><span class="lineNum">     788 </span>            :         },</a>
<a name="789"><span class="lineNum">     789 </span>            :         { &quot;MMEA2_RRET_TAGMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA2_EDC_CNT),</a>
<a name="790"><span class="lineNum">     790 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT, RRET_TAGMEM_SEC_COUNT),</a>
<a name="791"><span class="lineNum">     791 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT, RRET_TAGMEM_DED_COUNT),</a>
<a name="792"><span class="lineNum">     792 </span>            :         },</a>
<a name="793"><span class="lineNum">     793 </span>            :         { &quot;MMEA2_WRET_TAGMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA2_EDC_CNT),</a>
<a name="794"><span class="lineNum">     794 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT, WRET_TAGMEM_SEC_COUNT),</a>
<a name="795"><span class="lineNum">     795 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT, WRET_TAGMEM_DED_COUNT),</a>
<a name="796"><span class="lineNum">     796 </span>            :         },</a>
<a name="797"><span class="lineNum">     797 </span>            :         { &quot;MMEA2_IOWR_DATAMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA2_EDC_CNT),</a>
<a name="798"><span class="lineNum">     798 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT, IOWR_DATAMEM_SEC_COUNT),</a>
<a name="799"><span class="lineNum">     799 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT, IOWR_DATAMEM_DED_COUNT),</a>
<a name="800"><span class="lineNum">     800 </span>            :         },</a>
<a name="801"><span class="lineNum">     801 </span>            :         { &quot;MMEA2_DRAMRD_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA2_EDC_CNT),</a>
<a name="802"><span class="lineNum">     802 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT, DRAMRD_PAGEMEM_SED_COUNT),</a>
<a name="803"><span class="lineNum">     803 </span>            :         0, 0,</a>
<a name="804"><span class="lineNum">     804 </span>            :         },</a>
<a name="805"><span class="lineNum">     805 </span>            :         { &quot;MMEA2_DRAMWR_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA2_EDC_CNT),</a>
<a name="806"><span class="lineNum">     806 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT, DRAMWR_PAGEMEM_SED_COUNT),</a>
<a name="807"><span class="lineNum">     807 </span>            :         0, 0,</a>
<a name="808"><span class="lineNum">     808 </span>            :         },</a>
<a name="809"><span class="lineNum">     809 </span>            :         { &quot;MMEA2_IORD_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA2_EDC_CNT),</a>
<a name="810"><span class="lineNum">     810 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT, IORD_CMDMEM_SED_COUNT),</a>
<a name="811"><span class="lineNum">     811 </span>            :         0, 0,</a>
<a name="812"><span class="lineNum">     812 </span>            :         },</a>
<a name="813"><span class="lineNum">     813 </span>            :         { &quot;MMEA2_IOWR_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA2_EDC_CNT),</a>
<a name="814"><span class="lineNum">     814 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT, IOWR_CMDMEM_SED_COUNT),</a>
<a name="815"><span class="lineNum">     815 </span>            :         0, 0,</a>
<a name="816"><span class="lineNum">     816 </span>            :         },</a>
<a name="817"><span class="lineNum">     817 </span>            :         { &quot;MMEA2_GMIRD_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA2_EDC_CNT2),</a>
<a name="818"><span class="lineNum">     818 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT2, GMIRD_CMDMEM_SEC_COUNT),</a>
<a name="819"><span class="lineNum">     819 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT2, GMIRD_CMDMEM_DED_COUNT),</a>
<a name="820"><span class="lineNum">     820 </span>            :         },</a>
<a name="821"><span class="lineNum">     821 </span>            :         { &quot;MMEA2_GMIWR_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA2_EDC_CNT2),</a>
<a name="822"><span class="lineNum">     822 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT2, GMIWR_CMDMEM_SEC_COUNT),</a>
<a name="823"><span class="lineNum">     823 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT2, GMIWR_CMDMEM_DED_COUNT),</a>
<a name="824"><span class="lineNum">     824 </span>            :         },</a>
<a name="825"><span class="lineNum">     825 </span>            :         { &quot;MMEA2_GMIWR_DATAMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA2_EDC_CNT2),</a>
<a name="826"><span class="lineNum">     826 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT2, GMIWR_DATAMEM_SEC_COUNT),</a>
<a name="827"><span class="lineNum">     827 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT2, GMIWR_DATAMEM_DED_COUNT),</a>
<a name="828"><span class="lineNum">     828 </span>            :         },</a>
<a name="829"><span class="lineNum">     829 </span>            :         { &quot;MMEA2_GMIRD_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA2_EDC_CNT2),</a>
<a name="830"><span class="lineNum">     830 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT2, GMIRD_PAGEMEM_SED_COUNT),</a>
<a name="831"><span class="lineNum">     831 </span>            :         0, 0,</a>
<a name="832"><span class="lineNum">     832 </span>            :         },</a>
<a name="833"><span class="lineNum">     833 </span>            :         { &quot;MMEA2_GMIWR_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA2_EDC_CNT2),</a>
<a name="834"><span class="lineNum">     834 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT2, GMIWR_PAGEMEM_SED_COUNT),</a>
<a name="835"><span class="lineNum">     835 </span>            :         0, 0,</a>
<a name="836"><span class="lineNum">     836 </span>            :         },</a>
<a name="837"><span class="lineNum">     837 </span>            :         { &quot;MMEA2_MAM_D0MEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA2_EDC_CNT2),</a>
<a name="838"><span class="lineNum">     838 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT2, MAM_D0MEM_SED_COUNT),</a>
<a name="839"><span class="lineNum">     839 </span>            :         SOC15_REG_FIELD(MMEA0_EDC_CNT2, MAM_D0MEM_DED_COUNT),</a>
<a name="840"><span class="lineNum">     840 </span>            :         },</a>
<a name="841"><span class="lineNum">     841 </span>            :         { &quot;MMEA2_MAM_D1MEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA2_EDC_CNT2),</a>
<a name="842"><span class="lineNum">     842 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT2, MAM_D1MEM_SED_COUNT),</a>
<a name="843"><span class="lineNum">     843 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT2, MAM_D1MEM_DED_COUNT),</a>
<a name="844"><span class="lineNum">     844 </span>            :         },</a>
<a name="845"><span class="lineNum">     845 </span>            :         { &quot;MMEA2_MAM_D2MEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA2_EDC_CNT2),</a>
<a name="846"><span class="lineNum">     846 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT2, MAM_D2MEM_SED_COUNT),</a>
<a name="847"><span class="lineNum">     847 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT2, MAM_D2MEM_DED_COUNT),</a>
<a name="848"><span class="lineNum">     848 </span>            :         },</a>
<a name="849"><span class="lineNum">     849 </span>            :         { &quot;MMEA2_MAM_D3MEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA2_EDC_CNT2),</a>
<a name="850"><span class="lineNum">     850 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT2, MAM_D3MEM_SED_COUNT),</a>
<a name="851"><span class="lineNum">     851 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT2, MAM_D3MEM_DED_COUNT),</a>
<a name="852"><span class="lineNum">     852 </span>            :         },</a>
<a name="853"><span class="lineNum">     853 </span>            :         { &quot;MMEA2_DRAMRD_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA2_EDC_CNT3),</a>
<a name="854"><span class="lineNum">     854 </span>            :         0, 0,</a>
<a name="855"><span class="lineNum">     855 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT3, DRAMRD_PAGEMEM_DED_COUNT),</a>
<a name="856"><span class="lineNum">     856 </span>            :         },</a>
<a name="857"><span class="lineNum">     857 </span>            :         { &quot;MMEA2_DRAMWR_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA2_EDC_CNT3),</a>
<a name="858"><span class="lineNum">     858 </span>            :         0, 0,</a>
<a name="859"><span class="lineNum">     859 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT3, DRAMWR_PAGEMEM_DED_COUNT),</a>
<a name="860"><span class="lineNum">     860 </span>            :         },</a>
<a name="861"><span class="lineNum">     861 </span>            :         { &quot;MMEA2_IORD_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA2_EDC_CNT3),</a>
<a name="862"><span class="lineNum">     862 </span>            :         0, 0,</a>
<a name="863"><span class="lineNum">     863 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT3, IORD_CMDMEM_DED_COUNT),</a>
<a name="864"><span class="lineNum">     864 </span>            :         },</a>
<a name="865"><span class="lineNum">     865 </span>            :         { &quot;MMEA2_IOWR_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA2_EDC_CNT3),</a>
<a name="866"><span class="lineNum">     866 </span>            :         0, 0,</a>
<a name="867"><span class="lineNum">     867 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT3, IOWR_CMDMEM_DED_COUNT),</a>
<a name="868"><span class="lineNum">     868 </span>            :         },</a>
<a name="869"><span class="lineNum">     869 </span>            :         { &quot;MMEA2_GMIRD_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA2_EDC_CNT3),</a>
<a name="870"><span class="lineNum">     870 </span>            :         0, 0,</a>
<a name="871"><span class="lineNum">     871 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT3, GMIRD_PAGEMEM_DED_COUNT),</a>
<a name="872"><span class="lineNum">     872 </span>            :         },</a>
<a name="873"><span class="lineNum">     873 </span>            :         { &quot;MMEA2_GMIWR_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA2_EDC_CNT3),</a>
<a name="874"><span class="lineNum">     874 </span>            :         0, 0,</a>
<a name="875"><span class="lineNum">     875 </span>            :         SOC15_REG_FIELD(MMEA2_EDC_CNT3, GMIWR_PAGEMEM_DED_COUNT),</a>
<a name="876"><span class="lineNum">     876 </span>            :         },</a>
<a name="877"><span class="lineNum">     877 </span>            : </a>
<a name="878"><span class="lineNum">     878 </span>            :         /* MMHUB Rang 3 */</a>
<a name="879"><span class="lineNum">     879 </span>            :         { &quot;MMEA3_DRAMRD_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA3_EDC_CNT),</a>
<a name="880"><span class="lineNum">     880 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT, DRAMRD_CMDMEM_SEC_COUNT),</a>
<a name="881"><span class="lineNum">     881 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT, DRAMRD_CMDMEM_DED_COUNT),</a>
<a name="882"><span class="lineNum">     882 </span>            :         },</a>
<a name="883"><span class="lineNum">     883 </span>            :         { &quot;MMEA3_DRAMWR_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA3_EDC_CNT),</a>
<a name="884"><span class="lineNum">     884 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT, DRAMWR_CMDMEM_SEC_COUNT),</a>
<a name="885"><span class="lineNum">     885 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT, DRAMWR_CMDMEM_DED_COUNT),</a>
<a name="886"><span class="lineNum">     886 </span>            :         },</a>
<a name="887"><span class="lineNum">     887 </span>            :         { &quot;MMEA3_DRAMWR_DATAMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA3_EDC_CNT),</a>
<a name="888"><span class="lineNum">     888 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT, DRAMWR_DATAMEM_SEC_COUNT),</a>
<a name="889"><span class="lineNum">     889 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT, DRAMWR_DATAMEM_DED_COUNT),</a>
<a name="890"><span class="lineNum">     890 </span>            :         },</a>
<a name="891"><span class="lineNum">     891 </span>            :         { &quot;MMEA3_RRET_TAGMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA3_EDC_CNT),</a>
<a name="892"><span class="lineNum">     892 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT, RRET_TAGMEM_SEC_COUNT),</a>
<a name="893"><span class="lineNum">     893 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT, RRET_TAGMEM_DED_COUNT),</a>
<a name="894"><span class="lineNum">     894 </span>            :         },</a>
<a name="895"><span class="lineNum">     895 </span>            :         { &quot;MMEA3_WRET_TAGMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA3_EDC_CNT),</a>
<a name="896"><span class="lineNum">     896 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT, WRET_TAGMEM_SEC_COUNT),</a>
<a name="897"><span class="lineNum">     897 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT, WRET_TAGMEM_DED_COUNT),</a>
<a name="898"><span class="lineNum">     898 </span>            :         },</a>
<a name="899"><span class="lineNum">     899 </span>            :         { &quot;MMEA3_IOWR_DATAMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA3_EDC_CNT),</a>
<a name="900"><span class="lineNum">     900 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT, IOWR_DATAMEM_SEC_COUNT),</a>
<a name="901"><span class="lineNum">     901 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT, IOWR_DATAMEM_DED_COUNT),</a>
<a name="902"><span class="lineNum">     902 </span>            :         },</a>
<a name="903"><span class="lineNum">     903 </span>            :         { &quot;MMEA3_DRAMRD_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA3_EDC_CNT),</a>
<a name="904"><span class="lineNum">     904 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT, DRAMRD_PAGEMEM_SED_COUNT),</a>
<a name="905"><span class="lineNum">     905 </span>            :         0, 0,</a>
<a name="906"><span class="lineNum">     906 </span>            :         },</a>
<a name="907"><span class="lineNum">     907 </span>            :         { &quot;MMEA3_DRAMWR_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA3_EDC_CNT),</a>
<a name="908"><span class="lineNum">     908 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT, DRAMWR_PAGEMEM_SED_COUNT),</a>
<a name="909"><span class="lineNum">     909 </span>            :         0, 0,</a>
<a name="910"><span class="lineNum">     910 </span>            :         },</a>
<a name="911"><span class="lineNum">     911 </span>            :         { &quot;MMEA3_IORD_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA3_EDC_CNT),</a>
<a name="912"><span class="lineNum">     912 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT, IORD_CMDMEM_SED_COUNT),</a>
<a name="913"><span class="lineNum">     913 </span>            :         0, 0,</a>
<a name="914"><span class="lineNum">     914 </span>            :         },</a>
<a name="915"><span class="lineNum">     915 </span>            :         { &quot;MMEA3_IOWR_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA3_EDC_CNT),</a>
<a name="916"><span class="lineNum">     916 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT, IOWR_CMDMEM_SED_COUNT),</a>
<a name="917"><span class="lineNum">     917 </span>            :         0, 0,</a>
<a name="918"><span class="lineNum">     918 </span>            :         },</a>
<a name="919"><span class="lineNum">     919 </span>            :         { &quot;MMEA3_GMIRD_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA3_EDC_CNT2),</a>
<a name="920"><span class="lineNum">     920 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT2, GMIRD_CMDMEM_SEC_COUNT),</a>
<a name="921"><span class="lineNum">     921 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT2, GMIRD_CMDMEM_DED_COUNT),</a>
<a name="922"><span class="lineNum">     922 </span>            :         },</a>
<a name="923"><span class="lineNum">     923 </span>            :         { &quot;MMEA3_GMIWR_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA3_EDC_CNT2),</a>
<a name="924"><span class="lineNum">     924 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT2, GMIWR_CMDMEM_SEC_COUNT),</a>
<a name="925"><span class="lineNum">     925 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT2, GMIWR_CMDMEM_DED_COUNT),</a>
<a name="926"><span class="lineNum">     926 </span>            :         },</a>
<a name="927"><span class="lineNum">     927 </span>            :         { &quot;MMEA3_GMIWR_DATAMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA3_EDC_CNT2),</a>
<a name="928"><span class="lineNum">     928 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT2, GMIWR_DATAMEM_SEC_COUNT),</a>
<a name="929"><span class="lineNum">     929 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT2, GMIWR_DATAMEM_DED_COUNT),</a>
<a name="930"><span class="lineNum">     930 </span>            :         },</a>
<a name="931"><span class="lineNum">     931 </span>            :         { &quot;MMEA3_GMIRD_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA3_EDC_CNT2),</a>
<a name="932"><span class="lineNum">     932 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT2, GMIRD_PAGEMEM_SED_COUNT),</a>
<a name="933"><span class="lineNum">     933 </span>            :         0, 0,</a>
<a name="934"><span class="lineNum">     934 </span>            :         },</a>
<a name="935"><span class="lineNum">     935 </span>            :         { &quot;MMEA3_GMIWR_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA3_EDC_CNT2),</a>
<a name="936"><span class="lineNum">     936 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT2, GMIWR_PAGEMEM_SED_COUNT),</a>
<a name="937"><span class="lineNum">     937 </span>            :         0, 0,</a>
<a name="938"><span class="lineNum">     938 </span>            :         },</a>
<a name="939"><span class="lineNum">     939 </span>            :         { &quot;MMEA3_MAM_D0MEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA3_EDC_CNT2),</a>
<a name="940"><span class="lineNum">     940 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT2, MAM_D0MEM_SED_COUNT),</a>
<a name="941"><span class="lineNum">     941 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT2, MAM_D0MEM_DED_COUNT),</a>
<a name="942"><span class="lineNum">     942 </span>            :         },</a>
<a name="943"><span class="lineNum">     943 </span>            :         { &quot;MMEA3_MAM_D1MEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA3_EDC_CNT2),</a>
<a name="944"><span class="lineNum">     944 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT2, MAM_D1MEM_SED_COUNT),</a>
<a name="945"><span class="lineNum">     945 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT2, MAM_D1MEM_DED_COUNT),</a>
<a name="946"><span class="lineNum">     946 </span>            :         },</a>
<a name="947"><span class="lineNum">     947 </span>            :         { &quot;MMEA3_MAM_D2MEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA3_EDC_CNT2),</a>
<a name="948"><span class="lineNum">     948 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT2, MAM_D2MEM_SED_COUNT),</a>
<a name="949"><span class="lineNum">     949 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT2, MAM_D2MEM_DED_COUNT),</a>
<a name="950"><span class="lineNum">     950 </span>            :         },</a>
<a name="951"><span class="lineNum">     951 </span>            :         { &quot;MMEA3_MAM_D3MEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA3_EDC_CNT2),</a>
<a name="952"><span class="lineNum">     952 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT2, MAM_D3MEM_SED_COUNT),</a>
<a name="953"><span class="lineNum">     953 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT2, MAM_D3MEM_DED_COUNT),</a>
<a name="954"><span class="lineNum">     954 </span>            :         },</a>
<a name="955"><span class="lineNum">     955 </span>            :         { &quot;MMEA3_DRAMRD_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA3_EDC_CNT3),</a>
<a name="956"><span class="lineNum">     956 </span>            :         0, 0,</a>
<a name="957"><span class="lineNum">     957 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT3, DRAMRD_PAGEMEM_DED_COUNT),</a>
<a name="958"><span class="lineNum">     958 </span>            :         },</a>
<a name="959"><span class="lineNum">     959 </span>            :         { &quot;MMEA3_DRAMWR_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA3_EDC_CNT3),</a>
<a name="960"><span class="lineNum">     960 </span>            :         0, 0,</a>
<a name="961"><span class="lineNum">     961 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT3, DRAMWR_PAGEMEM_DED_COUNT),</a>
<a name="962"><span class="lineNum">     962 </span>            :         },</a>
<a name="963"><span class="lineNum">     963 </span>            :         { &quot;MMEA3_IORD_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA3_EDC_CNT3),</a>
<a name="964"><span class="lineNum">     964 </span>            :         0, 0,</a>
<a name="965"><span class="lineNum">     965 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT3, IORD_CMDMEM_DED_COUNT),</a>
<a name="966"><span class="lineNum">     966 </span>            :         },</a>
<a name="967"><span class="lineNum">     967 </span>            :         { &quot;MMEA3_IOWR_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA3_EDC_CNT3),</a>
<a name="968"><span class="lineNum">     968 </span>            :         0, 0,</a>
<a name="969"><span class="lineNum">     969 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT3, IOWR_CMDMEM_DED_COUNT),</a>
<a name="970"><span class="lineNum">     970 </span>            :         },</a>
<a name="971"><span class="lineNum">     971 </span>            :         { &quot;MMEA3_GMIRD_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA3_EDC_CNT3),</a>
<a name="972"><span class="lineNum">     972 </span>            :         0, 0,</a>
<a name="973"><span class="lineNum">     973 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT3, GMIRD_PAGEMEM_DED_COUNT),</a>
<a name="974"><span class="lineNum">     974 </span>            :         },</a>
<a name="975"><span class="lineNum">     975 </span>            :         { &quot;MMEA3_GMIWR_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA3_EDC_CNT3),</a>
<a name="976"><span class="lineNum">     976 </span>            :         0, 0,</a>
<a name="977"><span class="lineNum">     977 </span>            :         SOC15_REG_FIELD(MMEA3_EDC_CNT3, GMIWR_PAGEMEM_DED_COUNT),</a>
<a name="978"><span class="lineNum">     978 </span>            :         },</a>
<a name="979"><span class="lineNum">     979 </span>            : </a>
<a name="980"><span class="lineNum">     980 </span>            :         /* MMHUB Range 4 */</a>
<a name="981"><span class="lineNum">     981 </span>            :         { &quot;MMEA4_DRAMRD_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA4_EDC_CNT),</a>
<a name="982"><span class="lineNum">     982 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT, DRAMRD_CMDMEM_SEC_COUNT),</a>
<a name="983"><span class="lineNum">     983 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT, DRAMRD_CMDMEM_DED_COUNT),</a>
<a name="984"><span class="lineNum">     984 </span>            :         },</a>
<a name="985"><span class="lineNum">     985 </span>            :         { &quot;MMEA4_DRAMWR_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA4_EDC_CNT),</a>
<a name="986"><span class="lineNum">     986 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT, DRAMWR_CMDMEM_SEC_COUNT),</a>
<a name="987"><span class="lineNum">     987 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT, DRAMWR_CMDMEM_DED_COUNT),</a>
<a name="988"><span class="lineNum">     988 </span>            :         },</a>
<a name="989"><span class="lineNum">     989 </span>            :         { &quot;MMEA4_DRAMWR_DATAMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA4_EDC_CNT),</a>
<a name="990"><span class="lineNum">     990 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT, DRAMWR_DATAMEM_SEC_COUNT),</a>
<a name="991"><span class="lineNum">     991 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT, DRAMWR_DATAMEM_DED_COUNT),</a>
<a name="992"><span class="lineNum">     992 </span>            :         },</a>
<a name="993"><span class="lineNum">     993 </span>            :         { &quot;MMEA4_RRET_TAGMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA4_EDC_CNT),</a>
<a name="994"><span class="lineNum">     994 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT, RRET_TAGMEM_SEC_COUNT),</a>
<a name="995"><span class="lineNum">     995 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT, RRET_TAGMEM_DED_COUNT),</a>
<a name="996"><span class="lineNum">     996 </span>            :         },</a>
<a name="997"><span class="lineNum">     997 </span>            :         { &quot;MMEA4_WRET_TAGMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA4_EDC_CNT),</a>
<a name="998"><span class="lineNum">     998 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT, WRET_TAGMEM_SEC_COUNT),</a>
<a name="999"><span class="lineNum">     999 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT, WRET_TAGMEM_DED_COUNT),</a>
<a name="1000"><span class="lineNum">    1000 </span>            :         },</a>
<a name="1001"><span class="lineNum">    1001 </span>            :         { &quot;MMEA4_IOWR_DATAMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA4_EDC_CNT),</a>
<a name="1002"><span class="lineNum">    1002 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT, IOWR_DATAMEM_SEC_COUNT),</a>
<a name="1003"><span class="lineNum">    1003 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT, IOWR_DATAMEM_DED_COUNT),</a>
<a name="1004"><span class="lineNum">    1004 </span>            :         },</a>
<a name="1005"><span class="lineNum">    1005 </span>            :         { &quot;MMEA4_DRAMRD_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA4_EDC_CNT),</a>
<a name="1006"><span class="lineNum">    1006 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT, DRAMRD_PAGEMEM_SED_COUNT),</a>
<a name="1007"><span class="lineNum">    1007 </span>            :         0, 0,</a>
<a name="1008"><span class="lineNum">    1008 </span>            :         },</a>
<a name="1009"><span class="lineNum">    1009 </span>            :         { &quot;MMEA4_DRAMWR_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA4_EDC_CNT),</a>
<a name="1010"><span class="lineNum">    1010 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT, DRAMWR_PAGEMEM_SED_COUNT),</a>
<a name="1011"><span class="lineNum">    1011 </span>            :         0, 0,</a>
<a name="1012"><span class="lineNum">    1012 </span>            :         },</a>
<a name="1013"><span class="lineNum">    1013 </span>            :         { &quot;MMEA4_IORD_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA4_EDC_CNT),</a>
<a name="1014"><span class="lineNum">    1014 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT, IORD_CMDMEM_SED_COUNT),</a>
<a name="1015"><span class="lineNum">    1015 </span>            :         0, 0,</a>
<a name="1016"><span class="lineNum">    1016 </span>            :         },</a>
<a name="1017"><span class="lineNum">    1017 </span>            :         { &quot;MMEA4_IOWR_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA4_EDC_CNT),</a>
<a name="1018"><span class="lineNum">    1018 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT, IOWR_CMDMEM_SED_COUNT),</a>
<a name="1019"><span class="lineNum">    1019 </span>            :         0, 0,</a>
<a name="1020"><span class="lineNum">    1020 </span>            :         },</a>
<a name="1021"><span class="lineNum">    1021 </span>            :         { &quot;MMEA4_GMIRD_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA4_EDC_CNT2),</a>
<a name="1022"><span class="lineNum">    1022 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT2, GMIRD_CMDMEM_SEC_COUNT),</a>
<a name="1023"><span class="lineNum">    1023 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT2, GMIRD_CMDMEM_DED_COUNT),</a>
<a name="1024"><span class="lineNum">    1024 </span>            :         },</a>
<a name="1025"><span class="lineNum">    1025 </span>            :         { &quot;MMEA4_GMIWR_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA4_EDC_CNT2),</a>
<a name="1026"><span class="lineNum">    1026 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT2, GMIWR_CMDMEM_SEC_COUNT),</a>
<a name="1027"><span class="lineNum">    1027 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT2, GMIWR_CMDMEM_DED_COUNT),</a>
<a name="1028"><span class="lineNum">    1028 </span>            :         },</a>
<a name="1029"><span class="lineNum">    1029 </span>            :         { &quot;MMEA4_GMIWR_DATAMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA4_EDC_CNT2),</a>
<a name="1030"><span class="lineNum">    1030 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT2, GMIWR_DATAMEM_SEC_COUNT),</a>
<a name="1031"><span class="lineNum">    1031 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT2, GMIWR_DATAMEM_DED_COUNT),</a>
<a name="1032"><span class="lineNum">    1032 </span>            :         },</a>
<a name="1033"><span class="lineNum">    1033 </span>            :         { &quot;MMEA4_GMIRD_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA4_EDC_CNT2),</a>
<a name="1034"><span class="lineNum">    1034 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT2, GMIRD_PAGEMEM_SED_COUNT),</a>
<a name="1035"><span class="lineNum">    1035 </span>            :         0, 0,</a>
<a name="1036"><span class="lineNum">    1036 </span>            :         },</a>
<a name="1037"><span class="lineNum">    1037 </span>            :         { &quot;MMEA4_GMIWR_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA4_EDC_CNT2),</a>
<a name="1038"><span class="lineNum">    1038 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT2, GMIWR_PAGEMEM_SED_COUNT),</a>
<a name="1039"><span class="lineNum">    1039 </span>            :         0, 0,</a>
<a name="1040"><span class="lineNum">    1040 </span>            :         },</a>
<a name="1041"><span class="lineNum">    1041 </span>            :         { &quot;MMEA4_MAM_D0MEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA4_EDC_CNT2),</a>
<a name="1042"><span class="lineNum">    1042 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT2, MAM_D0MEM_SED_COUNT),</a>
<a name="1043"><span class="lineNum">    1043 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT2, MAM_D0MEM_DED_COUNT),</a>
<a name="1044"><span class="lineNum">    1044 </span>            :         },</a>
<a name="1045"><span class="lineNum">    1045 </span>            :         { &quot;MMEA4_MAM_D1MEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA4_EDC_CNT2),</a>
<a name="1046"><span class="lineNum">    1046 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT2, MAM_D1MEM_SED_COUNT),</a>
<a name="1047"><span class="lineNum">    1047 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT2, MAM_D1MEM_DED_COUNT),</a>
<a name="1048"><span class="lineNum">    1048 </span>            :         },</a>
<a name="1049"><span class="lineNum">    1049 </span>            :         { &quot;MMEA4_MAM_D2MEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA4_EDC_CNT2),</a>
<a name="1050"><span class="lineNum">    1050 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT2, MAM_D2MEM_SED_COUNT),</a>
<a name="1051"><span class="lineNum">    1051 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT2, MAM_D2MEM_DED_COUNT),</a>
<a name="1052"><span class="lineNum">    1052 </span>            :         },</a>
<a name="1053"><span class="lineNum">    1053 </span>            :         { &quot;MMEA4_MAM_D3MEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA4_EDC_CNT2),</a>
<a name="1054"><span class="lineNum">    1054 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT2, MAM_D3MEM_SED_COUNT),</a>
<a name="1055"><span class="lineNum">    1055 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT2, MAM_D3MEM_DED_COUNT),</a>
<a name="1056"><span class="lineNum">    1056 </span>            :         },</a>
<a name="1057"><span class="lineNum">    1057 </span>            :         { &quot;MMEA4_DRAMRD_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA4_EDC_CNT3),</a>
<a name="1058"><span class="lineNum">    1058 </span>            :         0, 0,</a>
<a name="1059"><span class="lineNum">    1059 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT3, DRAMRD_PAGEMEM_DED_COUNT),</a>
<a name="1060"><span class="lineNum">    1060 </span>            :         },</a>
<a name="1061"><span class="lineNum">    1061 </span>            :         { &quot;MMEA4_DRAMWR_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA4_EDC_CNT3),</a>
<a name="1062"><span class="lineNum">    1062 </span>            :         0, 0,</a>
<a name="1063"><span class="lineNum">    1063 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT3, DRAMWR_PAGEMEM_DED_COUNT),</a>
<a name="1064"><span class="lineNum">    1064 </span>            :         },</a>
<a name="1065"><span class="lineNum">    1065 </span>            :         { &quot;MMEA4_IORD_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA4_EDC_CNT3),</a>
<a name="1066"><span class="lineNum">    1066 </span>            :         0, 0,</a>
<a name="1067"><span class="lineNum">    1067 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT3, IORD_CMDMEM_DED_COUNT),</a>
<a name="1068"><span class="lineNum">    1068 </span>            :         },</a>
<a name="1069"><span class="lineNum">    1069 </span>            :         { &quot;MMEA4_IOWR_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA4_EDC_CNT3),</a>
<a name="1070"><span class="lineNum">    1070 </span>            :         0, 0,</a>
<a name="1071"><span class="lineNum">    1071 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT3, IOWR_CMDMEM_DED_COUNT),</a>
<a name="1072"><span class="lineNum">    1072 </span>            :         },</a>
<a name="1073"><span class="lineNum">    1073 </span>            :         { &quot;MMEA4_GMIRD_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA4_EDC_CNT3),</a>
<a name="1074"><span class="lineNum">    1074 </span>            :         0, 0,</a>
<a name="1075"><span class="lineNum">    1075 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT3, GMIRD_PAGEMEM_DED_COUNT),</a>
<a name="1076"><span class="lineNum">    1076 </span>            :         },</a>
<a name="1077"><span class="lineNum">    1077 </span>            :         { &quot;MMEA4_GMIWR_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA4_EDC_CNT3),</a>
<a name="1078"><span class="lineNum">    1078 </span>            :         0, 0,</a>
<a name="1079"><span class="lineNum">    1079 </span>            :         SOC15_REG_FIELD(MMEA4_EDC_CNT3, GMIWR_PAGEMEM_DED_COUNT),</a>
<a name="1080"><span class="lineNum">    1080 </span>            :         },</a>
<a name="1081"><span class="lineNum">    1081 </span>            : </a>
<a name="1082"><span class="lineNum">    1082 </span>            :         /* MMHUAB Range 5 */</a>
<a name="1083"><span class="lineNum">    1083 </span>            :         { &quot;MMEA5_DRAMRD_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA5_EDC_CNT),</a>
<a name="1084"><span class="lineNum">    1084 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT, DRAMRD_CMDMEM_SEC_COUNT),</a>
<a name="1085"><span class="lineNum">    1085 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT, DRAMRD_CMDMEM_DED_COUNT),</a>
<a name="1086"><span class="lineNum">    1086 </span>            :         },</a>
<a name="1087"><span class="lineNum">    1087 </span>            :         { &quot;MMEA5_DRAMWR_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA5_EDC_CNT),</a>
<a name="1088"><span class="lineNum">    1088 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT, DRAMWR_CMDMEM_SEC_COUNT),</a>
<a name="1089"><span class="lineNum">    1089 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT, DRAMWR_CMDMEM_DED_COUNT),</a>
<a name="1090"><span class="lineNum">    1090 </span>            :         },</a>
<a name="1091"><span class="lineNum">    1091 </span>            :         { &quot;MMEA5_DRAMWR_DATAMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA5_EDC_CNT),</a>
<a name="1092"><span class="lineNum">    1092 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT, DRAMWR_DATAMEM_SEC_COUNT),</a>
<a name="1093"><span class="lineNum">    1093 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT, DRAMWR_DATAMEM_DED_COUNT),</a>
<a name="1094"><span class="lineNum">    1094 </span>            :         },</a>
<a name="1095"><span class="lineNum">    1095 </span>            :         { &quot;MMEA5_RRET_TAGMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA5_EDC_CNT),</a>
<a name="1096"><span class="lineNum">    1096 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT, RRET_TAGMEM_SEC_COUNT),</a>
<a name="1097"><span class="lineNum">    1097 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT, RRET_TAGMEM_DED_COUNT),</a>
<a name="1098"><span class="lineNum">    1098 </span>            :         },</a>
<a name="1099"><span class="lineNum">    1099 </span>            :         { &quot;MMEA5_WRET_TAGMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA5_EDC_CNT),</a>
<a name="1100"><span class="lineNum">    1100 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT, WRET_TAGMEM_SEC_COUNT),</a>
<a name="1101"><span class="lineNum">    1101 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT, WRET_TAGMEM_DED_COUNT),</a>
<a name="1102"><span class="lineNum">    1102 </span>            :         },</a>
<a name="1103"><span class="lineNum">    1103 </span>            :         { &quot;MMEA5_IOWR_DATAMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA5_EDC_CNT),</a>
<a name="1104"><span class="lineNum">    1104 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT, IOWR_DATAMEM_SEC_COUNT),</a>
<a name="1105"><span class="lineNum">    1105 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT, IOWR_DATAMEM_DED_COUNT),</a>
<a name="1106"><span class="lineNum">    1106 </span>            :         },</a>
<a name="1107"><span class="lineNum">    1107 </span>            :         { &quot;MMEA5_DRAMRD_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA5_EDC_CNT),</a>
<a name="1108"><span class="lineNum">    1108 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT, DRAMRD_PAGEMEM_SED_COUNT),</a>
<a name="1109"><span class="lineNum">    1109 </span>            :         0, 0,</a>
<a name="1110"><span class="lineNum">    1110 </span>            :         },</a>
<a name="1111"><span class="lineNum">    1111 </span>            :         { &quot;MMEA5_DRAMWR_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA5_EDC_CNT),</a>
<a name="1112"><span class="lineNum">    1112 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT, DRAMWR_PAGEMEM_SED_COUNT),</a>
<a name="1113"><span class="lineNum">    1113 </span>            :         0, 0,</a>
<a name="1114"><span class="lineNum">    1114 </span>            :         },</a>
<a name="1115"><span class="lineNum">    1115 </span>            :         { &quot;MMEA5_IORD_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA5_EDC_CNT),</a>
<a name="1116"><span class="lineNum">    1116 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT, IORD_CMDMEM_SED_COUNT),</a>
<a name="1117"><span class="lineNum">    1117 </span>            :         0, 0,</a>
<a name="1118"><span class="lineNum">    1118 </span>            :         },</a>
<a name="1119"><span class="lineNum">    1119 </span>            :         { &quot;MMEA5_IOWR_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA5_EDC_CNT),</a>
<a name="1120"><span class="lineNum">    1120 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT, IOWR_CMDMEM_SED_COUNT),</a>
<a name="1121"><span class="lineNum">    1121 </span>            :         0, 0,</a>
<a name="1122"><span class="lineNum">    1122 </span>            :         },</a>
<a name="1123"><span class="lineNum">    1123 </span>            :         { &quot;MMEA5_GMIRD_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA5_EDC_CNT2),</a>
<a name="1124"><span class="lineNum">    1124 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT2, GMIRD_CMDMEM_SEC_COUNT),</a>
<a name="1125"><span class="lineNum">    1125 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT2, GMIRD_CMDMEM_DED_COUNT),</a>
<a name="1126"><span class="lineNum">    1126 </span>            :         },</a>
<a name="1127"><span class="lineNum">    1127 </span>            :         { &quot;MMEA5_GMIWR_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA5_EDC_CNT2),</a>
<a name="1128"><span class="lineNum">    1128 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT2, GMIWR_CMDMEM_SEC_COUNT),</a>
<a name="1129"><span class="lineNum">    1129 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT2, GMIWR_CMDMEM_DED_COUNT),</a>
<a name="1130"><span class="lineNum">    1130 </span>            :         },</a>
<a name="1131"><span class="lineNum">    1131 </span>            :         { &quot;MMEA5_GMIWR_DATAMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA5_EDC_CNT2),</a>
<a name="1132"><span class="lineNum">    1132 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT2, GMIWR_DATAMEM_SEC_COUNT),</a>
<a name="1133"><span class="lineNum">    1133 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT2, GMIWR_DATAMEM_DED_COUNT),</a>
<a name="1134"><span class="lineNum">    1134 </span>            :         },</a>
<a name="1135"><span class="lineNum">    1135 </span>            :         { &quot;MMEA5_GMIRD_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA5_EDC_CNT2),</a>
<a name="1136"><span class="lineNum">    1136 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT2, GMIRD_PAGEMEM_SED_COUNT),</a>
<a name="1137"><span class="lineNum">    1137 </span>            :         0, 0,</a>
<a name="1138"><span class="lineNum">    1138 </span>            :         },</a>
<a name="1139"><span class="lineNum">    1139 </span>            :         { &quot;MMEA5_GMIWR_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA5_EDC_CNT2),</a>
<a name="1140"><span class="lineNum">    1140 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT2, GMIWR_PAGEMEM_SED_COUNT),</a>
<a name="1141"><span class="lineNum">    1141 </span>            :         0, 0,</a>
<a name="1142"><span class="lineNum">    1142 </span>            :         },</a>
<a name="1143"><span class="lineNum">    1143 </span>            :         { &quot;MMEA5_MAM_D0MEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA5_EDC_CNT2),</a>
<a name="1144"><span class="lineNum">    1144 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT2, MAM_D0MEM_SED_COUNT),</a>
<a name="1145"><span class="lineNum">    1145 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT2, MAM_D0MEM_DED_COUNT),</a>
<a name="1146"><span class="lineNum">    1146 </span>            :         },</a>
<a name="1147"><span class="lineNum">    1147 </span>            :         { &quot;MMEA5_MAM_D1MEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA5_EDC_CNT2),</a>
<a name="1148"><span class="lineNum">    1148 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT2, MAM_D1MEM_SED_COUNT),</a>
<a name="1149"><span class="lineNum">    1149 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT2, MAM_D1MEM_DED_COUNT),</a>
<a name="1150"><span class="lineNum">    1150 </span>            :         },</a>
<a name="1151"><span class="lineNum">    1151 </span>            :         { &quot;MMEA5_MAM_D2MEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA5_EDC_CNT2),</a>
<a name="1152"><span class="lineNum">    1152 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT2, MAM_D2MEM_SED_COUNT),</a>
<a name="1153"><span class="lineNum">    1153 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT2, MAM_D2MEM_DED_COUNT),</a>
<a name="1154"><span class="lineNum">    1154 </span>            :         },</a>
<a name="1155"><span class="lineNum">    1155 </span>            :         { &quot;MMEA5_MAM_D3MEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA5_EDC_CNT2),</a>
<a name="1156"><span class="lineNum">    1156 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT2, MAM_D3MEM_SED_COUNT),</a>
<a name="1157"><span class="lineNum">    1157 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT2, MAM_D3MEM_DED_COUNT),</a>
<a name="1158"><span class="lineNum">    1158 </span>            :         },</a>
<a name="1159"><span class="lineNum">    1159 </span>            :         { &quot;MMEA5_DRAMRD_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA5_EDC_CNT3),</a>
<a name="1160"><span class="lineNum">    1160 </span>            :         0, 0,</a>
<a name="1161"><span class="lineNum">    1161 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT3, DRAMRD_PAGEMEM_DED_COUNT),</a>
<a name="1162"><span class="lineNum">    1162 </span>            :         },</a>
<a name="1163"><span class="lineNum">    1163 </span>            :         { &quot;MMEA5_DRAMWR_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA5_EDC_CNT3),</a>
<a name="1164"><span class="lineNum">    1164 </span>            :         0, 0,</a>
<a name="1165"><span class="lineNum">    1165 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT3, DRAMWR_PAGEMEM_DED_COUNT),</a>
<a name="1166"><span class="lineNum">    1166 </span>            :         },</a>
<a name="1167"><span class="lineNum">    1167 </span>            :         { &quot;MMEA5_IORD_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA5_EDC_CNT3),</a>
<a name="1168"><span class="lineNum">    1168 </span>            :         0, 0,</a>
<a name="1169"><span class="lineNum">    1169 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT3, IORD_CMDMEM_DED_COUNT),</a>
<a name="1170"><span class="lineNum">    1170 </span>            :         },</a>
<a name="1171"><span class="lineNum">    1171 </span>            :         { &quot;MMEA5_IOWR_CMDMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA5_EDC_CNT3),</a>
<a name="1172"><span class="lineNum">    1172 </span>            :         0, 0,</a>
<a name="1173"><span class="lineNum">    1173 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT3, IOWR_CMDMEM_DED_COUNT),</a>
<a name="1174"><span class="lineNum">    1174 </span>            :         },</a>
<a name="1175"><span class="lineNum">    1175 </span>            :         { &quot;MMEA5_GMIRD_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA5_EDC_CNT3),</a>
<a name="1176"><span class="lineNum">    1176 </span>            :         0, 0,</a>
<a name="1177"><span class="lineNum">    1177 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT3, GMIRD_PAGEMEM_DED_COUNT),</a>
<a name="1178"><span class="lineNum">    1178 </span>            :         },</a>
<a name="1179"><span class="lineNum">    1179 </span>            :         { &quot;MMEA5_GMIWR_PAGEMEM&quot;, SOC15_REG_ENTRY(MMHUB, 0, regMMEA5_EDC_CNT3),</a>
<a name="1180"><span class="lineNum">    1180 </span>            :         0, 0,</a>
<a name="1181"><span class="lineNum">    1181 </span>            :         SOC15_REG_FIELD(MMEA5_EDC_CNT3, GMIWR_PAGEMEM_DED_COUNT),</a>
<a name="1182"><span class="lineNum">    1182 </span>            :         },</a>
<a name="1183"><span class="lineNum">    1183 </span>            : };</a>
<a name="1184"><span class="lineNum">    1184 </span>            : </a>
<a name="1185"><span class="lineNum">    1185 </span>            : static const struct soc15_reg_entry mmhub_v1_7_edc_cnt_regs[] = {</a>
<a name="1186"><span class="lineNum">    1186 </span>            :         { SOC15_REG_ENTRY(MMHUB, 0, regMMEA0_EDC_CNT), 0, 0, 0 },</a>
<a name="1187"><span class="lineNum">    1187 </span>            :         { SOC15_REG_ENTRY(MMHUB, 0, regMMEA0_EDC_CNT2), 0, 0, 0 },</a>
<a name="1188"><span class="lineNum">    1188 </span>            :         { SOC15_REG_ENTRY(MMHUB, 0, regMMEA0_EDC_CNT3), 0, 0, 0 },</a>
<a name="1189"><span class="lineNum">    1189 </span>            :         { SOC15_REG_ENTRY(MMHUB, 0, regMMEA1_EDC_CNT), 0, 0, 0 },</a>
<a name="1190"><span class="lineNum">    1190 </span>            :         { SOC15_REG_ENTRY(MMHUB, 0, regMMEA1_EDC_CNT2), 0, 0, 0 },</a>
<a name="1191"><span class="lineNum">    1191 </span>            :         { SOC15_REG_ENTRY(MMHUB, 0, regMMEA1_EDC_CNT3), 0, 0, 0 },</a>
<a name="1192"><span class="lineNum">    1192 </span>            :         { SOC15_REG_ENTRY(MMHUB, 0, regMMEA2_EDC_CNT), 0, 0, 0 },</a>
<a name="1193"><span class="lineNum">    1193 </span>            :         { SOC15_REG_ENTRY(MMHUB, 0, regMMEA2_EDC_CNT2), 0, 0, 0 },</a>
<a name="1194"><span class="lineNum">    1194 </span>            :         { SOC15_REG_ENTRY(MMHUB, 0, regMMEA2_EDC_CNT3), 0, 0, 0 },</a>
<a name="1195"><span class="lineNum">    1195 </span>            :         { SOC15_REG_ENTRY(MMHUB, 0, regMMEA3_EDC_CNT), 0, 0, 0 },</a>
<a name="1196"><span class="lineNum">    1196 </span>            :         { SOC15_REG_ENTRY(MMHUB, 0, regMMEA3_EDC_CNT2), 0, 0, 0 },</a>
<a name="1197"><span class="lineNum">    1197 </span>            :         { SOC15_REG_ENTRY(MMHUB, 0, regMMEA3_EDC_CNT3), 0, 0, 0 },</a>
<a name="1198"><span class="lineNum">    1198 </span>            :         { SOC15_REG_ENTRY(MMHUB, 0, regMMEA4_EDC_CNT), 0, 0, 0 },</a>
<a name="1199"><span class="lineNum">    1199 </span>            :         { SOC15_REG_ENTRY(MMHUB, 0, regMMEA4_EDC_CNT2), 0, 0, 0 },</a>
<a name="1200"><span class="lineNum">    1200 </span>            :         { SOC15_REG_ENTRY(MMHUB, 0, regMMEA4_EDC_CNT3), 0, 0, 0 },</a>
<a name="1201"><span class="lineNum">    1201 </span>            :         { SOC15_REG_ENTRY(MMHUB, 0, regMMEA5_EDC_CNT), 0, 0, 0 },</a>
<a name="1202"><span class="lineNum">    1202 </span>            :         { SOC15_REG_ENTRY(MMHUB, 0, regMMEA5_EDC_CNT2), 0, 0, 0 },</a>
<a name="1203"><span class="lineNum">    1203 </span>            :         { SOC15_REG_ENTRY(MMHUB, 0, regMMEA5_EDC_CNT3), 0, 0, 0 },</a>
<a name="1204"><span class="lineNum">    1204 </span>            : };</a>
<a name="1205"><span class="lineNum">    1205 </span>            : </a>
<a name="1206"><span class="lineNum">    1206 </span><span class="lineNoCov">          0 : static int mmhub_v1_7_get_ras_error_count(struct amdgpu_device *adev,</span></a>
<a name="1207"><span class="lineNum">    1207 </span>            :                                           const struct soc15_reg_entry *reg,</a>
<a name="1208"><span class="lineNum">    1208 </span>            :                                           uint32_t value,</a>
<a name="1209"><span class="lineNum">    1209 </span>            :                                           uint32_t *sec_count,</a>
<a name="1210"><span class="lineNum">    1210 </span>            :                                           uint32_t *ded_count)</a>
<a name="1211"><span class="lineNum">    1211 </span>            : {</a>
<a name="1212"><span class="lineNum">    1212 </span>            :         uint32_t i;</a>
<a name="1213"><span class="lineNum">    1213 </span>            :         uint32_t sec_cnt, ded_cnt;</a>
<a name="1214"><span class="lineNum">    1214 </span>            : </a>
<a name="1215"><span class="lineNum">    1215 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(mmhub_v1_7_ras_fields); i++) {</span></a>
<a name="1216"><span class="lineNum">    1216 </span><span class="lineNoCov">          0 :                 if(mmhub_v1_7_ras_fields[i].reg_offset != reg-&gt;reg_offset)</span></a>
<a name="1217"><span class="lineNum">    1217 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="1218"><span class="lineNum">    1218 </span>            : </a>
<a name="1219"><span class="lineNum">    1219 </span><span class="lineNoCov">          0 :                 sec_cnt = (value &amp;</span></a>
<a name="1220"><span class="lineNum">    1220 </span><span class="lineNoCov">          0 :                                 mmhub_v1_7_ras_fields[i].sec_count_mask) &gt;&gt;</span></a>
<a name="1221"><span class="lineNum">    1221 </span><span class="lineNoCov">          0 :                                 mmhub_v1_7_ras_fields[i].sec_count_shift;</span></a>
<a name="1222"><span class="lineNum">    1222 </span><span class="lineNoCov">          0 :                 if (sec_cnt) {</span></a>
<a name="1223"><span class="lineNum">    1223 </span><span class="lineNoCov">          0 :                         dev_info(adev-&gt;dev, &quot;MMHUB SubBlock %s, SEC %d\n&quot;,</span></a>
<a name="1224"><span class="lineNum">    1224 </span>            :                                  mmhub_v1_7_ras_fields[i].name,</a>
<a name="1225"><span class="lineNum">    1225 </span>            :                                  sec_cnt);</a>
<a name="1226"><span class="lineNum">    1226 </span><span class="lineNoCov">          0 :                         *sec_count += sec_cnt;</span></a>
<a name="1227"><span class="lineNum">    1227 </span>            :                 }</a>
<a name="1228"><span class="lineNum">    1228 </span>            : </a>
<a name="1229"><span class="lineNum">    1229 </span><span class="lineNoCov">          0 :                 ded_cnt = (value &amp;</span></a>
<a name="1230"><span class="lineNum">    1230 </span><span class="lineNoCov">          0 :                                 mmhub_v1_7_ras_fields[i].ded_count_mask) &gt;&gt;</span></a>
<a name="1231"><span class="lineNum">    1231 </span><span class="lineNoCov">          0 :                                 mmhub_v1_7_ras_fields[i].ded_count_shift;</span></a>
<a name="1232"><span class="lineNum">    1232 </span><span class="lineNoCov">          0 :                 if (ded_cnt) {</span></a>
<a name="1233"><span class="lineNum">    1233 </span><span class="lineNoCov">          0 :                         dev_info(adev-&gt;dev, &quot;MMHUB SubBlock %s, DED %d\n&quot;,</span></a>
<a name="1234"><span class="lineNum">    1234 </span>            :                                  mmhub_v1_7_ras_fields[i].name,</a>
<a name="1235"><span class="lineNum">    1235 </span>            :                                  ded_cnt);</a>
<a name="1236"><span class="lineNum">    1236 </span><span class="lineNoCov">          0 :                         *ded_count += ded_cnt;</span></a>
<a name="1237"><span class="lineNum">    1237 </span>            :                 }</a>
<a name="1238"><span class="lineNum">    1238 </span>            :         }</a>
<a name="1239"><span class="lineNum">    1239 </span>            : </a>
<a name="1240"><span class="lineNum">    1240 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1241"><span class="lineNum">    1241 </span>            : }</a>
<a name="1242"><span class="lineNum">    1242 </span>            : </a>
<a name="1243"><span class="lineNum">    1243 </span><span class="lineNoCov">          0 : static void mmhub_v1_7_query_ras_error_count(struct amdgpu_device *adev,</span></a>
<a name="1244"><span class="lineNum">    1244 </span>            :                                              void *ras_error_status)</a>
<a name="1245"><span class="lineNum">    1245 </span>            : {</a>
<a name="1246"><span class="lineNum">    1246 </span><span class="lineNoCov">          0 :         struct ras_err_data *err_data = (struct ras_err_data *)ras_error_status;</span></a>
<a name="1247"><span class="lineNum">    1247 </span><span class="lineNoCov">          0 :         uint32_t sec_count = 0, ded_count = 0;</span></a>
<a name="1248"><span class="lineNum">    1248 </span>            :         uint32_t i;</a>
<a name="1249"><span class="lineNum">    1249 </span>            :         uint32_t reg_value;</a>
<a name="1250"><span class="lineNum">    1250 </span>            : </a>
<a name="1251"><span class="lineNum">    1251 </span><span class="lineNoCov">          0 :         err_data-&gt;ue_count = 0;</span></a>
<a name="1252"><span class="lineNum">    1252 </span><span class="lineNoCov">          0 :         err_data-&gt;ce_count = 0;</span></a>
<a name="1253"><span class="lineNum">    1253 </span>            : </a>
<a name="1254"><span class="lineNum">    1254 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(mmhub_v1_7_edc_cnt_regs); i++) {</span></a>
<a name="1255"><span class="lineNum">    1255 </span><span class="lineNoCov">          0 :                 reg_value =</span></a>
<a name="1256"><span class="lineNum">    1256 </span><span class="lineNoCov">          0 :                         RREG32(SOC15_REG_ENTRY_OFFSET(mmhub_v1_7_edc_cnt_regs[i]));</span></a>
<a name="1257"><span class="lineNum">    1257 </span><span class="lineNoCov">          0 :                 if (reg_value)</span></a>
<a name="1258"><span class="lineNum">    1258 </span><span class="lineNoCov">          0 :                         mmhub_v1_7_get_ras_error_count(adev, &amp;mmhub_v1_7_edc_cnt_regs[i],</span></a>
<a name="1259"><span class="lineNum">    1259 </span>            :                                 reg_value, &amp;sec_count, &amp;ded_count);</a>
<a name="1260"><span class="lineNum">    1260 </span>            :         }</a>
<a name="1261"><span class="lineNum">    1261 </span>            : </a>
<a name="1262"><span class="lineNum">    1262 </span><span class="lineNoCov">          0 :         err_data-&gt;ce_count += sec_count;</span></a>
<a name="1263"><span class="lineNum">    1263 </span><span class="lineNoCov">          0 :         err_data-&gt;ue_count += ded_count;</span></a>
<a name="1264"><span class="lineNum">    1264 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1265"><span class="lineNum">    1265 </span>            : </a>
<a name="1266"><span class="lineNum">    1266 </span><span class="lineNoCov">          0 : static void mmhub_v1_7_reset_ras_error_count(struct amdgpu_device *adev)</span></a>
<a name="1267"><span class="lineNum">    1267 </span>            : {</a>
<a name="1268"><span class="lineNum">    1268 </span>            :         uint32_t i;</a>
<a name="1269"><span class="lineNum">    1269 </span>            : </a>
<a name="1270"><span class="lineNum">    1270 </span>            :         /* write 0 to reset the edc counters */</a>
<a name="1271"><span class="lineNum">    1271 </span><span class="lineNoCov">          0 :         if (amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__MMHUB)) {</span></a>
<a name="1272"><span class="lineNum">    1272 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; ARRAY_SIZE(mmhub_v1_7_edc_cnt_regs); i++)</span></a>
<a name="1273"><span class="lineNum">    1273 </span><span class="lineNoCov">          0 :                         WREG32(SOC15_REG_ENTRY_OFFSET(mmhub_v1_7_edc_cnt_regs[i]), 0);</span></a>
<a name="1274"><span class="lineNum">    1274 </span>            :         }</a>
<a name="1275"><span class="lineNum">    1275 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1276"><span class="lineNum">    1276 </span>            : </a>
<a name="1277"><span class="lineNum">    1277 </span>            : static const struct soc15_reg_entry mmhub_v1_7_ea_err_status_regs[] = {</a>
<a name="1278"><span class="lineNum">    1278 </span>            :         { SOC15_REG_ENTRY(MMHUB, 0, regMMEA0_ERR_STATUS), 0, 0, 0 },</a>
<a name="1279"><span class="lineNum">    1279 </span>            :         { SOC15_REG_ENTRY(MMHUB, 0, regMMEA1_ERR_STATUS), 0, 0, 0 },</a>
<a name="1280"><span class="lineNum">    1280 </span>            :         { SOC15_REG_ENTRY(MMHUB, 0, regMMEA2_ERR_STATUS), 0, 0, 0 },</a>
<a name="1281"><span class="lineNum">    1281 </span>            :         { SOC15_REG_ENTRY(MMHUB, 0, regMMEA3_ERR_STATUS), 0, 0, 0 },</a>
<a name="1282"><span class="lineNum">    1282 </span>            :         { SOC15_REG_ENTRY(MMHUB, 0, regMMEA4_ERR_STATUS), 0, 0, 0 },</a>
<a name="1283"><span class="lineNum">    1283 </span>            :         { SOC15_REG_ENTRY(MMHUB, 0, regMMEA5_ERR_STATUS), 0, 0, 0 },</a>
<a name="1284"><span class="lineNum">    1284 </span>            : };</a>
<a name="1285"><span class="lineNum">    1285 </span>            : </a>
<a name="1286"><span class="lineNum">    1286 </span><span class="lineNoCov">          0 : static void mmhub_v1_7_query_ras_error_status(struct amdgpu_device *adev)</span></a>
<a name="1287"><span class="lineNum">    1287 </span>            : {</a>
<a name="1288"><span class="lineNum">    1288 </span>            :         int i;</a>
<a name="1289"><span class="lineNum">    1289 </span>            :         uint32_t reg_value;</a>
<a name="1290"><span class="lineNum">    1290 </span>            : </a>
<a name="1291"><span class="lineNum">    1291 </span><span class="lineNoCov">          0 :         if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__MMHUB))</span></a>
<a name="1292"><span class="lineNum">    1292 </span>            :                 return;</a>
<a name="1293"><span class="lineNum">    1293 </span>            : </a>
<a name="1294"><span class="lineNum">    1294 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(mmhub_v1_7_ea_err_status_regs); i++) {</span></a>
<a name="1295"><span class="lineNum">    1295 </span><span class="lineNoCov">          0 :                 reg_value =</span></a>
<a name="1296"><span class="lineNum">    1296 </span><span class="lineNoCov">          0 :                         RREG32(SOC15_REG_ENTRY_OFFSET(mmhub_v1_7_ea_err_status_regs[i]));</span></a>
<a name="1297"><span class="lineNum">    1297 </span><span class="lineNoCov">          0 :                 if (REG_GET_FIELD(reg_value, MMEA0_ERR_STATUS, SDP_RDRSP_STATUS) ||</span></a>
<a name="1298"><span class="lineNum">    1298 </span><span class="lineNoCov">          0 :                     REG_GET_FIELD(reg_value, MMEA0_ERR_STATUS, SDP_WRRSP_STATUS) ||</span></a>
<a name="1299"><span class="lineNum">    1299 </span>            :                     REG_GET_FIELD(reg_value, MMEA0_ERR_STATUS, SDP_RDRSP_DATAPARITY_ERROR)) {</a>
<a name="1300"><span class="lineNum">    1300 </span><span class="lineNoCov">          0 :                         dev_warn(adev-&gt;dev, &quot;MMHUB EA err detected at instance: %d, status: 0x%x!\n&quot;,</span></a>
<a name="1301"><span class="lineNum">    1301 </span>            :                                         i, reg_value);</a>
<a name="1302"><span class="lineNum">    1302 </span>            :                 }</a>
<a name="1303"><span class="lineNum">    1303 </span>            :         }</a>
<a name="1304"><span class="lineNum">    1304 </span>            : }</a>
<a name="1305"><span class="lineNum">    1305 </span>            : </a>
<a name="1306"><span class="lineNum">    1306 </span><span class="lineNoCov">          0 : static void mmhub_v1_7_reset_ras_error_status(struct amdgpu_device *adev)</span></a>
<a name="1307"><span class="lineNum">    1307 </span>            : {</a>
<a name="1308"><span class="lineNum">    1308 </span>            :         int i;</a>
<a name="1309"><span class="lineNum">    1309 </span>            :         uint32_t reg_value;</a>
<a name="1310"><span class="lineNum">    1310 </span>            : </a>
<a name="1311"><span class="lineNum">    1311 </span><span class="lineNoCov">          0 :         if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__MMHUB))</span></a>
<a name="1312"><span class="lineNum">    1312 </span>            :                 return;</a>
<a name="1313"><span class="lineNum">    1313 </span>            : </a>
<a name="1314"><span class="lineNum">    1314 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(mmhub_v1_7_ea_err_status_regs); i++) {</span></a>
<a name="1315"><span class="lineNum">    1315 </span><span class="lineNoCov">          0 :                 reg_value = RREG32(SOC15_REG_ENTRY_OFFSET(</span></a>
<a name="1316"><span class="lineNum">    1316 </span>            :                         mmhub_v1_7_ea_err_status_regs[i]));</a>
<a name="1317"><span class="lineNum">    1317 </span><span class="lineNoCov">          0 :                 reg_value = REG_SET_FIELD(reg_value, MMEA0_ERR_STATUS,</span></a>
<a name="1318"><span class="lineNum">    1318 </span>            :                                           CLEAR_ERROR_STATUS, 0x01);</a>
<a name="1319"><span class="lineNum">    1319 </span><span class="lineNoCov">          0 :                 WREG32(SOC15_REG_ENTRY_OFFSET(mmhub_v1_7_ea_err_status_regs[i]),</span></a>
<a name="1320"><span class="lineNum">    1320 </span>            :                        reg_value);</a>
<a name="1321"><span class="lineNum">    1321 </span>            :         }</a>
<a name="1322"><span class="lineNum">    1322 </span>            : }</a>
<a name="1323"><span class="lineNum">    1323 </span>            : </a>
<a name="1324"><span class="lineNum">    1324 </span>            : struct amdgpu_ras_block_hw_ops mmhub_v1_7_ras_hw_ops = {</a>
<a name="1325"><span class="lineNum">    1325 </span>            :         .query_ras_error_count = mmhub_v1_7_query_ras_error_count,</a>
<a name="1326"><span class="lineNum">    1326 </span>            :         .reset_ras_error_count = mmhub_v1_7_reset_ras_error_count,</a>
<a name="1327"><span class="lineNum">    1327 </span>            :         .query_ras_error_status = mmhub_v1_7_query_ras_error_status,</a>
<a name="1328"><span class="lineNum">    1328 </span>            :         .reset_ras_error_status = mmhub_v1_7_reset_ras_error_status,</a>
<a name="1329"><span class="lineNum">    1329 </span>            : };</a>
<a name="1330"><span class="lineNum">    1330 </span>            : </a>
<a name="1331"><span class="lineNum">    1331 </span>            : struct amdgpu_mmhub_ras mmhub_v1_7_ras = {</a>
<a name="1332"><span class="lineNum">    1332 </span>            :         .ras_block = {</a>
<a name="1333"><span class="lineNum">    1333 </span>            :                 .hw_ops = &amp;mmhub_v1_7_ras_hw_ops,</a>
<a name="1334"><span class="lineNum">    1334 </span>            :         },</a>
<a name="1335"><span class="lineNum">    1335 </span>            : };</a>
<a name="1336"><span class="lineNum">    1336 </span>            : </a>
<a name="1337"><span class="lineNum">    1337 </span>            : const struct amdgpu_mmhub_funcs mmhub_v1_7_funcs = {</a>
<a name="1338"><span class="lineNum">    1338 </span>            :         .get_fb_location = mmhub_v1_7_get_fb_location,</a>
<a name="1339"><span class="lineNum">    1339 </span>            :         .init = mmhub_v1_7_init,</a>
<a name="1340"><span class="lineNum">    1340 </span>            :         .gart_enable = mmhub_v1_7_gart_enable,</a>
<a name="1341"><span class="lineNum">    1341 </span>            :         .set_fault_enable_default = mmhub_v1_7_set_fault_enable_default,</a>
<a name="1342"><span class="lineNum">    1342 </span>            :         .gart_disable = mmhub_v1_7_gart_disable,</a>
<a name="1343"><span class="lineNum">    1343 </span>            :         .set_clockgating = mmhub_v1_7_set_clockgating,</a>
<a name="1344"><span class="lineNum">    1344 </span>            :         .get_clockgating = mmhub_v1_7_get_clockgating,</a>
<a name="1345"><span class="lineNum">    1345 </span>            :         .setup_vm_pt_regs = mmhub_v1_7_setup_vm_pt_regs,</a>
<a name="1346"><span class="lineNum">    1346 </span>            : };</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
