# RAM-ARBITER
Designed and implemented a RAM Arbiter using Verilog HDL in Vivado HLS, improving memory allocation efficiency by optimizing latency and throughput. Focused on improving system performance and resource efficiency under varying workloads by implementing advanced memory arbitration logic
