
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0
Automatically selected td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:338$157 in module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:328$146 in module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:246$122 in module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:236$114 in module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:226$106 in module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:213$99 in module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:200$92 in module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:191$90 in module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:182$88 in module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:170$84 in module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:158$80 in module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 17 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:68$143'.
  Set init value: \empty_n = 1'0
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:67$142'.
  Set init value: \full_n = 1'1
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:66$141'.
  Set init value: \count = 2'00
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:65$140'.
  Set init value: \reg_valid1 = 1'0
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:64$139'.
  Set init value: \reg_q1 = 16'0000000000000000
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:63$138'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:62$137'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:61$136'.
  Set init value: \prev_tptr = 1'0
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:60$135'.
  Set init value: \prev_iptr = 1'0
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:59$134'.
  Set init value: \tptr = 1'0
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:58$133'.
  Set init value: \iptr = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:338$157'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:342$145_EN[15:0]$166
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:342$145_DATA[15:0]$165
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:342$145_ADDR[4:0]$164
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:342$145_EN[15:0]$163
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:342$145_DATA[15:0]$162
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:342$145_ADDR[4:0]$161
     7/7: $0\q1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:328$146'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:332$144_EN[15:0]$155
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:332$144_DATA[15:0]$154
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:332$144_ADDR[4:0]$153
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:332$144_EN[15:0]$152
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:332$144_DATA[15:0]$151
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:332$144_ADDR[4:0]$150
     7/7: $0\q0[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:68$143'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:67$142'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:66$141'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:65$140'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:64$139'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:63$138'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:62$137'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:61$136'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:60$135'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:59$134'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:58$133'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:246$122'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:236$114'.
     1/1: $0\full_n[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:226$106'.
     1/1: $0\count[1:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:213$99'.
     1/2: $0\reg_valid1[0:0]
     2/2: $0\reg_q1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:200$92'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:191$90'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:182$88'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:170$84'.
     1/1: $0\tptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:158$80'.
     1/1: $0\iptr[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.\q1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:338$157'.
  created $dff cell `$procdff$302' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:342$145_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:338$157'.
  created $dff cell `$procdff$303' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:342$145_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:338$157'.
  created $dff cell `$procdff$304' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:342$145_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:338$157'.
  created $dff cell `$procdff$305' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:328$146'.
  created $dff cell `$procdff$306' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:332$144_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:328$146'.
  created $dff cell `$procdff$307' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:332$144_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:328$146'.
  created $dff cell `$procdff$308' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:332$144_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:328$146'.
  created $dff cell `$procdff$309' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.\empty_n' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:246$122'.
  created $dff cell `$procdff$310' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.\full_n' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:236$114'.
  created $dff cell `$procdff$311' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.\count' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:226$106'.
  created $dff cell `$procdff$312' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.\reg_q1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:213$99'.
  created $dff cell `$procdff$313' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.\reg_valid1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:213$99'.
  created $dff cell `$procdff$314' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.\reg_q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:200$92'.
  created $dff cell `$procdff$315' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.\reg_valid0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:200$92'.
  created $dff cell `$procdff$316' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.\prev_tptr' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:191$90'.
  created $dff cell `$procdff$317' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.\prev_iptr' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:182$88'.
  created $dff cell `$procdff$318' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.\tptr' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:170$84'.
  created $dff cell `$procdff$319' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.\iptr' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:158$80'.
  created $dff cell `$procdff$320' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:338$157'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:338$157'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:328$146'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:328$146'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:68$143'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:67$142'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:66$141'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:65$140'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:64$139'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:63$138'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:62$137'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:61$136'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:60$135'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:59$134'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:58$133'.
Found and cleaned up 3 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:246$122'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:246$122'.
Found and cleaned up 3 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:236$114'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:236$114'.
Found and cleaned up 3 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:226$106'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:226$106'.
Found and cleaned up 3 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:213$99'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:213$99'.
Found and cleaned up 3 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:200$92'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:200$92'.
Found and cleaned up 1 empty switch in `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:191$90'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:191$90'.
Found and cleaned up 1 empty switch in `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:182$88'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:182$88'.
Found and cleaned up 3 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:170$84'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:170$84'.
Found and cleaned up 3 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:158$80'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:158$80'.
Cleaned up 27 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.
<suppressed ~47 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0'.
<suppressed ~93 debug messages>
Removed a total of 31 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$214.
    dead port 2/2 on $mux $procmux$208.
    dead port 2/2 on $mux $procmux$202.
    dead port 2/2 on $mux $procmux$184.
    dead port 2/2 on $mux $procmux$178.
    dead port 2/2 on $mux $procmux$172.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 6 multiplexer ports.
<suppressed ~39 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$200:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$200_Y
      New ports: A=1'0, B=1'1, Y=$procmux$200_Y [0]
      New connections: $procmux$200_Y [15:1] = { $procmux$200_Y [0] $procmux$200_Y [0] $procmux$200_Y [0] $procmux$200_Y [0] $procmux$200_Y [0] $procmux$200_Y [0] $procmux$200_Y [0] $procmux$200_Y [0] $procmux$200_Y [0] $procmux$200_Y [0] $procmux$200_Y [0] $procmux$200_Y [0] $procmux$200_Y [0] $procmux$200_Y [0] $procmux$200_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$170:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$170_Y
      New ports: A=1'0, B=1'1, Y=$procmux$170_Y [0]
      New connections: $procmux$170_Y [15:1] = { $procmux$170_Y [0] $procmux$170_Y [0] $procmux$170_Y [0] $procmux$170_Y [0] $procmux$170_Y [0] $procmux$170_Y [0] $procmux$170_Y [0] $procmux$170_Y [0] $procmux$170_Y [0] $procmux$170_Y [0] $procmux$170_Y [0] $procmux$170_Y [0] $procmux$170_Y [0] $procmux$170_Y [0] $procmux$170_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$217:
      Old ports: A=16'0000000000000000, B=$procmux$200_Y, Y=$procmux$217_Y
      New ports: A=1'0, B=$procmux$200_Y [0], Y=$procmux$217_Y [0]
      New connections: $procmux$217_Y [15:1] = { $procmux$217_Y [0] $procmux$217_Y [0] $procmux$217_Y [0] $procmux$217_Y [0] $procmux$217_Y [0] $procmux$217_Y [0] $procmux$217_Y [0] $procmux$217_Y [0] $procmux$217_Y [0] $procmux$217_Y [0] $procmux$217_Y [0] $procmux$217_Y [0] $procmux$217_Y [0] $procmux$217_Y [0] $procmux$217_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$187:
      Old ports: A=16'0000000000000000, B=$procmux$170_Y, Y=$procmux$187_Y
      New ports: A=1'0, B=$procmux$170_Y [0], Y=$procmux$187_Y [0]
      New connections: $procmux$187_Y [15:1] = { $procmux$187_Y [0] $procmux$187_Y [0] $procmux$187_Y [0] $procmux$187_Y [0] $procmux$187_Y [0] $procmux$187_Y [0] $procmux$187_Y [0] $procmux$187_Y [0] $procmux$187_Y [0] $procmux$187_Y [0] $procmux$187_Y [0] $procmux$187_Y [0] $procmux$187_Y [0] $procmux$187_Y [0] $procmux$187_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.
Performed a total of 4 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$306 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:333$156_DATA, Q = \q0).
Adding EN signal on $procdff$302 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:343$167_DATA, Q = \q1).
Adding SRST signal on $procdff$320 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0 (D = $procmux$297_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$325 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0 (D = $procmux$295_Y, Q = \iptr).
Adding SRST signal on $procdff$319 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0 (D = $procmux$289_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$327 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0 (D = $procmux$287_Y, Q = \tptr).
Adding SRST signal on $procdff$318 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$317 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$316 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0 (D = $procmux$269_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$331 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0 (D = $procmux$269_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$315 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0 (D = $procmux$275_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$335 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:205$98_Y, Q = \reg_q0).
Adding SRST signal on $procdff$314 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0 (D = $procmux$255_Y, Q = \reg_valid1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$337 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0 (D = $procmux$255_Y, Q = \reg_valid1).
Adding SRST signal on $procdff$313 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0 (D = $procmux$261_Y, Q = \reg_q1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$341 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v:218$105_Y, Q = \reg_q1).
Adding SRST signal on $procdff$312 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0 (D = $procmux$247_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$343 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0 (D = $procmux$247_Y, Q = \count).
Adding SRST signal on $procdff$311 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0 (D = $procmux$239_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$347 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0 (D = $procmux$239_Y, Q = \full_n).
Adding SRST signal on $procdff$310 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0 (D = $procmux$228_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$351 ($sdff) from module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0 (D = 1'1, Q = \empty_n).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0..
Removed 26 unused cells and 206 unused wires.
<suppressed ~28 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.
<suppressed ~4 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0 ===

   Number of wires:                110
   Number of wire bits:            451
   Number of public wires:          58
   Number of public wire bits:     365
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 88
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     11
     $logic_not                      9
     $logic_or                       1
     $mux                          208
     $not                            1
     $reduce_bool                    8
     $reduce_or                      2
     $sdff                           2
     $sdffe                         40
     $sub                            2

=== td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             80
   Number of public wires:          12
   Number of public wire bits:      80
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            259
   Number of public wires:          11
   Number of public wire bits:      79
   Number of memories:               1
   Number of memory bits:          512
   Number of processes:              0
   Number of cells:                 18
     $dffe                          32
     $mux                           88

=== design hierarchy ===

   td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0      1
     td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore      0
       td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram      0

   Number of wires:                110
   Number of wire bits:            451
   Number of public wires:          58
   Number of public wire bits:     365
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 88
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     11
     $logic_not                      9
     $logic_or                       1
     $mux                          208
     $not                            1
     $reduce_bool                    8
     $reduce_or                      2
     $sdff                           2
     $sdffe                         40
     $sub                            2

End of script. Logfile hash: 07cef873fb, CPU: user 0.16s system 0.00s, MEM: 13.43 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 27% 4x opt_expr (0 sec), 19% 2x read_verilog (0 sec), ...
