<div id="pf5b" class="pf w0 h0" data-page-no="5b"><div class="pc pc5b w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg5b.png"/><div class="t m0 x9 h1b y502 ff1 fsc fc0 sc0 ls0 ws0">3.8.4.1<span class="_ _b"> </span>RTC Instantiation Information</div><div class="t m0 x9 hf y503 ff3 fs5 fc0 sc0 ls0 ws0">RTC prescaler is clocked by ERCLK32K.</div><div class="t m0 x9 hf y6d9 ff3 fs5 fc0 sc0 ls0 ws0">RTC is reset on POR Only.</div><div class="t m0 x9 hf y6da ff3 fs5 fc0 sc0 ls0 ws0">RTC_CR[OSCE] can override the configuration of the System OSC, configuring the</div><div class="t m0 x9 hf y6db ff3 fs5 fc0 sc0 ls0 ws0">OSC for 32kHz crystal operation in all power modes (except VLLS0) and through any</div><div class="t m0 x9 hf y6dc ff3 fs5 fc0 sc0 ls0 ws0">System Reset. When OSCE is enabled, the RTC also overrides the capacitor</div><div class="t m0 x9 hf y6dd ff3 fs5 fc0 sc0 ls0">configurations.</div><div class="t m0 x9 h1b y6de ff1 fsc fc0 sc0 ls0 ws0">3.8.4.2<span class="_ _b"> </span>RTC_CLKOUT options</div><div class="t m0 x9 hf y6df ff3 fs5 fc0 sc0 ls0 ws0">RTC_CLKOUT pin can be driven either with the RTC 1 Hz output or with the</div><div class="t m0 x9 hf y6e0 ff3 fs5 fc0 sc0 ls0 ws0">OSCERCLK on-chip clock source. Control for this option is through</div><div class="t m0 x9 hf y6e1 ff3 fs5 fc0 sc0 ls0 ws0">SIM_SOPT2[RTCCLKOUTSEL] bit.</div><div class="t m0 x9 hf y6e2 ff3 fs5 fc0 sc0 ls0 ws0">When RTCCLKOUTSEL=0, the RTC 1 Hz clock is output is selected on the</div><div class="t m0 x9 hf y556 ff3 fs5 fc0 sc0 ls0 ws0">RTC_CLKOUT pin. When RTCCLKOUTSEL=1, OSCERCLK clock is output on the</div><div class="t m0 x9 hf y557 ff3 fs5 fc0 sc0 ls0 ws0">RTC_CLKOUT pin.</div><div class="t m0 x2 hd y6e3 ff1 fs7 fc0 sc0 ls0 ws0">Communication interfaces</div><div class="t m0 x9 he y6e4 ff1 fs1 fc0 sc0 ls0 ws0">3.9.1<span class="_ _b"> </span>Universal Serial Bus (USB) FS Subsystem</div><div class="t m0 x9 hf y6e5 ff3 fs5 fc0 sc0 ls0 ws0">The USB FS subsystem includes these components:</div><div class="t m0 x33 hf y6e6 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Dual-role USB OTG-capable (On-The-Go) controller that supports a full-speed (FS)</div><div class="t m0 x34 hf y6e7 ff3 fs5 fc0 sc0 ls0 ws0">device or FS/LS host. The module complies with the USB 2.0 specification.</div><div class="t m0 x33 h38 y6e8 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>USB transceiver that includes internal 15 k<span class="ff2 ws1e5">Ω</span> pulldowns on the D+ and D- lines for</div><div class="t m0 x34 hf y6e9 ff3 fs5 fc0 sc0 ls0 ws0">host mode functionality.</div><div class="t m0 x33 hf y6ea ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>A 3.3 V regulator.</div><div class="t m0 x33 hf y6eb ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>VBUS detect signal: To detect a valid VBUS in device mode, use a GPIO signal that</div><div class="t m0 x34 hf y6ec ff3 fs5 fc0 sc0 ls0 ws0">can wake the chip in all power modes.</div><div class="t m0 x9 hd y6ed ff1 fs7 fc0 sc0 ls0">3.9</div><div class="t m0 x79 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 3 Chip Configuration</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _9"> </span>91</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
