M:/embedded/stm32C/workbench/chip_headers/CMSIS/Include/core_cm0plus.h:741:22:__NVIC_EnableIRQ	2
../Src/uart.c:28:5:__io_putchar	1
../Src/uart.c:34:6:uart2_rxtx_init	1
../Src/uart.c:76:6:uart2_tx_init	1
../Src/uart.c:108:6:uart2_read	2
../Src/uart.c:116:6:uart2_write	2
../Src/uart.c:126:13:uart_set_baudrate	1
../Src/uart.c:131:17:compute_uart_bd	1
../Src/uart.c:139:6:uart2_rxtx_interrupt	1
