
*** Running vivado
    with args -log uart_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_top.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source uart_top.tcl -notrace
Command: synth_design -top uart_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2038595
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2497.223 ; gain = 0.000 ; free physical = 2333 ; free virtual = 21316
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uart_top' [/home/user/Downloads/Lab3/Lab3.srcs/sources_1/new/uart_top.vhd:10]
INFO: [Synth 8-3491] module 'debounce' declared at '/home/user/Downloads/Lab3/Lab3.srcs/sources_1/new/debounce.vhd:5' bound to instance 'u1' of component 'debounce' [/home/user/Downloads/Lab3/Lab3.srcs/sources_1/new/uart_top.vhd:42]
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/user/Downloads/Lab3/Lab3.srcs/sources_1/new/debounce.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [/home/user/Downloads/Lab3/Lab3.srcs/sources_1/new/debounce.vhd:11]
INFO: [Synth 8-3491] module 'debounce' declared at '/home/user/Downloads/Lab3/Lab3.srcs/sources_1/new/debounce.vhd:5' bound to instance 'u2' of component 'debounce' [/home/user/Downloads/Lab3/Lab3.srcs/sources_1/new/uart_top.vhd:47]
INFO: [Synth 8-3491] module 'clock_div' declared at '/home/user/Downloads/Lab3/Lab3.srcs/sources_1/new/clock_div.vhd:5' bound to instance 'u3' of component 'clock_div' [/home/user/Downloads/Lab3/Lab3.srcs/sources_1/new/uart_top.vhd:52]
INFO: [Synth 8-638] synthesizing module 'clock_div' [/home/user/Downloads/Lab3/Lab3.srcs/sources_1/new/clock_div.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'clock_div' (2#1) [/home/user/Downloads/Lab3/Lab3.srcs/sources_1/new/clock_div.vhd:12]
INFO: [Synth 8-3491] module 'sender' declared at '/home/user/Downloads/Lab3/Lab3.srcs/sources_1/new/sender.vhd:4' bound to instance 'u4' of component 'sender' [/home/user/Downloads/Lab3/Lab3.srcs/sources_1/new/uart_top.vhd:56]
INFO: [Synth 8-638] synthesizing module 'sender' [/home/user/Downloads/Lab3/Lab3.srcs/sources_1/new/sender.vhd:12]
INFO: [Synth 8-226] default block is never used [/home/user/Downloads/Lab3/Lab3.srcs/sources_1/new/sender.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'sender' (3#1) [/home/user/Downloads/Lab3/Lab3.srcs/sources_1/new/sender.vhd:12]
INFO: [Synth 8-3491] module 'uart' declared at '/home/user/Downloads/Lab3/Lab3.srcs/sources_1/imports/Downloads/uart.vhd:10' bound to instance 'u5' of component 'uart' [/home/user/Downloads/Lab3/Lab3.srcs/sources_1/new/uart_top.vhd:65]
INFO: [Synth 8-638] synthesizing module 'uart' [/home/user/Downloads/Lab3/Lab3.srcs/sources_1/imports/Downloads/uart.vhd:21]
INFO: [Synth 8-3491] module 'uart_rx' declared at '/home/user/Downloads/Lab3/Lab3.srcs/sources_1/imports/Downloads/uart_rx.vhd:12' bound to instance 'r_x' of component 'uart_rx' [/home/user/Downloads/Lab3/Lab3.srcs/sources_1/imports/Downloads/uart.vhd:40]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [/home/user/Downloads/Lab3/Lab3.srcs/sources_1/imports/Downloads/uart_rx.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (4#1) [/home/user/Downloads/Lab3/Lab3.srcs/sources_1/imports/Downloads/uart_rx.vhd:20]
INFO: [Synth 8-3491] module 'uart_tx' declared at '/home/user/Downloads/Lab3/Lab3.srcs/sources_1/new/uart_tx.vhd:5' bound to instance 't_x' of component 'uart_tx' [/home/user/Downloads/Lab3/Lab3.srcs/sources_1/imports/Downloads/uart.vhd:48]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [/home/user/Downloads/Lab3/Lab3.srcs/sources_1/new/uart_tx.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (5#1) [/home/user/Downloads/Lab3/Lab3.srcs/sources_1/new/uart_tx.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'uart' (6#1) [/home/user/Downloads/Lab3/Lab3.srcs/sources_1/imports/Downloads/uart.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'uart_top' (7#1) [/home/user/Downloads/Lab3/Lab3.srcs/sources_1/new/uart_top.vhd:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2497.223 ; gain = 0.000 ; free physical = 1615 ; free virtual = 20598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2497.223 ; gain = 0.000 ; free physical = 1474 ; free virtual = 20458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2497.223 ; gain = 0.000 ; free physical = 1474 ; free virtual = 20458
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.223 ; gain = 0.000 ; free physical = 1467 ; free virtual = 20450
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user/Downloads/Lab3/Lab3.srcs/constrs_1/new/zybo-master.xdc]
Finished Parsing XDC File [/home/user/Downloads/Lab3/Lab3.srcs/constrs_1/new/zybo-master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user/Downloads/Lab3/Lab3.srcs/constrs_1/new/zybo-master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2561.125 ; gain = 0.000 ; free physical = 2224 ; free virtual = 21207
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2561.125 ; gain = 0.000 ; free physical = 2225 ; free virtual = 21209
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2561.125 ; gain = 63.902 ; free physical = 2291 ; free virtual = 21274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2561.125 ; gain = 63.902 ; free physical = 2291 ; free virtual = 21274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2561.125 ; gain = 63.902 ; free physical = 2291 ; free virtual = 21274
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   start |                              010 |                               01
                    data |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_reg' using encoding 'one-hot' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2561.125 ; gain = 63.902 ; free physical = 2282 ; free virtual = 21265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2561.125 ; gain = 63.902 ; free physical = 2273 ; free virtual = 21256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2561.125 ; gain = 63.902 ; free physical = 2158 ; free virtual = 21142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2561.125 ; gain = 63.902 ; free physical = 2149 ; free virtual = 21133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2561.125 ; gain = 63.902 ; free physical = 2148 ; free virtual = 21132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2561.125 ; gain = 63.902 ; free physical = 2149 ; free virtual = 21132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2561.125 ; gain = 63.902 ; free physical = 2149 ; free virtual = 21132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2561.125 ; gain = 63.902 ; free physical = 2149 ; free virtual = 21132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2561.125 ; gain = 63.902 ; free physical = 2149 ; free virtual = 21132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2561.125 ; gain = 63.902 ; free physical = 2149 ; free virtual = 21132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2561.125 ; gain = 63.902 ; free physical = 2149 ; free virtual = 21132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     6|
|4     |LUT2   |     8|
|5     |LUT3   |     6|
|6     |LUT4   |     9|
|7     |LUT5   |     9|
|8     |LUT6   |    25|
|9     |FDRE   |    79|
|10    |FDSE   |     2|
|11    |IBUF   |     3|
|12    |OBUF   |     3|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2561.125 ; gain = 63.902 ; free physical = 2149 ; free virtual = 21132
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2561.125 ; gain = 0.000 ; free physical = 2209 ; free virtual = 21192
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2561.125 ; gain = 63.902 ; free physical = 2209 ; free virtual = 21192
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2561.125 ; gain = 0.000 ; free physical = 2199 ; free virtual = 21183
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2561.125 ; gain = 0.000 ; free physical = 2234 ; free virtual = 21217
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b9ab1d77
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2561.125 ; gain = 64.031 ; free physical = 2377 ; free virtual = 21360
INFO: [Common 17-1381] The checkpoint '/home/user/Downloads/Lab3/Lab3.runs/synth_1/uart_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_top_utilization_synth.rpt -pb uart_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 27 21:05:53 2025...
