
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs traces/SPEC2017/654.roms_s-1390B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
L1D has LRU replacement policy
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000001 cycles: 3783073 heartbeat IPC: 2.64335 cumulative IPC: 2.64335 (Simulation time: 0 hr 19 min 15 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 3783073 (Simulation time: 0 hr 19 min 16 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 32811776 heartbeat IPC: 0.344487 cumulative IPC: 0.344487 (Simulation time: 0 hr 49 min 11 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 65999111 heartbeat IPC: 0.30132 cumulative IPC: 0.321461 (Simulation time: 1 hr 20 min 2 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 99507418 heartbeat IPC: 0.298433 cumulative IPC: 0.3134 (Simulation time: 1 hr 54 min 11 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 132206702 heartbeat IPC: 0.305817 cumulative IPC: 0.311469 (Simulation time: 2 hr 18 min 45 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 149542532 heartbeat IPC: 0.57684 cumulative IPC: 0.343031 (Simulation time: 2 hr 27 min 36 sec) 
Finished CPU 0 instructions: 50000000 cycles: 145759459 cumulative IPC: 0.343031 (Simulation time: 2 hr 27 min 36 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.343031 instructions: 50000000 cycles: 145759459
ITLB TOTAL     ACCESS:    8612874  HIT:    8612851  MISS:         23  HIT %:    99.9997  MISS %: 0.000267042   MPKI: 0.00046
ITLB LOAD TRANSLATION ACCESS:    8612874  HIT:    8612851  MISS:         23  HIT %:    99.9997  MISS %: 0.000267042   MPKI: 0.00046
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 294.739 cycles
ITLB RQ	ACCESS:    9407557	FORWARD:          0	MERGED:     794677	TO_CACHE:    8612880

DTLB TOTAL     ACCESS:   12245027  HIT:   12190306  MISS:      54721  HIT %:    99.5531  MISS %:   0.446883   MPKI: 1.09442
DTLB LOAD TRANSLATION ACCESS:   12245027  HIT:   12190306  MISS:      54721  HIT %:    99.5531  MISS %:   0.446883   MPKI: 1.09442
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 131.27 cycles
DTLB RQ	ACCESS:   13417795	FORWARD:          0	MERGED:    1135732	TO_CACHE:   12282063

STLB TOTAL     ACCESS:      54744  HIT:      15772  MISS:      38972  HIT %:    28.8105  MISS %:    71.1895   MPKI: 0.77944
STLB LOAD TRANSLATION ACCESS:      54744  HIT:      15772  MISS:      38972  HIT %:    28.8105  MISS %:    71.1895   MPKI: 0.77944
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 170.806 cycles
STLB RQ	ACCESS:      54744	FORWARD:          0	MERGED:          0	TO_CACHE:      54744

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   10649302  HIT:    8888627  MISS:    1760675  HIT %:    83.4668  MISS %:    16.5332   MPKI: 35.2135
L1D LOAD      ACCESS:    7308533  HIT:    6046284  MISS:    1262249  HIT %:    82.7291  MISS %:    17.2709   MPKI: 25.245
L1D RFO       ACCESS:    3340769  HIT:    2842343  MISS:     498426  HIT %:    85.0805  MISS %:    14.9195   MPKI: 9.96852
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 226.541 cycles
L1D RQ	ACCESS:   17792767	FORWARD:          0	MERGED:    9568081	TO_CACHE:    8224550
L1D WQ	ACCESS:    5193263	FORWARD:        136	MERGED:         18	TO_CACHE:    5193245

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:    9407390  HIT:    9406971  MISS:        419  HIT %:    99.9955  MISS %: 0.00445395   MPKI: 0.00838
L1I LOAD      ACCESS:    9407390  HIT:    9406971  MISS:        419  HIT %:    99.9955  MISS %: 0.00445395   MPKI: 0.00838
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 220.69 cycles
L1I RQ	ACCESS:   14169885	FORWARD:          0	MERGED:    4762328	TO_CACHE:    9407557

BTB TOTAL     ACCESS:    3086896  HIT:    3086656  MISS:        240  HIT %:    99.9922  MISS %:  0.0077748   MPKI: 0.0048
BTB BRANCH_DIRECT_JUMP	ACCESS:        167  HIT:        144  MISS:         23
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:    3086455  HIT:    3086363  MISS:         92
BTB BRANCH_DIRECT_CALL	ACCESS:        137  HIT:         76  MISS:         61
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:        137  HIT:         73  MISS:         64
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    2467456  HIT:     835119  MISS:    1632337  HIT %:    33.8453  MISS %:    66.1547   MPKI: 32.6467
L2C LOAD      ACCESS:    1262667  HIT:     137382  MISS:    1125285  HIT %:    10.8803  MISS %:    89.1197   MPKI: 22.5057
L2C DATA LOAD MPKI: 22.4973
L2C INSTRUCTION LOAD MPKI: 0.00838
L2C RFO       ACCESS:     498426  HIT:          2  MISS:     498424  HIT %: 0.000401263  MISS %:    99.9996   MPKI: 9.96848
L2C WRITEBACK ACCESS:     667296  HIT:     667281  MISS:         15  HIT %:    99.9978  MISS %: 0.00224788   MPKI: 0.0003
L2C LOAD TRANSLATION ACCESS:      39067  HIT:      30454  MISS:       8613  HIT %:    77.9533  MISS %:    22.0467   MPKI: 0.17226
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L2C TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 228.757 cycles
L2C RQ	ACCESS:    1800161	FORWARD:          0	MERGED:          0	TO_CACHE:    1800160
L2C WQ	ACCESS:     667296	FORWARD:          1	MERGED:          0	TO_CACHE:     667296

L2C Instructions Evicting Data 419
L2C Translations Evicting Data 8560
L2C Data Evicting Data 1614298
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 4
L2C Data Evicting Instructions 415
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 49
L2C Data Evicting Translations 8577
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:      38972  HIT:      38972  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:      38972  HIT:      38972  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:      38972  HIT:      38972  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:      38972  HIT:      38972  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:      38972  HIT:      38971  MISS:          1  HIT %:    99.9974  MISS %: 0.00256594   MPKI: 2e-05
PSCL3 LOAD TRANSLATION ACCESS:      38972  HIT:      38971  MISS:          1  HIT %:    99.9974  MISS %: 0.00256594   MPKI: 2e-05
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:      38972  HIT:      38781  MISS:        191  HIT %:    99.5099  MISS %:   0.490095   MPKI: 0.00382
PSCL2 LOAD TRANSLATION ACCESS:      38972  HIT:      38781  MISS:        191  HIT %:    99.5099  MISS %:   0.490095   MPKI: 0.00382
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:    2297735  HIT:     665657  MISS:    1632078  HIT %:    28.9701  MISS %:    71.0299   MPKI: 32.6416
LLC LOAD      ACCESS:    1125285  HIT:        226  MISS:    1125059  HIT %:  0.0200838  MISS %:    99.9799   MPKI: 22.5012
LLC RFO       ACCESS:     498424  HIT:          0  MISS:     498424  HIT %:          0  MISS %:        100   MPKI: 9.96848
LLC WRITEBACK ACCESS:     665413  HIT:     665391  MISS:         22  HIT %:    99.9967  MISS %: 0.00330622   MPKI: 0.00044
LLC LOAD TRANSLATION ACCESS:       8613  HIT:         40  MISS:       8573  HIT %:   0.464414  MISS %:    99.5356   MPKI: 0.17146
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 198.332 cycles
LLC RQ	ACCESS:    1632321	FORWARD:          0	MERGED:          0	TO_CACHE:    1632321
LLC WQ	ACCESS:     665413	FORWARD:          0	MERGED:          0	TO_CACHE:     665413

LLC Dense regions hint to LLC: 0

RAW hits: 2235
Loads Generated: 17795007
Loads sent to L1D: 17792767
Stores Generated: 5193403
Stores sent to L1D: 5193404
Major fault: 0 Minor fault: 31870
Allocated PAGES: 31870

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     215297  ROW_BUFFER_MISS:    1416759
 DBUS_CONGESTED:        149
 WQ ROW_BUFFER_HIT:     463642  ROW_BUFFER_MISS:     200170  FULL:          0

 AVG_CONGESTED_CYCLE: 6
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 3736196
0banks busy for write cycles: 8184
1banks busy for read cycles: 40539180
1banks busy for write cycles: 1760948
2banks busy for read cycles: 39052761
2banks busy for write cycles: 1302390
3banks busy for read cycles: 18146461
3banks busy for write cycles: 1045176
4banks busy for read cycles: 4815753
4banks busy for write cycles: 945247
5banks busy for read cycles: 3995672
5banks busy for write cycles: 874686
6banks busy for read cycles: 1787571
6banks busy for write cycles: 916040
7banks busy for read cycles: 46303
7banks busy for write cycles: 2156251
8banks busy for read cycles: 34379
8banks busy for write cycles: 24596262

CPU 0 Branch Prediction Accuracy: 99.7911% MPKI: 0.12922 Average ROB Occupancy at Mispredict: 304.213
Branch types
NOT_BRANCH: 46907122 93.8142%
BRANCH_DIRECT_JUMP: 167 0.000334%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 3092362 6.18472%
BRANCH_DIRECT_CALL: 137 0.000274%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 137 0.000274%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D         0         0         0         0         0         0
@Sumon_Early_by_class_L1D         0         0         0         0
@Sumon_Late_by_class_L1D         0         0         0         0

@Sumon_Early_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@sumon_overall_L2C         0         0         0         0         0         0
@Sumon_Early_by_class_L2C         0         0         0         0
@Sumon_Late_by_class_L2C         0         0         0         0

@Sumon_Early_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 31870
