library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.STD_LOGIC_MISC.ALL;
use ieee.numeric_std.all;
use ieee.math_real.all;



entity SUBPAGE_TriggerLogic is
    Port (	
		EXT_TRIG : in std_logic_vector(0 downto 0);
GLB_TRIG : in std_logic_vector(0 downto 0);
SELF_TRIG : in std_logic_vector(0 downto 0);
SEL_TRIG : in std_logic_vector(2 downto 0);
EN_VETO : in std_logic_vector(0 downto 0);
SW_VETO : in std_logic_vector(0 downto 0);
EXT_VETO : in std_logic_vector(0 downto 0);
TRIG_OUT : out std_logic_vector(0 downto 0);
TRIG_T : in std_logic_vector(0 downto 0);
TRIG_C : in std_logic_vector(0 downto 0);
TRIG_EXT_OUT : out std_logic_vector(0 downto 0);
TRIGs : in std_logic_vector(31 downto 0);
COINC_TRIG : out std_logic_vector(0 downto 0);
GBL_COINC : in std_logic_vector(0 downto 0);

		async_clk : in std_logic_vector (0 downto 0);
		CLK_ACQ : in std_logic_vector (0 downto 0);
		BUS_CLK : in std_logic_vector (0 downto 0);
		CLK_40 : in std_logic_vector (0 downto 0);
		CLK_50 : in std_logic_vector (0 downto 0);
		CLK_80 : in std_logic_vector (0 downto 0);
		clk_160 : in std_logic_vector (0 downto 0);
		clk_320 : in std_logic_vector (0 downto 0);
		CLK_125 : in std_logic_vector(0 downto 0);
		FAST_CLK_100 : in std_logic_vector (0 downto 0);
		FAST_CLK_200 : in std_logic_vector (0 downto 0);
		FAST_CLK_250 : in std_logic_vector (0 downto 0);
		FAST_CLK_250_90 : in std_logic_vector (0 downto 0);
		FAST_CLK_500 : in std_logic_vector (0 downto 0);
		FAST_CLK_500_90 : in std_logic_vector (0 downto 0);
		GlobalClock : in std_logic_vector (0 downto 0);
		GlobalReset : in std_logic_vector (0 downto 0)
		
 );
end SUBPAGE_TriggerLogic;

architecture Behavioral of SUBPAGE_TriggerLogic is
signal U0_EXT_TRIG : std_logic_vector(0 downto 0);
signal U1_GLB_TRIG : std_logic_vector(0 downto 0);
signal U2_SELF_TRIG : std_logic_vector(0 downto 0);
signal U3_SEL_TRIG : std_logic_vector(2 downto 0);
signal U4_OUT : STD_LOGIC_VECTOR (0 DOWNTO 0);
signal U5_OUT : STD_LOGIC_VECTOR (0 DOWNTO 0);
signal U6_EN_VETO : std_logic_vector(0 downto 0);
signal U7_SW_VETO : std_logic_vector(0 downto 0);
signal U8_EXT_VETO : std_logic_vector(0 downto 0);
signal U9_OUT : STD_LOGIC_VECTOR (0 DOWNTO 0);
signal U11_TRIG_T : std_logic_vector(0 downto 0);
signal U12_TRIG_C : std_logic_vector(0 downto 0);
signal U14_TRIGs : std_logic_vector(31 downto 0);
signal U16_out_0 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_1 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_2 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_3 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_4 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_5 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_6 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_7 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_8 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_9 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_10 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_11 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_12 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_13 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_14 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_15 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_16 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_17 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_18 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_19 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_20 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_21 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_22 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_23 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_24 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_25 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_26 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_27 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_28 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_29 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_30 : std_logic_vector(0 downto 0) := (others => '0');
signal U16_out_31 : std_logic_vector(0 downto 0) := (others => '0');
signal U17_OUT : STD_LOGIC_VECTOR (0 DOWNTO 0);
signal U18_OUT : STD_LOGIC_VECTOR (0 DOWNTO 0);
signal U19_OUT : STD_LOGIC_VECTOR (0 DOWNTO 0);
signal U20_OUT : STD_LOGIC_VECTOR (0 DOWNTO 0);
signal U21_OUT : STD_LOGIC_VECTOR (0 DOWNTO 0);
signal U22_OUT : STD_LOGIC_VECTOR (0 DOWNTO 0);
signal U23_OUT : STD_LOGIC_VECTOR (0 DOWNTO 0);
signal U24_OUT : STD_LOGIC_VECTOR (0 DOWNTO 0);
signal U25_OUT : STD_LOGIC_VECTOR (0 DOWNTO 0);
signal U26_OUT : STD_LOGIC_VECTOR (0 DOWNTO 0);
signal U27_OUT : STD_LOGIC_VECTOR (0 DOWNTO 0);
signal U28_OUT : STD_LOGIC_VECTOR (0 DOWNTO 0);
signal U29_OUT : STD_LOGIC_VECTOR (0 DOWNTO 0);
signal U30_OUT : STD_LOGIC_VECTOR (0 DOWNTO 0);
signal U31_OUT : STD_LOGIC_VECTOR (0 DOWNTO 0);
signal U32_OUT : STD_LOGIC_VECTOR (0 DOWNTO 0);
signal variable_TRGout_0 : std_logic_vector (0 downto 0); 
signal variable_TRGout_1 : std_logic_vector (0 downto 0); 
signal variable_TRGout_2 : std_logic_vector (0 downto 0); 
signal variable_TRGout_3 : std_logic_vector (0 downto 0); 
signal variable_TRGout_4 : std_logic_vector (0 downto 0); 
signal variable_TRGout_5 : std_logic_vector (0 downto 0); 
signal variable_TRGout_6 : std_logic_vector (0 downto 0); 
signal variable_TRGout_7 : std_logic_vector (0 downto 0); 
signal variable_TRGout_8 : std_logic_vector (0 downto 0); 
signal variable_TRGout_9 : std_logic_vector (0 downto 0); 
signal variable_TRGout_10 : std_logic_vector (0 downto 0); 
signal variable_TRGout_11 : std_logic_vector (0 downto 0); 
signal variable_TRGout_12 : std_logic_vector (0 downto 0); 
signal variable_TRGout_13 : std_logic_vector (0 downto 0); 
signal variable_TRGout_14 : std_logic_vector (0 downto 0); 
signal variable_TRGout_15 : std_logic_vector (0 downto 0); 
signal variable_TRGout_16 : std_logic_vector (0 downto 0); 
signal variable_TRGout_17 : std_logic_vector (0 downto 0); 
signal variable_TRGout_18 : std_logic_vector (0 downto 0); 
signal variable_TRGout_19 : std_logic_vector (0 downto 0); 
signal variable_TRGout_20 : std_logic_vector (0 downto 0); 
signal variable_TRGout_21 : std_logic_vector (0 downto 0); 
signal variable_TRGout_22 : std_logic_vector (0 downto 0); 
signal variable_TRGout_23 : std_logic_vector (0 downto 0); 
signal variable_TRGout_24 : std_logic_vector (0 downto 0); 
signal variable_TRGout_25 : std_logic_vector (0 downto 0); 
signal variable_TRGout_26 : std_logic_vector (0 downto 0); 
signal variable_TRGout_27 : std_logic_vector (0 downto 0); 
signal variable_TRGout_28 : std_logic_vector (0 downto 0); 
signal variable_TRGout_29 : std_logic_vector (0 downto 0); 
signal variable_TRGout_30 : std_logic_vector (0 downto 0); 
signal variable_TRGout_31 : std_logic_vector (0 downto 0); 
signal U65_TRGout_0 : std_logic_vector (0 downto 0); 
signal U66_TRGout_1 : std_logic_vector (0 downto 0); 
signal U67_TRGout_2 : std_logic_vector (0 downto 0); 
signal U68_TRGout_3 : std_logic_vector (0 downto 0); 
signal U69_TRGout_4 : std_logic_vector (0 downto 0); 
signal U70_TRGout_5 : std_logic_vector (0 downto 0); 
signal U71_TRGout_6 : std_logic_vector (0 downto 0); 
signal U72_TRGout_7 : std_logic_vector (0 downto 0); 
signal U73_TRGout_8 : std_logic_vector (0 downto 0); 
signal U74_TRGout_9 : std_logic_vector (0 downto 0); 
signal U75_TRGout_10 : std_logic_vector (0 downto 0); 
signal U76_TRGout_11 : std_logic_vector (0 downto 0); 
signal U77_TRGout_12 : std_logic_vector (0 downto 0); 
signal U78_TRGout_13 : std_logic_vector (0 downto 0); 
signal U79_TRGout_14 : std_logic_vector (0 downto 0); 
signal U80_TRGout_15 : std_logic_vector (0 downto 0); 
signal U81_TRGout_16 : std_logic_vector (0 downto 0); 
signal U82_TRGout_17 : std_logic_vector (0 downto 0); 
signal U83_TRGout_18 : std_logic_vector (0 downto 0); 
signal U84_TRGout_19 : std_logic_vector (0 downto 0); 
signal U85_TRGout_20 : std_logic_vector (0 downto 0); 
signal U86_TRGout_21 : std_logic_vector (0 downto 0); 
signal U87_TRGout_22 : std_logic_vector (0 downto 0); 
signal U88_TRGout_23 : std_logic_vector (0 downto 0); 
signal U89_TRGout_24 : std_logic_vector (0 downto 0); 
signal U90_TRGout_25 : std_logic_vector (0 downto 0); 
signal U91_TRGout_26 : std_logic_vector (0 downto 0); 
signal U92_TRGout_27 : std_logic_vector (0 downto 0); 
signal U93_TRGout_28 : std_logic_vector (0 downto 0); 
signal U94_TRGout_29 : std_logic_vector (0 downto 0); 
signal U95_TRGout_30 : std_logic_vector (0 downto 0); 
signal U96_TRGout_31 : std_logic_vector (0 downto 0); 
signal U97_OUT : STD_LOGIC_VECTOR (0 DOWNTO 0);
signal U99_out : std_logic_vector(0 downto 0);
signal variable_LOCAL_COINC_TRIG : std_logic_vector (0 downto 0); 
signal U101_LOCAL_COINC_TRIG : std_logic_vector (0 downto 0); 
signal U102_GBL_COINC : std_logic_vector(0 downto 0);

begin
U0_EXT_TRIG <= EXT_TRIG;
U1_GLB_TRIG <= GLB_TRIG;
U2_SELF_TRIG <= SELF_TRIG;
U3_SEL_TRIG <= SEL_TRIG;
U4_OUT <= U99_out AND ( NOT sxt(U9_OUT,1));
U5_OUT <= U6_EN_VETO AND U8_EXT_VETO;
U6_EN_VETO <= EN_VETO;
U7_SW_VETO <= SW_VETO;
U8_EXT_VETO <= EXT_VETO;
U9_OUT <= U5_OUT OR U7_SW_VETO;
TRIG_OUT <= U4_OUT;
U11_TRIG_T <= TRIG_T;
U12_TRIG_C <= TRIG_C;
TRIG_EXT_OUT <= U4_OUT;
U14_TRIGs <= TRIGs;
U16_out_0(0) <= U14_TRIGs(0);
U16_out_1(0) <= U14_TRIGs(1);
U16_out_2(0) <= U14_TRIGs(2);
U16_out_3(0) <= U14_TRIGs(3);
U16_out_4(0) <= U14_TRIGs(4);
U16_out_5(0) <= U14_TRIGs(5);
U16_out_6(0) <= U14_TRIGs(6);
U16_out_7(0) <= U14_TRIGs(7);
U16_out_8(0) <= U14_TRIGs(8);
U16_out_9(0) <= U14_TRIGs(9);
U16_out_10(0) <= U14_TRIGs(10);
U16_out_11(0) <= U14_TRIGs(11);
U16_out_12(0) <= U14_TRIGs(12);
U16_out_13(0) <= U14_TRIGs(13);
U16_out_14(0) <= U14_TRIGs(14);
U16_out_15(0) <= U14_TRIGs(15);
U16_out_16(0) <= U14_TRIGs(16);
U16_out_17(0) <= U14_TRIGs(17);
U16_out_18(0) <= U14_TRIGs(18);
U16_out_19(0) <= U14_TRIGs(19);
U16_out_20(0) <= U14_TRIGs(20);
U16_out_21(0) <= U14_TRIGs(21);
U16_out_22(0) <= U14_TRIGs(22);
U16_out_23(0) <= U14_TRIGs(23);
U16_out_24(0) <= U14_TRIGs(24);
U16_out_25(0) <= U14_TRIGs(25);
U16_out_26(0) <= U14_TRIGs(26);
U16_out_27(0) <= U14_TRIGs(27);
U16_out_28(0) <= U14_TRIGs(28);
U16_out_29(0) <= U14_TRIGs(29);
U16_out_30(0) <= U14_TRIGs(30);
U16_out_31(0) <= U14_TRIGs(31);
U17_OUT <= U65_TRGout_0 AND U66_TRGout_1;
U18_OUT <= U67_TRGout_2 AND U68_TRGout_3;
U19_OUT <= U69_TRGout_4 AND U70_TRGout_5;
U20_OUT <= U71_TRGout_6 AND U72_TRGout_7;
U21_OUT <= U73_TRGout_8 AND U74_TRGout_9;
U22_OUT <= U75_TRGout_10 AND U76_TRGout_11;
U23_OUT <= U77_TRGout_12 AND U78_TRGout_13;
U24_OUT <= U79_TRGout_14 AND U80_TRGout_15;
U25_OUT <= U81_TRGout_16 AND U82_TRGout_17;
U26_OUT <= U83_TRGout_18 AND U84_TRGout_19;
U27_OUT <= U85_TRGout_20 AND U86_TRGout_21;
U28_OUT <= U87_TRGout_22 AND U88_TRGout_23;
U29_OUT <= U89_TRGout_24 AND U90_TRGout_25;
U30_OUT <= U91_TRGout_26 AND U92_TRGout_27;
U31_OUT <= U93_TRGout_28 AND U94_TRGout_29;
U32_OUT <= U95_TRGout_30 AND U96_TRGout_31;
variable_TRGout_0 <= U16_out_0;
variable_TRGout_1 <= U16_out_1;
variable_TRGout_2 <= U16_out_2;
variable_TRGout_3 <= U16_out_3;
variable_TRGout_4 <= U16_out_4;
variable_TRGout_5 <= U16_out_5;
variable_TRGout_6 <= U16_out_6;
variable_TRGout_7 <= U16_out_7;
variable_TRGout_8 <= U16_out_8;
variable_TRGout_9 <= U16_out_9;
variable_TRGout_10 <= U16_out_10;
variable_TRGout_11 <= U16_out_11;
variable_TRGout_12 <= U16_out_12;
variable_TRGout_13 <= U16_out_13;
variable_TRGout_14 <= U16_out_14;
variable_TRGout_15 <= U16_out_15;
variable_TRGout_16 <= U16_out_16;
variable_TRGout_17 <= U16_out_17;
variable_TRGout_18 <= U16_out_18;
variable_TRGout_19 <= U16_out_19;
variable_TRGout_20 <= U16_out_20;
variable_TRGout_21 <= U16_out_21;
variable_TRGout_22 <= U16_out_22;
variable_TRGout_23 <= U16_out_23;
variable_TRGout_24 <= U16_out_24;
variable_TRGout_25 <= U16_out_25;
variable_TRGout_26 <= U16_out_26;
variable_TRGout_27 <= U16_out_27;
variable_TRGout_28 <= U16_out_28;
variable_TRGout_29 <= U16_out_29;
variable_TRGout_30 <= U16_out_30;
variable_TRGout_31 <= U16_out_31;
U65_TRGout_0 <= variable_TRGout_0;
U66_TRGout_1 <= variable_TRGout_1;
U67_TRGout_2 <= variable_TRGout_2;
U68_TRGout_3 <= variable_TRGout_3;
U69_TRGout_4 <= variable_TRGout_4;
U70_TRGout_5 <= variable_TRGout_5;
U71_TRGout_6 <= variable_TRGout_6;
U72_TRGout_7 <= variable_TRGout_7;
U73_TRGout_8 <= variable_TRGout_8;
U74_TRGout_9 <= variable_TRGout_9;
U75_TRGout_10 <= variable_TRGout_10;
U76_TRGout_11 <= variable_TRGout_11;
U77_TRGout_12 <= variable_TRGout_12;
U78_TRGout_13 <= variable_TRGout_13;
U79_TRGout_14 <= variable_TRGout_14;
U80_TRGout_15 <= variable_TRGout_15;
U81_TRGout_16 <= variable_TRGout_16;
U82_TRGout_17 <= variable_TRGout_17;
U83_TRGout_18 <= variable_TRGout_18;
U84_TRGout_19 <= variable_TRGout_19;
U85_TRGout_20 <= variable_TRGout_20;
U86_TRGout_21 <= variable_TRGout_21;
U87_TRGout_22 <= variable_TRGout_22;
U88_TRGout_23 <= variable_TRGout_23;
U89_TRGout_24 <= variable_TRGout_24;
U90_TRGout_25 <= variable_TRGout_25;
U91_TRGout_26 <= variable_TRGout_26;
U92_TRGout_27 <= variable_TRGout_27;
U93_TRGout_28 <= variable_TRGout_28;
U94_TRGout_29 <= variable_TRGout_29;
U95_TRGout_30 <= variable_TRGout_30;
U96_TRGout_31 <= variable_TRGout_31;
U97_OUT <= U17_OUT OR U18_OUT OR U19_OUT OR U20_OUT OR U21_OUT OR U22_OUT OR U23_OUT OR U24_OUT OR U25_OUT OR U26_OUT OR U27_OUT OR U28_OUT OR U29_OUT OR U30_OUT OR U31_OUT OR U32_OUT;
COINC_TRIG <= U97_OUT;

U99 : block
begin
U99_out <= U11_TRIG_T when U3_SEL_TRIG = "000" else U12_TRIG_C when U3_SEL_TRIG = "001" else U0_EXT_TRIG when U3_SEL_TRIG = "010" else U1_GLB_TRIG when U3_SEL_TRIG = "011" else U2_SELF_TRIG when U3_SEL_TRIG = "100" else U101_LOCAL_COINC_TRIG when U3_SEL_TRIG = "101" else U102_GBL_COINC when U3_SEL_TRIG = "110"  else (others=>'0');

end block;
variable_LOCAL_COINC_TRIG <= U97_OUT;
U101_LOCAL_COINC_TRIG <= variable_LOCAL_COINC_TRIG;
U102_GBL_COINC <= GBL_COINC;

end Behavioral;
