Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17675/50-openroad-globalplacement/mult8_2bits_1op_e17675.odb'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Using clock __VIRTUAL_CLK__…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
[INFO] Setting RC values…
[INFO RSZ-0027] Inserted 16 input buffers.
[INFO RSZ-0028] Inserted 16 output buffers.
[INFO RSZ-0058] Using max wire length 6335um.
Iteration | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------
        0 |       0 |       0 |             0 |       295
       10 |       9 |       0 |             0 |       285
       20 |      19 |       0 |             0 |       275
       30 |      29 |       0 |             0 |       265
       40 |      39 |       0 |             0 |       255
       50 |      48 |       0 |             0 |       245
       60 |      57 |       0 |             0 |       235
       70 |      67 |       0 |             0 |       225
       80 |      77 |       0 |             0 |       215
       90 |      87 |       0 |             0 |       205
      100 |      97 |       0 |             0 |       195
      110 |     107 |       0 |             0 |       185
      120 |     115 |       0 |             0 |       175
      130 |     125 |       0 |             0 |       165
      140 |     133 |       0 |             0 |       155
      150 |     143 |       0 |             0 |       145
      160 |     153 |       0 |             0 |       135
      170 |     162 |       0 |             0 |       125
      180 |     169 |       0 |             0 |       115
      190 |     179 |       0 |             0 |       105
      200 |     188 |       0 |             0 |        95
      210 |     198 |       0 |             0 |        85
      220 |     207 |       0 |             0 |        75
      230 |     217 |       0 |             0 |        65
      240 |     226 |       0 |             0 |        55
      250 |     234 |       0 |             0 |        45
      260 |     243 |       0 |             0 |        35
      270 |     253 |       4 |             2 |        25
      280 |     271 |      15 |             9 |        15
      290 |     271 |      15 |             9 |         5
    final |     271 |      15 |             9 |         0
---------------------------------------------------------
[INFO RSZ-0035] Found 9 fanout violations.
[INFO RSZ-0038] Inserted 15 buffers in 9 nets.
[INFO RSZ-0039] Resized 271 instances.
Placement Analysis
---------------------------------
total displacement        435.7 u
average displacement        0.5 u
max displacement            5.5 u
original HPWL            7647.6 u
legalized HPWL           7899.2 u
delta HPWL                    3 %

[INFO DPL-0020] Mirrored 127 instances
[INFO DPL-0021] HPWL before            7899.2 u
[INFO DPL-0022] HPWL after             7694.1 u
[INFO DPL-0023] HPWL delta               -2.6 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               130     487.97
  Tap cell                                469     586.81
  Buffer                                    2       7.51
  Timing Repair Buffer                     47     257.75
  Inverter                                  3      11.26
  Multi-Input combinational cell          242    1820.50
  Total                                   893    3171.79
Writing OpenROAD database to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17675/54-openroad-repairdesignpostgpl/mult8_2bits_1op_e17675.odb'…
Writing netlist to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17675/54-openroad-repairdesignpostgpl/mult8_2bits_1op_e17675.nl.v'…
Writing powered netlist to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17675/54-openroad-repairdesignpostgpl/mult8_2bits_1op_e17675.pnl.v'…
Writing layout to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17675/54-openroad-repairdesignpostgpl/mult8_2bits_1op_e17675.def'…
Writing timing constraints to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17675/54-openroad-repairdesignpostgpl/mult8_2bits_1op_e17675.sdc'…
