Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/thombang/repos/pg-hpepc-reconos/lda/build.hw/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_slot_0_wrapper_xst.prj"
Verilog Include Directory          : {"/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "../implementation/system_slot_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_slot_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/reconos_v3_01_a/hdl/vhdl/reconos_pkg.vhd" into library reconos_v3_01_a
Parsing package <reconos_pkg>.
Parsing package body <reconos_pkg>.
Parsing VHDL file "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/reconos_thread.vhd" into library rt_feature_extraction_manager_v1_00_a
Parsing package <reconos_thread_pkg>.
Parsing VHDL file "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/fe_ssc_am_submul_16s_16s_17s_33_1.vhd" into library rt_feature_extraction_manager_v1_00_a
Parsing entity <fe_ssc_am_submul_16s_16s_17s_33_1_DSP48_0>.
Parsing architecture <behav> of entity <fe_ssc_am_submul_16s_16s_17s_33_1_dsp48_0>.
Parsing entity <fe_ssc_am_submul_16s_16s_17s_33_1>.
Parsing architecture <arch> of entity <fe_ssc_am_submul_16s_16s_17s_33_1>.
Parsing VHDL file "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" into library rt_feature_extraction_manager_v1_00_a
Parsing entity <rt_feature_extraction_manager>.
Parsing architecture <implementation> of entity <rt_feature_extraction_manager>.
Parsing VHDL file "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/fe_zc.vhd" into library rt_feature_extraction_manager_v1_00_a
Parsing entity <fe_zc>.
Parsing architecture <behav> of entity <fe_zc>.
Parsing VHDL file "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/fe_mav.vhd" into library rt_feature_extraction_manager_v1_00_a
Parsing entity <fe_mav>.
Parsing architecture <behav> of entity <fe_mav>.
Parsing VHDL file "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/reconos_fifo_sync.vhd" into library rt_feature_extraction_manager_v1_00_a
Parsing entity <reconos_fifo_sync>.
Parsing architecture <imp> of entity <reconos_fifo_sync>.
Parsing VHDL file "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/fe_ssc.vhd" into library rt_feature_extraction_manager_v1_00_a
Parsing entity <fe_ssc>.
Parsing architecture <behav> of entity <fe_ssc>.
Parsing VHDL file "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/fe_wfl.vhd" into library rt_feature_extraction_manager_v1_00_a
Parsing entity <fe_wfl>.
Parsing architecture <behav> of entity <fe_wfl>.
Parsing VHDL file "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/hdl/system_slot_0_wrapper.vhd" into library work
Parsing entity <system_slot_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <system_slot_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_slot_0_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <rt_feature_extraction_manager> (architecture <implementation>) with generics from library <rt_feature_extraction_manager_v1_00_a>.
WARNING:HDLCompiler:871 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" Line 255: Using initial value "00000000000000000000000000000000" for o_ramdata_samples since it is never assigned
WARNING:HDLCompiler:871 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" Line 256: Using initial value '0' for o_ramwe_samples since it is never assigned

Elaborating entity <fe_mav> (architecture <behav>) from library <rt_feature_extraction_manager_v1_00_a>.
WARNING:HDLCompiler:1127 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/fe_mav.vhd" Line 213: Assignment to featurefifo_v_v_blk_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/fe_mav.vhd" Line 248: Assignment to samplefifo_v_v_blk_n ignored, since the identifier is never used

Elaborating entity <reconos_fifo_sync> (architecture <imp>) with generics from library <rt_feature_extraction_manager_v1_00_a>.

Elaborating entity <reconos_fifo_sync> (architecture <imp>) with generics from library <rt_feature_extraction_manager_v1_00_a>.

Elaborating entity <fe_ssc> (architecture <behav>) from library <rt_feature_extraction_manager_v1_00_a>.

Elaborating entity <fe_ssc_am_submul_16s_16s_17s_33_1> (architecture <arch>) with generics from library <rt_feature_extraction_manager_v1_00_a>.

Elaborating entity <fe_ssc_am_submul_16s_16s_17s_33_1_DSP48_0> (architecture <behav>) from library <rt_feature_extraction_manager_v1_00_a>.
WARNING:HDLCompiler:1127 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/fe_ssc.vhd" Line 419: Assignment to featurefifo_v_v_blk_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/fe_ssc.vhd" Line 466: Assignment to samplefifo_v_v_blk_n ignored, since the identifier is never used

Elaborating entity <fe_wfl> (architecture <behav>) from library <rt_feature_extraction_manager_v1_00_a>.
WARNING:HDLCompiler:1127 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/fe_wfl.vhd" Line 317: Assignment to featurefifo_v_v_blk_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/fe_wfl.vhd" Line 350: Assignment to samplefifo_v_v_blk_n ignored, since the identifier is never used

Elaborating entity <fe_zc> (architecture <behav>) from library <rt_feature_extraction_manager_v1_00_a>.
WARNING:HDLCompiler:1127 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/fe_zc.vhd" Line 373: Assignment to featurefifo_v_v_blk_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/fe_zc.vhd" Line 442: Assignment to samplefifo_v_v_blk_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" Line 810: Assignment to i_ramdata_features ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" Line 1163. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" Line 929: Assignment to ignore ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" Line 312: Net <fifo_sample_afull[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" Line 326: Net <fe_fifo_sample_empty[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" Line 329: Net <fe_fifo_feature_full[31]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_slot_0_wrapper>.
    Related source file is "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/hdl/system_slot_0_wrapper.vhd".
    Summary:
	no macro.
Unit <system_slot_0_wrapper> synthesized.

Synthesizing Unit <rt_feature_extraction_manager>.
    Related source file is "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd".
        G_NBR_FEATURE_EXTRACTORS = 4
WARNING:Xst:647 - Input <HWT_Signal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 368: Output port <FIFO_S_Fill> of the instance <fifo_mav_samples> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 368: Output port <FIFO_M_Remm> of the instance <fifo_mav_samples> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 368: Output port <FIFO_S_AEmpty> of the instance <fifo_mav_samples> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 368: Output port <FIFO_M_Full> of the instance <fifo_mav_samples> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 368: Output port <FIFO_Has_Data> of the instance <fifo_mav_samples> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 397: Output port <FIFO_S_Fill> of the instance <fifo_mav_features> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 397: Output port <FIFO_M_Remm> of the instance <fifo_mav_features> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 397: Output port <FIFO_S_AEmpty> of the instance <fifo_mav_features> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 397: Output port <FIFO_M_AFull> of the instance <fifo_mav_features> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 397: Output port <FIFO_Has_Data> of the instance <fifo_mav_features> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 456: Output port <FIFO_S_Fill> of the instance <fifo_ssc_samples> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 456: Output port <FIFO_M_Remm> of the instance <fifo_ssc_samples> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 456: Output port <FIFO_S_AEmpty> of the instance <fifo_ssc_samples> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 456: Output port <FIFO_M_Full> of the instance <fifo_ssc_samples> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 456: Output port <FIFO_Has_Data> of the instance <fifo_ssc_samples> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 485: Output port <FIFO_S_Fill> of the instance <fifo_ssc_features> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 485: Output port <FIFO_M_Remm> of the instance <fifo_ssc_features> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 485: Output port <FIFO_S_AEmpty> of the instance <fifo_ssc_features> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 485: Output port <FIFO_M_AFull> of the instance <fifo_ssc_features> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 485: Output port <FIFO_Has_Data> of the instance <fifo_ssc_features> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 544: Output port <FIFO_S_Fill> of the instance <fifo_wfl_samples> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 544: Output port <FIFO_M_Remm> of the instance <fifo_wfl_samples> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 544: Output port <FIFO_S_AEmpty> of the instance <fifo_wfl_samples> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 544: Output port <FIFO_M_Full> of the instance <fifo_wfl_samples> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 544: Output port <FIFO_Has_Data> of the instance <fifo_wfl_samples> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 573: Output port <FIFO_S_Fill> of the instance <fifo_wfl_features> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 573: Output port <FIFO_M_Remm> of the instance <fifo_wfl_features> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 573: Output port <FIFO_S_AEmpty> of the instance <fifo_wfl_features> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 573: Output port <FIFO_M_AFull> of the instance <fifo_wfl_features> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 573: Output port <FIFO_Has_Data> of the instance <fifo_wfl_features> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 635: Output port <FIFO_S_Fill> of the instance <fifo_zc_samples> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 635: Output port <FIFO_M_Remm> of the instance <fifo_zc_samples> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 635: Output port <FIFO_S_AEmpty> of the instance <fifo_zc_samples> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 635: Output port <FIFO_M_Full> of the instance <fifo_zc_samples> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 635: Output port <FIFO_Has_Data> of the instance <fifo_zc_samples> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 664: Output port <FIFO_S_Fill> of the instance <fifo_zc_features> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 664: Output port <FIFO_M_Remm> of the instance <fifo_zc_features> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 664: Output port <FIFO_S_AEmpty> of the instance <fifo_zc_features> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 664: Output port <FIFO_M_AFull> of the instance <fifo_zc_features> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/rt_feature_extraction_manager.vhd" line 664: Output port <FIFO_Has_Data> of the instance <fifo_zc_features> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'fifo_sample_afull<31:4>', unconnected in block 'rt_feature_extraction_manager', is tied to its initial value (0000000000000000000000000000).
WARNING:Xst:2935 - Signal 'fe_fifo_sample_empty<31:4>', unconnected in block 'rt_feature_extraction_manager', is tied to its initial value (1111111111111111111111111111).
WARNING:Xst:2935 - Signal 'fe_fifo_feature_full<31:4>', unconnected in block 'rt_feature_extraction_manager', is tied to its initial value (0000000000000000000000000000).
WARNING:Xst:3035 - Index value(s) does not match array range for signal <local_ram_samples>, simulation mismatch.
    Found 19200x32-bit dual-port RAM <Mram_local_ram_samples> for signal <local_ram_samples>.
    Found 1024x32-bit dual-port RAM <Mram_local_ram_features> for signal <local_ram_features>.
    Found 1-bit register for signal <ack_fe>.
    Found 1-bit register for signal <OSIF_Sw2Hw_RE>.
    Found 1-bit register for signal <OSIF_Hw2Sw_WE>.
    Found 1-bit register for signal <MEMIF_Mem2Hwt_RE>.
    Found 1-bit register for signal <MEMIF_Hwt2Mem_WE>.
    Found 1-bit register for signal <o_RAMWE_samples_memif>.
    Found 16-bit register for signal <nbr_features>.
    Found 3-bit register for signal <state_write_back>.
    Found 32-bit register for signal <OSIF_Hw2Sw_Data>.
    Found 32-bit register for signal <MEMIF_Hwt2Mem_Data>.
    Found 32-bit register for signal <o_RAMAddr_samples_2_memif>.
    Found 32-bit register for signal <o_RAMData_samples_memif>.
    Found 32-bit register for signal <i_ram_samples_memif_remm>.
    Found 32-bit register for signal <i_ram_samples_memif_mem_addr>.
    Found 32-bit register for signal <o_RAMAddr_features_2_memif>.
    Found 32-bit register for signal <i_ram_features_memif_remm>.
    Found 32-bit register for signal <i_ram_features_memif_mem_addr>.
    Found 4-bit register for signal <i_osif_step>.
    Found 4-bit register for signal <i_memif_step>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <rst_fe>.
    Found 32-bit register for signal <i_RAMData_features_memif>.
    Found 16-bit register for signal <pos_mav>.
    Found 16-bit register for signal <pos_ssc>.
    Found 16-bit register for signal <pos_wfl>.
    Found 16-bit register for signal <pos_zc>.
    Found 1-bit register for signal <collect_features>.
    Found 32-bit register for signal <extractor_selector>.
    Found 32-bit register for signal <nbr_channels_nbr_features>.
    Found 32-bit register for signal <len_feature_window>.
    Found 32-bit register for signal <window_size>.
    Found 32-bit register for signal <threshold_4_zc>.
    Found 32-bit register for signal <start_addr_sample_window_2>.
    Found 32-bit register for signal <start_addr_feature_window>.
    Found 32-bit register for signal <id_class_offset>.
    Found 32-bit register for signal <len_sample_window_1>.
    Found 32-bit register for signal <elements_sample_window_1>.
    Found 32-bit register for signal <len_sample_window_2>.
    Found 32-bit register for signal <start_addr_sample_window_ram>.
    Found 32-bit register for signal <start_addr_sample_window_1>.
    Found 32-bit register for signal <elements_2_next_sample_in_sample_window>.
    Found 32-bit register for signal <o_RAMAddr_samples_2>.
    Found 8-bit register for signal <cnt_samples>.
    Found 8-bit register for signal <cnt_channels>.
    Found 32-bit register for signal <fifo_sample_we>.
    Found 32-bit register for signal <i_RAMData_samples>.
    Found finite state machine <FSM_0> for signal <state_write_back>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 22                                             |
    | Inputs             | 16                                             |
    | Outputs            | 8                                              |
    | Clock              | HWT_Clk (rising_edge)                          |
    | Reset              | HWT_Rst (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | state_init                                     |
    | Power Up State     | state_init                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <o_memif_step>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 91                                             |
    | Inputs             | 12                                             |
    | Outputs            | 12                                             |
    | Clock              | HWT_Clk (rising_edge)                          |
    | Reset              | HWT_Rst (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State state_error is never reached in FSM <state>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 39                                             |
    | Inputs             | 15                                             |
    | Outputs            | 5                                              |
    | Clock              | HWT_Clk (rising_edge)                          |
    | Reset              | HWT_Rst (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | state_init                                     |
    | Power Up State     | state_init                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <o_osif_step>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 60                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | HWT_Clk (rising_edge)                          |
    | Reset              | HWT_Rst (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <GND_11_o_nbr_channels_nbr_features[31]_add_17_OUT> created at line 768.
    Found 32-bit adder for signal <GND_11_o_nbr_channels_nbr_features[31]_add_20_OUT> created at line 767.
    Found 32-bit adder for signal <GND_11_o_nbr_channels_nbr_features[31]_add_23_OUT> created at line 766.
    Found 16-bit adder for signal <pos_mav[15]_GND_11_o_add_57_OUT> created at line 1241.
    Found 16-bit adder for signal <pos_ssc[15]_GND_11_o_add_63_OUT> created at line 1241.
    Found 16-bit adder for signal <pos_wfl[15]_GND_11_o_add_69_OUT> created at line 1241.
    Found 16-bit adder for signal <pos_zc[15]_GND_11_o_add_75_OUT> created at line 1241.
    Found 16-bit adder for signal <nbr_features[15]_GND_11_o_add_76_OUT> created at line 1241.
    Found 32-bit adder for signal <start_addr_sample_window_2[31]_GND_11_o_add_214_OUT> created at line 1043.
    Found 32-bit adder for signal <i_ram_samples_memif_ram_addr[31]_GND_11_o_add_269_OUT> created at line 1241.
    Found 32-bit adder for signal <n0621[31:0]> created at line 1241.
    Found 8-bit adder for signal <cnt_samples[7]_GND_11_o_add_310_OUT> created at line 1241.
    Found 8-bit adder for signal <cnt_channels[7]_GND_11_o_add_311_OUT> created at line 1241.
    Found 32-bit adder for signal <o_RAMAddr_samples_2[0]_elements_2_next_sample_in_sample_window[31]_add_328_OUT> created at line 1125.
    Found 32-bit adder for signal <i_ram_features_memif_ram_addr[31]_GND_11_o_add_342_OUT> created at line 1241.
    Found 32-bit adder for signal <n0672[31:0]> created at line 1241.
    Found 8-bit subtractor for signal <GND_11_o_GND_11_o_sub_208_OUT<7:0>> created at line 1036.
    Found 32-bit subtractor for signal <GND_11_o_GND_11_o_sub_263_OUT<31:0>> created at line 1308.
    Found 24-bit subtractor for signal <GND_11_o_GND_11_o_sub_264_OUT<23:0>> created at line 1565.
    Found 32-bit subtractor for signal <GND_11_o_GND_11_o_sub_276_OUT<31:0>> created at line 1308.
    Found 24-bit subtractor for signal <GND_11_o_GND_11_o_sub_335_OUT<23:0>> created at line 1458.
    Found 32-bit subtractor for signal <GND_11_o_GND_11_o_sub_348_OUT<31:0>> created at line 1308.
    Found 32-bit subtractor for signal <GND_11_o_GND_11_o_sub_351_OUT<31:0>> created at line 1308.
    Found 32-bit subtractor for signal <GND_11_o_GND_11_o_sub_354_OUT<31:0>> created at line 1308.
    Found 16x16-bit multiplier for signal <n0805> created at line 768.
    Found 16x16-bit multiplier for signal <n0571> created at line 978.
    Found 8x16-bit multiplier for signal <n0600> created at line 1036.
    Found 16x8-bit multiplier for signal <n0601> created at line 1039.
    Found 16-bit 6-to-1 multiplexer for signal <state_write_back[2]_X_11_o_wide_mux_88_OUT> created at line 844.
    Found 32-bit 7-to-1 multiplexer for signal <o_RAMData_features> created at line 267.
    Found 32-bit 7-to-1 multiplexer for signal <o_RAMAddr_features_2> created at line 266.
    Found 16-bit comparator lessequal for signal <n0082> created at line 905
    Found 16-bit comparator lessequal for signal <n0086> created at line 906
    Found 16-bit comparator lessequal for signal <n0090> created at line 907
    Found 16-bit comparator lessequal for signal <n0094> created at line 908
    Found 32-bit comparator greater for signal <GND_11_o_extractor_selector[31]_LessThan_86_o> created at line 909
    Found 24-bit comparator greater for signal <i_ram_samples_memif_remm[23]_GND_11_o_LessThan_265_o> created at line 1567
    Found 32-bit comparator greater for signal <GND_11_o_window_size[31]_LessThan_306_o> created at line 1098
    Found 32-bit comparator equal for signal <GND_11_o_window_size[31]_equal_309_o> created at line 1104
    Found 32-bit comparator equal for signal <GND_11_o_elements_2_next_sample_in_sample_window[31]_equal_328_o> created at line 1119
    Found 24-bit comparator greater for signal <i_ram_features_memif_remm[23]_GND_11_o_LessThan_336_o> created at line 1460
    Summary:
	inferred   2 RAM(s).
	inferred   4 Multiplier(s).
	inferred  24 Adder/Subtractor(s).
	inferred 968 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred 111 Multiplexer(s).
	inferred   4 Finite State Machine(s).
Unit <rt_feature_extraction_manager> synthesized.

Synthesizing Unit <fe_mav>.
    Related source file is "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/fe_mav.vhd".
WARNING:Xst - Value "none" of property "fsm_encoding" is not applicable. List of valid values is "auto, compact, gray, johnson, one-hot, sequential, speed1, user" 
WARNING:Xst:647 - Input <windowSize_V> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <t_V_reg_86>.
    Found 24-bit register for signal <tmp_V_2_reg_63>.
    Found 24-bit register for signal <tmp_V_3_reg_74>.
    Found 3-bit register for signal <ap_CS_fsm>.
    Found finite state machine <FSM_4> for signal <ap_CS_fsm>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | ap_clk (rising_edge)                           |
    | Reset              | ap_rst (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Power Up State     | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <cntSamples_V_fu_103_p2> created at line 210.
    Found 24-bit adder for signal <mavChannel1_V_fu_139_p2> created at line 244.
    Found 24-bit adder for signal <mavChannel2_V_fu_181_p2> created at line 245.
    Found 16-bit subtractor for signal <tmp_s_fu_163_p2> created at line 77.
    Found 16-bit subtractor for signal <tmp_5_fu_121_p2> created at line 72.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  56 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <fe_mav> synthesized.

Synthesizing Unit <reconos_fifo_sync_1>.
    Related source file is "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/reconos_fifo_sync.vhd".
        C_FIFO_DATA_WIDTH = 32
        C_FIFO_ADDR_WIDTH = 4
        C_USE_ALMOST = true
        C_USE_FILL_REMM = false
        C_FIFO_AEMPTY = 2
        C_FIFO_AFULL = 1
    Found 16x32-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 5-bit register for signal <wrbin>.
    Found 5-bit register for signal <rdbin>.
    Found 5-bit adder for signal <rdbin[4]_GND_13_o_add_8_OUT> created at line 1241.
    Found 5-bit adder for signal <wrbin[4]_GND_13_o_add_12_OUT> created at line 1241.
    Found 5-bit subtractor for signal <fill> created at line 129.
    Found 5-bit subtractor for signal <remm> created at line 129.
    Found 5-bit comparator lessequal for signal <n0005> created at line 144
    Found 5-bit comparator lessequal for signal <n0008> created at line 147
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <reconos_fifo_sync_1> synthesized.

Synthesizing Unit <reconos_fifo_sync_2>.
    Related source file is "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/reconos_fifo_sync.vhd".
        C_FIFO_DATA_WIDTH = 32
        C_FIFO_ADDR_WIDTH = 3
        C_USE_ALMOST = false
        C_USE_FILL_REMM = false
        C_FIFO_AEMPTY = 2
        C_FIFO_AFULL = 2
    Found 8x32-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 4-bit register for signal <wrbin>.
    Found 4-bit register for signal <rdbin>.
    Found 4-bit adder for signal <rdbin[3]_GND_14_o_add_8_OUT> created at line 1241.
    Found 4-bit adder for signal <wrbin[3]_GND_14_o_add_12_OUT> created at line 1241.
    Found 4-bit subtractor for signal <fill> created at line 129.
    Found 4-bit subtractor for signal <remm> created at line 129.
    Found 4-bit comparator lessequal for signal <n0005> created at line 144
    Found 4-bit comparator lessequal for signal <n0008> created at line 147
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <reconos_fifo_sync_2> synthesized.

Synthesizing Unit <fe_ssc>.
    Related source file is "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/fe_ssc.vhd".
WARNING:Xst - Value "none" of property "fsm_encoding" is not applicable. List of valid values is "auto, compact, gray, johnson, one-hot, sequential, speed1, user" 
    Found 8-bit register for signal <t_V_2_reg_131>.
    Found 32-bit register for signal <t_V_3_reg_118>.
    Found 32-bit register for signal <t_V_reg_105>.
    Found 16-bit register for signal <tmp_3_reg_63>.
    Found 16-bit register for signal <grp_fu_263_p0>.
    Found 16-bit register for signal <tmp_5_reg_84>.
    Found 16-bit register for signal <grp_fu_255_p0>.
    Found 8-bit register for signal <cntSamples_V_reg_311>.
    Found 16-bit register for signal <p_Result_5_reg_305>.
    Found 16-bit register for signal <tmp_8_reg_299>.
    Found 16-bit register for signal <p_Result_1_reg_281>.
    Found 16-bit register for signal <tmp_reg_276>.
    Found 33-bit register for signal <r_V_2_reg_316>.
    Found 33-bit register for signal <r_V_5_reg_321>.
    Found 7-bit register for signal <ap_CS_fsm>.
    Found finite state machine <FSM_5> for signal <ap_CS_fsm>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 19                                             |
    | Inputs             | 6                                              |
    | Outputs            | 13                                             |
    | Clock              | ap_clk (rising_edge)                           |
    | Reset              | ap_rst (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000001                                        |
    | Power Up State     | 0000001                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <cntSamples_V_fu_169_p2> created at line 417.
    Found 32-bit adder for signal <sscChannel1_V_fu_222_p2> created at line 485.
    Found 32-bit adder for signal <sscChannel2_V_fu_241_p2> created at line 489.
    Found 17-bit subtractor for signal <r_V_3_fu_203_p2> created at line 100.
    Found 17-bit subtractor for signal <r_V_fu_182_p2> created at line 97.
    Found 33-bit comparator lessequal for signal <tmp_1_fu_236_p2> created at line 490
    Found 8-bit comparator greater for signal <tmp_7_fu_160_p2> created at line 492
    Found 33-bit comparator lessequal for signal <tmp_s_fu_217_p2> created at line 495
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 274 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <fe_ssc> synthesized.

Synthesizing Unit <fe_ssc_am_submul_16s_16s_17s_33_1>.
    Related source file is "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/fe_ssc_am_submul_16s_16s_17s_33_1.vhd".
        ID = 1
        NUM_STAGE = 1
        din0_WIDTH = 16
        din1_WIDTH = 16
        din2_WIDTH = 17
        dout_WIDTH = 33
    Summary:
	no macro.
Unit <fe_ssc_am_submul_16s_16s_17s_33_1> synthesized.

Synthesizing Unit <fe_ssc_am_submul_16s_16s_17s_33_1_DSP48_0>.
    Related source file is "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/fe_ssc_am_submul_16s_16s_17s_33_1.vhd".
    Found 25-bit subtractor for signal <ad> created at line 26.
    Found 25x18-bit multiplier for signal <m> created at line 33.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
Unit <fe_ssc_am_submul_16s_16s_17s_33_1_DSP48_0> synthesized.

Synthesizing Unit <fe_wfl>.
    Related source file is "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/fe_wfl.vhd".
WARNING:Xst - Value "none" of property "fsm_encoding" is not applicable. List of valid values is "auto, compact, gray, johnson, one-hot, sequential, speed1, user" 
    Found 16-bit register for signal <prevSampleChannel1_V_fu_62>.
    Found 16-bit register for signal <prevSampleChannel2_V_fu_58>.
    Found 8-bit register for signal <t_V_fu_46>.
    Found 32-bit register for signal <tmp_V_1_fu_54>.
    Found 32-bit register for signal <tmp_V_fu_50>.
    Found 16-bit register for signal <sampleChannel1_V_reg_319>.
    Found 16-bit register for signal <sampleChannel2_V_reg_325>.
    Found 1-bit register for signal <tmp_3_reg_331>.
    Found 1-bit register for signal <tmp_1_reg_302>.
    Found 32-bit register for signal <tmp_V_1_load_reg_313>.
    Found 32-bit register for signal <tmp_V_load_reg_306>.
    Found 32-bit register for signal <wflChannel1_V_1_reg_337>.
    Found 32-bit register for signal <wflChannel2_V_1_reg_342>.
    Found 5-bit register for signal <ap_CS_fsm>.
    Found finite state machine <FSM_6> for signal <ap_CS_fsm>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | ap_clk (rising_edge)                           |
    | Reset              | ap_rst (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <cntSamples_V_fu_145_p2> created at line 315.
    Found 32-bit adder for signal <wflChannel1_V_fu_193_p2> created at line 390.
    Found 32-bit adder for signal <wflChannel2_V_fu_229_p2> created at line 394.
    Found 16-bit subtractor for signal <tmp_6_fu_162_p2> created at line 86.
    Found 16-bit subtractor for signal <tmp_s_fu_198_p2> created at line 91.
    Found 16-bit subtractor for signal <tmp_8_fu_175_p2> created at line 88.
    Found 16-bit subtractor for signal <tmp_4_fu_211_p2> created at line 93.
    Found 8-bit comparator greater for signal <tmp_1_fu_113_p2> created at line 375
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 266 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <fe_wfl> synthesized.

Synthesizing Unit <fe_zc>.
    Related source file is "/home/thombang/repos/pg-hpepc-reconos/lda/build.hw/pcores/rt_feature_extraction_manager_v1_00_a/hdl/vhdl/fe_zc.vhd".
WARNING:Xst - Value "none" of property "fsm_encoding" is not applicable. List of valid values is "auto, compact, gray, johnson, one-hot, sequential, speed1, user" 
    Found 2-bit register for signal <p_1_reg_127>.
    Found 2-bit register for signal <p_s_reg_115>.
    Found 32-bit register for signal <t_V_5_reg_102>.
    Found 32-bit register for signal <t_V_6_reg_89>.
    Found 8-bit register for signal <t_V_reg_139>.
    Found 8-bit register for signal <cntSamples_V_reg_577>.
    Found 1-bit register for signal <not_tmp_1_reg_626>.
    Found 1-bit register for signal <not_tmp_s_reg_609>.
    Found 1-bit register for signal <tmp_10_reg_602>.
    Found 1-bit register for signal <tmp_13_reg_631>.
    Found 1-bit register for signal <tmp_15_reg_619>.
    Found 1-bit register for signal <tmp_3_reg_614>.
    Found 16-bit register for signal <sampleChannel1_V_reg_588>.
    Found 16-bit register for signal <sampleChannel2_V_reg_595>.
    Found 32-bit register for signal <tmp_V_reg_582>.
    Found 6-bit register for signal <ap_CS_fsm>.
    Found finite state machine <FSM_7> for signal <ap_CS_fsm>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 11                                             |
    | Clock              | ap_clk (rising_edge)                           |
    | Reset              | ap_rst (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 000001                                         |
    | Power Up State     | 000001                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <p_1_reg_127>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | ap_clk (rising_edge)                           |
    | Reset              | _n0245 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <p_s_reg_115>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | ap_clk (rising_edge)                           |
    | Reset              | _n0245 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <cntSamples_V_fu_155_p2> created at line 370.
    Found 32-bit adder for signal <zcChannel1_V_fu_313_p2> created at line 518.
    Found 32-bit adder for signal <zcChannel2_V_fu_452_p2> created at line 528.
    Found 16-bit subtractor for signal <tmp_9_fu_217_p2> created at line 105.
    Found 16-bit subtractor for signal <tmp_5_fu_182_p2> created at line 100.
    Found 8-bit comparator equal for signal <exitcond_fu_150_p2> created at line 371
    Found 16-bit comparator greater for signal <tmp_13_fu_279_p2> created at line 492
    Found 32-bit comparator greater for signal <tmp_1_fu_233_p2> created at line 496
    Found 16-bit comparator greater for signal <tmp_3_fu_259_p2> created at line 498
    Found 32-bit comparator greater for signal <tmp_7_fu_198_p2> created at line 503
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 150 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <fe_zc> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 1024x32-bit dual-port RAM                             : 1
 16x32-bit dual-port RAM                               : 4
 19200x32-bit dual-port RAM                            : 1
 8x32-bit dual-port RAM                                : 4
# Multipliers                                          : 6
 16x16-bit multiplier                                  : 2
 16x8-bit multiplier                                   : 2
 25x18-bit multiplier                                  : 2
# Adders/Subtractors                                   : 80
 16-bit adder                                          : 5
 16-bit subtractor                                     : 8
 17-bit subtractor                                     : 2
 24-bit adder                                          : 2
 24-bit subtractor                                     : 2
 25-bit subtractor                                     : 2
 32-bit adder                                          : 15
 32-bit subtractor                                     : 5
 4-bit adder                                           : 8
 4-bit subtractor                                      : 8
 5-bit adder                                           : 8
 5-bit subtractor                                      : 8
 8-bit adder                                           : 6
 8-bit subtractor                                      : 1
# Registers                                            : 101
 1-bit register                                        : 16
 16-bit register                                       : 19
 24-bit register                                       : 2
 32-bit register                                       : 38
 33-bit register                                       : 2
 4-bit register                                        : 8
 5-bit register                                        : 8
 8-bit register                                        : 8
# Comparators                                          : 35
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 4
 24-bit comparator greater                             : 2
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 4
 33-bit comparator lessequal                           : 2
 4-bit comparator lessequal                            : 8
 5-bit comparator lessequal                            : 8
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 2
# Multiplexers                                         : 138
 1-bit 2-to-1 multiplexer                              : 48
 16-bit 2-to-1 multiplexer                             : 21
 16-bit 6-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 62
 32-bit 7-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 10

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <fe_mav>.
The following registers are absorbed into accumulator <tmp_V_3_reg_74>: 1 register on signal <tmp_V_3_reg_74>.
The following registers are absorbed into accumulator <tmp_V_2_reg_63>: 1 register on signal <tmp_V_2_reg_63>.
The following registers are absorbed into counter <t_V_reg_86>: 1 register on signal <t_V_reg_86>.
Unit <fe_mav> synthesized (advanced).

Synthesizing (advanced) Unit <fe_ssc>.
The following registers are absorbed into counter <t_V_3_reg_118>: 1 register on signal <t_V_3_reg_118>.
The following registers are absorbed into counter <t_V_reg_105>: 1 register on signal <t_V_reg_105>.
	Found pipelined multiplier on signal <grp_fu_263_p3>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <grp_fu_255_p3>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Adder/Subtractor <fe_ssc_am_submul_16s_16s_17s_33_1_U2/fe_ssc_am_submul_16s_16s_17s_33_1_DSP48_0_U/Msub_ad> in block <fe_ssc> and  <fe_ssc_am_submul_16s_16s_17s_33_1_U2/fe_ssc_am_submul_16s_16s_17s_33_1_DSP48_0_U/Mmult_m> in block <fe_ssc> are combined into a MULT with pre-adder <fe_ssc_am_submul_16s_16s_17s_33_1_U2/fe_ssc_am_submul_16s_16s_17s_33_1_DSP48_0_U/Mmult_m1>.
	Adder/Subtractor <fe_ssc_am_submul_16s_16s_17s_33_1_U1/fe_ssc_am_submul_16s_16s_17s_33_1_DSP48_0_U/Msub_ad> in block <fe_ssc> and  <fe_ssc_am_submul_16s_16s_17s_33_1_U1/fe_ssc_am_submul_16s_16s_17s_33_1_DSP48_0_U/Mmult_m> in block <fe_ssc> are combined into a MULT with pre-adder <fe_ssc_am_submul_16s_16s_17s_33_1_U1/fe_ssc_am_submul_16s_16s_17s_33_1_DSP48_0_U/Mmult_m1>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier fe_ssc_am_submul_16s_16s_17s_33_1_U2/fe_ssc_am_submul_16s_16s_17s_33_1_DSP48_0_U/Mmult_m by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier fe_ssc_am_submul_16s_16s_17s_33_1_U1/fe_ssc_am_submul_16s_16s_17s_33_1_DSP48_0_U/Mmult_m by adding 1 register level(s).
Unit <fe_ssc> synthesized (advanced).

Synthesizing (advanced) Unit <fe_wfl>.
The following registers are absorbed into counter <t_V_fu_46>: 1 register on signal <t_V_fu_46>.
Unit <fe_wfl> synthesized (advanced).

Synthesizing (advanced) Unit <fe_zc>.
The following registers are absorbed into counter <t_V_5_reg_102>: 1 register on signal <t_V_5_reg_102>.
The following registers are absorbed into counter <t_V_6_reg_89>: 1 register on signal <t_V_6_reg_89>.
Unit <fe_zc> synthesized (advanced).

Synthesizing (advanced) Unit <reconos_fifo_sync_1>.
The following registers are absorbed into counter <wrbin>: 1 register on signal <wrbin>.
The following registers are absorbed into counter <rdbin>: 1 register on signal <rdbin>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <FIFO_Clk>      | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <wrbin<3:0>>    |          |
    |     diA            | connected to signal <FIFO_M_Data>   |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     addrB          | connected to signal <rdbin<3:0>>    |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <reconos_fifo_sync_1> synthesized (advanced).

Synthesizing (advanced) Unit <reconos_fifo_sync_2>.
The following registers are absorbed into counter <wrbin>: 1 register on signal <wrbin>.
The following registers are absorbed into counter <rdbin>: 1 register on signal <rdbin>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     clkA           | connected to signal <FIFO_Clk>      | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <wrbin<2:0>>    |          |
    |     diA            | connected to signal <FIFO_M_Data>   |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     addrB          | connected to signal <rdbin<2:0>>    |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <reconos_fifo_sync_2> synthesized (advanced).

Synthesizing (advanced) Unit <rt_feature_extraction_manager>.
The following registers are absorbed into counter <pos_mav>: 1 register on signal <pos_mav>.
The following registers are absorbed into counter <pos_ssc>: 1 register on signal <pos_ssc>.
The following registers are absorbed into counter <pos_wfl>: 1 register on signal <pos_wfl>.
The following registers are absorbed into counter <pos_zc>: 1 register on signal <pos_zc>.
	Found pipelined multiplier on signal <n0571>:INFO:Xst:3226 - The RAM <Mram_local_ram_features> will be implemented as a BLOCK RAM, absorbing the following register(s): <i_RAMData_features_memif>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <HWT_Clk>       | rise     |
    |     weA            | connected to signal <o_RAMWE_features> | high     |
    |     addrA          | connected to signal <o_RAMAddr_features_2> |          |
    |     diA            | connected to signal <o_RAMData_features> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <HWT_Clk>       | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <o_RAMAddr_features_2_memif<22:31>> |          |
    |     diB            | connected to signal <GND>           |          |
    |     doB            | connected to signal <i_RAMData_features_memif> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_local_ram_samples> will be implemented as a BLOCK RAM, absorbing the following register(s): <o_RAMAddr_samples_2> <i_RAMData_samples>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 19200-word x 32-bit                 |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <HWT_Clk>       | rise     |
    |     weA            | connected to signal <o_RAMWE_samples_memif> | high     |
    |     addrA          | connected to signal <o_RAMAddr_samples_2_memif<17:31>> |          |
    |     diA            | connected to signal <o_RAMData_samples_memif> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 19200-word x 32-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <HWT_Clk>       | rise     |
    |     addrB          | connected to signal <_n2260<17:31>> |          |
    |     doB            | connected to signal <i_RAMData_samples> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0571 by adding 2 register level(s).
Unit <rt_feature_extraction_manager> synthesized (advanced).
WARNING:Xst:2677 - Node <start_addr_feature_window_0> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <start_addr_feature_window_1> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <start_addr_sample_window_1_0> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <start_addr_sample_window_1_1> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <fifo_sample_we_4> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <fifo_sample_we_5> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <fifo_sample_we_6> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <fifo_sample_we_7> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <fifo_sample_we_8> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <fifo_sample_we_9> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <fifo_sample_we_10> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <fifo_sample_we_11> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <fifo_sample_we_12> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <fifo_sample_we_13> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <fifo_sample_we_14> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <fifo_sample_we_15> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <fifo_sample_we_16> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <fifo_sample_we_17> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <fifo_sample_we_18> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <fifo_sample_we_19> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <fifo_sample_we_20> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <fifo_sample_we_21> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <fifo_sample_we_22> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <fifo_sample_we_23> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <fifo_sample_we_24> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <fifo_sample_we_25> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <fifo_sample_we_26> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <fifo_sample_we_27> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <fifo_sample_we_28> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <fifo_sample_we_29> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <fifo_sample_we_30> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <fifo_sample_we_31> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <tmp_V_reg_582_0> of sequential type is unconnected in block <fe_zc>.
WARNING:Xst:2677 - Node <tmp_V_reg_582_1> of sequential type is unconnected in block <fe_zc>.
WARNING:Xst:2677 - Node <tmp_V_reg_582_2> of sequential type is unconnected in block <fe_zc>.
WARNING:Xst:2677 - Node <tmp_V_reg_582_3> of sequential type is unconnected in block <fe_zc>.
WARNING:Xst:2677 - Node <tmp_V_reg_582_4> of sequential type is unconnected in block <fe_zc>.
WARNING:Xst:2677 - Node <tmp_V_reg_582_5> of sequential type is unconnected in block <fe_zc>.
WARNING:Xst:2677 - Node <tmp_V_reg_582_6> of sequential type is unconnected in block <fe_zc>.
WARNING:Xst:2677 - Node <tmp_V_reg_582_7> of sequential type is unconnected in block <fe_zc>.
WARNING:Xst:2677 - Node <tmp_V_reg_582_8> of sequential type is unconnected in block <fe_zc>.
WARNING:Xst:2677 - Node <tmp_V_reg_582_9> of sequential type is unconnected in block <fe_zc>.
WARNING:Xst:2677 - Node <tmp_V_reg_582_10> of sequential type is unconnected in block <fe_zc>.
WARNING:Xst:2677 - Node <tmp_V_reg_582_11> of sequential type is unconnected in block <fe_zc>.
WARNING:Xst:2677 - Node <tmp_V_reg_582_12> of sequential type is unconnected in block <fe_zc>.
WARNING:Xst:2677 - Node <tmp_V_reg_582_13> of sequential type is unconnected in block <fe_zc>.
WARNING:Xst:2677 - Node <tmp_V_reg_582_14> of sequential type is unconnected in block <fe_zc>.
WARNING:Xst:2677 - Node <tmp_V_reg_582_16> of sequential type is unconnected in block <fe_zc>.
WARNING:Xst:2677 - Node <tmp_V_reg_582_17> of sequential type is unconnected in block <fe_zc>.
WARNING:Xst:2677 - Node <tmp_V_reg_582_18> of sequential type is unconnected in block <fe_zc>.
WARNING:Xst:2677 - Node <tmp_V_reg_582_19> of sequential type is unconnected in block <fe_zc>.
WARNING:Xst:2677 - Node <tmp_V_reg_582_20> of sequential type is unconnected in block <fe_zc>.
WARNING:Xst:2677 - Node <tmp_V_reg_582_21> of sequential type is unconnected in block <fe_zc>.
WARNING:Xst:2677 - Node <tmp_V_reg_582_22> of sequential type is unconnected in block <fe_zc>.
WARNING:Xst:2677 - Node <tmp_V_reg_582_23> of sequential type is unconnected in block <fe_zc>.
WARNING:Xst:2677 - Node <tmp_V_reg_582_24> of sequential type is unconnected in block <fe_zc>.
WARNING:Xst:2677 - Node <tmp_V_reg_582_25> of sequential type is unconnected in block <fe_zc>.
WARNING:Xst:2677 - Node <tmp_V_reg_582_26> of sequential type is unconnected in block <fe_zc>.
WARNING:Xst:2677 - Node <tmp_V_reg_582_27> of sequential type is unconnected in block <fe_zc>.
WARNING:Xst:2677 - Node <tmp_V_reg_582_28> of sequential type is unconnected in block <fe_zc>.
WARNING:Xst:2677 - Node <tmp_V_reg_582_29> of sequential type is unconnected in block <fe_zc>.
WARNING:Xst:2677 - Node <tmp_V_reg_582_30> of sequential type is unconnected in block <fe_zc>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 1024x32-bit dual-port block RAM                       : 1
 16x32-bit dual-port distributed RAM                   : 4
 19200x32-bit dual-port block RAM                      : 1
 8x32-bit dual-port distributed RAM                    : 4
# MACs                                                 : 2
 25x17-to-42-bit Mult with pre-adder                   : 2
# Multipliers                                          : 4
 16x16-bit multiplier                                  : 2
 16x8-bit multiplier                                   : 2
# Adders/Subtractors                                   : 50
 16-bit adder                                          : 1
 16-bit subtractor                                     : 8
 17-bit subtractor                                     : 2
 24-bit subtractor                                     : 2
 32-bit adder                                          : 11
 32-bit subtractor                                     : 5
 4-bit subtractor                                      : 8
 5-bit subtractor                                      : 8
 8-bit adder                                           : 4
 8-bit subtractor                                      : 1
# Counters                                             : 26
 16-bit up counter                                     : 4
 32-bit up counter                                     : 4
 4-bit up counter                                      : 8
 5-bit up counter                                      : 8
 8-bit up counter                                      : 2
# Accumulators                                         : 2
 24-bit up accumulator                                 : 2
# Registers                                            : 1266
 Flip-Flops                                            : 1266
# Comparators                                          : 35
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 4
 24-bit comparator greater                             : 2
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 4
 33-bit comparator lessequal                           : 2
 4-bit comparator lessequal                            : 8
 5-bit comparator lessequal                            : 8
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 2
# Multiplexers                                         : 249
 1-bit 2-to-1 multiplexer                              : 168
 16-bit 2-to-1 multiplexer                             : 15
 16-bit 6-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 59
 32-bit 7-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <len_sample_window_2_27> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <len_sample_window_2_28> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <len_sample_window_2_29> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <len_sample_window_2_30> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <len_sample_window_2_31> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <len_sample_window_1_0> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <len_sample_window_1_24> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <len_sample_window_1_25> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <len_sample_window_1_26> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <len_sample_window_1_27> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <len_sample_window_1_28> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <len_sample_window_1_29> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <len_sample_window_1_30> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <len_sample_window_1_31> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <elements_sample_window_1_23> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <elements_sample_window_1_24> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <elements_sample_window_1_25> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <elements_sample_window_1_26> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <elements_sample_window_1_27> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <elements_sample_window_1_28> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <elements_sample_window_1_29> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <elements_sample_window_1_30> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <elements_sample_window_1_31> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <elements_2_next_sample_in_sample_window_15> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <elements_2_next_sample_in_sample_window_16> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <elements_2_next_sample_in_sample_window_17> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <elements_2_next_sample_in_sample_window_18> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <elements_2_next_sample_in_sample_window_19> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <elements_2_next_sample_in_sample_window_20> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <elements_2_next_sample_in_sample_window_21> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <elements_2_next_sample_in_sample_window_22> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <elements_2_next_sample_in_sample_window_23> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <elements_2_next_sample_in_sample_window_24> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <elements_2_next_sample_in_sample_window_25> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <elements_2_next_sample_in_sample_window_26> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <elements_2_next_sample_in_sample_window_27> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <elements_2_next_sample_in_sample_window_28> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <elements_2_next_sample_in_sample_window_29> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <elements_2_next_sample_in_sample_window_30> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <elements_2_next_sample_in_sample_window_31> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <len_feature_window_0> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <len_feature_window_1> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <len_sample_window_2_0> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <len_sample_window_2_24> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <len_sample_window_2_25> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <len_sample_window_2_26> has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <len_sample_window_1_11> in Unit <rt_feature_extraction_manager> is equivalent to the following FF/Latch, which will be removed : <elements_sample_window_1_9> 
INFO:Xst:2261 - The FF/Latch <len_sample_window_1_12> in Unit <rt_feature_extraction_manager> is equivalent to the following FF/Latch, which will be removed : <elements_sample_window_1_10> 
INFO:Xst:2261 - The FF/Latch <len_sample_window_1_13> in Unit <rt_feature_extraction_manager> is equivalent to the following FF/Latch, which will be removed : <elements_sample_window_1_11> 
INFO:Xst:2261 - The FF/Latch <len_sample_window_1_14> in Unit <rt_feature_extraction_manager> is equivalent to the following FF/Latch, which will be removed : <elements_sample_window_1_12> 
INFO:Xst:2261 - The FF/Latch <len_sample_window_1_15> in Unit <rt_feature_extraction_manager> is equivalent to the following FF/Latch, which will be removed : <elements_sample_window_1_13> 
INFO:Xst:2261 - The FF/Latch <len_sample_window_1_16> in Unit <rt_feature_extraction_manager> is equivalent to the following FF/Latch, which will be removed : <elements_sample_window_1_14> 
INFO:Xst:2261 - The FF/Latch <len_sample_window_1_21> in Unit <rt_feature_extraction_manager> is equivalent to the following FF/Latch, which will be removed : <elements_sample_window_1_19> 
INFO:Xst:2261 - The FF/Latch <len_sample_window_1_17> in Unit <rt_feature_extraction_manager> is equivalent to the following FF/Latch, which will be removed : <elements_sample_window_1_15> 
INFO:Xst:2261 - The FF/Latch <len_sample_window_1_22> in Unit <rt_feature_extraction_manager> is equivalent to the following FF/Latch, which will be removed : <elements_sample_window_1_20> 
INFO:Xst:2261 - The FF/Latch <len_sample_window_1_23> in Unit <rt_feature_extraction_manager> is equivalent to the following FF/Latch, which will be removed : <elements_sample_window_1_21> 
INFO:Xst:2261 - The FF/Latch <len_sample_window_1_18> in Unit <rt_feature_extraction_manager> is equivalent to the following FF/Latch, which will be removed : <elements_sample_window_1_16> 
INFO:Xst:2261 - The FF/Latch <len_sample_window_1_19> in Unit <rt_feature_extraction_manager> is equivalent to the following FF/Latch, which will be removed : <elements_sample_window_1_17> 
INFO:Xst:2261 - The FF/Latch <len_sample_window_1_2> in Unit <rt_feature_extraction_manager> is equivalent to the following FF/Latch, which will be removed : <elements_sample_window_1_0> 
INFO:Xst:2261 - The FF/Latch <len_sample_window_1_20> in Unit <rt_feature_extraction_manager> is equivalent to the following FF/Latch, which will be removed : <elements_sample_window_1_18> 
INFO:Xst:2261 - The FF/Latch <len_sample_window_1_3> in Unit <rt_feature_extraction_manager> is equivalent to the following FF/Latch, which will be removed : <elements_sample_window_1_1> 
INFO:Xst:2261 - The FF/Latch <len_sample_window_1_4> in Unit <rt_feature_extraction_manager> is equivalent to the following FF/Latch, which will be removed : <elements_sample_window_1_2> 
INFO:Xst:2261 - The FF/Latch <len_sample_window_1_5> in Unit <rt_feature_extraction_manager> is equivalent to the following FF/Latch, which will be removed : <elements_sample_window_1_3> 
INFO:Xst:2261 - The FF/Latch <len_sample_window_1_6> in Unit <rt_feature_extraction_manager> is equivalent to the following FF/Latch, which will be removed : <elements_sample_window_1_4> 
INFO:Xst:2261 - The FF/Latch <len_sample_window_1_7> in Unit <rt_feature_extraction_manager> is equivalent to the following FF/Latch, which will be removed : <elements_sample_window_1_5> 
INFO:Xst:2261 - The FF/Latch <len_sample_window_1_8> in Unit <rt_feature_extraction_manager> is equivalent to the following FF/Latch, which will be removed : <elements_sample_window_1_6> 
INFO:Xst:2261 - The FF/Latch <len_sample_window_1_9> in Unit <rt_feature_extraction_manager> is equivalent to the following FF/Latch, which will be removed : <elements_sample_window_1_7> 
INFO:Xst:2261 - The FF/Latch <len_sample_window_1_10> in Unit <rt_feature_extraction_manager> is equivalent to the following FF/Latch, which will be removed : <elements_sample_window_1_8> 
INFO:Xst:2261 - The FF/Latch <tmp_V_reg_582_15> in Unit <fe_zc> is equivalent to the following FF/Latch, which will be removed : <sampleChannel1_V_reg_588_15> 
INFO:Xst:2261 - The FF/Latch <tmp_V_reg_582_31> in Unit <fe_zc> is equivalent to the following FF/Latch, which will be removed : <sampleChannel2_V_reg_595_15> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <slot_0/FSM_2> on signal <o_memif_step[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <slot_0/FSM_3> on signal <state[1:5]> with user encoding.
-------------------------------------------------
 State                               | Encoding
-------------------------------------------------
 state_init                          | 00000
 state_enable_extractors             | 00001
 state_get_nbr_channels_nbr_features | 00010
 state_get_win_size                  | 00011
 state_set_threshold_zc              | 00100
 state_get_start_addr_sample_win     | 00101
 state_get_start_addr_feat_win       | 00110
 state_get_id_class_offset           | 00111
 state_acquire_sample_window_1       | 01000
 state_acquire_sample_window_2       | 01001
 state_assign_first_address          | 01010
 state_get_and_pass_sample           | 01011
 state_check_channel_counter         | 01100
 state_wait_4_ack                    | 01101
 state_write_back_features_2_mm      | 01110
 state_pass_id_class                 | 01111
 state_thread_exit                   | 10000
 state_error                         | unreached
-------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <slot_0/FSM_1> on signal <o_osif_step[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 011
 0011  | 010
 0100  | 110
 0101  | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <slot_0/FSM_0> on signal <state_write_back[1:3]> with gray encoding.
-----------------------------------------------------
 State                                   | Encoding
-----------------------------------------------------
 state_init                              | 000
 state_read_fifo_mav                     | 001
 state_read_fifo_ssc                     | 011
 state_read_fifo_wfl                     | 010
 state_read_fifo_zc                      | 110
 state_wait_4_features_written_back_2_mm | 111
-----------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <slot_0/fe_mav_inst/FSM_4> on signal <ap_CS_fsm[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <slot_0/fe_ssc_inst/FSM_5> on signal <ap_CS_fsm[1:7]> with user encoding.
---------------------
 State   | Encoding
---------------------
 0000001 | 0000001
 0000010 | 0000010
 0000100 | 0000100
 0001000 | 0001000
 0010000 | 0010000
 0100000 | 0100000
 1000000 | 1000000
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <slot_0/fe_wfl_inst/FSM_6> on signal <ap_CS_fsm[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 00100 | 010
 01000 | 011
 10000 | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <slot_0/fe_zc_inst/FSM_7> on signal <ap_CS_fsm[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000001
 000010 | 000010
 000100 | 000100
 001000 | 001000
 010000 | 010000
 100000 | 100000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <slot_0/fe_zc_inst/FSM_8> on signal <p_1_reg_127[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 01
 01    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <slot_0/fe_zc_inst/FSM_9> on signal <p_s_reg_115[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 01
 01    | 10
-------------------
WARNING:Xst:1710 - FF/Latch <o_ram_features_memif_mem_addr_0> (without init value) has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <o_ram_features_memif_mem_addr_1> (without init value) has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <o_ram_features_memif_remm_0> (without init value) has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <o_ram_features_memif_remm_1> (without init value) has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <o_ram_samples_memif_remm_0> (without init value) has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <o_ram_samples_memif_mem_addr_0> (without init value) has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <o_ram_samples_memif_mem_addr_1> (without init value) has a constant value of 0 in block <rt_feature_extraction_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <start_addr_sample_window_2_0> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_features_memif_ram_addr_21> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_features_memif_ram_addr_20> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_features_memif_ram_addr_19> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_features_memif_ram_addr_18> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_features_memif_ram_addr_17> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_features_memif_ram_addr_16> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_features_memif_ram_addr_15> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_features_memif_ram_addr_14> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_features_memif_ram_addr_13> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_features_memif_ram_addr_12> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_features_memif_ram_addr_11> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_features_memif_ram_addr_10> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_features_memif_ram_addr_9> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_features_memif_ram_addr_8> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_features_memif_ram_addr_7> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_features_memif_ram_addr_6> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_features_memif_ram_addr_5> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_features_memif_ram_addr_4> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_features_memif_ram_addr_3> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_features_memif_ram_addr_2> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_features_memif_ram_addr_1> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_features_memif_ram_addr_0> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <start_addr_sample_window_ram_15> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <start_addr_sample_window_ram_16> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <start_addr_sample_window_ram_17> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <start_addr_sample_window_ram_18> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <start_addr_sample_window_ram_19> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <start_addr_sample_window_ram_20> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <start_addr_sample_window_ram_21> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <start_addr_sample_window_ram_22> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <start_addr_sample_window_ram_23> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <start_addr_sample_window_ram_24> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <start_addr_sample_window_ram_25> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <start_addr_sample_window_ram_26> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <start_addr_sample_window_ram_27> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <start_addr_sample_window_ram_28> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <start_addr_sample_window_ram_29> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <start_addr_sample_window_ram_30> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <start_addr_sample_window_ram_31> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_samples_memif_ram_addr_16> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_samples_memif_ram_addr_15> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_samples_memif_ram_addr_14> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_samples_memif_ram_addr_13> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_samples_memif_ram_addr_12> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_samples_memif_ram_addr_11> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_samples_memif_ram_addr_10> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_samples_memif_ram_addr_9> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_samples_memif_ram_addr_8> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_samples_memif_ram_addr_7> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_samples_memif_ram_addr_6> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_samples_memif_ram_addr_5> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_samples_memif_ram_addr_4> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_samples_memif_ram_addr_3> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_samples_memif_ram_addr_2> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_samples_memif_ram_addr_1> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_ram_samples_memif_ram_addr_0> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_RAMAddr_samples_2_16> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_RAMAddr_samples_2_15> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_RAMAddr_samples_2_14> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_RAMAddr_samples_2_13> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_RAMAddr_samples_2_12> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_RAMAddr_samples_2_11> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_RAMAddr_samples_2_10> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_RAMAddr_samples_2_9> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_RAMAddr_samples_2_8> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_RAMAddr_samples_2_7> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_RAMAddr_samples_2_6> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_RAMAddr_samples_2_5> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_RAMAddr_samples_2_4> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_RAMAddr_samples_2_3> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_RAMAddr_samples_2_2> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_RAMAddr_samples_2_1> of sequential type is unconnected in block <rt_feature_extraction_manager>.
WARNING:Xst:2677 - Node <o_RAMAddr_samples_2_0> of sequential type is unconnected in block <rt_feature_extraction_manager>.

Optimizing unit <system_slot_0_wrapper> ...

Optimizing unit <rt_feature_extraction_manager> ...

Optimizing unit <fe_mav> ...

Optimizing unit <reconos_fifo_sync_2> ...

Optimizing unit <fe_ssc> ...

Optimizing unit <fe_wfl> ...

Optimizing unit <fe_zc> ...
INFO:Xst:2399 - RAMs <slot_0/fifo_mav_features/Mram_ram62>, <slot_0/fifo_mav_features/Mram_ram61> are equivalent, second RAM is removed
INFO:Xst:2261 - The FF/Latch <slot_0/fe_ssc_inst/ap_CS_fsm_FSM_FFd7> in Unit <system_slot_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <slot_0/fe_zc_inst/ap_CS_fsm_FSM_FFd6> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_slot_0_wrapper, actual ratio is 5.
FlipFlop slot_0/fifo_mav_samples/rdbin_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1394
 Flip-Flops                                            : 1394

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_slot_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3702
#      GND                         : 1
#      INV                         : 217
#      LUT1                        : 247
#      LUT2                        : 264
#      LUT3                        : 461
#      LUT4                        : 343
#      LUT5                        : 254
#      LUT6                        : 325
#      MUXCY                       : 821
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 760
# FlipFlops/Latches                : 1394
#      FDC                         : 31
#      FDCE                        : 321
#      FDE                         : 723
#      FDP                         : 1
#      FDR                         : 21
#      FDRE                        : 296
#      FDS                         : 1
# RAMS                             : 88
#      RAM32M                      : 40
#      RAM32X1D                    : 15
#      RAMB36E1                    : 33
# DSPs                             : 6
#      DSP48E1                     : 6

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1394  out of  106400     1%  
 Number of Slice LUTs:                 2301  out of  53200     4%  
    Number used as Logic:              2111  out of  53200     3%  
    Number used as Memory:              190  out of  17400     1%  
       Number used as RAM:              190

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2794
   Number with an unused Flip Flop:    1400  out of   2794    50%  
   Number with an unused LUT:           493  out of   2794    17%  
   Number of fully used LUT-FF pairs:   901  out of   2794    32%  
   Number of unique control sets:        67

IO Utilization: 
 Number of IOs:                         139
 Number of bonded IOBs:                   0  out of    200     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               33  out of    140    23%  
    Number using Block RAM only:         33
 Number of DSP48E1s:                      6  out of    220     2%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                | Load  |
-----------------------------------+--------------------------------------+-------+
HWT_Clk                            | NONE(slot_0/fifo_mav_samples/rdbin_4)| 1488  |
-----------------------------------+--------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.763ns (Maximum Frequency: 173.521MHz)
   Minimum input arrival time before clock: 2.524ns
   Maximum output required time after clock: 0.282ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'HWT_Clk'
  Clock period: 5.763ns (frequency: 173.521MHz)
  Total number of paths / destination ports: 366619 / 3522
-------------------------------------------------------------------------
Delay:               5.763ns (Levels of Logic = 1)
  Source:            slot_0/fifo_ssc_samples/Mram_ram3 (RAM)
  Destination:       slot_0/fe_ssc_inst/fe_ssc_am_submul_16s_16s_17s_33_1_U1/fe_ssc_am_submul_16s_16s_17s_33_1_DSP48_0_U/Mmult_m1 (DSP)
  Source Clock:      HWT_Clk rising
  Destination Clock: HWT_Clk rising

  Data Path: slot_0/fifo_ssc_samples/Mram_ram3 to slot_0/fe_ssc_inst/fe_ssc_am_submul_16s_16s_17s_33_1_U1/fe_ssc_am_submul_16s_16s_17s_33_1_DSP48_0_U/Mmult_m1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM32M:WCLK->DOB1     3   1.660   0.427  slot_0/fifo_ssc_samples/Mram_ram3 (slot_0/fe_sample_ssc<15>)
     LUT3:I2->O           11   0.053   0.465  slot_0/fe_ssc_inst/mux2211 (slot_0/fe_ssc_inst/tmp_6_reg_94[15]_tmp_8_reg_299[15]_mux_21_OUT<15>)
     DSP48E1:D15               3.158          slot_0/fe_ssc_inst/fe_ssc_am_submul_16s_16s_17s_33_1_U1/fe_ssc_am_submul_16s_16s_17s_33_1_DSP48_0_U/Mmult_m1
    ----------------------------------------
    Total                      5.763ns (4.871ns logic, 0.892ns route)
                                       (84.5% logic, 15.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'HWT_Clk'
  Total number of paths / destination ports: 1585 / 1288
-------------------------------------------------------------------------
Offset:              2.524ns (Levels of Logic = 3)
  Source:            HWT_Rst (PAD)
  Destination:       slot_0/Mmult_n0600 (DSP)
  Destination Clock: HWT_Clk rising

  Data Path: HWT_Rst to slot_0/Mmult_n0600
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            3   0.053   0.427  slot_0/_n1910_inv111 (slot_0/_n1910_inv11)
     LUT5:I4->O            6   0.053   0.668  slot_0/_n1910_inv11 (slot_0/_n1910_inv1)
     LUT4:I0->O           37   0.053   0.553  slot_0/_n1936_inv1 (slot_0/_n1936_inv)
     DSP48E1:CEB2              0.514          slot_0/Mmult_n0805
    ----------------------------------------
    Total                      2.524ns (0.876ns logic, 1.648ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'HWT_Clk'
  Total number of paths / destination ports: 68 / 68
-------------------------------------------------------------------------
Offset:              0.282ns (Levels of Logic = 0)
  Source:            slot_0/o_osif_hw2sw_data_31 (FF)
  Destination:       OSIF_Hw2Sw_Data<31> (PAD)
  Source Clock:      HWT_Clk rising

  Data Path: slot_0/o_osif_hw2sw_data_31 to OSIF_Hw2Sw_Data<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.282   0.000  slot_0/o_osif_hw2sw_data_31 (slot_0/o_osif_hw2sw_data_31)
    ----------------------------------------
    Total                      0.282ns (0.282ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock HWT_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
HWT_Clk        |    5.763|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 16.04 secs
 
--> 


Total memory usage is 544276 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  214 (   0 filtered)
Number of infos    :   75 (   0 filtered)

