

================================================================
== Synthesis Summary Report of 'test_atax'
================================================================
+ General Information: 
    * Date:           Fri Sep 20 17:14:38 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        atax.prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+----------+-------------+------------+-----+
    |                         Modules                         |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |          |          |             |            |     |
    |                         & Loops                         |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP   |      FF     |     LUT    | URAM|
    +---------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+----------+-------------+------------+-----+
    |+ test_atax                                              |  Timing|  -0.37|    19290|  6.424e+04|         -|    19291|     -|        no|  15 (~0%)|  110 (1%)|   26461 (1%)|  22127 (1%)|    -|
    | + test_atax_Pipeline_VITIS_LOOP_43_1                    |       -|   0.18|       33|    109.890|         -|       33|     -|        no|         -|  13 (~0%)|    213 (~0%)|  1369 (~0%)|    -|
    |  o VITIS_LOOP_43_1                                      |       -|   2.43|       31|    103.230|         3|        1|    30|       yes|         -|         -|            -|           -|    -|
    | + test_atax_Pipeline_VITIS_LOOP_59_2_VITIS_LOOP_60_3    |  Timing|  -0.04|     8561|  2.851e+04|         -|     8561|     -|        no|         -|  21 (~0%)|  12480 (~0%)|  7133 (~0%)|    -|
    |  o VITIS_LOOP_59_2_VITIS_LOOP_60_3                      |       -|   2.43|     8559|  2.850e+04|        36|        4|  2132|       yes|         -|         -|            -|           -|    -|
    | + test_atax_Pipeline_VITIS_LOOP_324_4_VITIS_LOOP_325_5  |  Timing|  -0.37|    10691|  3.560e+04|         -|    10691|     -|        no|         -|   1 (~0%)|   6808 (~0%)|  2582 (~0%)|    -|
    |  o VITIS_LOOP_324_4_VITIS_LOOP_325_5                    |       -|   2.43|    10689|  3.559e+04|        32|        2|  5330|       yes|         -|         -|            -|           -|    -|
    +---------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+----------+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+------------+------------+---------------+
| Interface  | Data Width | Address Width |
+------------+------------+---------------+
| s_axi_ctrl | 32         | 4             |
+------------+------------+---------------+

* S_AXILITE Registers
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface  | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_ctrl | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_ctrl | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_ctrl | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_ctrl | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AP_MEMORY
+------------------+-----------+----------+
| Port             | Direction | Bitwidth |
+------------------+-----------+----------+
| v0_0_0_address0  | out       | 11       |
| v0_0_0_q0        | in        | 32       |
| v0_0_1_address0  | out       | 11       |
| v0_0_1_q0        | in        | 32       |
| v0_0_2_address0  | out       | 11       |
| v0_0_2_q0        | in        | 32       |
| v0_0_3_address0  | out       | 11       |
| v0_0_3_q0        | in        | 32       |
| v0_0_4_address0  | out       | 11       |
| v0_0_4_q0        | in        | 32       |
| v0_0_5_address0  | out       | 11       |
| v0_0_5_q0        | in        | 32       |
| v0_0_6_address0  | out       | 11       |
| v0_0_6_q0        | in        | 32       |
| v0_0_7_address0  | out       | 11       |
| v0_0_7_q0        | in        | 32       |
| v0_0_8_address0  | out       | 11       |
| v0_0_8_q0        | in        | 32       |
| v0_0_9_address0  | out       | 11       |
| v0_0_9_q0        | in        | 32       |
| v0_10_0_address0 | out       | 11       |
| v0_10_0_q0       | in        | 32       |
| v0_10_1_address0 | out       | 11       |
| v0_10_1_q0       | in        | 32       |
| v0_10_2_address0 | out       | 11       |
| v0_10_2_q0       | in        | 32       |
| v0_10_3_address0 | out       | 11       |
| v0_10_3_q0       | in        | 32       |
| v0_10_4_address0 | out       | 11       |
| v0_10_4_q0       | in        | 32       |
| v0_10_5_address0 | out       | 11       |
| v0_10_5_q0       | in        | 32       |
| v0_10_6_address0 | out       | 11       |
| v0_10_6_q0       | in        | 32       |
| v0_10_7_address0 | out       | 11       |
| v0_10_7_q0       | in        | 32       |
| v0_10_8_address0 | out       | 11       |
| v0_10_8_q0       | in        | 32       |
| v0_10_9_address0 | out       | 11       |
| v0_10_9_q0       | in        | 32       |
| v0_11_0_address0 | out       | 11       |
| v0_11_0_q0       | in        | 32       |
| v0_11_1_address0 | out       | 11       |
| v0_11_1_q0       | in        | 32       |
| v0_11_2_address0 | out       | 11       |
| v0_11_2_q0       | in        | 32       |
| v0_11_3_address0 | out       | 11       |
| v0_11_3_q0       | in        | 32       |
| v0_11_4_address0 | out       | 11       |
| v0_11_4_q0       | in        | 32       |
| v0_11_5_address0 | out       | 11       |
| v0_11_5_q0       | in        | 32       |
| v0_11_6_address0 | out       | 11       |
| v0_11_6_q0       | in        | 32       |
| v0_11_7_address0 | out       | 11       |
| v0_11_7_q0       | in        | 32       |
| v0_11_8_address0 | out       | 11       |
| v0_11_8_q0       | in        | 32       |
| v0_11_9_address0 | out       | 11       |
| v0_11_9_q0       | in        | 32       |
| v0_12_0_address0 | out       | 11       |
| v0_12_0_q0       | in        | 32       |
| v0_12_1_address0 | out       | 11       |
| v0_12_1_q0       | in        | 32       |
| v0_12_2_address0 | out       | 11       |
| v0_12_2_q0       | in        | 32       |
| v0_12_3_address0 | out       | 11       |
| v0_12_3_q0       | in        | 32       |
| v0_12_4_address0 | out       | 11       |
| v0_12_4_q0       | in        | 32       |
| v0_12_5_address0 | out       | 11       |
| v0_12_5_q0       | in        | 32       |
| v0_12_6_address0 | out       | 11       |
| v0_12_6_q0       | in        | 32       |
| v0_12_7_address0 | out       | 11       |
| v0_12_7_q0       | in        | 32       |
| v0_12_8_address0 | out       | 11       |
| v0_12_8_q0       | in        | 32       |
| v0_12_9_address0 | out       | 11       |
| v0_12_9_q0       | in        | 32       |
| v0_13_0_address0 | out       | 11       |
| v0_13_0_q0       | in        | 32       |
| v0_13_1_address0 | out       | 11       |
| v0_13_1_q0       | in        | 32       |
| v0_13_2_address0 | out       | 11       |
| v0_13_2_q0       | in        | 32       |
| v0_13_3_address0 | out       | 11       |
| v0_13_3_q0       | in        | 32       |
| v0_13_4_address0 | out       | 11       |
| v0_13_4_q0       | in        | 32       |
| v0_13_5_address0 | out       | 11       |
| v0_13_5_q0       | in        | 32       |
| v0_13_6_address0 | out       | 11       |
| v0_13_6_q0       | in        | 32       |
| v0_13_7_address0 | out       | 11       |
| v0_13_7_q0       | in        | 32       |
| v0_13_8_address0 | out       | 11       |
| v0_13_8_q0       | in        | 32       |
| v0_13_9_address0 | out       | 11       |
| v0_13_9_q0       | in        | 32       |
| v0_14_0_address0 | out       | 11       |
| v0_14_0_q0       | in        | 32       |
| v0_14_1_address0 | out       | 11       |
| v0_14_1_q0       | in        | 32       |
| v0_14_2_address0 | out       | 11       |
| v0_14_2_q0       | in        | 32       |
| v0_14_3_address0 | out       | 11       |
| v0_14_3_q0       | in        | 32       |
| v0_14_4_address0 | out       | 11       |
| v0_14_4_q0       | in        | 32       |
| v0_14_5_address0 | out       | 11       |
| v0_14_5_q0       | in        | 32       |
| v0_14_6_address0 | out       | 11       |
| v0_14_6_q0       | in        | 32       |
| v0_14_7_address0 | out       | 11       |
| v0_14_7_q0       | in        | 32       |
| v0_14_8_address0 | out       | 11       |
| v0_14_8_q0       | in        | 32       |
| v0_14_9_address0 | out       | 11       |
| v0_14_9_q0       | in        | 32       |
| v0_1_0_address0  | out       | 11       |
| v0_1_0_q0        | in        | 32       |
| v0_1_1_address0  | out       | 11       |
| v0_1_1_q0        | in        | 32       |
| v0_1_2_address0  | out       | 11       |
| v0_1_2_q0        | in        | 32       |
| v0_1_3_address0  | out       | 11       |
| v0_1_3_q0        | in        | 32       |
| v0_1_4_address0  | out       | 11       |
| v0_1_4_q0        | in        | 32       |
| v0_1_5_address0  | out       | 11       |
| v0_1_5_q0        | in        | 32       |
| v0_1_6_address0  | out       | 11       |
| v0_1_6_q0        | in        | 32       |
| v0_1_7_address0  | out       | 11       |
| v0_1_7_q0        | in        | 32       |
| v0_1_8_address0  | out       | 11       |
| v0_1_8_q0        | in        | 32       |
| v0_1_9_address0  | out       | 11       |
| v0_1_9_q0        | in        | 32       |
| v0_2_0_address0  | out       | 11       |
| v0_2_0_q0        | in        | 32       |
| v0_2_1_address0  | out       | 11       |
| v0_2_1_q0        | in        | 32       |
| v0_2_2_address0  | out       | 11       |
| v0_2_2_q0        | in        | 32       |
| v0_2_3_address0  | out       | 11       |
| v0_2_3_q0        | in        | 32       |
| v0_2_4_address0  | out       | 11       |
| v0_2_4_q0        | in        | 32       |
| v0_2_5_address0  | out       | 11       |
| v0_2_5_q0        | in        | 32       |
| v0_2_6_address0  | out       | 11       |
| v0_2_6_q0        | in        | 32       |
| v0_2_7_address0  | out       | 11       |
| v0_2_7_q0        | in        | 32       |
| v0_2_8_address0  | out       | 11       |
| v0_2_8_q0        | in        | 32       |
| v0_2_9_address0  | out       | 11       |
| v0_2_9_q0        | in        | 32       |
| v0_3_0_address0  | out       | 11       |
| v0_3_0_q0        | in        | 32       |
| v0_3_1_address0  | out       | 11       |
| v0_3_1_q0        | in        | 32       |
| v0_3_2_address0  | out       | 11       |
| v0_3_2_q0        | in        | 32       |
| v0_3_3_address0  | out       | 11       |
| v0_3_3_q0        | in        | 32       |
| v0_3_4_address0  | out       | 11       |
| v0_3_4_q0        | in        | 32       |
| v0_3_5_address0  | out       | 11       |
| v0_3_5_q0        | in        | 32       |
| v0_3_6_address0  | out       | 11       |
| v0_3_6_q0        | in        | 32       |
| v0_3_7_address0  | out       | 11       |
| v0_3_7_q0        | in        | 32       |
| v0_3_8_address0  | out       | 11       |
| v0_3_8_q0        | in        | 32       |
| v0_3_9_address0  | out       | 11       |
| v0_3_9_q0        | in        | 32       |
| v0_4_0_address0  | out       | 11       |
| v0_4_0_q0        | in        | 32       |
| v0_4_1_address0  | out       | 11       |
| v0_4_1_q0        | in        | 32       |
| v0_4_2_address0  | out       | 11       |
| v0_4_2_q0        | in        | 32       |
| v0_4_3_address0  | out       | 11       |
| v0_4_3_q0        | in        | 32       |
| v0_4_4_address0  | out       | 11       |
| v0_4_4_q0        | in        | 32       |
| v0_4_5_address0  | out       | 11       |
| v0_4_5_q0        | in        | 32       |
| v0_4_6_address0  | out       | 11       |
| v0_4_6_q0        | in        | 32       |
| v0_4_7_address0  | out       | 11       |
| v0_4_7_q0        | in        | 32       |
| v0_4_8_address0  | out       | 11       |
| v0_4_8_q0        | in        | 32       |
| v0_4_9_address0  | out       | 11       |
| v0_4_9_q0        | in        | 32       |
| v0_5_0_address0  | out       | 11       |
| v0_5_0_q0        | in        | 32       |
| v0_5_1_address0  | out       | 11       |
| v0_5_1_q0        | in        | 32       |
| v0_5_2_address0  | out       | 11       |
| v0_5_2_q0        | in        | 32       |
| v0_5_3_address0  | out       | 11       |
| v0_5_3_q0        | in        | 32       |
| v0_5_4_address0  | out       | 11       |
| v0_5_4_q0        | in        | 32       |
| v0_5_5_address0  | out       | 11       |
| v0_5_5_q0        | in        | 32       |
| v0_5_6_address0  | out       | 11       |
| v0_5_6_q0        | in        | 32       |
| v0_5_7_address0  | out       | 11       |
| v0_5_7_q0        | in        | 32       |
| v0_5_8_address0  | out       | 11       |
| v0_5_8_q0        | in        | 32       |
| v0_5_9_address0  | out       | 11       |
| v0_5_9_q0        | in        | 32       |
| v0_6_0_address0  | out       | 11       |
| v0_6_0_q0        | in        | 32       |
| v0_6_1_address0  | out       | 11       |
| v0_6_1_q0        | in        | 32       |
| v0_6_2_address0  | out       | 11       |
| v0_6_2_q0        | in        | 32       |
| v0_6_3_address0  | out       | 11       |
| v0_6_3_q0        | in        | 32       |
| v0_6_4_address0  | out       | 11       |
| v0_6_4_q0        | in        | 32       |
| v0_6_5_address0  | out       | 11       |
| v0_6_5_q0        | in        | 32       |
| v0_6_6_address0  | out       | 11       |
| v0_6_6_q0        | in        | 32       |
| v0_6_7_address0  | out       | 11       |
| v0_6_7_q0        | in        | 32       |
| v0_6_8_address0  | out       | 11       |
| v0_6_8_q0        | in        | 32       |
| v0_6_9_address0  | out       | 11       |
| v0_6_9_q0        | in        | 32       |
| v0_7_0_address0  | out       | 11       |
| v0_7_0_q0        | in        | 32       |
| v0_7_1_address0  | out       | 11       |
| v0_7_1_q0        | in        | 32       |
| v0_7_2_address0  | out       | 11       |
| v0_7_2_q0        | in        | 32       |
| v0_7_3_address0  | out       | 11       |
| v0_7_3_q0        | in        | 32       |
| v0_7_4_address0  | out       | 11       |
| v0_7_4_q0        | in        | 32       |
| v0_7_5_address0  | out       | 11       |
| v0_7_5_q0        | in        | 32       |
| v0_7_6_address0  | out       | 11       |
| v0_7_6_q0        | in        | 32       |
| v0_7_7_address0  | out       | 11       |
| v0_7_7_q0        | in        | 32       |
| v0_7_8_address0  | out       | 11       |
| v0_7_8_q0        | in        | 32       |
| v0_7_9_address0  | out       | 11       |
| v0_7_9_q0        | in        | 32       |
| v0_8_0_address0  | out       | 11       |
| v0_8_0_q0        | in        | 32       |
| v0_8_1_address0  | out       | 11       |
| v0_8_1_q0        | in        | 32       |
| v0_8_2_address0  | out       | 11       |
| v0_8_2_q0        | in        | 32       |
| v0_8_3_address0  | out       | 11       |
| v0_8_3_q0        | in        | 32       |
| v0_8_4_address0  | out       | 11       |
| v0_8_4_q0        | in        | 32       |
| v0_8_5_address0  | out       | 11       |
| v0_8_5_q0        | in        | 32       |
| v0_8_6_address0  | out       | 11       |
| v0_8_6_q0        | in        | 32       |
| v0_8_7_address0  | out       | 11       |
| v0_8_7_q0        | in        | 32       |
| v0_8_8_address0  | out       | 11       |
| v0_8_8_q0        | in        | 32       |
| v0_8_9_address0  | out       | 11       |
| v0_8_9_q0        | in        | 32       |
| v0_9_0_address0  | out       | 11       |
| v0_9_0_q0        | in        | 32       |
| v0_9_1_address0  | out       | 11       |
| v0_9_1_q0        | in        | 32       |
| v0_9_2_address0  | out       | 11       |
| v0_9_2_q0        | in        | 32       |
| v0_9_3_address0  | out       | 11       |
| v0_9_3_q0        | in        | 32       |
| v0_9_4_address0  | out       | 11       |
| v0_9_4_q0        | in        | 32       |
| v0_9_5_address0  | out       | 11       |
| v0_9_5_q0        | in        | 32       |
| v0_9_6_address0  | out       | 11       |
| v0_9_6_q0        | in        | 32       |
| v0_9_7_address0  | out       | 11       |
| v0_9_7_q0        | in        | 32       |
| v0_9_8_address0  | out       | 11       |
| v0_9_8_q0        | in        | 32       |
| v0_9_9_address0  | out       | 11       |
| v0_9_9_q0        | in        | 32       |
| v1_0_address0    | out       | 7        |
| v1_0_q0          | in        | 32       |
| v1_1_address0    | out       | 7        |
| v1_1_q0          | in        | 32       |
| v1_2_address0    | out       | 7        |
| v1_2_q0          | in        | 32       |
| v1_3_address0    | out       | 7        |
| v1_3_q0          | in        | 32       |
| v1_4_address0    | out       | 7        |
| v1_4_q0          | in        | 32       |
| v2_0_address0    | out       | 6        |
| v2_0_d0          | out       | 32       |
| v2_0_q0          | in        | 32       |
| v2_1_address0    | out       | 6        |
| v2_1_d0          | out       | 32       |
| v2_1_q0          | in        | 32       |
| v2_2_address0    | out       | 6        |
| v2_2_d0          | out       | 32       |
| v2_2_q0          | in        | 32       |
| v2_3_address0    | out       | 6        |
| v2_3_d0          | out       | 32       |
| v2_3_q0          | in        | 32       |
| v2_4_address0    | out       | 6        |
| v2_4_d0          | out       | 32       |
| v2_4_q0          | in        | 32       |
| v2_5_address0    | out       | 6        |
| v2_5_d0          | out       | 32       |
| v2_5_q0          | in        | 32       |
| v2_6_address0    | out       | 6        |
| v2_6_d0          | out       | 32       |
| v2_6_q0          | in        | 32       |
| v2_7_address0    | out       | 6        |
| v2_7_d0          | out       | 32       |
| v2_7_q0          | in        | 32       |
| v2_8_address0    | out       | 6        |
| v2_8_d0          | out       | 32       |
| v2_8_q0          | in        | 32       |
| v2_9_address0    | out       | 6        |
| v2_9_d0          | out       | 32       |
| v2_9_q0          | in        | 32       |
+------------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| v0       | in        | float*   |
| v1       | in        | float*   |
| v2       | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+------------------+---------+----------+
| Argument | HW Interface     | HW Type | HW Usage |
+----------+------------------+---------+----------+
| v0       | v0_0_0_address0  | port    | offset   |
| v0       | v0_0_0_ce0       | port    |          |
| v0       | v0_0_0_q0        | port    |          |
| v0       | v0_0_1_address0  | port    | offset   |
| v0       | v0_0_1_ce0       | port    |          |
| v0       | v0_0_1_q0        | port    |          |
| v0       | v0_0_2_address0  | port    | offset   |
| v0       | v0_0_2_ce0       | port    |          |
| v0       | v0_0_2_q0        | port    |          |
| v0       | v0_0_3_address0  | port    | offset   |
| v0       | v0_0_3_ce0       | port    |          |
| v0       | v0_0_3_q0        | port    |          |
| v0       | v0_0_4_address0  | port    | offset   |
| v0       | v0_0_4_ce0       | port    |          |
| v0       | v0_0_4_q0        | port    |          |
| v0       | v0_0_5_address0  | port    | offset   |
| v0       | v0_0_5_ce0       | port    |          |
| v0       | v0_0_5_q0        | port    |          |
| v0       | v0_0_6_address0  | port    | offset   |
| v0       | v0_0_6_ce0       | port    |          |
| v0       | v0_0_6_q0        | port    |          |
| v0       | v0_0_7_address0  | port    | offset   |
| v0       | v0_0_7_ce0       | port    |          |
| v0       | v0_0_7_q0        | port    |          |
| v0       | v0_0_8_address0  | port    | offset   |
| v0       | v0_0_8_ce0       | port    |          |
| v0       | v0_0_8_q0        | port    |          |
| v0       | v0_0_9_address0  | port    | offset   |
| v0       | v0_0_9_ce0       | port    |          |
| v0       | v0_0_9_q0        | port    |          |
| v0       | v0_1_0_address0  | port    | offset   |
| v0       | v0_1_0_ce0       | port    |          |
| v0       | v0_1_0_q0        | port    |          |
| v0       | v0_1_1_address0  | port    | offset   |
| v0       | v0_1_1_ce0       | port    |          |
| v0       | v0_1_1_q0        | port    |          |
| v0       | v0_1_2_address0  | port    | offset   |
| v0       | v0_1_2_ce0       | port    |          |
| v0       | v0_1_2_q0        | port    |          |
| v0       | v0_1_3_address0  | port    | offset   |
| v0       | v0_1_3_ce0       | port    |          |
| v0       | v0_1_3_q0        | port    |          |
| v0       | v0_1_4_address0  | port    | offset   |
| v0       | v0_1_4_ce0       | port    |          |
| v0       | v0_1_4_q0        | port    |          |
| v0       | v0_1_5_address0  | port    | offset   |
| v0       | v0_1_5_ce0       | port    |          |
| v0       | v0_1_5_q0        | port    |          |
| v0       | v0_1_6_address0  | port    | offset   |
| v0       | v0_1_6_ce0       | port    |          |
| v0       | v0_1_6_q0        | port    |          |
| v0       | v0_1_7_address0  | port    | offset   |
| v0       | v0_1_7_ce0       | port    |          |
| v0       | v0_1_7_q0        | port    |          |
| v0       | v0_1_8_address0  | port    | offset   |
| v0       | v0_1_8_ce0       | port    |          |
| v0       | v0_1_8_q0        | port    |          |
| v0       | v0_1_9_address0  | port    | offset   |
| v0       | v0_1_9_ce0       | port    |          |
| v0       | v0_1_9_q0        | port    |          |
| v0       | v0_2_0_address0  | port    | offset   |
| v0       | v0_2_0_ce0       | port    |          |
| v0       | v0_2_0_q0        | port    |          |
| v0       | v0_2_1_address0  | port    | offset   |
| v0       | v0_2_1_ce0       | port    |          |
| v0       | v0_2_1_q0        | port    |          |
| v0       | v0_2_2_address0  | port    | offset   |
| v0       | v0_2_2_ce0       | port    |          |
| v0       | v0_2_2_q0        | port    |          |
| v0       | v0_2_3_address0  | port    | offset   |
| v0       | v0_2_3_ce0       | port    |          |
| v0       | v0_2_3_q0        | port    |          |
| v0       | v0_2_4_address0  | port    | offset   |
| v0       | v0_2_4_ce0       | port    |          |
| v0       | v0_2_4_q0        | port    |          |
| v0       | v0_2_5_address0  | port    | offset   |
| v0       | v0_2_5_ce0       | port    |          |
| v0       | v0_2_5_q0        | port    |          |
| v0       | v0_2_6_address0  | port    | offset   |
| v0       | v0_2_6_ce0       | port    |          |
| v0       | v0_2_6_q0        | port    |          |
| v0       | v0_2_7_address0  | port    | offset   |
| v0       | v0_2_7_ce0       | port    |          |
| v0       | v0_2_7_q0        | port    |          |
| v0       | v0_2_8_address0  | port    | offset   |
| v0       | v0_2_8_ce0       | port    |          |
| v0       | v0_2_8_q0        | port    |          |
| v0       | v0_2_9_address0  | port    | offset   |
| v0       | v0_2_9_ce0       | port    |          |
| v0       | v0_2_9_q0        | port    |          |
| v0       | v0_3_0_address0  | port    | offset   |
| v0       | v0_3_0_ce0       | port    |          |
| v0       | v0_3_0_q0        | port    |          |
| v0       | v0_3_1_address0  | port    | offset   |
| v0       | v0_3_1_ce0       | port    |          |
| v0       | v0_3_1_q0        | port    |          |
| v0       | v0_3_2_address0  | port    | offset   |
| v0       | v0_3_2_ce0       | port    |          |
| v0       | v0_3_2_q0        | port    |          |
| v0       | v0_3_3_address0  | port    | offset   |
| v0       | v0_3_3_ce0       | port    |          |
| v0       | v0_3_3_q0        | port    |          |
| v0       | v0_3_4_address0  | port    | offset   |
| v0       | v0_3_4_ce0       | port    |          |
| v0       | v0_3_4_q0        | port    |          |
| v0       | v0_3_5_address0  | port    | offset   |
| v0       | v0_3_5_ce0       | port    |          |
| v0       | v0_3_5_q0        | port    |          |
| v0       | v0_3_6_address0  | port    | offset   |
| v0       | v0_3_6_ce0       | port    |          |
| v0       | v0_3_6_q0        | port    |          |
| v0       | v0_3_7_address0  | port    | offset   |
| v0       | v0_3_7_ce0       | port    |          |
| v0       | v0_3_7_q0        | port    |          |
| v0       | v0_3_8_address0  | port    | offset   |
| v0       | v0_3_8_ce0       | port    |          |
| v0       | v0_3_8_q0        | port    |          |
| v0       | v0_3_9_address0  | port    | offset   |
| v0       | v0_3_9_ce0       | port    |          |
| v0       | v0_3_9_q0        | port    |          |
| v0       | v0_4_0_address0  | port    | offset   |
| v0       | v0_4_0_ce0       | port    |          |
| v0       | v0_4_0_q0        | port    |          |
| v0       | v0_4_1_address0  | port    | offset   |
| v0       | v0_4_1_ce0       | port    |          |
| v0       | v0_4_1_q0        | port    |          |
| v0       | v0_4_2_address0  | port    | offset   |
| v0       | v0_4_2_ce0       | port    |          |
| v0       | v0_4_2_q0        | port    |          |
| v0       | v0_4_3_address0  | port    | offset   |
| v0       | v0_4_3_ce0       | port    |          |
| v0       | v0_4_3_q0        | port    |          |
| v0       | v0_4_4_address0  | port    | offset   |
| v0       | v0_4_4_ce0       | port    |          |
| v0       | v0_4_4_q0        | port    |          |
| v0       | v0_4_5_address0  | port    | offset   |
| v0       | v0_4_5_ce0       | port    |          |
| v0       | v0_4_5_q0        | port    |          |
| v0       | v0_4_6_address0  | port    | offset   |
| v0       | v0_4_6_ce0       | port    |          |
| v0       | v0_4_6_q0        | port    |          |
| v0       | v0_4_7_address0  | port    | offset   |
| v0       | v0_4_7_ce0       | port    |          |
| v0       | v0_4_7_q0        | port    |          |
| v0       | v0_4_8_address0  | port    | offset   |
| v0       | v0_4_8_ce0       | port    |          |
| v0       | v0_4_8_q0        | port    |          |
| v0       | v0_4_9_address0  | port    | offset   |
| v0       | v0_4_9_ce0       | port    |          |
| v0       | v0_4_9_q0        | port    |          |
| v0       | v0_5_0_address0  | port    | offset   |
| v0       | v0_5_0_ce0       | port    |          |
| v0       | v0_5_0_q0        | port    |          |
| v0       | v0_5_1_address0  | port    | offset   |
| v0       | v0_5_1_ce0       | port    |          |
| v0       | v0_5_1_q0        | port    |          |
| v0       | v0_5_2_address0  | port    | offset   |
| v0       | v0_5_2_ce0       | port    |          |
| v0       | v0_5_2_q0        | port    |          |
| v0       | v0_5_3_address0  | port    | offset   |
| v0       | v0_5_3_ce0       | port    |          |
| v0       | v0_5_3_q0        | port    |          |
| v0       | v0_5_4_address0  | port    | offset   |
| v0       | v0_5_4_ce0       | port    |          |
| v0       | v0_5_4_q0        | port    |          |
| v0       | v0_5_5_address0  | port    | offset   |
| v0       | v0_5_5_ce0       | port    |          |
| v0       | v0_5_5_q0        | port    |          |
| v0       | v0_5_6_address0  | port    | offset   |
| v0       | v0_5_6_ce0       | port    |          |
| v0       | v0_5_6_q0        | port    |          |
| v0       | v0_5_7_address0  | port    | offset   |
| v0       | v0_5_7_ce0       | port    |          |
| v0       | v0_5_7_q0        | port    |          |
| v0       | v0_5_8_address0  | port    | offset   |
| v0       | v0_5_8_ce0       | port    |          |
| v0       | v0_5_8_q0        | port    |          |
| v0       | v0_5_9_address0  | port    | offset   |
| v0       | v0_5_9_ce0       | port    |          |
| v0       | v0_5_9_q0        | port    |          |
| v0       | v0_6_0_address0  | port    | offset   |
| v0       | v0_6_0_ce0       | port    |          |
| v0       | v0_6_0_q0        | port    |          |
| v0       | v0_6_1_address0  | port    | offset   |
| v0       | v0_6_1_ce0       | port    |          |
| v0       | v0_6_1_q0        | port    |          |
| v0       | v0_6_2_address0  | port    | offset   |
| v0       | v0_6_2_ce0       | port    |          |
| v0       | v0_6_2_q0        | port    |          |
| v0       | v0_6_3_address0  | port    | offset   |
| v0       | v0_6_3_ce0       | port    |          |
| v0       | v0_6_3_q0        | port    |          |
| v0       | v0_6_4_address0  | port    | offset   |
| v0       | v0_6_4_ce0       | port    |          |
| v0       | v0_6_4_q0        | port    |          |
| v0       | v0_6_5_address0  | port    | offset   |
| v0       | v0_6_5_ce0       | port    |          |
| v0       | v0_6_5_q0        | port    |          |
| v0       | v0_6_6_address0  | port    | offset   |
| v0       | v0_6_6_ce0       | port    |          |
| v0       | v0_6_6_q0        | port    |          |
| v0       | v0_6_7_address0  | port    | offset   |
| v0       | v0_6_7_ce0       | port    |          |
| v0       | v0_6_7_q0        | port    |          |
| v0       | v0_6_8_address0  | port    | offset   |
| v0       | v0_6_8_ce0       | port    |          |
| v0       | v0_6_8_q0        | port    |          |
| v0       | v0_6_9_address0  | port    | offset   |
| v0       | v0_6_9_ce0       | port    |          |
| v0       | v0_6_9_q0        | port    |          |
| v0       | v0_7_0_address0  | port    | offset   |
| v0       | v0_7_0_ce0       | port    |          |
| v0       | v0_7_0_q0        | port    |          |
| v0       | v0_7_1_address0  | port    | offset   |
| v0       | v0_7_1_ce0       | port    |          |
| v0       | v0_7_1_q0        | port    |          |
| v0       | v0_7_2_address0  | port    | offset   |
| v0       | v0_7_2_ce0       | port    |          |
| v0       | v0_7_2_q0        | port    |          |
| v0       | v0_7_3_address0  | port    | offset   |
| v0       | v0_7_3_ce0       | port    |          |
| v0       | v0_7_3_q0        | port    |          |
| v0       | v0_7_4_address0  | port    | offset   |
| v0       | v0_7_4_ce0       | port    |          |
| v0       | v0_7_4_q0        | port    |          |
| v0       | v0_7_5_address0  | port    | offset   |
| v0       | v0_7_5_ce0       | port    |          |
| v0       | v0_7_5_q0        | port    |          |
| v0       | v0_7_6_address0  | port    | offset   |
| v0       | v0_7_6_ce0       | port    |          |
| v0       | v0_7_6_q0        | port    |          |
| v0       | v0_7_7_address0  | port    | offset   |
| v0       | v0_7_7_ce0       | port    |          |
| v0       | v0_7_7_q0        | port    |          |
| v0       | v0_7_8_address0  | port    | offset   |
| v0       | v0_7_8_ce0       | port    |          |
| v0       | v0_7_8_q0        | port    |          |
| v0       | v0_7_9_address0  | port    | offset   |
| v0       | v0_7_9_ce0       | port    |          |
| v0       | v0_7_9_q0        | port    |          |
| v0       | v0_8_0_address0  | port    | offset   |
| v0       | v0_8_0_ce0       | port    |          |
| v0       | v0_8_0_q0        | port    |          |
| v0       | v0_8_1_address0  | port    | offset   |
| v0       | v0_8_1_ce0       | port    |          |
| v0       | v0_8_1_q0        | port    |          |
| v0       | v0_8_2_address0  | port    | offset   |
| v0       | v0_8_2_ce0       | port    |          |
| v0       | v0_8_2_q0        | port    |          |
| v0       | v0_8_3_address0  | port    | offset   |
| v0       | v0_8_3_ce0       | port    |          |
| v0       | v0_8_3_q0        | port    |          |
| v0       | v0_8_4_address0  | port    | offset   |
| v0       | v0_8_4_ce0       | port    |          |
| v0       | v0_8_4_q0        | port    |          |
| v0       | v0_8_5_address0  | port    | offset   |
| v0       | v0_8_5_ce0       | port    |          |
| v0       | v0_8_5_q0        | port    |          |
| v0       | v0_8_6_address0  | port    | offset   |
| v0       | v0_8_6_ce0       | port    |          |
| v0       | v0_8_6_q0        | port    |          |
| v0       | v0_8_7_address0  | port    | offset   |
| v0       | v0_8_7_ce0       | port    |          |
| v0       | v0_8_7_q0        | port    |          |
| v0       | v0_8_8_address0  | port    | offset   |
| v0       | v0_8_8_ce0       | port    |          |
| v0       | v0_8_8_q0        | port    |          |
| v0       | v0_8_9_address0  | port    | offset   |
| v0       | v0_8_9_ce0       | port    |          |
| v0       | v0_8_9_q0        | port    |          |
| v0       | v0_9_0_address0  | port    | offset   |
| v0       | v0_9_0_ce0       | port    |          |
| v0       | v0_9_0_q0        | port    |          |
| v0       | v0_9_1_address0  | port    | offset   |
| v0       | v0_9_1_ce0       | port    |          |
| v0       | v0_9_1_q0        | port    |          |
| v0       | v0_9_2_address0  | port    | offset   |
| v0       | v0_9_2_ce0       | port    |          |
| v0       | v0_9_2_q0        | port    |          |
| v0       | v0_9_3_address0  | port    | offset   |
| v0       | v0_9_3_ce0       | port    |          |
| v0       | v0_9_3_q0        | port    |          |
| v0       | v0_9_4_address0  | port    | offset   |
| v0       | v0_9_4_ce0       | port    |          |
| v0       | v0_9_4_q0        | port    |          |
| v0       | v0_9_5_address0  | port    | offset   |
| v0       | v0_9_5_ce0       | port    |          |
| v0       | v0_9_5_q0        | port    |          |
| v0       | v0_9_6_address0  | port    | offset   |
| v0       | v0_9_6_ce0       | port    |          |
| v0       | v0_9_6_q0        | port    |          |
| v0       | v0_9_7_address0  | port    | offset   |
| v0       | v0_9_7_ce0       | port    |          |
| v0       | v0_9_7_q0        | port    |          |
| v0       | v0_9_8_address0  | port    | offset   |
| v0       | v0_9_8_ce0       | port    |          |
| v0       | v0_9_8_q0        | port    |          |
| v0       | v0_9_9_address0  | port    | offset   |
| v0       | v0_9_9_ce0       | port    |          |
| v0       | v0_9_9_q0        | port    |          |
| v0       | v0_10_0_address0 | port    | offset   |
| v0       | v0_10_0_ce0      | port    |          |
| v0       | v0_10_0_q0       | port    |          |
| v0       | v0_10_1_address0 | port    | offset   |
| v0       | v0_10_1_ce0      | port    |          |
| v0       | v0_10_1_q0       | port    |          |
| v0       | v0_10_2_address0 | port    | offset   |
| v0       | v0_10_2_ce0      | port    |          |
| v0       | v0_10_2_q0       | port    |          |
| v0       | v0_10_3_address0 | port    | offset   |
| v0       | v0_10_3_ce0      | port    |          |
| v0       | v0_10_3_q0       | port    |          |
| v0       | v0_10_4_address0 | port    | offset   |
| v0       | v0_10_4_ce0      | port    |          |
| v0       | v0_10_4_q0       | port    |          |
| v0       | v0_10_5_address0 | port    | offset   |
| v0       | v0_10_5_ce0      | port    |          |
| v0       | v0_10_5_q0       | port    |          |
| v0       | v0_10_6_address0 | port    | offset   |
| v0       | v0_10_6_ce0      | port    |          |
| v0       | v0_10_6_q0       | port    |          |
| v0       | v0_10_7_address0 | port    | offset   |
| v0       | v0_10_7_ce0      | port    |          |
| v0       | v0_10_7_q0       | port    |          |
| v0       | v0_10_8_address0 | port    | offset   |
| v0       | v0_10_8_ce0      | port    |          |
| v0       | v0_10_8_q0       | port    |          |
| v0       | v0_10_9_address0 | port    | offset   |
| v0       | v0_10_9_ce0      | port    |          |
| v0       | v0_10_9_q0       | port    |          |
| v0       | v0_11_0_address0 | port    | offset   |
| v0       | v0_11_0_ce0      | port    |          |
| v0       | v0_11_0_q0       | port    |          |
| v0       | v0_11_1_address0 | port    | offset   |
| v0       | v0_11_1_ce0      | port    |          |
| v0       | v0_11_1_q0       | port    |          |
| v0       | v0_11_2_address0 | port    | offset   |
| v0       | v0_11_2_ce0      | port    |          |
| v0       | v0_11_2_q0       | port    |          |
| v0       | v0_11_3_address0 | port    | offset   |
| v0       | v0_11_3_ce0      | port    |          |
| v0       | v0_11_3_q0       | port    |          |
| v0       | v0_11_4_address0 | port    | offset   |
| v0       | v0_11_4_ce0      | port    |          |
| v0       | v0_11_4_q0       | port    |          |
| v0       | v0_11_5_address0 | port    | offset   |
| v0       | v0_11_5_ce0      | port    |          |
| v0       | v0_11_5_q0       | port    |          |
| v0       | v0_11_6_address0 | port    | offset   |
| v0       | v0_11_6_ce0      | port    |          |
| v0       | v0_11_6_q0       | port    |          |
| v0       | v0_11_7_address0 | port    | offset   |
| v0       | v0_11_7_ce0      | port    |          |
| v0       | v0_11_7_q0       | port    |          |
| v0       | v0_11_8_address0 | port    | offset   |
| v0       | v0_11_8_ce0      | port    |          |
| v0       | v0_11_8_q0       | port    |          |
| v0       | v0_11_9_address0 | port    | offset   |
| v0       | v0_11_9_ce0      | port    |          |
| v0       | v0_11_9_q0       | port    |          |
| v0       | v0_12_0_address0 | port    | offset   |
| v0       | v0_12_0_ce0      | port    |          |
| v0       | v0_12_0_q0       | port    |          |
| v0       | v0_12_1_address0 | port    | offset   |
| v0       | v0_12_1_ce0      | port    |          |
| v0       | v0_12_1_q0       | port    |          |
| v0       | v0_12_2_address0 | port    | offset   |
| v0       | v0_12_2_ce0      | port    |          |
| v0       | v0_12_2_q0       | port    |          |
| v0       | v0_12_3_address0 | port    | offset   |
| v0       | v0_12_3_ce0      | port    |          |
| v0       | v0_12_3_q0       | port    |          |
| v0       | v0_12_4_address0 | port    | offset   |
| v0       | v0_12_4_ce0      | port    |          |
| v0       | v0_12_4_q0       | port    |          |
| v0       | v0_12_5_address0 | port    | offset   |
| v0       | v0_12_5_ce0      | port    |          |
| v0       | v0_12_5_q0       | port    |          |
| v0       | v0_12_6_address0 | port    | offset   |
| v0       | v0_12_6_ce0      | port    |          |
| v0       | v0_12_6_q0       | port    |          |
| v0       | v0_12_7_address0 | port    | offset   |
| v0       | v0_12_7_ce0      | port    |          |
| v0       | v0_12_7_q0       | port    |          |
| v0       | v0_12_8_address0 | port    | offset   |
| v0       | v0_12_8_ce0      | port    |          |
| v0       | v0_12_8_q0       | port    |          |
| v0       | v0_12_9_address0 | port    | offset   |
| v0       | v0_12_9_ce0      | port    |          |
| v0       | v0_12_9_q0       | port    |          |
| v0       | v0_13_0_address0 | port    | offset   |
| v0       | v0_13_0_ce0      | port    |          |
| v0       | v0_13_0_q0       | port    |          |
| v0       | v0_13_1_address0 | port    | offset   |
| v0       | v0_13_1_ce0      | port    |          |
| v0       | v0_13_1_q0       | port    |          |
| v0       | v0_13_2_address0 | port    | offset   |
| v0       | v0_13_2_ce0      | port    |          |
| v0       | v0_13_2_q0       | port    |          |
| v0       | v0_13_3_address0 | port    | offset   |
| v0       | v0_13_3_ce0      | port    |          |
| v0       | v0_13_3_q0       | port    |          |
| v0       | v0_13_4_address0 | port    | offset   |
| v0       | v0_13_4_ce0      | port    |          |
| v0       | v0_13_4_q0       | port    |          |
| v0       | v0_13_5_address0 | port    | offset   |
| v0       | v0_13_5_ce0      | port    |          |
| v0       | v0_13_5_q0       | port    |          |
| v0       | v0_13_6_address0 | port    | offset   |
| v0       | v0_13_6_ce0      | port    |          |
| v0       | v0_13_6_q0       | port    |          |
| v0       | v0_13_7_address0 | port    | offset   |
| v0       | v0_13_7_ce0      | port    |          |
| v0       | v0_13_7_q0       | port    |          |
| v0       | v0_13_8_address0 | port    | offset   |
| v0       | v0_13_8_ce0      | port    |          |
| v0       | v0_13_8_q0       | port    |          |
| v0       | v0_13_9_address0 | port    | offset   |
| v0       | v0_13_9_ce0      | port    |          |
| v0       | v0_13_9_q0       | port    |          |
| v0       | v0_14_0_address0 | port    | offset   |
| v0       | v0_14_0_ce0      | port    |          |
| v0       | v0_14_0_q0       | port    |          |
| v0       | v0_14_1_address0 | port    | offset   |
| v0       | v0_14_1_ce0      | port    |          |
| v0       | v0_14_1_q0       | port    |          |
| v0       | v0_14_2_address0 | port    | offset   |
| v0       | v0_14_2_ce0      | port    |          |
| v0       | v0_14_2_q0       | port    |          |
| v0       | v0_14_3_address0 | port    | offset   |
| v0       | v0_14_3_ce0      | port    |          |
| v0       | v0_14_3_q0       | port    |          |
| v0       | v0_14_4_address0 | port    | offset   |
| v0       | v0_14_4_ce0      | port    |          |
| v0       | v0_14_4_q0       | port    |          |
| v0       | v0_14_5_address0 | port    | offset   |
| v0       | v0_14_5_ce0      | port    |          |
| v0       | v0_14_5_q0       | port    |          |
| v0       | v0_14_6_address0 | port    | offset   |
| v0       | v0_14_6_ce0      | port    |          |
| v0       | v0_14_6_q0       | port    |          |
| v0       | v0_14_7_address0 | port    | offset   |
| v0       | v0_14_7_ce0      | port    |          |
| v0       | v0_14_7_q0       | port    |          |
| v0       | v0_14_8_address0 | port    | offset   |
| v0       | v0_14_8_ce0      | port    |          |
| v0       | v0_14_8_q0       | port    |          |
| v0       | v0_14_9_address0 | port    | offset   |
| v0       | v0_14_9_ce0      | port    |          |
| v0       | v0_14_9_q0       | port    |          |
| v1       | v1_0_address0    | port    | offset   |
| v1       | v1_0_ce0         | port    |          |
| v1       | v1_0_q0          | port    |          |
| v1       | v1_1_address0    | port    | offset   |
| v1       | v1_1_ce0         | port    |          |
| v1       | v1_1_q0          | port    |          |
| v1       | v1_2_address0    | port    | offset   |
| v1       | v1_2_ce0         | port    |          |
| v1       | v1_2_q0          | port    |          |
| v1       | v1_3_address0    | port    | offset   |
| v1       | v1_3_ce0         | port    |          |
| v1       | v1_3_q0          | port    |          |
| v1       | v1_4_address0    | port    | offset   |
| v1       | v1_4_ce0         | port    |          |
| v1       | v1_4_q0          | port    |          |
| v2       | v2_0_address0    | port    | offset   |
| v2       | v2_0_ce0         | port    |          |
| v2       | v2_0_we0         | port    |          |
| v2       | v2_0_d0          | port    |          |
| v2       | v2_0_q0          | port    |          |
| v2       | v2_1_address0    | port    | offset   |
| v2       | v2_1_ce0         | port    |          |
| v2       | v2_1_we0         | port    |          |
| v2       | v2_1_d0          | port    |          |
| v2       | v2_1_q0          | port    |          |
| v2       | v2_2_address0    | port    | offset   |
| v2       | v2_2_ce0         | port    |          |
| v2       | v2_2_we0         | port    |          |
| v2       | v2_2_d0          | port    |          |
| v2       | v2_2_q0          | port    |          |
| v2       | v2_3_address0    | port    | offset   |
| v2       | v2_3_ce0         | port    |          |
| v2       | v2_3_we0         | port    |          |
| v2       | v2_3_d0          | port    |          |
| v2       | v2_3_q0          | port    |          |
| v2       | v2_4_address0    | port    | offset   |
| v2       | v2_4_ce0         | port    |          |
| v2       | v2_4_we0         | port    |          |
| v2       | v2_4_d0          | port    |          |
| v2       | v2_4_q0          | port    |          |
| v2       | v2_5_address0    | port    | offset   |
| v2       | v2_5_ce0         | port    |          |
| v2       | v2_5_we0         | port    |          |
| v2       | v2_5_d0          | port    |          |
| v2       | v2_5_q0          | port    |          |
| v2       | v2_6_address0    | port    | offset   |
| v2       | v2_6_ce0         | port    |          |
| v2       | v2_6_we0         | port    |          |
| v2       | v2_6_d0          | port    |          |
| v2       | v2_6_q0          | port    |          |
| v2       | v2_7_address0    | port    | offset   |
| v2       | v2_7_ce0         | port    |          |
| v2       | v2_7_we0         | port    |          |
| v2       | v2_7_d0          | port    |          |
| v2       | v2_7_q0          | port    |          |
| v2       | v2_8_address0    | port    | offset   |
| v2       | v2_8_ce0         | port    |          |
| v2       | v2_8_we0         | port    |          |
| v2       | v2_8_d0          | port    |          |
| v2       | v2_8_q0          | port    |          |
| v2       | v2_9_address0    | port    | offset   |
| v2       | v2_9_ce0         | port    |          |
| v2       | v2_9_we0         | port    |          |
| v2       | v2_9_d0          | port    |          |
| v2       | v2_9_q0          | port    |          |
+----------+------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------+-----+--------+-------------+------+-----------+---------+
| Name                                                    | DSP | Pragma | Variable    | Op   | Impl      | Latency |
+---------------------------------------------------------+-----+--------+-------------+------+-----------+---------+
| + test_atax                                             | 110 |        |             |      |           |         |
|  + test_atax_Pipeline_VITIS_LOOP_43_1                   | 13  |        |             |      |           |         |
|    add_ln43_fu_1880_p2                                  |     |        | add_ln43    | add  | fabric    | 0       |
|    add_ln45_12_fu_1889_p2                               |     |        | add_ln45_12 | add  | fabric    | 0       |
|    add_ln45_fu_1895_p2                                  |     |        | add_ln45    | add  | fabric    | 0       |
|    add_ln45_1_fu_1901_p2                                |     |        | add_ln45_1  | add  | fabric    | 0       |
|    add_ln45_2_fu_1907_p2                                |     |        | add_ln45_2  | add  | fabric    | 0       |
|    add_ln45_3_fu_1913_p2                                |     |        | add_ln45_3  | add  | fabric    | 0       |
|    add_ln45_4_fu_1919_p2                                |     |        | add_ln45_4  | add  | fabric    | 0       |
|    add_ln45_5_fu_1925_p2                                |     |        | add_ln45_5  | add  | fabric    | 0       |
|    add_ln45_6_fu_1931_p2                                |     |        | add_ln45_6  | add  | fabric    | 0       |
|    add_ln45_7_fu_1937_p2                                |     |        | add_ln45_7  | add  | fabric    | 0       |
|    add_ln45_8_fu_1943_p2                                |     |        | add_ln45_8  | add  | fabric    | 0       |
|    add_ln45_9_fu_1949_p2                                |     |        | add_ln45_9  | add  | fabric    | 0       |
|    add_ln45_10_fu_1955_p2                               |     |        | add_ln45_10 | add  | fabric    | 0       |
|    add_ln45_11_fu_1961_p2                               |     |        | add_ln45_11 | add  | fabric    | 0       |
|    mul_9ns_11ns_19_1_1_U1                               | 1   |        | mul_ln45    | mul  | auto      | 0       |
|    add_ln45_13_fu_1997_p2                               |     |        | add_ln45_13 | add  | fabric    | 0       |
|    mul_9ns_11ns_19_1_1_U2                               | 1   |        | mul_ln46    | mul  | auto      | 0       |
|    mul_9ns_11ns_19_1_1_U3                               | 1   |        | mul_ln47    | mul  | auto      | 0       |
|    mul_9ns_11ns_19_1_1_U4                               | 1   |        | mul_ln48    | mul  | auto      | 0       |
|    mul_9ns_11ns_19_1_1_U5                               | 1   |        | mul_ln49    | mul  | auto      | 0       |
|    mul_9ns_11ns_19_1_1_U6                               | 1   |        | mul_ln50    | mul  | auto      | 0       |
|    mul_9ns_11ns_19_1_1_U7                               | 1   |        | mul_ln51    | mul  | auto      | 0       |
|    mul_9ns_11ns_19_1_1_U8                               | 1   |        | mul_ln52    | mul  | auto      | 0       |
|    mul_9ns_11ns_19_1_1_U9                               | 1   |        | mul_ln53    | mul  | auto      | 0       |
|    mul_9ns_11ns_19_1_1_U10                              | 1   |        | mul_ln54    | mul  | auto      | 0       |
|    mul_9ns_11ns_19_1_1_U11                              | 1   |        | mul_ln55    | mul  | auto      | 0       |
|    mul_9ns_11ns_19_1_1_U12                              | 1   |        | mul_ln56    | mul  | auto      | 0       |
|    mul_9ns_11ns_19_1_1_U13                              | 1   |        | mul_ln57    | mul  | auto      | 0       |
|  + test_atax_Pipeline_VITIS_LOOP_59_2_VITIS_LOOP_60_3   | 21  |        |             |      |           |         |
|    add_ln59_1_fu_2828_p2                                |     |        | add_ln59_1  | add  | fabric    | 0       |
|    add_ln59_fu_2840_p2                                  |     |        | add_ln59    | add  | fabric    | 0       |
|    mac_muladd_5ns_6ns_6ns_11_4_1_U68                    | 1   |        | mul_ln62    | mul  | dsp_slice | 3       |
|    mac_muladd_5ns_6ns_6ns_11_4_1_U68                    | 1   |        | add_ln62    | add  | dsp_slice | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U64                    | 3   |        | v40         | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U65                    | 3   |        | v43         | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U66                    | 3   |        | v46         | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U67                    | 3   |        | v49         | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U64                    | 3   |        | v144        | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U65                    | 3   |        | v147        | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U66                    | 3   |        | v150        | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U67                    | 3   |        | v153        | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U45                   | 2   |        | v181        | fadd | fulldsp   | 6       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U64                    | 3   |        | v218        | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U65                    | 3   |        | v223        | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U66                    | 3   |        | v228        | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U67                    | 3   |        | v233        | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U64                    | 3   |        | v238        | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U65                    | 3   |        | v243        | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U66                    | 3   |        | v248        | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U46                   | 2   |        | v186        | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U47                   | 2   |        | v191        | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U48                   | 2   |        | v196        | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U45                   | 2   |        | tmp18       | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U46                   | 2   |        | tmp22       | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U47                   | 2   |        | tmp26       | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U48                   | 2   |        | tmp30       | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U45                   | 2   |        | tmp46       | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U46                   | 2   |        | tmp50       | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U45                   | 2   |        | v241        | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U47                   | 2   |        | tmp54       | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U46                   | 2   |        | v246        | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U48                   | 2   |        | tmp58       | fadd | fulldsp   | 6       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U47                   | 2   |        | v251        | fadd | fulldsp   | 6       |
|    add_ln60_fu_2892_p2                                  |     |        | add_ln60    | add  | fabric    | 0       |
|  + test_atax_Pipeline_VITIS_LOOP_324_4_VITIS_LOOP_325_5 | 1   |        |             |      |           |         |
|    add_ln324_1_fu_2857_p2                               |     |        | add_ln324_1 | add  | fabric    | 0       |
|    add_ln324_fu_2869_p2                                 |     |        | add_ln324   | add  | fabric    | 0       |
|    mul_8ns_10ns_17_1_1_U273                             |     |        | mul38       | mul  | auto      | 0       |
|    mac_muladd_6ns_6ns_6ns_11_4_1_U307                   | 1   |        | mul_ln327   | mul  | dsp_slice | 3       |
|    mac_muladd_6ns_6ns_6ns_11_4_1_U307                   | 1   |        | add_ln327   | add  | dsp_slice | 3       |
|    add_ln325_fu_2903_p2                                 |     |        | add_ln325   | add  | fabric    | 0       |
+---------------------------------------------------------+-----+--------+-------------+------+-----------+---------+


================================================================
== Storage Report
================================================================
+----------------+---------------+-----------+------+------+--------+----------+------+---------+------------------+
| Name           | Usage         | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                |               |           |      |      |        |          |      |         | Banks            |
+----------------+---------------+-----------+------+------+--------+----------+------+---------+------------------+
| + test_atax    |               |           | 15   | 0    |        |          |      |         |                  |
|   ctrl_s_axi_U | interface     | s_axilite |      |      |        |          |      |         |                  |
|   v3_U         | ram_t2p array |           | 1    |      | yes    | v3       | bram | 1       | 32, 26, 1        |
|   v3_1_U       | ram_t2p array |           | 1    |      | yes    | v3_1     | bram | 1       | 32, 26, 1        |
|   v3_2_U       | ram_t2p array |           | 1    |      | yes    | v3_2     | bram | 1       | 32, 26, 1        |
|   v3_3_U       | ram_t2p array |           | 1    |      | yes    | v3_3     | bram | 1       | 32, 26, 1        |
|   v3_4_U       | ram_t2p array |           | 1    |      | yes    | v3_4     | bram | 1       | 32, 26, 1        |
|   v3_5_U       | ram_t2p array |           | 1    |      | yes    | v3_5     | bram | 1       | 32, 26, 1        |
|   v3_6_U       | ram_t2p array |           | 1    |      | yes    | v3_6     | bram | 1       | 32, 26, 1        |
|   v3_7_U       | ram_t2p array |           | 1    |      | yes    | v3_7     | bram | 1       | 32, 26, 1        |
|   v3_8_U       | ram_t2p array |           | 1    |      | yes    | v3_8     | bram | 1       | 32, 26, 1        |
|   v3_9_U       | ram_t2p array |           | 1    |      | yes    | v3_9     | bram | 1       | 32, 26, 1        |
|   v3_10_U      | ram_t2p array |           | 1    |      | yes    | v3_10    | bram | 1       | 32, 26, 1        |
|   v3_11_U      | ram_t2p array |           | 1    |      | yes    | v3_11    | bram | 1       | 32, 26, 1        |
|   v3_12_U      | ram_t2p array |           | 1    |      | yes    | v3_12    | bram | 1       | 32, 26, 1        |
|   v3_13_U      | ram_t2p array |           | 1    |      | yes    | v3_13    | bram | 1       | 32, 26, 1        |
|   v3_14_U      | ram_t2p array |           | 1    |      | yes    | v3_14    | bram | 1       | 32, 26, 1        |
+----------------+---------------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+-------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options                       | Location                     | Messages                                                                                                                         |
+----------+-------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
| resource | variable=v0 core=ram_t2p_bram | atax.cpp:31 in test_atax, v0 | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead                                                       |
|          |                               |                              | The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead |
| resource | variable=v1 core=ram_t2p_bram | atax.cpp:34 in test_atax, v1 | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead                                                       |
|          |                               |                              | The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead |
| resource | variable=v2 core=ram_t2p_bram | atax.cpp:37 in test_atax, v2 | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead                                                       |
|          |                               |                              | The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead |
| resource | variable=v3 core=ram_t2p_bram | atax.cpp:41 in test_atax, v3 | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead                                                       |
+----------+-------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------------+------------------------------------+----------------------------------+
| Type            | Options                            | Location                         |
+-----------------+------------------------------------+----------------------------------+
| interface       | s_axilite port=return bundle=ctrl  | atax.cpp:28 in test_atax, return |
| array_partition | variable=v0 cyclic factor=15 dim=1 | atax.cpp:29 in test_atax, v0     |
| array_partition | variable=v0 cyclic factor=10 dim=2 | atax.cpp:30 in test_atax, v0     |
| array_partition | variable=v1 cyclic factor=5 dim=1  | atax.cpp:33 in test_atax, v1     |
| array_partition | variable=v2 cyclic factor=10 dim=1 | atax.cpp:36 in test_atax, v2     |
| array_partition | variable=v3 cyclic factor=15 dim=1 | atax.cpp:40 in test_atax, v3     |
| pipeline        | II=1                               | atax.cpp:44 in test_atax         |
| pipeline        | II=4                               | atax.cpp:61 in test_atax         |
| pipeline        | II=2                               | atax.cpp:326 in test_atax        |
+-----------------+------------------------------------+----------------------------------+


