# do COE328Lab6.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lab6
# 
# Top level modules:
# 	lab6
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lab6_vlg_sample_tst
# -- Compiling module lab6_vlg_check_tst
# ** Warning: COE328Lab6.vt(756): (vlog-2576) [BSOB] - Bit-select into 'Sign_expected_prev' is out of bounds.
# 
# ** Warning: COE328Lab6.vt(756): (vlog-2576) [BSOB] - Bit-select into 'Sign_prev' is out of bounds.
# 
# ** Warning: COE328Lab6.vt(756): (vlog-2576) [BSOB] - Bit-select into 'Sign_expected_prev' is out of bounds.
# 
# ** Warning: COE328Lab6.vt(757): (vlog-2576) [BSOB] - Bit-select into 'Sign_expected_prev' is out of bounds.
# 
# ** Warning: COE328Lab6.vt(757): (vlog-2576) [BSOB] - Bit-select into 'last_Sign_exp' is out of bounds.
# 
# ** Warning: COE328Lab6.vt(766): (vlog-2576) [BSOB] - Bit-select into 'last_Sign_exp' is out of bounds.
# 
# ** Warning: COE328Lab6.vt(766): (vlog-2576) [BSOB] - Bit-select into 'Sign_expected_prev' is out of bounds.
# 
# ** Warning: COE328Lab6.vt(847): (vlog-2576) [BSOB] - Bit-select into 'student_id_expected_prev' is out of bounds.
# 
# ** Warning: COE328Lab6.vt(847): (vlog-2576) [BSOB] - Bit-select into 'student_id_prev' is out of bounds.
# 
# ** Warning: COE328Lab6.vt(847): (vlog-2576) [BSOB] - Bit-select into 'student_id_expected_prev' is out of bounds.
# 
# ** Warning: COE328Lab6.vt(848): (vlog-2576) [BSOB] - Bit-select into 'student_id_expected_prev' is out of bounds.
# 
# ** Warning: COE328Lab6.vt(848): (vlog-2576) [BSOB] - Bit-select into 'last_student_id_exp' is out of bounds.
# 
# ** Warning: COE328Lab6.vt(857): (vlog-2576) [BSOB] - Bit-select into 'last_student_id_exp' is out of bounds.
# 
# ** Warning: COE328Lab6.vt(857): (vlog-2576) [BSOB] - Bit-select into 'student_id_expected_prev' is out of bounds.
# 
# -- Compiling module lab6_vlg_vec_tst
# 
# Top level modules:
# 	lab6_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.lab6_vlg_vec_tst 
# Loading work.lab6_vlg_vec_tst
# Loading work.lab6
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading work.lab6_vlg_sample_tst
# Loading work.lab6_vlg_check_tst
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# Simulation passed !
# ** Note: $finish    : COE328Lab6.vt(949)
#    Time: 1 us  Iteration: 0  Instance: /lab6_vlg_vec_tst/tb_out
