// Seed: 4185291910
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [-1 : -1 'b0] id_8 = id_5, id_9;
endmodule
module module_0 (
    input  tri  id_0,
    input  tri0 id_1,
    input  tri  id_2
    , id_9,
    input  wor  id_3,
    output tri1 id_4,
    input  tri0 id_5,
    input  tri  id_6,
    input  wand module_1
);
  logic id_10;
  xor primCall (id_4, id_6, id_0, id_2, id_10, id_9, id_3, id_1);
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_10
  );
endmodule
