<profile>

<section name = "Vitis HLS Report for 'Mat2AxiStream'" level="0">
<item name = "Date">Fri Sep  6 14:01:33 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">histoframe_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.404 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">11, 921610, 36.663 ns, 3.072 ms, 11, 921610, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="entry_proc_U0">entry_proc, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="last_blk_pxl_width_U0">last_blk_pxl_width, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="MatStream2AxiStream_2_U0">MatStream2AxiStream_2_s, 10, 921609, 33.330 ns, 3.072 ms, 10, 921609, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 12, -</column>
<column name="FIFO">-, -, 297, 201, -</column>
<column name="Instance">-, 1, 525, 2115, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 18, -</column>
<column name="Register">-, -, 2, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="MatStream2AxiStream_2_U0">MatStream2AxiStream_2_s, 0, 1, 520, 2066, 0</column>
<column name="entry_proc_U0">entry_proc, 0, 0, 2, 29, 0</column>
<column name="last_blk_pxl_width_U0">last_blk_pxl_width, 0, 0, 3, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="cols_c_U">0, 99, 0, -, 3, 32, 96</column>
<column name="last_blk_width_channel_U">0, 99, 0, -, 2, 4, 8</column>
<column name="rows_c_U">0, 99, 0, -, 3, 16, 48</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="entry_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="last_blk_pxl_width_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_entry_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_last_blk_pxl_width_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_entry_proc_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_last_blk_pxl_width_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_entry_proc_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_last_blk_pxl_width_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="out_mat_data2_dout">in, 24, ap_fifo, out_mat_data2, pointer</column>
<column name="out_mat_data2_empty_n">in, 1, ap_fifo, out_mat_data2, pointer</column>
<column name="out_mat_data2_read">out, 1, ap_fifo, out_mat_data2, pointer</column>
<column name="ldata1_din">out, 128, ap_fifo, ldata1, pointer</column>
<column name="ldata1_full_n">in, 1, ap_fifo, ldata1, pointer</column>
<column name="ldata1_write">out, 1, ap_fifo, ldata1, pointer</column>
<column name="rows">in, 16, ap_none, rows, scalar</column>
<column name="rows_ap_vld">in, 1, ap_none, rows, scalar</column>
<column name="cols">in, 32, ap_none, cols, scalar</column>
<column name="cols_ap_vld">in, 1, ap_none, cols, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, Mat2AxiStream, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Mat2AxiStream, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Mat2AxiStream, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Mat2AxiStream, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Mat2AxiStream, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Mat2AxiStream, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Mat2AxiStream, return value</column>
</table>
</item>
</section>
</profile>
