// Seed: 3839293661
module module_0 #(
    parameter id_3 = 32'd23,
    parameter id_7 = 32'd73,
    parameter id_9 = 32'd32
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8
);
  input wire id_8;
  input wire _id_7;
  inout reg id_6;
  input wire id_5;
  output wire id_4;
  input wire _id_3;
  output wire id_2;
  input wire id_1;
  localparam id_9 = 1;
  always begin : LABEL_0
    #1 begin : LABEL_1
      if ((1 * -1 + 1)) id_6 = 1;
    end
    @(-1 > -1 or posedge 1);
  end
  assign module_1.id_7 = 0;
  logic [7:0] id_10;
  logic [-1 : id_7] id_11[1 : id_9];
  assign id_10[id_3] = 1;
  logic [7:0][1 : -1] id_12;
  parameter id_13 = 1;
  assign id_12[1] = 1'b0;
endmodule
module module_1 #(
    parameter id_2 = 32'd56,
    parameter id_4 = 32'd92,
    parameter id_6 = 32'd11,
    parameter id_6 = 32'd68
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5
);
  output wire id_5;
  input wire _id_4;
  output wor id_3;
  input wire _id_2;
  output wire id_1;
  parameter id_6 = -1'd0;
  assign id_3 = id_6 & !1;
  logic id_7;
  wire [id_6 : -1] id_8;
  defparam id_6.id_6 = (-1);
  wire [-1 : id_2] id_9;
  wire [1  ==  -1 'h0 : id_4] id_10;
  module_0 modCall_1 (
      id_9,
      id_1,
      id_6,
      id_1,
      id_8,
      id_7,
      id_6,
      id_8
  );
  logic id_11;
  ;
  final begin : LABEL_0
    id_7 <= id_10;
  end
endmodule
