
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis

# Written on Wed Jan 29 15:16:50 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\designer\Sigma_Delta_system\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                        Requested     Requested     Clock        Clock                   Clock
Level     Clock                                        Frequency     Period        Type         Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------
0 -       timer|timer_clock_out_sig_inferred_clock     300.0 MHz     3.333         inferred     Inferred_clkgroup_1     275  
                                                                                                                             
0 -       Sigma_Delta_system|PCLK                      300.0 MHz     3.333         inferred     Inferred_clkgroup_0     122  
=============================================================================================================================


Clock Load Summary
******************

                                             Clock     Source                                                                     Clock Pin                                    Non-clock Pin                                   Non-clock Pin                                    
Clock                                        Load      Pin                                                                        Seq Example                                  Seq Example                                     Comb Example                                     
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
timer|timer_clock_out_sig_inferred_clock     275       Sigma_Delta_LVDS_ADC_0.Sample_CLK_timer.timer_clock_out_sig.Q[0](dffr)     Sigma_Delta_LVDS_ADC_0.analog_FF.C           Sigma_Delta_LVDS_ADC_0.sample_CLK_last.D[0]     Sigma_Delta_LVDS_ADC_0.data_ready_sig_1.I[0](inv)
                                                                                                                                                                                                                                                                                
Sigma_Delta_system|PCLK                      122       PCLK(port)                                                                 Sigma_Delta_LVDS_ADC_0.sample_CLK_last.C     -                                               -                                                
================================================================================================================================================================================================================================================================================
