# Combinational_lock
The aim of the assignment is to design a combination lock using VHDL and synchronous  design techniques, and to implement your design on the FPGA board. The user interface will  be simple and based on use of the push buttons, slider switches, LEDs and 7-segment display  on the FPGA board.
