-- -------------------------------------------------------------
-- 
-- File Name: 9phase_trans/hdlsrc/Copy_of_uz_pmsm_model_9ph_21b_all_double/uz_pmsm9ph_trans_100mhz_dut.vhd
-- Created: 2022-06-09 09:43:41
-- 
-- Generated by MATLAB 9.11 and HDL Coder 3.19
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: uz_pmsm9ph_trans_100mhz_dut
-- Source Path: uz_pmsm9ph_trans_100mhz/uz_pmsm9ph_trans_100mhz_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY uz_pmsm9ph_trans_100mhz_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        current_in_dq_0                   :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        current_in_dq_1                   :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        current_in_dq_2                   :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        current_in_dq_3                   :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        current_in_dq_4                   :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        current_in_dq_5                   :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        current_in_dq_6                   :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        current_in_dq_7                   :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        current_in_dq_8                   :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        theta_el1                         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En14
        trigger_new_values                :   IN    std_logic;  -- ufix1
        u_abc1_pl_0                       :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        u_abc1_pl_1                       :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        u_abc1_pl_2                       :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        u_abc2_pl_0                       :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        u_abc2_pl_1                       :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        u_abc2_pl_2                       :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        u_abc3_pl_0                       :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        u_abc3_pl_1                       :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        u_abc3_pl_2                       :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        ce_out                            :   OUT   std_logic;  -- ufix1
        voltage_out_dq_1_0                :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        voltage_out_dq_1_1                :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        voltage_out_dq_1_2                :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        voltage_out_dq_2_0                :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        voltage_out_dq_2_1                :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        voltage_out_dq_2_2                :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        voltage_out_dq_3_0                :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        voltage_out_dq_3_1                :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        voltage_out_dq_3_2                :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        i_abc_out_axi_0                   :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        i_abc_out_axi_1                   :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        i_abc_out_axi_2                   :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        i_abc_out_axi_3                   :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        i_abc_out_axi_4                   :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        i_abc_out_axi_5                   :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        i_abc_out_axi_6                   :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        i_abc_out_axi_7                   :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        i_abc_out_axi_8                   :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        I_abc_1_0                         :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        I_abc_1_1                         :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        I_abc_1_2                         :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        I_abc_2_0                         :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        I_abc_2_1                         :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        I_abc_2_2                         :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        I_abc_3_0                         :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        I_abc_3_1                         :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        I_abc_3_2                         :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        theta_el_axi                      :   OUT   std_logic_vector(17 DOWNTO 0)  -- sfix18_En14
        );
END uz_pmsm9ph_trans_100mhz_dut;


ARCHITECTURE rtl OF uz_pmsm9ph_trans_100mhz_dut IS

  -- Component Declarations
  COMPONENT uz_pmsm9ph_trans_100mhz_src_abc_to_dq
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          current_in_dq_0                 :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          current_in_dq_1                 :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          current_in_dq_2                 :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          current_in_dq_3                 :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          current_in_dq_4                 :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          current_in_dq_5                 :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          current_in_dq_6                 :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          current_in_dq_7                 :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          current_in_dq_8                 :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          theta_el1                       :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En14
          trigger_new_values              :   IN    std_logic;  -- ufix1
          u_abc1_pl_0                     :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          u_abc1_pl_1                     :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          u_abc1_pl_2                     :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          u_abc2_pl_0                     :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          u_abc2_pl_1                     :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          u_abc2_pl_2                     :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          u_abc3_pl_0                     :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          u_abc3_pl_1                     :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          u_abc3_pl_2                     :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          ce_out                          :   OUT   std_logic;  -- ufix1
          voltage_out_dq_1_0              :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          voltage_out_dq_1_1              :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          voltage_out_dq_1_2              :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          voltage_out_dq_2_0              :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          voltage_out_dq_2_1              :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          voltage_out_dq_2_2              :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          voltage_out_dq_3_0              :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          voltage_out_dq_3_1              :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          voltage_out_dq_3_2              :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          i_abc_out_axi_0                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          i_abc_out_axi_1                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          i_abc_out_axi_2                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          i_abc_out_axi_3                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          i_abc_out_axi_4                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          i_abc_out_axi_5                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          i_abc_out_axi_6                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          i_abc_out_axi_7                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          i_abc_out_axi_8                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          I_abc_1_0                       :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          I_abc_1_1                       :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          I_abc_1_2                       :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          I_abc_2_0                       :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          I_abc_2_1                       :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          I_abc_2_2                       :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          I_abc_3_0                       :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          I_abc_3_1                       :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          I_abc_3_2                       :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          theta_el_axi                    :   OUT   std_logic_vector(17 DOWNTO 0)  -- sfix18_En14
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : uz_pmsm9ph_trans_100mhz_src_abc_to_dq
    USE ENTITY work.uz_pmsm9ph_trans_100mhz_src_abc_to_dq(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL voltage_out_dq_1_0_sig           : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL voltage_out_dq_1_1_sig           : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL voltage_out_dq_1_2_sig           : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL voltage_out_dq_2_0_sig           : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL voltage_out_dq_2_1_sig           : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL voltage_out_dq_2_2_sig           : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL voltage_out_dq_3_0_sig           : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL voltage_out_dq_3_1_sig           : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL voltage_out_dq_3_2_sig           : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL i_abc_out_axi_0_sig              : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL i_abc_out_axi_1_sig              : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL i_abc_out_axi_2_sig              : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL i_abc_out_axi_3_sig              : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL i_abc_out_axi_4_sig              : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL i_abc_out_axi_5_sig              : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL i_abc_out_axi_6_sig              : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL i_abc_out_axi_7_sig              : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL i_abc_out_axi_8_sig              : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL I_abc_1_0_sig                    : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL I_abc_1_1_sig                    : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL I_abc_1_2_sig                    : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL I_abc_2_0_sig                    : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL I_abc_2_1_sig                    : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL I_abc_2_2_sig                    : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL I_abc_3_0_sig                    : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL I_abc_3_1_sig                    : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL I_abc_3_2_sig                    : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL theta_el_axi_sig                 : std_logic_vector(17 DOWNTO 0);  -- ufix18

BEGIN
  u_uz_pmsm9ph_trans_100mhz_src_abc_to_dq : uz_pmsm9ph_trans_100mhz_src_abc_to_dq
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              current_in_dq_0 => current_in_dq_0,  -- sfix27_En18
              current_in_dq_1 => current_in_dq_1,  -- sfix27_En18
              current_in_dq_2 => current_in_dq_2,  -- sfix27_En18
              current_in_dq_3 => current_in_dq_3,  -- sfix27_En18
              current_in_dq_4 => current_in_dq_4,  -- sfix27_En18
              current_in_dq_5 => current_in_dq_5,  -- sfix27_En18
              current_in_dq_6 => current_in_dq_6,  -- sfix27_En18
              current_in_dq_7 => current_in_dq_7,  -- sfix27_En18
              current_in_dq_8 => current_in_dq_8,  -- sfix27_En18
              theta_el1 => theta_el1,  -- sfix18_En14
              trigger_new_values => trigger_new_values,  -- ufix1
              u_abc1_pl_0 => u_abc1_pl_0,  -- sfix27_En16
              u_abc1_pl_1 => u_abc1_pl_1,  -- sfix27_En16
              u_abc1_pl_2 => u_abc1_pl_2,  -- sfix27_En16
              u_abc2_pl_0 => u_abc2_pl_0,  -- sfix27_En16
              u_abc2_pl_1 => u_abc2_pl_1,  -- sfix27_En16
              u_abc2_pl_2 => u_abc2_pl_2,  -- sfix27_En16
              u_abc3_pl_0 => u_abc3_pl_0,  -- sfix27_En16
              u_abc3_pl_1 => u_abc3_pl_1,  -- sfix27_En16
              u_abc3_pl_2 => u_abc3_pl_2,  -- sfix27_En16
              ce_out => ce_out_sig,  -- ufix1
              voltage_out_dq_1_0 => voltage_out_dq_1_0_sig,  -- sfix27_En16
              voltage_out_dq_1_1 => voltage_out_dq_1_1_sig,  -- sfix27_En16
              voltage_out_dq_1_2 => voltage_out_dq_1_2_sig,  -- sfix27_En16
              voltage_out_dq_2_0 => voltage_out_dq_2_0_sig,  -- sfix27_En16
              voltage_out_dq_2_1 => voltage_out_dq_2_1_sig,  -- sfix27_En16
              voltage_out_dq_2_2 => voltage_out_dq_2_2_sig,  -- sfix27_En16
              voltage_out_dq_3_0 => voltage_out_dq_3_0_sig,  -- sfix27_En16
              voltage_out_dq_3_1 => voltage_out_dq_3_1_sig,  -- sfix27_En16
              voltage_out_dq_3_2 => voltage_out_dq_3_2_sig,  -- sfix27_En16
              i_abc_out_axi_0 => i_abc_out_axi_0_sig,  -- sfix27_En18
              i_abc_out_axi_1 => i_abc_out_axi_1_sig,  -- sfix27_En18
              i_abc_out_axi_2 => i_abc_out_axi_2_sig,  -- sfix27_En18
              i_abc_out_axi_3 => i_abc_out_axi_3_sig,  -- sfix27_En18
              i_abc_out_axi_4 => i_abc_out_axi_4_sig,  -- sfix27_En18
              i_abc_out_axi_5 => i_abc_out_axi_5_sig,  -- sfix27_En18
              i_abc_out_axi_6 => i_abc_out_axi_6_sig,  -- sfix27_En18
              i_abc_out_axi_7 => i_abc_out_axi_7_sig,  -- sfix27_En18
              i_abc_out_axi_8 => i_abc_out_axi_8_sig,  -- sfix27_En18
              I_abc_1_0 => I_abc_1_0_sig,  -- sfix27_En18
              I_abc_1_1 => I_abc_1_1_sig,  -- sfix27_En18
              I_abc_1_2 => I_abc_1_2_sig,  -- sfix27_En18
              I_abc_2_0 => I_abc_2_0_sig,  -- sfix27_En18
              I_abc_2_1 => I_abc_2_1_sig,  -- sfix27_En18
              I_abc_2_2 => I_abc_2_2_sig,  -- sfix27_En18
              I_abc_3_0 => I_abc_3_0_sig,  -- sfix27_En18
              I_abc_3_1 => I_abc_3_1_sig,  -- sfix27_En18
              I_abc_3_2 => I_abc_3_2_sig,  -- sfix27_En18
              theta_el_axi => theta_el_axi_sig  -- sfix18_En14
              );

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  voltage_out_dq_1_0 <= voltage_out_dq_1_0_sig;

  voltage_out_dq_1_1 <= voltage_out_dq_1_1_sig;

  voltage_out_dq_1_2 <= voltage_out_dq_1_2_sig;

  voltage_out_dq_2_0 <= voltage_out_dq_2_0_sig;

  voltage_out_dq_2_1 <= voltage_out_dq_2_1_sig;

  voltage_out_dq_2_2 <= voltage_out_dq_2_2_sig;

  voltage_out_dq_3_0 <= voltage_out_dq_3_0_sig;

  voltage_out_dq_3_1 <= voltage_out_dq_3_1_sig;

  voltage_out_dq_3_2 <= voltage_out_dq_3_2_sig;

  i_abc_out_axi_0 <= i_abc_out_axi_0_sig;

  i_abc_out_axi_1 <= i_abc_out_axi_1_sig;

  i_abc_out_axi_2 <= i_abc_out_axi_2_sig;

  i_abc_out_axi_3 <= i_abc_out_axi_3_sig;

  i_abc_out_axi_4 <= i_abc_out_axi_4_sig;

  i_abc_out_axi_5 <= i_abc_out_axi_5_sig;

  i_abc_out_axi_6 <= i_abc_out_axi_6_sig;

  i_abc_out_axi_7 <= i_abc_out_axi_7_sig;

  i_abc_out_axi_8 <= i_abc_out_axi_8_sig;

  I_abc_1_0 <= I_abc_1_0_sig;

  I_abc_1_1 <= I_abc_1_1_sig;

  I_abc_1_2 <= I_abc_1_2_sig;

  I_abc_2_0 <= I_abc_2_0_sig;

  I_abc_2_1 <= I_abc_2_1_sig;

  I_abc_2_2 <= I_abc_2_2_sig;

  I_abc_3_0 <= I_abc_3_0_sig;

  I_abc_3_1 <= I_abc_3_1_sig;

  I_abc_3_2 <= I_abc_3_2_sig;

  theta_el_axi <= theta_el_axi_sig;

END rtl;

