

================================================================
== Vitis HLS Report for 'exp_256u_s'
================================================================
* Date:           Mon Aug 23 09:42:17 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        refactor-fpga
* Solution:       refactor (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.217 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |        3|        3|         1|          -|          -|     4|        no|
        |- Loop 2     |        4|        4|         1|          -|          -|     4|        no|
        |- Loop 3     |        4|        4|         1|          -|          -|     4|        no|
        |- Loop 4     |        3|        3|         1|          -|          -|     4|        no|
        |- Loop 5     |        ?|        ?|         1|          1|          1|     ?|       yes|
        |- Loop 6     |        ?|        ?|   52 ~ 97|          -|          -|     ?|        no|
        | + Loop 6.1  |        4|        4|         1|          -|          -|     4|        no|
        | + Loop 6.2  |        3|        3|         1|          -|          -|     4|        no|
        | + Loop 6.3  |        4|        4|         1|          -|          -|     4|        no|
        | + Loop 6.4  |        4|        4|         1|          -|          -|     4|        no|
        | + Loop 6.5  |        3|        3|         1|          -|          -|     4|        no|
        | + Loop 6.6  |        4|        4|         1|          -|          -|     4|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 13 
4 --> 5 
5 --> 5 6 17 
6 --> 6 7 
7 --> 7 8 
8 --> 8 9 
9 --> 10 
10 --> 11 
11 --> 11 12 
12 --> 12 4 
13 --> 13 17 14 
14 --> 14 17 15 
15 --> 16 15 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%base_word_num_bits_buf_0_0 = alloca i32 1"   --->   Operation 18 'alloca' 'base_word_num_bits_buf_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%base_word_num_bits_buf_1_0 = alloca i32 1"   --->   Operation 19 'alloca' 'base_word_num_bits_buf_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%base_word_num_bits_buf_2_0 = alloca i32 1"   --->   Operation 20 'alloca' 'base_word_num_bits_buf_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%base_word_num_bits_buf_3_0 = alloca i32 1"   --->   Operation 21 'alloca' 'base_word_num_bits_buf_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%exponent_word_num_bits9_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %exponent_word_num_bits9"   --->   Operation 22 'read' 'exponent_word_num_bits9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%exponent_word_num_bits8_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %exponent_word_num_bits8"   --->   Operation 23 'read' 'exponent_word_num_bits8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%exponent_word_num_bits7_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %exponent_word_num_bits7"   --->   Operation 24 'read' 'exponent_word_num_bits7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%exponent_word_num_bits_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %exponent_word_num_bits"   --->   Operation 25 'read' 'exponent_word_num_bits_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%base_word_num_bits6_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %base_word_num_bits6"   --->   Operation 26 'read' 'base_word_num_bits6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%base_word_num_bits5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %base_word_num_bits5"   --->   Operation 27 'read' 'base_word_num_bits5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%base_word_num_bits4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %base_word_num_bits4"   --->   Operation 28 'read' 'base_word_num_bits4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%base_word_num_bits_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %base_word_num_bits"   --->   Operation 29 'read' 'base_word_num_bits_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read316 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read3"   --->   Operation 30 'read' 'p_read316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read215 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read2"   --->   Operation 31 'read' 'p_read215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read114 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read1"   --->   Operation 32 'read' 'p_read114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read13 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read"   --->   Operation 33 'read' 'p_read13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%s = trunc i64 %exponent_word_num_bits_read"   --->   Operation 34 'trunc' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.46ns)   --->   "%br_ln0 = br void %byval.copy"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.08>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%invdar_t = phi i2 0, void %memset.loop65, i2 %indvarinc, void %byval.copy"   --->   Operation 36 'phi' 'invdar_t' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.62ns)   --->   "%indvarinc = add i2 %invdar_t, i2 1"   --->   Operation 37 'add' 'indvarinc' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%base_word_num_bits_buf_0_0_load = load i64 %base_word_num_bits_buf_0_0"   --->   Operation 38 'load' 'base_word_num_bits_buf_0_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%base_word_num_bits_buf_1_0_load = load i64 %base_word_num_bits_buf_1_0"   --->   Operation 39 'load' 'base_word_num_bits_buf_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%base_word_num_bits_buf_2_0_load = load i64 %base_word_num_bits_buf_2_0"   --->   Operation 40 'load' 'base_word_num_bits_buf_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%base_word_num_bits_buf_3_0_load = load i64 %base_word_num_bits_buf_3_0"   --->   Operation 41 'load' 'base_word_num_bits_buf_3_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.54ns)   --->   "%tmp = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %base_word_num_bits_read, i64 %base_word_num_bits4_read, i64 %base_word_num_bits5_read, i64 %base_word_num_bits6_read, i2 %invdar_t"   --->   Operation 42 'mux' 'tmp' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.54ns)   --->   "%base_word_num_bits_buf_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %tmp, i64 %base_word_num_bits_buf_0_0_load, i64 %base_word_num_bits_buf_0_0_load, i64 %base_word_num_bits_buf_0_0_load, i2 %invdar_t"   --->   Operation 43 'mux' 'base_word_num_bits_buf_0_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.54ns)   --->   "%base_word_num_bits_buf_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %base_word_num_bits_buf_1_0_load, i64 %tmp, i64 %base_word_num_bits_buf_1_0_load, i64 %base_word_num_bits_buf_1_0_load, i2 %invdar_t"   --->   Operation 44 'mux' 'base_word_num_bits_buf_1_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.54ns)   --->   "%base_word_num_bits_buf_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %base_word_num_bits_buf_2_0_load, i64 %base_word_num_bits_buf_2_0_load, i64 %tmp, i64 %base_word_num_bits_buf_2_0_load, i2 %invdar_t"   --->   Operation 45 'mux' 'base_word_num_bits_buf_2_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.54ns)   --->   "%base_word_num_bits_buf_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %base_word_num_bits_buf_3_0_load, i64 %base_word_num_bits_buf_3_0_load, i64 %base_word_num_bits_buf_3_0_load, i64 %tmp, i2 %invdar_t"   --->   Operation 46 'mux' 'base_word_num_bits_buf_3_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.39ns)   --->   "%empty = icmp_eq  i2 %invdar_t, i2 3"   --->   Operation 47 'icmp' 'empty' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%empty_243 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 48 'speclooptripcount' 'empty_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 %base_word_num_bits_buf_3_1, i64 %base_word_num_bits_buf_3_0"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 %base_word_num_bits_buf_2_1, i64 %base_word_num_bits_buf_2_0"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 %base_word_num_bits_buf_1_1, i64 %base_word_num_bits_buf_1_0"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 %base_word_num_bits_buf_0_1, i64 %base_word_num_bits_buf_0_0"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %empty, void %byval.copy, void %memset.loop651"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%r_word_num_bits_0 = alloca i64 1"   --->   Operation 54 'alloca' 'r_word_num_bits_0' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%r_word_num_bits_1 = alloca i64 1"   --->   Operation 55 'alloca' 'r_word_num_bits_1' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%r_word_num_bits_2 = alloca i64 1"   --->   Operation 56 'alloca' 'r_word_num_bits_2' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%r_word_num_bits_3 = alloca i64 1"   --->   Operation 57 'alloca' 'r_word_num_bits_3' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%result_word_num_bits_0 = alloca i64 1"   --->   Operation 58 'alloca' 'result_word_num_bits_0' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%result_word_num_bits_1 = alloca i64 1"   --->   Operation 59 'alloca' 'result_word_num_bits_1' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%result_word_num_bits_2 = alloca i64 1"   --->   Operation 60 'alloca' 'result_word_num_bits_2' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%result_word_num_bits_3 = alloca i64 1"   --->   Operation 61 'alloca' 'result_word_num_bits_3' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%z_words_0 = alloca i64 1"   --->   Operation 62 'alloca' 'z_words_0' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%z_words_1 = alloca i64 1"   --->   Operation 63 'alloca' 'z_words_1' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%z_words_2 = alloca i64 1"   --->   Operation 64 'alloca' 'z_words_2' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%z_words_3 = alloca i64 1"   --->   Operation 65 'alloca' 'z_words_3' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 0, i64 %result_word_num_bits_1"   --->   Operation 66 'store' 'store_ln0' <Predicate = (empty)> <Delay = 0.46>
ST_2 : Operation 67 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 0, i64 %result_word_num_bits_2"   --->   Operation 67 'store' 'store_ln0' <Predicate = (empty)> <Delay = 0.46>
ST_2 : Operation 68 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 0, i64 %result_word_num_bits_3"   --->   Operation 68 'store' 'store_ln0' <Predicate = (empty)> <Delay = 0.46>
ST_2 : Operation 69 [1/1] (0.46ns)   --->   "%store_ln45 = store i64 1, i64 %result_word_num_bits_0" [./intx/intx.hpp:45]   --->   Operation 69 'store' 'store_ln45' <Predicate = (empty)> <Delay = 0.46>
ST_2 : Operation 70 [1/1] (0.46ns)   --->   "%br_ln82 = br void" [./intx/intx.hpp:82]   --->   Operation 70 'br' 'br_ln82' <Predicate = (empty)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%i = phi i3 0, void %memset.loop651, i3 %i_71, void %.split12"   --->   Operation 71 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%result = phi i1 1, void %memset.loop651, i1 %result_15, void %.split12"   --->   Operation 72 'phi' 'result' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.71ns)   --->   "%i_71 = add i3 %i, i3 1" [./intx/intx.hpp:82]   --->   Operation 73 'add' 'i_71' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.56ns)   --->   "%icmp_ln82 = icmp_eq  i3 %i, i3 4" [./intx/intx.hpp:82]   --->   Operation 74 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%empty_244 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 75 'speclooptripcount' 'empty_244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %.split12, void %_ZN4intxeqILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit" [./intx/intx.hpp:82]   --->   Operation 76 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i3 %i" [./intx/intx.hpp:50]   --->   Operation 77 'trunc' 'trunc_ln50' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.54ns)   --->   "%tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %base_word_num_bits_buf_0_1, i64 %base_word_num_bits_buf_1_1, i64 %base_word_num_bits_buf_2_1, i64 %base_word_num_bits_buf_3_1, i2 %trunc_ln50" [./intx/intx.hpp:83]   --->   Operation 78 'mux' 'tmp_s' <Predicate = (!icmp_ln82)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83)   --->   "%tmp_22 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 2, i64 0, i64 0, i64 0, i2 %trunc_ln50" [./intx/intx.hpp:83]   --->   Operation 79 'mux' 'tmp_22' <Predicate = (!icmp_ln82)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (1.14ns) (out node of the LUT)   --->   "%icmp_ln83 = icmp_eq  i64 %tmp_s, i64 %tmp_22" [./intx/intx.hpp:83]   --->   Operation 80 'icmp' 'icmp_ln83' <Predicate = (!icmp_ln82)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.14ns)   --->   "%result_15 = and i1 %icmp_ln83, i1 %result" [./intx/intx.hpp:83]   --->   Operation 81 'and' 'result_15' <Predicate = (!icmp_ln82)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 82 'br' 'br_ln0' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln425 = br i1 %result, void %memset.loop57.preheader, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.preheader" [./intx/intx.hpp:425]   --->   Operation 83 'br' 'br_ln425' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%result_word_num_bits_0_load = alloca i32 1"   --->   Operation 84 'alloca' 'result_word_num_bits_0_load' <Predicate = (icmp_ln82 & !result)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%result_word_num_bits_1_load = alloca i32 1"   --->   Operation 85 'alloca' 'result_word_num_bits_1_load' <Predicate = (icmp_ln82 & !result)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%result_word_num_bits_2_load = alloca i32 1"   --->   Operation 86 'alloca' 'result_word_num_bits_2_load' <Predicate = (icmp_ln82 & !result)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%result_word_num_bits_3_load = alloca i32 1"   --->   Operation 87 'alloca' 'result_word_num_bits_3_load' <Predicate = (icmp_ln82 & !result)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.46ns)   --->   "%store_ln82 = store i64 0, i64 %result_word_num_bits_3_load" [./intx/intx.hpp:82]   --->   Operation 88 'store' 'store_ln82' <Predicate = (icmp_ln82 & !result)> <Delay = 0.46>
ST_3 : Operation 89 [1/1] (0.46ns)   --->   "%store_ln82 = store i64 0, i64 %result_word_num_bits_2_load" [./intx/intx.hpp:82]   --->   Operation 89 'store' 'store_ln82' <Predicate = (icmp_ln82 & !result)> <Delay = 0.46>
ST_3 : Operation 90 [1/1] (0.46ns)   --->   "%store_ln82 = store i64 0, i64 %result_word_num_bits_1_load" [./intx/intx.hpp:82]   --->   Operation 90 'store' 'store_ln82' <Predicate = (icmp_ln82 & !result)> <Delay = 0.46>
ST_3 : Operation 91 [1/1] (0.46ns)   --->   "%store_ln82 = store i64 1, i64 %result_word_num_bits_0_load" [./intx/intx.hpp:82]   --->   Operation 91 'store' 'store_ln82' <Predicate = (icmp_ln82 & !result)> <Delay = 0.46>
ST_3 : Operation 92 [1/1] (0.46ns)   --->   "%br_ln82 = br void %memset.loop57" [./intx/intx.hpp:82]   --->   Operation 92 'br' 'br_ln82' <Predicate = (icmp_ln82 & !result)> <Delay = 0.46>
ST_3 : Operation 93 [1/1] (0.46ns)   --->   "%br_ln211 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i" [./intx/int128.hpp:211]   --->   Operation 93 'br' 'br_ln211' <Predicate = (icmp_ln82 & result)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 0.46>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%base_word_num_bits_buf_3_2 = phi i64 %base_word_num_bits_buf_3_ret, void %_ZN4intxrSILj256EivEERNS_4uintIXT_EEES3_RKT0_.exit, i64 %base_word_num_bits_buf_3_1, void %memset.loop57.preheader" [./intx/intx.hpp:432]   --->   Operation 94 'phi' 'base_word_num_bits_buf_3_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%base_word_num_bits_buf_2_2 = phi i64 %base_word_num_bits_buf_2_ret, void %_ZN4intxrSILj256EivEERNS_4uintIXT_EEES3_RKT0_.exit, i64 %base_word_num_bits_buf_2_1, void %memset.loop57.preheader" [./intx/intx.hpp:432]   --->   Operation 95 'phi' 'base_word_num_bits_buf_2_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%base_word_num_bits_buf_1_2 = phi i64 %base_word_num_bits_buf_1_ret, void %_ZN4intxrSILj256EivEERNS_4uintIXT_EEES3_RKT0_.exit, i64 %base_word_num_bits_buf_1_1, void %memset.loop57.preheader" [./intx/intx.hpp:432]   --->   Operation 96 'phi' 'base_word_num_bits_buf_1_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%base_word_num_bits_buf_0_2 = phi i64 %base_word_num_bits_buf_0_ret, void %_ZN4intxrSILj256EivEERNS_4uintIXT_EEES3_RKT0_.exit, i64 %base_word_num_bits_buf_0_1, void %memset.loop57.preheader" [./intx/intx.hpp:432]   --->   Operation 97 'phi' 'base_word_num_bits_buf_0_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%exponent_word_num_bits_buf_0 = phi i64 %r_word_num_bits_0_load, void %_ZN4intxrSILj256EivEERNS_4uintIXT_EEES3_RKT0_.exit, i64 %exponent_word_num_bits_read, void %memset.loop57.preheader" [./intx/intx.hpp:892]   --->   Operation 98 'phi' 'exponent_word_num_bits_buf_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%exponent_word_num_bits7_buf_0 = phi i64 %r_word_num_bits_1_load, void %_ZN4intxrSILj256EivEERNS_4uintIXT_EEES3_RKT0_.exit, i64 %exponent_word_num_bits7_read, void %memset.loop57.preheader" [./intx/intx.hpp:892]   --->   Operation 99 'phi' 'exponent_word_num_bits7_buf_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%exponent_word_num_bits8_buf_0 = phi i64 %r_word_num_bits_2_load, void %_ZN4intxrSILj256EivEERNS_4uintIXT_EEES3_RKT0_.exit, i64 %exponent_word_num_bits8_read, void %memset.loop57.preheader" [./intx/intx.hpp:892]   --->   Operation 100 'phi' 'exponent_word_num_bits8_buf_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%exponent_word_num_bits9_buf_0 = phi i64 %r_word_num_bits_3_load, void %_ZN4intxrSILj256EivEERNS_4uintIXT_EEES3_RKT0_.exit, i64 %exponent_word_num_bits9_read, void %memset.loop57.preheader" [./intx/intx.hpp:892]   --->   Operation 101 'phi' 'exponent_word_num_bits9_buf_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%result_word_num_bits_0_load_2 = load i64 %result_word_num_bits_0_load"   --->   Operation 102 'load' 'result_word_num_bits_0_load_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%result_word_num_bits_1_load_2 = load i64 %result_word_num_bits_1_load"   --->   Operation 103 'load' 'result_word_num_bits_1_load_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%result_word_num_bits_2_load_2 = load i64 %result_word_num_bits_2_load"   --->   Operation 104 'load' 'result_word_num_bits_2_load_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%result_word_num_bits_3_load_2 = load i64 %result_word_num_bits_3_load"   --->   Operation 105 'load' 'result_word_num_bits_3_load_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.46ns)   --->   "%br_ln82 = br void" [./intx/intx.hpp:82]   --->   Operation 106 'br' 'br_ln82' <Predicate = true> <Delay = 0.46>

State 5 <SV = 4> <Delay = 1.83>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%i_74 = phi i3 0, void %memset.loop57, i3 %i_75, void %.split4"   --->   Operation 107 'phi' 'i_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%result_16 = phi i1 1, void %memset.loop57, i1 %result_17, void %.split4"   --->   Operation 108 'phi' 'result_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.71ns)   --->   "%i_75 = add i3 %i_74, i3 1" [./intx/intx.hpp:82]   --->   Operation 109 'add' 'i_75' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.56ns)   --->   "%icmp_ln82_2 = icmp_eq  i3 %i_74, i3 4" [./intx/intx.hpp:82]   --->   Operation 110 'icmp' 'icmp_ln82_2' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%empty_248 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 111 'speclooptripcount' 'empty_248' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82_2, void %.split4, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit" [./intx/intx.hpp:82]   --->   Operation 112 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln50_28 = trunc i3 %i_74" [./intx/intx.hpp:50]   --->   Operation 113 'trunc' 'trunc_ln50_28' <Predicate = (!icmp_ln82_2)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.54ns)   --->   "%tmp_25 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %exponent_word_num_bits_buf_0, i64 %exponent_word_num_bits7_buf_0, i64 %exponent_word_num_bits8_buf_0, i64 %exponent_word_num_bits9_buf_0, i2 %trunc_ln50_28" [./intx/intx.hpp:83]   --->   Operation 114 'mux' 'tmp_25' <Predicate = (!icmp_ln82_2)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_2)   --->   "%tmp_26 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 0, i64 0, i2 %trunc_ln50_28" [./intx/intx.hpp:83]   --->   Operation 115 'mux' 'tmp_26' <Predicate = (!icmp_ln82_2)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (1.14ns) (out node of the LUT)   --->   "%icmp_ln83_2 = icmp_eq  i64 %tmp_25, i64 %tmp_26" [./intx/intx.hpp:83]   --->   Operation 116 'icmp' 'icmp_ln83_2' <Predicate = (!icmp_ln82_2)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.14ns)   --->   "%result_17 = and i1 %icmp_ln83_2, i1 %result_16" [./intx/intx.hpp:83]   --->   Operation 117 'and' 'result_17' <Predicate = (!icmp_ln82_2)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 118 'br' 'br_ln0' <Predicate = (!icmp_ln82_2)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln428 = br i1 %result_16, void %memset.loop55.preheader, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit" [./intx/intx.hpp:428]   --->   Operation 119 'br' 'br_ln428' <Predicate = (icmp_ln82_2)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.46ns)   --->   "%br_ln29 = br void %memset.loop55" [./intx/intx.hpp:29]   --->   Operation 120 'br' 'br_ln29' <Predicate = (icmp_ln82_2 & !result_16)> <Delay = 0.46>
ST_5 : Operation 121 [1/1] (0.54ns)   --->   "%br_ln0 = br void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit"   --->   Operation 121 'br' 'br_ln0' <Predicate = (icmp_ln82_2 & result_16)> <Delay = 0.54>

State 6 <SV = 5> <Delay = 0.72>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%phi_ln29_11 = phi i2 %add_ln29_18, void, i2 0, void %memset.loop55.preheader" [./intx/intx.hpp:29]   --->   Operation 122 'phi' 'phi_ln29_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.62ns)   --->   "%add_ln29_18 = add i2 %phi_ln29_11, i2 1" [./intx/intx.hpp:29]   --->   Operation 123 'add' 'add_ln29_18' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.72ns)   --->   "%switch_ln29 = switch i2 %phi_ln29_11, void %branch19, i2 0, void %branch16, i2 1, void %branch17, i2 2, void %branch18" [./intx/intx.hpp:29]   --->   Operation 124 'switch' 'switch_ln29' <Predicate = true> <Delay = 0.72>
ST_6 : Operation 125 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 0, i64 %z_words_2" [./intx/intx.hpp:29]   --->   Operation 125 'store' 'store_ln29' <Predicate = (phi_ln29_11 == 2)> <Delay = 0.46>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln29 = br void" [./intx/intx.hpp:29]   --->   Operation 126 'br' 'br_ln29' <Predicate = (phi_ln29_11 == 2)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 0, i64 %z_words_1" [./intx/intx.hpp:29]   --->   Operation 127 'store' 'store_ln29' <Predicate = (phi_ln29_11 == 1)> <Delay = 0.46>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln29 = br void" [./intx/intx.hpp:29]   --->   Operation 128 'br' 'br_ln29' <Predicate = (phi_ln29_11 == 1)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 0, i64 %z_words_0" [./intx/intx.hpp:29]   --->   Operation 129 'store' 'store_ln29' <Predicate = (phi_ln29_11 == 0)> <Delay = 0.46>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln29 = br void" [./intx/intx.hpp:29]   --->   Operation 130 'br' 'br_ln29' <Predicate = (phi_ln29_11 == 0)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 0, i64 %z_words_3" [./intx/intx.hpp:29]   --->   Operation 131 'store' 'store_ln29' <Predicate = (phi_ln29_11 == 3)> <Delay = 0.46>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln29 = br void" [./intx/intx.hpp:29]   --->   Operation 132 'br' 'br_ln29' <Predicate = (phi_ln29_11 == 3)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.39ns)   --->   "%icmp_ln29_27 = icmp_eq  i2 %phi_ln29_11, i2 3" [./intx/intx.hpp:29]   --->   Operation 133 'icmp' 'icmp_ln29_27' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%empty_249 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 134 'speclooptripcount' 'empty_249' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_27, void %memset.loop55, void %_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.preheader" [./intx/intx.hpp:29]   --->   Operation 135 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.46ns)   --->   "%br_ln219 = br void %_ZN4intx4uintILj256EEC2Ev.98.exit.i.i" [./intx/intx.hpp:219]   --->   Operation 136 'br' 'br_ln219' <Predicate = (icmp_ln29_27)> <Delay = 0.46>

State 7 <SV = 6> <Delay = 1.54>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%i_78 = phi i3 %i_81, void %.split6196, i3 0, void %_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.preheader"   --->   Operation 137 'phi' 'i_78' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.71ns)   --->   "%i_81 = add i3 %i_78, i3 1" [./intx/intx.hpp:219]   --->   Operation 138 'add' 'i_81' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.56ns)   --->   "%icmp_ln219 = icmp_eq  i3 %i_78, i3 4" [./intx/intx.hpp:219]   --->   Operation 139 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%empty_250 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 140 'speclooptripcount' 'empty_250' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln219 = br i1 %icmp_ln219, void %.split6, void %memset.loop" [./intx/intx.hpp:219]   --->   Operation 141 'br' 'br_ln219' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln50_30 = trunc i3 %i_78" [./intx/intx.hpp:50]   --->   Operation 142 'trunc' 'trunc_ln50_30' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.54ns)   --->   "%tmp_29 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %exponent_word_num_bits_buf_0, i64 %exponent_word_num_bits7_buf_0, i64 %exponent_word_num_bits8_buf_0, i64 %exponent_word_num_bits9_buf_0, i2 %trunc_ln50_30" [./intx/intx.hpp:220]   --->   Operation 143 'mux' 'tmp_29' <Predicate = (!icmp_ln219)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node z_words_0_4)   --->   "%tmp_30 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 1, i64 0, i64 0, i64 0, i2 %trunc_ln50_30" [./intx/intx.hpp:220]   --->   Operation 144 'mux' 'tmp_30' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (0.54ns) (out node of the LUT)   --->   "%z_words_0_4 = and i64 %tmp_30, i64 %tmp_29" [./intx/intx.hpp:220]   --->   Operation 145 'and' 'z_words_0_4' <Predicate = (!icmp_ln219)> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.72ns)   --->   "%switch_ln220 = switch i2 %trunc_ln50_30, void %branch15, i2 0, void %branch12, i2 1, void %branch13, i2 2, void %branch14" [./intx/intx.hpp:220]   --->   Operation 146 'switch' 'switch_ln220' <Predicate = (!icmp_ln219)> <Delay = 0.72>
ST_7 : Operation 147 [1/1] (0.46ns)   --->   "%store_ln220 = store i64 %z_words_0_4, i64 %z_words_2" [./intx/intx.hpp:220]   --->   Operation 147 'store' 'store_ln220' <Predicate = (!icmp_ln219 & trunc_ln50_30 == 2)> <Delay = 0.46>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln220 = br void %.split6196" [./intx/intx.hpp:220]   --->   Operation 148 'br' 'br_ln220' <Predicate = (!icmp_ln219 & trunc_ln50_30 == 2)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.46ns)   --->   "%store_ln220 = store i64 %z_words_0_4, i64 %z_words_1" [./intx/intx.hpp:220]   --->   Operation 149 'store' 'store_ln220' <Predicate = (!icmp_ln219 & trunc_ln50_30 == 1)> <Delay = 0.46>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln220 = br void %.split6196" [./intx/intx.hpp:220]   --->   Operation 150 'br' 'br_ln220' <Predicate = (!icmp_ln219 & trunc_ln50_30 == 1)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.46ns)   --->   "%store_ln220 = store i64 %z_words_0_4, i64 %z_words_0" [./intx/intx.hpp:220]   --->   Operation 151 'store' 'store_ln220' <Predicate = (!icmp_ln219 & trunc_ln50_30 == 0)> <Delay = 0.46>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln220 = br void %.split6196" [./intx/intx.hpp:220]   --->   Operation 152 'br' 'br_ln220' <Predicate = (!icmp_ln219 & trunc_ln50_30 == 0)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.46ns)   --->   "%store_ln220 = store i64 %z_words_0_4, i64 %z_words_3" [./intx/intx.hpp:220]   --->   Operation 153 'store' 'store_ln220' <Predicate = (!icmp_ln219 & trunc_ln50_30 == 3)> <Delay = 0.46>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln220 = br void %.split6196" [./intx/intx.hpp:220]   --->   Operation 154 'br' 'br_ln220' <Predicate = (!icmp_ln219 & trunc_ln50_30 == 3)> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.98.exit.i.i"   --->   Operation 155 'br' 'br_ln0' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%z_words_0_load = load i64 %z_words_0" [./intx/intx.hpp:83]   --->   Operation 156 'load' 'z_words_0_load' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%z_words_1_load = load i64 %z_words_1" [./intx/intx.hpp:83]   --->   Operation 157 'load' 'z_words_1_load' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%z_words_2_load = load i64 %z_words_2" [./intx/intx.hpp:83]   --->   Operation 158 'load' 'z_words_2_load' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%z_words_3_load = load i64 %z_words_3" [./intx/intx.hpp:83]   --->   Operation 159 'load' 'z_words_3_load' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.46ns)   --->   "%br_ln82 = br void" [./intx/intx.hpp:82]   --->   Operation 160 'br' 'br_ln82' <Predicate = (icmp_ln219)> <Delay = 0.46>

State 8 <SV = 7> <Delay = 1.83>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%i_79 = phi i3 0, void %memset.loop, i3 %i_80, void %.split8"   --->   Operation 161 'phi' 'i_79' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%result_18 = phi i1 1, void %memset.loop, i1 %result_19, void %.split8"   --->   Operation 162 'phi' 'result_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.71ns)   --->   "%i_80 = add i3 %i_79, i3 1" [./intx/intx.hpp:82]   --->   Operation 163 'add' 'i_80' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.56ns)   --->   "%icmp_ln82_3 = icmp_eq  i3 %i_79, i3 4" [./intx/intx.hpp:82]   --->   Operation 164 'icmp' 'icmp_ln82_3' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%empty_251 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 165 'speclooptripcount' 'empty_251' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82_3, void %.split8, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.101.exit" [./intx/intx.hpp:82]   --->   Operation 166 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln50_31 = trunc i3 %i_79" [./intx/intx.hpp:50]   --->   Operation 167 'trunc' 'trunc_ln50_31' <Predicate = (!icmp_ln82_3)> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.54ns)   --->   "%tmp_31 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_words_0_load, i64 %z_words_1_load, i64 %z_words_2_load, i64 %z_words_3_load, i2 %trunc_ln50_31" [./intx/intx.hpp:83]   --->   Operation 168 'mux' 'tmp_31' <Predicate = (!icmp_ln82_3)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln83_3)   --->   "%tmp_32 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 0, i64 0, i2 %trunc_ln50_31" [./intx/intx.hpp:83]   --->   Operation 169 'mux' 'tmp_32' <Predicate = (!icmp_ln82_3)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (1.14ns) (out node of the LUT)   --->   "%icmp_ln83_3 = icmp_eq  i64 %tmp_31, i64 %tmp_32" [./intx/intx.hpp:83]   --->   Operation 170 'icmp' 'icmp_ln83_3' <Predicate = (!icmp_ln82_3)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.14ns)   --->   "%result_19 = and i1 %icmp_ln83_3, i1 %result_18" [./intx/intx.hpp:83]   --->   Operation 171 'and' 'result_19' <Predicate = (!icmp_ln82_3)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 172 'br' 'br_ln0' <Predicate = (!icmp_ln82_3)> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln430 = br i1 %result_18, void, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.101.exit._crit_edge" [./intx/intx.hpp:430]   --->   Operation 173 'br' 'br_ln430' <Predicate = (icmp_ln82_3)> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%result_word_num_bits_0_load_1 = load i64 %result_word_num_bits_0" [./intx/intx.hpp:431]   --->   Operation 174 'load' 'result_word_num_bits_0_load_1' <Predicate = (icmp_ln82_3 & !result_18)> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%result_word_num_bits_1_load_1 = load i64 %result_word_num_bits_1" [./intx/intx.hpp:431]   --->   Operation 175 'load' 'result_word_num_bits_1_load_1' <Predicate = (icmp_ln82_3 & !result_18)> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%result_word_num_bits_2_load_1 = load i64 %result_word_num_bits_2" [./intx/intx.hpp:431]   --->   Operation 176 'load' 'result_word_num_bits_2_load_1' <Predicate = (icmp_ln82_3 & !result_18)> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%result_word_num_bits_3_load_1 = load i64 %result_word_num_bits_3" [./intx/intx.hpp:431]   --->   Operation 177 'load' 'result_word_num_bits_3_load_1' <Predicate = (icmp_ln82_3 & !result_18)> <Delay = 0.00>
ST_8 : Operation 178 [2/2] (0.00ns)   --->   "%call_ret4 = call i256 @operator*=<256u, uint<256u>, void>, i64 %result_word_num_bits_0_load_1, i64 %result_word_num_bits_1_load_1, i64 %result_word_num_bits_2_load_1, i64 %result_word_num_bits_3_load_1, i64 %base_word_num_bits_buf_0_2, i64 %base_word_num_bits_buf_1_2, i64 %base_word_num_bits_buf_2_2, i64 %base_word_num_bits_buf_3_2" [./intx/intx.hpp:431]   --->   Operation 178 'call' 'call_ret4' <Predicate = (icmp_ln82_3 & !result_18)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.46>
ST_9 : Operation 179 [1/2] (0.00ns)   --->   "%call_ret4 = call i256 @operator*=<256u, uint<256u>, void>, i64 %result_word_num_bits_0_load_1, i64 %result_word_num_bits_1_load_1, i64 %result_word_num_bits_2_load_1, i64 %result_word_num_bits_3_load_1, i64 %base_word_num_bits_buf_0_2, i64 %base_word_num_bits_buf_1_2, i64 %base_word_num_bits_buf_2_2, i64 %base_word_num_bits_buf_3_2" [./intx/intx.hpp:431]   --->   Operation 179 'call' 'call_ret4' <Predicate = (!result_18)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%result_word_num_bits_0_ret = extractvalue i256 %call_ret4" [./intx/intx.hpp:431]   --->   Operation 180 'extractvalue' 'result_word_num_bits_0_ret' <Predicate = (!result_18)> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.46ns)   --->   "%store_ln431 = store i64 %result_word_num_bits_0_ret, i64 %result_word_num_bits_0" [./intx/intx.hpp:431]   --->   Operation 181 'store' 'store_ln431' <Predicate = (!result_18)> <Delay = 0.46>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%result_word_num_bits_1_ret = extractvalue i256 %call_ret4" [./intx/intx.hpp:431]   --->   Operation 182 'extractvalue' 'result_word_num_bits_1_ret' <Predicate = (!result_18)> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.46ns)   --->   "%store_ln431 = store i64 %result_word_num_bits_1_ret, i64 %result_word_num_bits_1" [./intx/intx.hpp:431]   --->   Operation 183 'store' 'store_ln431' <Predicate = (!result_18)> <Delay = 0.46>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%result_word_num_bits_2_ret = extractvalue i256 %call_ret4" [./intx/intx.hpp:431]   --->   Operation 184 'extractvalue' 'result_word_num_bits_2_ret' <Predicate = (!result_18)> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.46ns)   --->   "%store_ln431 = store i64 %result_word_num_bits_2_ret, i64 %result_word_num_bits_2" [./intx/intx.hpp:431]   --->   Operation 185 'store' 'store_ln431' <Predicate = (!result_18)> <Delay = 0.46>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%result_word_num_bits_3_ret = extractvalue i256 %call_ret4" [./intx/intx.hpp:431]   --->   Operation 186 'extractvalue' 'result_word_num_bits_3_ret' <Predicate = (!result_18)> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.46ns)   --->   "%store_ln431 = store i64 %result_word_num_bits_3_ret, i64 %result_word_num_bits_3" [./intx/intx.hpp:431]   --->   Operation 187 'store' 'store_ln431' <Predicate = (!result_18)> <Delay = 0.46>
ST_9 : Operation 188 [1/1] (0.46ns)   --->   "%store_ln431 = store i64 %result_word_num_bits_3_ret, i64 %result_word_num_bits_3_load" [./intx/intx.hpp:431]   --->   Operation 188 'store' 'store_ln431' <Predicate = (!result_18)> <Delay = 0.46>
ST_9 : Operation 189 [1/1] (0.46ns)   --->   "%store_ln431 = store i64 %result_word_num_bits_2_ret, i64 %result_word_num_bits_2_load" [./intx/intx.hpp:431]   --->   Operation 189 'store' 'store_ln431' <Predicate = (!result_18)> <Delay = 0.46>
ST_9 : Operation 190 [1/1] (0.46ns)   --->   "%store_ln431 = store i64 %result_word_num_bits_1_ret, i64 %result_word_num_bits_1_load" [./intx/intx.hpp:431]   --->   Operation 190 'store' 'store_ln431' <Predicate = (!result_18)> <Delay = 0.46>
ST_9 : Operation 191 [1/1] (0.46ns)   --->   "%store_ln431 = store i64 %result_word_num_bits_0_ret, i64 %result_word_num_bits_0_load" [./intx/intx.hpp:431]   --->   Operation 191 'store' 'store_ln431' <Predicate = (!result_18)> <Delay = 0.46>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln431 = br void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.101.exit._crit_edge" [./intx/intx.hpp:431]   --->   Operation 192 'br' 'br_ln431' <Predicate = (!result_18)> <Delay = 0.00>
ST_9 : Operation 193 [2/2] (0.00ns)   --->   "%call_ret = call i256 @operator*=<256u, uint<256u>, void>.1, i64 %base_word_num_bits_buf_0_2, i64 %base_word_num_bits_buf_1_2, i64 %base_word_num_bits_buf_2_2, i64 %base_word_num_bits_buf_3_2" [./intx/intx.hpp:432]   --->   Operation 193 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.46>
ST_10 : Operation 194 [1/2] (0.00ns)   --->   "%call_ret = call i256 @operator*=<256u, uint<256u>, void>.1, i64 %base_word_num_bits_buf_0_2, i64 %base_word_num_bits_buf_1_2, i64 %base_word_num_bits_buf_2_2, i64 %base_word_num_bits_buf_3_2" [./intx/intx.hpp:432]   --->   Operation 194 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%base_word_num_bits_buf_0_ret = extractvalue i256 %call_ret" [./intx/intx.hpp:432]   --->   Operation 195 'extractvalue' 'base_word_num_bits_buf_0_ret' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%base_word_num_bits_buf_1_ret = extractvalue i256 %call_ret" [./intx/intx.hpp:432]   --->   Operation 196 'extractvalue' 'base_word_num_bits_buf_1_ret' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%base_word_num_bits_buf_2_ret = extractvalue i256 %call_ret" [./intx/intx.hpp:432]   --->   Operation 197 'extractvalue' 'base_word_num_bits_buf_2_ret' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%base_word_num_bits_buf_3_ret = extractvalue i256 %call_ret" [./intx/intx.hpp:432]   --->   Operation 198 'extractvalue' 'base_word_num_bits_buf_3_ret' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.46ns)   --->   "%br_ln29 = br void" [./intx/intx.hpp:29]   --->   Operation 199 'br' 'br_ln29' <Predicate = true> <Delay = 0.46>

State 11 <SV = 10> <Delay = 0.72>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%phi_ln29_12 = phi i2 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.101.exit._crit_edge, i2 %add_ln29_19, void" [./intx/intx.hpp:29]   --->   Operation 200 'phi' 'phi_ln29_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (0.62ns)   --->   "%add_ln29_19 = add i2 %phi_ln29_12, i2 1" [./intx/intx.hpp:29]   --->   Operation 201 'add' 'add_ln29_19' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 202 [1/1] (0.72ns)   --->   "%switch_ln29 = switch i2 %phi_ln29_12, void %branch7, i2 0, void %branch4, i2 1, void %branch5, i2 2, void %branch6" [./intx/intx.hpp:29]   --->   Operation 202 'switch' 'switch_ln29' <Predicate = true> <Delay = 0.72>
ST_11 : Operation 203 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 0, i64 %r_word_num_bits_2" [./intx/intx.hpp:29]   --->   Operation 203 'store' 'store_ln29' <Predicate = (phi_ln29_12 == 2)> <Delay = 0.46>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln29 = br void" [./intx/intx.hpp:29]   --->   Operation 204 'br' 'br_ln29' <Predicate = (phi_ln29_12 == 2)> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 0, i64 %r_word_num_bits_1" [./intx/intx.hpp:29]   --->   Operation 205 'store' 'store_ln29' <Predicate = (phi_ln29_12 == 1)> <Delay = 0.46>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln29 = br void" [./intx/intx.hpp:29]   --->   Operation 206 'br' 'br_ln29' <Predicate = (phi_ln29_12 == 1)> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 0, i64 %r_word_num_bits_0" [./intx/intx.hpp:29]   --->   Operation 207 'store' 'store_ln29' <Predicate = (phi_ln29_12 == 0)> <Delay = 0.46>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln29 = br void" [./intx/intx.hpp:29]   --->   Operation 208 'br' 'br_ln29' <Predicate = (phi_ln29_12 == 0)> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 0, i64 %r_word_num_bits_3" [./intx/intx.hpp:29]   --->   Operation 209 'store' 'store_ln29' <Predicate = (phi_ln29_12 == 3)> <Delay = 0.46>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln29 = br void" [./intx/intx.hpp:29]   --->   Operation 210 'br' 'br_ln29' <Predicate = (phi_ln29_12 == 3)> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (0.39ns)   --->   "%icmp_ln29_28 = icmp_eq  i2 %phi_ln29_12, i2 3" [./intx/intx.hpp:29]   --->   Operation 211 'icmp' 'icmp_ln29_28' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%empty_252 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 212 'speclooptripcount' 'empty_252' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_28, void, void %.lr.ph.i.i.i.preheader" [./intx/intx.hpp:29]   --->   Operation 213 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (0.46ns)   --->   "%br_ln272 = br void %.lr.ph.i.i.i" [./intx/intx.hpp:272]   --->   Operation 214 'br' 'br_ln272' <Predicate = (icmp_ln29_28)> <Delay = 0.46>

State 12 <SV = 11> <Delay = 1.15>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%i_82 = phi i3 %i_83, void %.split1040, i3 0, void %.lr.ph.i.i.i.preheader"   --->   Operation 215 'phi' 'i_82' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%carry_4 = phi i64 %carry_5, void %.split1040, i64 0, void %.lr.ph.i.i.i.preheader"   --->   Operation 216 'phi' 'carry_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.71ns)   --->   "%i_83 = add i3 %i_82, i3 1" [./intx/intx.hpp:272]   --->   Operation 217 'add' 'i_83' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 218 [1/1] (0.56ns)   --->   "%icmp_ln272 = icmp_eq  i3 %i_82, i3 4" [./intx/intx.hpp:272]   --->   Operation 218 'icmp' 'icmp_ln272' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "%empty_253 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 219 'speclooptripcount' 'empty_253' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln272 = br i1 %icmp_ln272, void %.split10, void %_ZN4intxrSILj256EivEERNS_4uintIXT_EEES3_RKT0_.exit" [./intx/intx.hpp:272]   --->   Operation 220 'br' 'br_ln272' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln274 = trunc i3 %i_82" [./intx/intx.hpp:274]   --->   Operation 221 'trunc' 'trunc_ln274' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_12 : Operation 222 [1/1] (0.14ns)   --->   "%xor_ln50 = xor i2 %trunc_ln274, i2 3" [./intx/intx.hpp:50]   --->   Operation 222 'xor' 'xor_ln50' <Predicate = (!icmp_ln272)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 223 [1/1] (0.54ns)   --->   "%tmp_33 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %exponent_word_num_bits_buf_0, i64 %exponent_word_num_bits7_buf_0, i64 %exponent_word_num_bits8_buf_0, i64 %exponent_word_num_bits9_buf_0, i2 %xor_ln50" [./intx/intx.hpp:274]   --->   Operation 223 'mux' 'tmp_33' <Predicate = (!icmp_ln272)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %tmp_33, i32 1, i32 63" [./intx/intx.hpp:274]   --->   Operation 224 'partselect' 'lshr_ln' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_12 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %carry_4, i32 63" [./intx/intx.hpp:274]   --->   Operation 225 'bitselect' 'tmp_218' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %tmp_218, i63 %lshr_ln" [./intx/intx.hpp:274]   --->   Operation 226 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.72ns)   --->   "%switch_ln274 = switch i2 %xor_ln50, void %branch11, i2 0, void %branch8, i2 1, void %branch9, i2 2, void %branch10" [./intx/intx.hpp:274]   --->   Operation 227 'switch' 'switch_ln274' <Predicate = (!icmp_ln272)> <Delay = 0.72>
ST_12 : Operation 228 [1/1] (0.46ns)   --->   "%store_ln274 = store i64 %or_ln1, i64 %r_word_num_bits_2" [./intx/intx.hpp:274]   --->   Operation 228 'store' 'store_ln274' <Predicate = (!icmp_ln272 & xor_ln50 == 2)> <Delay = 0.46>
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln274 = br void %.split1040" [./intx/intx.hpp:274]   --->   Operation 229 'br' 'br_ln274' <Predicate = (!icmp_ln272 & xor_ln50 == 2)> <Delay = 0.00>
ST_12 : Operation 230 [1/1] (0.46ns)   --->   "%store_ln274 = store i64 %or_ln1, i64 %r_word_num_bits_1" [./intx/intx.hpp:274]   --->   Operation 230 'store' 'store_ln274' <Predicate = (!icmp_ln272 & xor_ln50 == 1)> <Delay = 0.46>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln274 = br void %.split1040" [./intx/intx.hpp:274]   --->   Operation 231 'br' 'br_ln274' <Predicate = (!icmp_ln272 & xor_ln50 == 1)> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (0.46ns)   --->   "%store_ln274 = store i64 %or_ln1, i64 %r_word_num_bits_0" [./intx/intx.hpp:274]   --->   Operation 232 'store' 'store_ln274' <Predicate = (!icmp_ln272 & xor_ln50 == 0)> <Delay = 0.46>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln274 = br void %.split1040" [./intx/intx.hpp:274]   --->   Operation 233 'br' 'br_ln274' <Predicate = (!icmp_ln272 & xor_ln50 == 0)> <Delay = 0.00>
ST_12 : Operation 234 [1/1] (0.46ns)   --->   "%store_ln274 = store i64 %or_ln1, i64 %r_word_num_bits_3" [./intx/intx.hpp:274]   --->   Operation 234 'store' 'store_ln274' <Predicate = (!icmp_ln272 & xor_ln50 == 3)> <Delay = 0.46>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln274 = br void %.split1040" [./intx/intx.hpp:274]   --->   Operation 235 'br' 'br_ln274' <Predicate = (!icmp_ln272 & xor_ln50 == 3)> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%carry_5 = shl i64 %tmp_33, i64 63" [./intx/intx.hpp:275]   --->   Operation 236 'shl' 'carry_5' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph.i.i.i"   --->   Operation 237 'br' 'br_ln0' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "%r_word_num_bits_0_load = load i64 %r_word_num_bits_0" [./intx/intx.hpp:892]   --->   Operation 238 'load' 'r_word_num_bits_0_load' <Predicate = (icmp_ln272)> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "%r_word_num_bits_1_load = load i64 %r_word_num_bits_1" [./intx/intx.hpp:892]   --->   Operation 239 'load' 'r_word_num_bits_1_load' <Predicate = (icmp_ln272)> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%r_word_num_bits_2_load = load i64 %r_word_num_bits_2" [./intx/intx.hpp:892]   --->   Operation 240 'load' 'r_word_num_bits_2_load' <Predicate = (icmp_ln272)> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "%r_word_num_bits_3_load = load i64 %r_word_num_bits_3" [./intx/intx.hpp:892]   --->   Operation 241 'load' 'r_word_num_bits_3_load' <Predicate = (icmp_ln272)> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln428 = br void %memset.loop57" [./intx/intx.hpp:428]   --->   Operation 242 'br' 'br_ln428' <Predicate = (icmp_ln272)> <Delay = 0.00>

State 13 <SV = 3> <Delay = 3.19>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%i_72 = phi i3 %i_73, void %.split2, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.preheader"   --->   Operation 243 'phi' 'i_72' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 244 [1/1] (0.00ns)   --->   "%k = phi i1 %k_19, void %.split2, i1 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.preheader"   --->   Operation 244 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 245 [1/1] (0.71ns)   --->   "%i_73 = add i3 %i_72, i3 1" [./intx/int128.hpp:211]   --->   Operation 245 'add' 'i_73' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 246 [1/1] (0.56ns)   --->   "%icmp_ln211 = icmp_eq  i3 %i_72, i3 4" [./intx/int128.hpp:211]   --->   Operation 246 'icmp' 'icmp_ln211' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 247 [1/1] (0.00ns)   --->   "%empty_245 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 247 'speclooptripcount' 'empty_245' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln211 = br i1 %icmp_ln211, void %.split2, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i" [./intx/int128.hpp:211]   --->   Operation 248 'br' 'br_ln211' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln50_27 = trunc i3 %i_72" [./intx/intx.hpp:50]   --->   Operation 249 'trunc' 'trunc_ln50_27' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_13 : Operation 250 [1/1] (0.54ns)   --->   "%tmp_23 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %exponent_word_num_bits_read, i64 %exponent_word_num_bits7_read, i64 %exponent_word_num_bits8_read, i64 %exponent_word_num_bits9_read, i2 %trunc_ln50_27" [./intx/int128.hpp:213]   --->   Operation 250 'mux' 'tmp_23' <Predicate = (!icmp_ln211)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 251 [1/1] (0.54ns)   --->   "%tmp_24 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 256, i64 0, i64 0, i64 0, i2 %trunc_ln50_27" [./intx/int128.hpp:213]   --->   Operation 251 'mux' 'tmp_24' <Predicate = (!icmp_ln211)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 252 [1/1] (1.36ns)   --->   "%sub_ln213 = sub i64 %tmp_23, i64 %tmp_24" [./intx/int128.hpp:213]   --->   Operation 252 'sub' 'sub_ln213' <Predicate = (!icmp_ln211)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 253 [1/1] (1.14ns)   --->   "%k1 = icmp_ult  i64 %tmp_23, i64 %tmp_24" [./intx/int128.hpp:214]   --->   Operation 253 'icmp' 'k1' <Predicate = (!icmp_ln211)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i1 %k" [./intx/int128.hpp:215]   --->   Operation 254 'zext' 'zext_ln215' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_13 : Operation 255 [1/1] (1.14ns)   --->   "%k2 = icmp_ult  i64 %sub_ln213, i64 %zext_ln215" [./intx/int128.hpp:215]   --->   Operation 255 'icmp' 'k2' <Predicate = (!icmp_ln211)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 256 [1/1] (0.14ns)   --->   "%k_19 = or i1 %k1, i1 %k2" [./intx/int128.hpp:217]   --->   Operation 256 'or' 'k_19' <Predicate = (!icmp_ln211)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i"   --->   Operation 257 'br' 'br_ln0' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_13 : Operation 258 [1/1] (0.54ns)   --->   "%br_ln285 = br i1 %k, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit, void %branch4248.preheader" [./intx/intx.hpp:285]   --->   Operation 258 'br' 'br_ln285' <Predicate = (icmp_ln211)> <Delay = 0.54>
ST_13 : Operation 259 [1/1] (0.00ns)   --->   "%agg_result_word_num_bits3_0 = alloca i32 1"   --->   Operation 259 'alloca' 'agg_result_word_num_bits3_0' <Predicate = (icmp_ln211 & k)> <Delay = 0.00>
ST_13 : Operation 260 [1/1] (0.00ns)   --->   "%agg_result_word_num_bits2_0 = alloca i32 1"   --->   Operation 260 'alloca' 'agg_result_word_num_bits2_0' <Predicate = (icmp_ln211 & k)> <Delay = 0.00>
ST_13 : Operation 261 [1/1] (0.00ns)   --->   "%agg_result_word_num_bits_0 = alloca i32 1"   --->   Operation 261 'alloca' 'agg_result_word_num_bits_0' <Predicate = (icmp_ln211 & k)> <Delay = 0.00>
ST_13 : Operation 262 [1/1] (0.00ns)   --->   "%agg_result_word_num_bits16_0 = alloca i32 1"   --->   Operation 262 'alloca' 'agg_result_word_num_bits16_0' <Predicate = (icmp_ln211 & k)> <Delay = 0.00>
ST_13 : Operation 263 [1/1] (0.46ns)   --->   "%br_ln0 = br void %branch4248"   --->   Operation 263 'br' 'br_ln0' <Predicate = (icmp_ln211 & k)> <Delay = 0.46>

State 14 <SV = 4> <Delay = 1.74>
ST_14 : Operation 264 [1/1] (0.00ns)   --->   "%write_flag4_0 = phi i1 %write_flag4_1, void %branch4248, i1 0, void %branch4248.preheader" [./intx/intx.hpp:29]   --->   Operation 264 'phi' 'write_flag4_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 265 [1/1] (0.00ns)   --->   "%write_flag8_0 = phi i1 %write_flag8_1, void %branch4248, i1 0, void %branch4248.preheader" [./intx/intx.hpp:29]   --->   Operation 265 'phi' 'write_flag8_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 266 [1/1] (0.00ns)   --->   "%write_flag11_0 = phi i1 %write_flag11_1, void %branch4248, i1 0, void %branch4248.preheader" [./intx/intx.hpp:29]   --->   Operation 266 'phi' 'write_flag11_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 267 [1/1] (0.00ns)   --->   "%write_flag_0 = phi i1 %write_flag_1, void %branch4248, i1 0, void %branch4248.preheader" [./intx/intx.hpp:29]   --->   Operation 267 'phi' 'write_flag_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 268 [1/1] (0.00ns)   --->   "%phi_ln29 = phi i2 %add_ln29, void %branch4248, i2 0, void %branch4248.preheader" [./intx/intx.hpp:29]   --->   Operation 268 'phi' 'phi_ln29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 269 [1/1] (0.62ns)   --->   "%add_ln29 = add i2 %phi_ln29, i2 1" [./intx/intx.hpp:29]   --->   Operation 269 'add' 'add_ln29' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 270 [1/1] (0.00ns)   --->   "%agg_result_word_num_bits3_0_load = load i64 %agg_result_word_num_bits3_0"   --->   Operation 270 'load' 'agg_result_word_num_bits3_0_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 271 [1/1] (0.00ns)   --->   "%agg_result_word_num_bits2_0_load = load i64 %agg_result_word_num_bits2_0"   --->   Operation 271 'load' 'agg_result_word_num_bits2_0_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 272 [1/1] (0.00ns)   --->   "%agg_result_word_num_bits_0_load = load i64 %agg_result_word_num_bits_0"   --->   Operation 272 'load' 'agg_result_word_num_bits_0_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 273 [1/1] (0.00ns)   --->   "%agg_result_word_num_bits16_0_load = load i64 %agg_result_word_num_bits16_0"   --->   Operation 273 'load' 'agg_result_word_num_bits16_0_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 274 [1/1] (0.54ns)   --->   "%agg_result_word_num_bits3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %agg_result_word_num_bits3_0_load, i64 %agg_result_word_num_bits3_0_load, i64 %agg_result_word_num_bits3_0_load, i64 0, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 274 'mux' 'agg_result_word_num_bits3_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 275 [1/1] (0.54ns)   --->   "%write_flag_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 1, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 275 'mux' 'write_flag_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 276 [1/1] (0.54ns)   --->   "%write_flag11_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag11_0, i1 %write_flag11_0, i1 %write_flag11_0, i1 1, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 276 'mux' 'write_flag11_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 277 [1/1] (0.54ns)   --->   "%agg_result_word_num_bits2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %agg_result_word_num_bits2_0_load, i64 %agg_result_word_num_bits2_0_load, i64 0, i64 %agg_result_word_num_bits2_0_load, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 277 'mux' 'agg_result_word_num_bits2_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 278 [1/1] (0.54ns)   --->   "%agg_result_word_num_bits_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %agg_result_word_num_bits_0_load, i64 %agg_result_word_num_bits_0_load, i64 %agg_result_word_num_bits_0_load, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 278 'mux' 'agg_result_word_num_bits_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 279 [1/1] (0.54ns)   --->   "%write_flag8_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag8_0, i1 %write_flag8_0, i1 1, i1 %write_flag8_0, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 279 'mux' 'write_flag8_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 280 [1/1] (0.54ns)   --->   "%agg_result_word_num_bits16_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %agg_result_word_num_bits16_0_load, i64 0, i64 %agg_result_word_num_bits16_0_load, i64 %agg_result_word_num_bits16_0_load, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 280 'mux' 'agg_result_word_num_bits16_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 281 [1/1] (0.54ns)   --->   "%write_flag4_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag4_0, i1 1, i1 %write_flag4_0, i1 %write_flag4_0, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 281 'mux' 'write_flag4_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 282 [1/1] (0.39ns)   --->   "%icmp_ln29 = icmp_eq  i2 %phi_ln29, i2 3" [./intx/intx.hpp:29]   --->   Operation 282 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 283 [1/1] (0.00ns)   --->   "%empty_246 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 283 'speclooptripcount' 'empty_246' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 284 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %agg_result_word_num_bits16_1, i64 %agg_result_word_num_bits16_0" [./intx/intx.hpp:29]   --->   Operation 284 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 285 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %agg_result_word_num_bits_1, i64 %agg_result_word_num_bits_0" [./intx/intx.hpp:29]   --->   Operation 285 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 286 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %agg_result_word_num_bits2_1, i64 %agg_result_word_num_bits2_0" [./intx/intx.hpp:29]   --->   Operation 286 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 287 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %agg_result_word_num_bits3_1, i64 %agg_result_word_num_bits3_0" [./intx/intx.hpp:29]   --->   Operation 287 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %branch4248, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i" [./intx/intx.hpp:29]   --->   Operation 288 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i6 %s" [./intx/intx.hpp:247]   --->   Operation 289 'zext' 'zext_ln247' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %exponent_word_num_bits_read, i32 6, i32 63" [./intx/intx.hpp:248]   --->   Operation 290 'partselect' 'trunc_ln' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i58 %trunc_ln" [./intx/intx.hpp:248]   --->   Operation 291 'zext' 'zext_ln248' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 292 [1/1] (1.33ns)   --->   "%sub_i_i = sub i59 4, i59 %zext_ln248" [./intx/intx.hpp:248]   --->   Operation 292 'sub' 'sub_i_i' <Predicate = (icmp_ln29)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 293 [1/1] (0.00ns)   --->   "%sub_i_i_cast = sext i59 %sub_i_i" [./intx/intx.hpp:248]   --->   Operation 293 'sext' 'sub_i_i_cast' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 294 [1/1] (0.14ns)   --->   "%empty_247 = xor i6 %s, i6 63"   --->   Operation 294 'xor' 'empty_247' <Predicate = (icmp_ln29)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i6 %empty_247" [./intx/intx.hpp:252]   --->   Operation 295 'zext' 'zext_ln252' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_14 : Operation 296 [1/1] (1.13ns)   --->   "%icmp_ln252 = icmp_eq  i58 %trunc_ln, i58 4" [./intx/intx.hpp:252]   --->   Operation 296 'icmp' 'icmp_ln252' <Predicate = (icmp_ln29)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 297 [1/1] (0.54ns)   --->   "%br_ln252 = br i1 %icmp_ln252, void %.lr.ph.i.i.preheader, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit" [./intx/intx.hpp:252]   --->   Operation 297 'br' 'br_ln252' <Predicate = (icmp_ln29)> <Delay = 0.54>
ST_14 : Operation 298 [1/1] (0.00ns)   --->   "%agg_result_word_num_bits3_2 = alloca i32 1"   --->   Operation 298 'alloca' 'agg_result_word_num_bits3_2' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.00>
ST_14 : Operation 299 [1/1] (0.00ns)   --->   "%write_flag_2 = alloca i32 1"   --->   Operation 299 'alloca' 'write_flag_2' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.00>
ST_14 : Operation 300 [1/1] (0.00ns)   --->   "%write_flag11_2 = alloca i32 1"   --->   Operation 300 'alloca' 'write_flag11_2' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.00>
ST_14 : Operation 301 [1/1] (0.00ns)   --->   "%agg_result_word_num_bits2_2 = alloca i32 1"   --->   Operation 301 'alloca' 'agg_result_word_num_bits2_2' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.00>
ST_14 : Operation 302 [1/1] (0.00ns)   --->   "%agg_result_word_num_bits_2 = alloca i32 1"   --->   Operation 302 'alloca' 'agg_result_word_num_bits_2' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.00>
ST_14 : Operation 303 [1/1] (0.00ns)   --->   "%write_flag8_2 = alloca i32 1"   --->   Operation 303 'alloca' 'write_flag8_2' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.00>
ST_14 : Operation 304 [1/1] (0.00ns)   --->   "%agg_result_word_num_bits16_2 = alloca i32 1"   --->   Operation 304 'alloca' 'agg_result_word_num_bits16_2' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.00>
ST_14 : Operation 305 [1/1] (0.00ns)   --->   "%write_flag4_2 = alloca i32 1"   --->   Operation 305 'alloca' 'write_flag4_2' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.00>
ST_14 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln32 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %exponent_word_num_bits_read, i32 6, i32 7" [./intx/intx.hpp:254]   --->   Operation 306 'partselect' 'trunc_ln32' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.00>
ST_14 : Operation 307 [1/1] (0.46ns)   --->   "%store_ln29 = store i1 %write_flag4_1, i1 %write_flag4_2" [./intx/intx.hpp:29]   --->   Operation 307 'store' 'store_ln29' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.46>
ST_14 : Operation 308 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %agg_result_word_num_bits16_1, i64 %agg_result_word_num_bits16_2" [./intx/intx.hpp:29]   --->   Operation 308 'store' 'store_ln29' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.46>
ST_14 : Operation 309 [1/1] (0.46ns)   --->   "%store_ln29 = store i1 %write_flag8_1, i1 %write_flag8_2" [./intx/intx.hpp:29]   --->   Operation 309 'store' 'store_ln29' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.46>
ST_14 : Operation 310 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %agg_result_word_num_bits_1, i64 %agg_result_word_num_bits_2" [./intx/intx.hpp:29]   --->   Operation 310 'store' 'store_ln29' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.46>
ST_14 : Operation 311 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %agg_result_word_num_bits2_1, i64 %agg_result_word_num_bits2_2" [./intx/intx.hpp:29]   --->   Operation 311 'store' 'store_ln29' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.46>
ST_14 : Operation 312 [1/1] (0.46ns)   --->   "%store_ln29 = store i1 %write_flag11_1, i1 %write_flag11_2" [./intx/intx.hpp:29]   --->   Operation 312 'store' 'store_ln29' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.46>
ST_14 : Operation 313 [1/1] (0.46ns)   --->   "%store_ln29 = store i1 %write_flag_1, i1 %write_flag_2" [./intx/intx.hpp:29]   --->   Operation 313 'store' 'store_ln29' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.46>
ST_14 : Operation 314 [1/1] (0.46ns)   --->   "%store_ln29 = store i64 %agg_result_word_num_bits3_1, i64 %agg_result_word_num_bits3_2" [./intx/intx.hpp:29]   --->   Operation 314 'store' 'store_ln29' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.46>
ST_14 : Operation 315 [1/1] (0.46ns)   --->   "%br_ln0 = br void %.lr.ph.i.i"   --->   Operation 315 'br' 'br_ln0' <Predicate = (icmp_ln29 & !icmp_ln252)> <Delay = 0.46>

State 15 <SV = 5> <Delay = 2.64>
ST_15 : Operation 316 [1/1] (0.00ns)   --->   "%i_76 = phi i64 %i_77, void %.split239, i64 0, void %.lr.ph.i.i.preheader"   --->   Operation 316 'phi' 'i_76' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 317 [1/1] (0.00ns)   --->   "%carry = phi i63 %trunc_ln33, void %.split239, i63 0, void %.lr.ph.i.i.preheader" [./intx/intx.hpp:252]   --->   Operation 317 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 318 [1/1] (1.36ns)   --->   "%i_77 = add i64 %i_76, i64 1" [./intx/intx.hpp:252]   --->   Operation 318 'add' 'i_77' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 319 [1/1] (0.00ns)   --->   "%agg_result_word_num_bits3_2_load = load i64 %agg_result_word_num_bits3_2"   --->   Operation 319 'load' 'agg_result_word_num_bits3_2_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 320 [1/1] (0.00ns)   --->   "%write_flag_2_load = load i1 %write_flag_2"   --->   Operation 320 'load' 'write_flag_2_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 321 [1/1] (0.00ns)   --->   "%write_flag11_2_load = load i1 %write_flag11_2"   --->   Operation 321 'load' 'write_flag11_2_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 322 [1/1] (0.00ns)   --->   "%agg_result_word_num_bits2_2_load = load i64 %agg_result_word_num_bits2_2"   --->   Operation 322 'load' 'agg_result_word_num_bits2_2_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 323 [1/1] (0.00ns)   --->   "%agg_result_word_num_bits_2_load = load i64 %agg_result_word_num_bits_2"   --->   Operation 323 'load' 'agg_result_word_num_bits_2_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 324 [1/1] (0.00ns)   --->   "%write_flag8_2_load = load i1 %write_flag8_2"   --->   Operation 324 'load' 'write_flag8_2_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 325 [1/1] (0.00ns)   --->   "%agg_result_word_num_bits16_2_load = load i64 %agg_result_word_num_bits16_2"   --->   Operation 325 'load' 'agg_result_word_num_bits16_2_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 326 [1/1] (0.00ns)   --->   "%write_flag4_2_load = load i1 %write_flag4_2"   --->   Operation 326 'load' 'write_flag4_2_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 327 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 327 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 328 [1/1] (1.14ns)   --->   "%icmp_ln252_3 = icmp_eq  i64 %i_76, i64 %sub_i_i_cast" [./intx/intx.hpp:252]   --->   Operation 328 'icmp' 'icmp_ln252_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln252 = br i1 %icmp_ln252_3, void %.split, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit26" [./intx/intx.hpp:252]   --->   Operation 329 'br' 'br_ln252' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln50_29 = trunc i64 %i_76" [./intx/intx.hpp:50]   --->   Operation 330 'trunc' 'trunc_ln50_29' <Predicate = (!icmp_ln252_3)> <Delay = 0.00>
ST_15 : Operation 331 [1/1] (0.54ns)   --->   "%tmp_27 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 1, i64 0, i64 0, i64 0, i2 %trunc_ln50_29" [./intx/intx.hpp:254]   --->   Operation 331 'mux' 'tmp_27' <Predicate = (!icmp_ln252_3)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 332 [1/1] (1.30ns)   --->   "%shl_ln254 = shl i64 %tmp_27, i64 %zext_ln247" [./intx/intx.hpp:254]   --->   Operation 332 'shl' 'shl_ln254' <Predicate = (!icmp_ln252_3)> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln254 = trunc i64 %shl_ln254" [./intx/intx.hpp:254]   --->   Operation 333 'trunc' 'trunc_ln254' <Predicate = (!icmp_ln252_3)> <Delay = 0.00>
ST_15 : Operation 334 [1/1] (0.33ns)   --->   "%or_ln254 = or i63 %trunc_ln254, i63 %carry" [./intx/intx.hpp:254]   --->   Operation 334 'or' 'or_ln254' <Predicate = (!icmp_ln252_3)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_217 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %shl_ln254, i32 63" [./intx/intx.hpp:254]   --->   Operation 335 'bitselect' 'tmp_217' <Predicate = (!icmp_ln252_3)> <Delay = 0.00>
ST_15 : Operation 336 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %tmp_217, i63 %or_ln254" [./intx/intx.hpp:254]   --->   Operation 336 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln252_3)> <Delay = 0.00>
ST_15 : Operation 337 [1/1] (0.62ns)   --->   "%add_ln48 = add i2 %trunc_ln50_29, i2 %trunc_ln32" [./intx/intx.hpp:48]   --->   Operation 337 'add' 'add_ln48' <Predicate = (!icmp_ln252_3)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 338 [1/1] (0.72ns)   --->   "%switch_ln254 = switch i2 %add_ln48, void %branch3243, i2 0, void %.split..split239_crit_edge, i2 1, void %branch1241, i2 2, void %branch2242" [./intx/intx.hpp:254]   --->   Operation 338 'switch' 'switch_ln254' <Predicate = (!icmp_ln252_3)> <Delay = 0.72>
ST_15 : Operation 339 [1/1] (0.46ns)   --->   "%store_ln254 = store i1 1, i1 %write_flag8_2" [./intx/intx.hpp:254]   --->   Operation 339 'store' 'store_ln254' <Predicate = (!icmp_ln252_3 & add_ln48 == 2)> <Delay = 0.46>
ST_15 : Operation 340 [1/1] (0.46ns)   --->   "%store_ln254 = store i64 %or_ln, i64 %agg_result_word_num_bits2_2" [./intx/intx.hpp:254]   --->   Operation 340 'store' 'store_ln254' <Predicate = (!icmp_ln252_3 & add_ln48 == 2)> <Delay = 0.46>
ST_15 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln254 = br void %.split239" [./intx/intx.hpp:254]   --->   Operation 341 'br' 'br_ln254' <Predicate = (!icmp_ln252_3 & add_ln48 == 2)> <Delay = 0.00>
ST_15 : Operation 342 [1/1] (0.46ns)   --->   "%store_ln254 = store i1 1, i1 %write_flag4_2" [./intx/intx.hpp:254]   --->   Operation 342 'store' 'store_ln254' <Predicate = (!icmp_ln252_3 & add_ln48 == 1)> <Delay = 0.46>
ST_15 : Operation 343 [1/1] (0.46ns)   --->   "%store_ln254 = store i64 %or_ln, i64 %agg_result_word_num_bits16_2" [./intx/intx.hpp:254]   --->   Operation 343 'store' 'store_ln254' <Predicate = (!icmp_ln252_3 & add_ln48 == 1)> <Delay = 0.46>
ST_15 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln254 = br void %.split239" [./intx/intx.hpp:254]   --->   Operation 344 'br' 'br_ln254' <Predicate = (!icmp_ln252_3 & add_ln48 == 1)> <Delay = 0.00>
ST_15 : Operation 345 [1/1] (0.46ns)   --->   "%store_ln254 = store i64 %or_ln, i64 %agg_result_word_num_bits_2" [./intx/intx.hpp:254]   --->   Operation 345 'store' 'store_ln254' <Predicate = (!icmp_ln252_3 & add_ln48 == 0)> <Delay = 0.46>
ST_15 : Operation 346 [1/1] (0.46ns)   --->   "%store_ln254 = store i1 1, i1 %write_flag_2" [./intx/intx.hpp:254]   --->   Operation 346 'store' 'store_ln254' <Predicate = (!icmp_ln252_3 & add_ln48 == 0)> <Delay = 0.46>
ST_15 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln254 = br void %.split239" [./intx/intx.hpp:254]   --->   Operation 347 'br' 'br_ln254' <Predicate = (!icmp_ln252_3 & add_ln48 == 0)> <Delay = 0.00>
ST_15 : Operation 348 [1/1] (0.46ns)   --->   "%store_ln254 = store i1 1, i1 %write_flag11_2" [./intx/intx.hpp:254]   --->   Operation 348 'store' 'store_ln254' <Predicate = (!icmp_ln252_3 & add_ln48 == 3)> <Delay = 0.46>
ST_15 : Operation 349 [1/1] (0.46ns)   --->   "%store_ln254 = store i64 %or_ln, i64 %agg_result_word_num_bits3_2" [./intx/intx.hpp:254]   --->   Operation 349 'store' 'store_ln254' <Predicate = (!icmp_ln252_3 & add_ln48 == 3)> <Delay = 0.46>
ST_15 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln254 = br void %.split239" [./intx/intx.hpp:254]   --->   Operation 350 'br' 'br_ln254' <Predicate = (!icmp_ln252_3 & add_ln48 == 3)> <Delay = 0.00>
ST_15 : Operation 351 [1/1] (1.30ns)   --->   "%lshr_ln255 = lshr i64 %tmp_27, i64 %zext_ln252" [./intx/intx.hpp:255]   --->   Operation 351 'lshr' 'lshr_ln255' <Predicate = (!icmp_ln252_3)> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln33 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %lshr_ln255, i32 1, i32 63" [./intx/intx.hpp:252]   --->   Operation 352 'partselect' 'trunc_ln33' <Predicate = (!icmp_ln252_3)> <Delay = 0.00>
ST_15 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph.i.i"   --->   Operation 353 'br' 'br_ln0' <Predicate = (!icmp_ln252_3)> <Delay = 0.00>

State 16 <SV = 6> <Delay = 0.54>
ST_16 : Operation 354 [1/1] (0.54ns)   --->   "%br_ln0 = br void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit"   --->   Operation 354 'br' 'br_ln0' <Predicate = true> <Delay = 0.54>

State 17 <SV = 7> <Delay = 0.43>
ST_17 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node select_ln436_1)   --->   "%write_flag4_4 = phi i1 %write_flag4_1, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i1 1, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i, i1 1, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit, i1 %write_flag4_2_load, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit26" [./intx/intx.hpp:29]   --->   Operation 355 'phi' 'write_flag4_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 356 [1/1] (0.00ns)   --->   "%agg_result_word_num_bits16_4 = phi i64 %agg_result_word_num_bits16_1, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 0, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i, i64 %result_word_num_bits_1_load_2, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit, i64 %agg_result_word_num_bits16_2_load, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit26" [./intx/intx.hpp:29]   --->   Operation 356 'phi' 'agg_result_word_num_bits16_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node select_ln436_2)   --->   "%write_flag8_4 = phi i1 %write_flag8_1, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i1 1, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i, i1 1, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit, i1 %write_flag8_2_load, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit26" [./intx/intx.hpp:29]   --->   Operation 357 'phi' 'write_flag8_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 358 [1/1] (0.00ns)   --->   "%agg_result_word_num_bits_4 = phi i64 %agg_result_word_num_bits_1, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 0, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i, i64 %result_word_num_bits_0_load_2, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit, i64 %agg_result_word_num_bits_2_load, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit26" [./intx/intx.hpp:29]   --->   Operation 358 'phi' 'agg_result_word_num_bits_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 359 [1/1] (0.00ns)   --->   "%agg_result_word_num_bits2_4 = phi i64 %agg_result_word_num_bits2_1, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 0, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i, i64 %result_word_num_bits_2_load_2, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit, i64 %agg_result_word_num_bits2_2_load, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit26" [./intx/intx.hpp:29]   --->   Operation 359 'phi' 'agg_result_word_num_bits2_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node select_ln436_3)   --->   "%write_flag11_4 = phi i1 %write_flag11_1, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i1 1, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i, i1 1, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit, i1 %write_flag11_2_load, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit26" [./intx/intx.hpp:29]   --->   Operation 360 'phi' 'write_flag11_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node select_ln436)   --->   "%write_flag_4 = phi i1 %write_flag_1, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i1 1, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i, i1 1, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit, i1 %write_flag_2_load, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit26" [./intx/intx.hpp:29]   --->   Operation 361 'phi' 'write_flag_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 362 [1/1] (0.00ns)   --->   "%agg_result_word_num_bits3_4 = phi i64 %agg_result_word_num_bits3_1, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 0, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i, i64 %result_word_num_bits_3_load_2, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit, i64 %agg_result_word_num_bits3_2_load, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit26" [./intx/intx.hpp:29]   --->   Operation 362 'phi' 'agg_result_word_num_bits3_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 363 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln436 = select i1 %write_flag_4, i64 %agg_result_word_num_bits_4, i64 %p_read13" [./intx/intx.hpp:436]   --->   Operation 363 'select' 'select_ln436' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 364 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln436_1 = select i1 %write_flag4_4, i64 %agg_result_word_num_bits16_4, i64 %p_read114" [./intx/intx.hpp:436]   --->   Operation 364 'select' 'select_ln436_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 365 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln436_2 = select i1 %write_flag8_4, i64 %agg_result_word_num_bits2_4, i64 %p_read215" [./intx/intx.hpp:436]   --->   Operation 365 'select' 'select_ln436_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 366 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln436_3 = select i1 %write_flag11_4, i64 %agg_result_word_num_bits3_4, i64 %p_read316" [./intx/intx.hpp:436]   --->   Operation 366 'select' 'select_ln436_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 367 [1/1] (0.00ns)   --->   "%mrv = insertvalue i256 <undef>, i64 %select_ln436" [./intx/intx.hpp:436]   --->   Operation 367 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 368 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i256 %mrv, i64 %select_ln436_1" [./intx/intx.hpp:436]   --->   Operation 368 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 369 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i256 %mrv_1, i64 %select_ln436_2" [./intx/intx.hpp:436]   --->   Operation 369 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 370 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i256 %mrv_2, i64 %select_ln436_3" [./intx/intx.hpp:436]   --->   Operation 370 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 371 [1/1] (0.00ns)   --->   "%ret_ln436 = ret i256 %mrv_3" [./intx/intx.hpp:436]   --->   Operation 371 'ret' 'ret_ln436' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('invdar_t') with incoming values : ('indvarinc') [32]  (0.46 ns)

 <State 2>: 1.09ns
The critical path consists of the following:
	'phi' operation ('invdar_t') with incoming values : ('indvarinc') [32]  (0 ns)
	'mux' operation ('tmp') [38]  (0.544 ns)
	'mux' operation ('base_word_num_bits_buf_0_1') [39]  (0.544 ns)

 <State 3>: 1.84ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:82) [69]  (0 ns)
	'mux' operation ('tmp_s', ./intx/intx.hpp:83) [77]  (0.544 ns)
	'icmp' operation ('icmp_ln83', ./intx/intx.hpp:83) [79]  (1.14 ns)
	'and' operation ('result', ./intx/intx.hpp:83) [80]  (0.148 ns)

 <State 4>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:82) [109]  (0.46 ns)

 <State 5>: 1.84ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:82) [109]  (0 ns)
	'mux' operation ('tmp_25', ./intx/intx.hpp:83) [117]  (0.544 ns)
	'icmp' operation ('icmp_ln83_2', ./intx/intx.hpp:83) [119]  (1.14 ns)
	'and' operation ('result', ./intx/intx.hpp:83) [120]  (0.148 ns)

 <State 6>: 0.724ns
The critical path consists of the following:
	'phi' operation ('phi_ln29_11', ./intx/intx.hpp:29) with incoming values : ('add_ln29_18', ./intx/intx.hpp:29) [127]  (0 ns)
	blocking operation 0.724 ns on control path)

 <State 7>: 1.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:219) [149]  (0 ns)
	'mux' operation ('tmp_29', ./intx/intx.hpp:220) [156]  (0.544 ns)
	'and' operation ('z.words_[2]', ./intx/intx.hpp:220) [158]  (0.544 ns)
	'store' operation ('store_ln220', ./intx/intx.hpp:220) of variable 'z.words_[2]', ./intx/intx.hpp:220 on local variable 'z.words_[2]' [161]  (0.46 ns)

 <State 8>: 1.84ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:82) [181]  (0 ns)
	'mux' operation ('tmp_31', ./intx/intx.hpp:83) [189]  (0.544 ns)
	'icmp' operation ('icmp_ln83_3', ./intx/intx.hpp:83) [191]  (1.14 ns)
	'and' operation ('result', ./intx/intx.hpp:83) [192]  (0.148 ns)

 <State 9>: 0.46ns
The critical path consists of the following:
	'call' operation ('call_ret4', ./intx/intx.hpp:431) to 'operator*=<256u, uint<256u>, void>' [201]  (0 ns)
	'store' operation ('store_ln431', ./intx/intx.hpp:431) of variable 'result_word_num_bits_0_ret', ./intx/intx.hpp:431 on local variable 'result_word_num_bits_0' [203]  (0.46 ns)

 <State 10>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln29_12', ./intx/intx.hpp:29) with incoming values : ('add_ln29_19', ./intx/intx.hpp:29) [223]  (0.46 ns)

 <State 11>: 0.724ns
The critical path consists of the following:
	'phi' operation ('phi_ln29_12', ./intx/intx.hpp:29) with incoming values : ('add_ln29_19', ./intx/intx.hpp:29) [223]  (0 ns)
	blocking operation 0.724 ns on control path)

 <State 12>: 1.15ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:272) [245]  (0 ns)
	'xor' operation ('xor_ln50', ./intx/intx.hpp:50) [253]  (0.148 ns)
	'mux' operation ('tmp_33', ./intx/intx.hpp:274) [254]  (0.544 ns)
	'store' operation ('store_ln274', ./intx/intx.hpp:274) of variable 'or_ln1', ./intx/intx.hpp:274 on local variable 'r_word_num_bits_3' [269]  (0.46 ns)

 <State 13>: 3.2ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/int128.hpp:211) [285]  (0 ns)
	'mux' operation ('tmp_23', ./intx/int128.hpp:213) [293]  (0.544 ns)
	'sub' operation ('sub_ln213', ./intx/int128.hpp:213) [295]  (1.36 ns)
	'icmp' operation ('k2', ./intx/int128.hpp:215) [298]  (1.14 ns)
	'or' operation ('k', ./intx/int128.hpp:217) [299]  (0.148 ns)

 <State 14>: 1.75ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln252', ./intx/intx.hpp:252) [343]  (1.14 ns)
	multiplexor before 'phi' operation ('write_flag4_4', ./intx/intx.hpp:29) with incoming values : ('write_flag4_1', ./intx/intx.hpp:29) ('write_flag4_2_load') [412]  (0.544 ns)
	blocking operation 0.0637 ns on control path)

 <State 15>: 2.64ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:252) [365]  (0 ns)
	'mux' operation ('tmp_27', ./intx/intx.hpp:254) [381]  (0.544 ns)
	'shl' operation ('shl_ln254', ./intx/intx.hpp:254) [382]  (1.31 ns)
	'or' operation ('or_ln254', ./intx/intx.hpp:254) [384]  (0.331 ns)
	'store' operation ('store_ln254', ./intx/intx.hpp:254) of variable 'or_ln', ./intx/intx.hpp:254 on local variable 'agg_result_word_num_bits_2' [398]  (0.46 ns)

 <State 16>: 0.544ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('write_flag4_4', ./intx/intx.hpp:29) with incoming values : ('write_flag4_1', ./intx/intx.hpp:29) ('write_flag4_2_load') [412]  (0.544 ns)

 <State 17>: 0.438ns
The critical path consists of the following:
	'phi' operation ('agg_result_word_num_bits_4', ./intx/intx.hpp:29) with incoming values : ('result_word_num_bits_0_load_2') ('agg_result_word_num_bits_1', ./intx/intx.hpp:29) ('agg_result_word_num_bits_2_load') [415]  (0 ns)
	'select' operation ('select_ln436', ./intx/intx.hpp:436) [420]  (0.438 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
