{
    "testinfo": {
        "level_up": [
            {
                "hw": "1"
            }
        ]
    }, 
    "cmd_args": "BUILD/vadd_GOOD.xclbin BUILD/vadd_BAD.xclbin", 
    "contributors": [
        {
            "url": "http://www.xilinx.com", 
            "group": "Xilinx"
        }
    ], 
    "host_exe": "host", 
    "overview": [
        "This is simple example of vector addition to demonstrate effectiveness of using single compute unit with heavy work load to achieve better performance. Bad example uses multiple compute units to achieve good performance but it results in heavy usage of FPGA resources and area due to which design fails timing. Good example uses single compute unit to compute with heavier work load, it helps in less resource utilization and also helps in kernel scalability. To switch between Good/Bad cases use the flag provided in makefile."
    ], 
    "includes": [
        {
            "name": "xcl2", 
            "location": "GIT_REPO_DIR/common/includes/xcl2/"
        }
    ], 
    "key_concepts": [
        "Clock Frequency", 
        "Data Level Parallelism", 
        "Multiple Compute Units"
    ], 
    "keywords": [
        "xcl_array_partition(complete, 1)", 
        "xcl_pipeline_loop"
    ], 
    "runtime": [
        "OpenCL"
    ], 
    "os": [
        "Linux"
    ], 
    "example": "Clock Frequency ~ Too Many Compute Units (CL) ", 
    "containers": [
        {
            "accelerators": [
                {
                    "name": "vadd_GOOD", 
                    "location": "src/vadd.cl"
                }
            ], 
            "name": "vadd_GOOD"
        }, 
        {
            "accelerators": [
                {
                    "location": "src/vadd_bad.cl", 
                    "name": "vadd_BAD", 
                    "num_compute_units": "8"
                }
            ], 
            "name": "vadd_BAD"
        }
    ]
}