{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1645520781595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1645520781596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 22 17:06:21 2022 " "Processing started: Tue Feb 22 17:06:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1645520781596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1645520781596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adda_vga -c adda_vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off adda_vga -c adda_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1645520781596 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1645520781880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/my/adda_vga/rtl/i2c_adda/adda_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/i2c_adda/adda_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 adda_ctrl " "Found entity 1: adda_ctrl" {  } { { "../rtl/i2c_adda/adda_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/adda_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520781925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520781925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_data WR_DATA i2c_ctrl.v(34) " "Verilog HDL Declaration information at i2c_ctrl.v(34): object \"wr_data\" differs only in case from object \"WR_DATA\" in the same scope" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1645520781927 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_data RD_DATA i2c_ctrl.v(38) " "Verilog HDL Declaration information at i2c_ctrl.v(38): object \"rd_data\" differs only in case from object \"RD_DATA\" in the same scope" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1645520781927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/my/adda_vga/rtl/i2c_adda/i2c_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/i2c_adda/i2c_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Found entity 1: i2c_ctrl" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520781927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520781927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/clk_gen/clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/clk_gen/clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "ipcore/clk_gen/clk_gen.v" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/ipcore/clk_gen/clk_gen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520781930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520781930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/my/adda_vga/rtl/adda_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/adda_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 adda_vga " "Found entity 1: adda_vga" {  } { { "../rtl/adda_vga.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/adda_vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520781933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520781933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/my/adda_vga/rtl/key/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/key/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key/key_filter.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/key/key_filter.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520781935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520781935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/my/adda_vga/rtl/key/key_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/key/key_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_control " "Found entity 1: key_control" {  } { { "../rtl/key/key_control.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/key/key_control.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520781937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520781937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/my/adda_vga/rtl/seg/seg_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/seg/seg_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_dynamic " "Found entity 1: seg_dynamic" {  } { { "../rtl/seg/seg_dynamic.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/seg/seg_dynamic.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520781939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520781939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/my/adda_vga/rtl/seg/seg_595_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/seg/seg_595_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_595_dynamic " "Found entity 1: seg_595_dynamic" {  } { { "../rtl/seg/seg_595_dynamic.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/seg/seg_595_dynamic.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520781941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520781941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/my/adda_vga/rtl/seg/hc595_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/seg/hc595_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc595_ctrl " "Found entity 1: hc595_ctrl" {  } { { "../rtl/seg/hc595_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/seg/hc595_ctrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520781943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520781943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/my/adda_vga/rtl/seg/bcd_8421.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/seg/bcd_8421.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_8421 " "Found entity 1: bcd_8421" {  } { { "../rtl/seg/bcd_8421.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/seg/bcd_8421.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520781946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520781946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/my/adda_vga/rtl/vga/vga_wave_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/vga/vga_wave_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_wave_pic " "Found entity 1: vga_wave_pic" {  } { { "../rtl/vga/vga_wave_pic.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/vga/vga_wave_pic.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520781949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520781949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/my/adda_vga/rtl/vga/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/vga/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "../rtl/vga/vga_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/vga/vga_ctrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520781952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520781952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom_256x8.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom_256x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_256x8 " "Found entity 1: rom_256x8" {  } { { "ipcore/rom_256x8.v" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/ipcore/rom_256x8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520781953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520781953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/ram_256x8.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/ram_256x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_256x8 " "Found entity 1: ram_256x8" {  } { { "ipcore/ram_256x8.v" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/ipcore/ram_256x8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520781957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520781957 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adda_vga " "Elaborating entity \"adda_vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1645520782026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:clk_gen_inst " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:clk_gen_inst\"" {  } { { "../rtl/adda_vga.v" "clk_gen_inst" { Text "D:/Desktop/MY/adda_vga/rtl/adda_vga.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "ipcore/clk_gen/clk_gen.v" "altpll_component" { Text "D:/Desktop/MY/adda_vga/quartus_prj/ipcore/clk_gen/clk_gen.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "ipcore/clk_gen/clk_gen.v" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/ipcore/clk_gen/clk_gen.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Instantiated megafunction \"clk_gen:clk_gen_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_gen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_gen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782080 ""}  } { { "ipcore/clk_gen/clk_gen.v" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/ipcore/clk_gen/clk_gen.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1645520782080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_gen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen_altpll " "Found entity 1: clk_gen_altpll" {  } { { "db/clk_gen_altpll.v" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/clk_gen_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520782152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520782152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen_altpll clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated " "Elaborating entity \"clk_gen_altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartusll_13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl vga_ctrl:vga_ctrl_inst " "Elaborating entity \"vga_ctrl\" for hierarchy \"vga_ctrl:vga_ctrl_inst\"" {  } { { "../rtl/adda_vga.v" "vga_ctrl_inst" { Text "D:/Desktop/MY/adda_vga/rtl/adda_vga.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_wave_pic vga_wave_pic:vga_wave_pic_inst " "Elaborating entity \"vga_wave_pic\" for hierarchy \"vga_wave_pic:vga_wave_pic_inst\"" {  } { { "../rtl/adda_vga.v" "vga_wave_pic_inst" { Text "D:/Desktop/MY/adda_vga/rtl/adda_vga.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adda_ctrl adda_ctrl:adda_ctrl_inst " "Elaborating entity \"adda_ctrl\" for hierarchy \"adda_ctrl:adda_ctrl_inst\"" {  } { { "../rtl/adda_vga.v" "adda_ctrl_inst" { Text "D:/Desktop/MY/adda_vga/rtl/adda_vga.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782211 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "adda_ctrl.v(80) " "Verilog HDL Case Statement information at adda_ctrl.v(80): all case item expressions in this case statement are onehot" {  } { { "../rtl/i2c_adda/adda_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/adda_ctrl.v" 80 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1645520782216 "|adda_vga|adda_ctrl:adda_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_256x8 adda_ctrl:adda_ctrl_inst\|ram_256x8:ram_256x8_inst " "Elaborating entity \"ram_256x8\" for hierarchy \"adda_ctrl:adda_ctrl_inst\|ram_256x8:ram_256x8_inst\"" {  } { { "../rtl/i2c_adda/adda_ctrl.v" "ram_256x8_inst" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/adda_ctrl.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adda_ctrl:adda_ctrl_inst\|ram_256x8:ram_256x8_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"adda_ctrl:adda_ctrl_inst\|ram_256x8:ram_256x8_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/ram_256x8.v" "altsyncram_component" { Text "D:/Desktop/MY/adda_vga/quartus_prj/ipcore/ram_256x8.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adda_ctrl:adda_ctrl_inst\|ram_256x8:ram_256x8_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"adda_ctrl:adda_ctrl_inst\|ram_256x8:ram_256x8_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/ram_256x8.v" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/ipcore/ram_256x8.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520782285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adda_ctrl:adda_ctrl_inst\|ram_256x8:ram_256x8_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"adda_ctrl:adda_ctrl_inst\|ram_256x8:ram_256x8_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 640 " "Parameter \"numwords_a\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 640 " "Parameter \"numwords_b\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782285 ""}  } { { "ipcore/ram_256x8.v" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/ipcore/ram_256x8.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1645520782285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e8k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e8k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e8k1 " "Found entity 1: altsyncram_e8k1" {  } { { "db/altsyncram_e8k1.tdf" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/altsyncram_e8k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520782367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520782367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e8k1 adda_ctrl:adda_ctrl_inst\|ram_256x8:ram_256x8_inst\|altsyncram:altsyncram_component\|altsyncram_e8k1:auto_generated " "Elaborating entity \"altsyncram_e8k1\" for hierarchy \"adda_ctrl:adda_ctrl_inst\|ram_256x8:ram_256x8_inst\|altsyncram:altsyncram_component\|altsyncram_e8k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartusll_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_256x8 adda_ctrl:adda_ctrl_inst\|rom_256x8:rom_256x8_inst " "Elaborating entity \"rom_256x8\" for hierarchy \"adda_ctrl:adda_ctrl_inst\|rom_256x8:rom_256x8_inst\"" {  } { { "../rtl/i2c_adda/adda_ctrl.v" "rom_256x8_inst" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/adda_ctrl.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adda_ctrl:adda_ctrl_inst\|rom_256x8:rom_256x8_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"adda_ctrl:adda_ctrl_inst\|rom_256x8:rom_256x8_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_256x8.v" "altsyncram_component" { Text "D:/Desktop/MY/adda_vga/quartus_prj/ipcore/rom_256x8.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adda_ctrl:adda_ctrl_inst\|rom_256x8:rom_256x8_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"adda_ctrl:adda_ctrl_inst\|rom_256x8:rom_256x8_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_256x8.v" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/ipcore/rom_256x8.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520782387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adda_ctrl:adda_ctrl_inst\|rom_256x8:rom_256x8_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"adda_ctrl:adda_ctrl_inst\|rom_256x8:rom_256x8_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif/wave_1920x8.mif " "Parameter \"init_file\" = \"../mif/wave_1920x8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1920 " "Parameter \"numwords_a\" = \"1920\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782387 ""}  } { { "ipcore/rom_256x8.v" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/ipcore/rom_256x8.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1645520782387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ipa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ipa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ipa1 " "Found entity 1: altsyncram_ipa1" {  } { { "db/altsyncram_ipa1.tdf" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/altsyncram_ipa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520782460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520782460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ipa1 adda_ctrl:adda_ctrl_inst\|rom_256x8:rom_256x8_inst\|altsyncram:altsyncram_component\|altsyncram_ipa1:auto_generated " "Elaborating entity \"altsyncram_ipa1\" for hierarchy \"adda_ctrl:adda_ctrl_inst\|rom_256x8:rom_256x8_inst\|altsyncram:altsyncram_component\|altsyncram_ipa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartusll_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrl i2c_ctrl:i2c_ctrl_inst " "Elaborating entity \"i2c_ctrl\" for hierarchy \"i2c_ctrl:i2c_ctrl_inst\"" {  } { { "../rtl/adda_vga.v" "i2c_ctrl_inst" { Text "D:/Desktop/MY/adda_vga/rtl/adda_vga.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782466 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_ctrl.v(232) " "Verilog HDL Case Statement information at i2c_ctrl.v(232): all case item expressions in this case statement are onehot" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 232 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1645520782470 "|adda_vga|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ack i2c_ctrl.v(232) " "Verilog HDL Always Construct warning at i2c_ctrl.v(232): inferring latch(es) for variable \"ack\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 232 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1645520782470 "|adda_vga|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "i2c_ctrl.v(293) " "Verilog HDL or VHDL warning at the i2c_ctrl.v(293): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 293 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1645520782470 "|adda_vga|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i2c_sda_reg i2c_ctrl.v(270) " "Verilog HDL Always Construct warning at i2c_ctrl.v(270): inferring latch(es) for variable \"i2c_sda_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1645520782470 "|adda_vga|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_data_reg i2c_ctrl.v(270) " "Verilog HDL Always Construct warning at i2c_ctrl.v(270): inferring latch(es) for variable \"rd_data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1645520782470 "|adda_vga|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[0\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[0\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645520782470 "|adda_vga|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[1\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[1\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645520782470 "|adda_vga|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[2\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[2\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645520782470 "|adda_vga|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[3\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[3\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645520782470 "|adda_vga|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[4\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[4\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645520782470 "|adda_vga|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[5\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[5\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645520782470 "|adda_vga|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[6\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[6\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645520782470 "|adda_vga|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[7\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[7\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645520782470 "|adda_vga|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_sda_reg i2c_ctrl.v(270) " "Inferred latch for \"i2c_sda_reg\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645520782470 "|adda_vga|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ack i2c_ctrl.v(232) " "Inferred latch for \"ack\" at i2c_ctrl.v(232)" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645520782470 "|adda_vga|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_595_dynamic seg_595_dynamic:seg_595_dynamic_inst " "Elaborating entity \"seg_595_dynamic\" for hierarchy \"seg_595_dynamic:seg_595_dynamic_inst\"" {  } { { "../rtl/adda_vga.v" "seg_595_dynamic_inst" { Text "D:/Desktop/MY/adda_vga/rtl/adda_vga.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_dynamic seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst " "Elaborating entity \"seg_dynamic\" for hierarchy \"seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\"" {  } { { "../rtl/seg/seg_595_dynamic.v" "seg_dynamic_inst" { Text "D:/Desktop/MY/adda_vga/rtl/seg/seg_595_dynamic.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_8421 seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\|bcd_8421:bcd_8421_inst " "Elaborating entity \"bcd_8421\" for hierarchy \"seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\|bcd_8421:bcd_8421_inst\"" {  } { { "../rtl/seg/seg_dynamic.v" "bcd_8421_inst" { Text "D:/Desktop/MY/adda_vga/rtl/seg/seg_dynamic.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc595_ctrl seg_595_dynamic:seg_595_dynamic_inst\|hc595_ctrl:hc595_ctrl_inst " "Elaborating entity \"hc595_ctrl\" for hierarchy \"seg_595_dynamic:seg_595_dynamic_inst\|hc595_ctrl:hc595_ctrl_inst\"" {  } { { "../rtl/seg/seg_595_dynamic.v" "hc595_ctrl_inst" { Text "D:/Desktop/MY/adda_vga/rtl/seg/seg_595_dynamic.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_control key_control:key_control_inst " "Elaborating entity \"key_control\" for hierarchy \"key_control:key_control_inst\"" {  } { { "../rtl/adda_vga.v" "key_control_inst" { Text "D:/Desktop/MY/adda_vga/rtl/adda_vga.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782487 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "key_control.v(65) " "Verilog HDL Case Statement information at key_control.v(65): all case item expressions in this case statement are onehot" {  } { { "../rtl/key/key_control.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/key/key_control.v" 65 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1645520782488 "|adda_vga|key_control:key_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 key_control.v(93) " "Verilog HDL assignment warning at key_control.v(93): truncated value with size 3 to match size of target (2)" {  } { { "../rtl/key/key_control.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/key/key_control.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1645520782488 "|adda_vga|key_control:key_control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_control:key_control_inst\|key_filter:key_filter_inst2 " "Elaborating entity \"key_filter\" for hierarchy \"key_control:key_control_inst\|key_filter:key_filter_inst2\"" {  } { { "../rtl/key/key_control.v" "key_filter_inst2" { Text "D:/Desktop/MY/adda_vga/rtl/key/key_control.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520782491 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_wave_pic:vga_wave_pic_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_wave_pic:vga_wave_pic_inst\|Div1\"" {  } { { "../rtl/vga/vga_wave_pic.v" "Div1" { Text "D:/Desktop/MY/adda_vga/rtl/vga/vga_wave_pic.v" 217 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520784079 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_wave_pic:vga_wave_pic_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_wave_pic:vga_wave_pic_inst\|Div0\"" {  } { { "../rtl/vga/vga_wave_pic.v" "Div0" { Text "D:/Desktop/MY/adda_vga/rtl/vga/vga_wave_pic.v" 217 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520784079 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_wave_pic:vga_wave_pic_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_wave_pic:vga_wave_pic_inst\|Mod0\"" {  } { { "../rtl/vga/vga_wave_pic.v" "Mod0" { Text "D:/Desktop/MY/adda_vga/rtl/vga/vga_wave_pic.v" 366 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520784079 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "adda_ctrl:adda_ctrl_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"adda_ctrl:adda_ctrl_inst\|Div0\"" {  } { { "../rtl/i2c_adda/adda_ctrl.v" "Div0" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/adda_ctrl.v" 261 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520784079 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1645520784079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div1\"" {  } { { "../rtl/vga/vga_wave_pic.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/vga/vga_wave_pic.v" 217 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520784115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div1 " "Instantiated megafunction \"vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520784115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520784115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520784115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520784115 ""}  } { { "../rtl/vga/vga_wave_pic.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/vga/vga_wave_pic.v" 217 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1645520784115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/lpm_divide_hhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520784168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520784168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520784185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520784185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/alt_u_div_64f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520784203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520784203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520784263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520784263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520784316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520784316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div0\"" {  } { { "../rtl/vga/vga_wave_pic.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/vga/vga_wave_pic.v" 217 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520784318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div0 " "Instantiated megafunction \"vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520784318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520784318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520784318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520784318 ""}  } { { "../rtl/vga/vga_wave_pic.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/vga/vga_wave_pic.v" 217 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1645520784318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Mod0\"" {  } { { "../rtl/vga/vga_wave_pic.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/vga/vga_wave_pic.v" 366 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520784328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520784328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520784328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520784328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520784328 ""}  } { { "../rtl/vga/vga_wave_pic.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/vga/vga_wave_pic.v" 366 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1645520784328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uam " "Found entity 1: lpm_divide_uam" {  } { { "db/lpm_divide_uam.tdf" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/lpm_divide_uam.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520784389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520784389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jlh " "Found entity 1: sign_div_unsign_jlh" {  } { { "db/sign_div_unsign_jlh.tdf" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/sign_div_unsign_jlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520784411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520784411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q6f " "Found entity 1: alt_u_div_q6f" {  } { { "db/alt_u_div_q6f.tdf" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/alt_u_div_q6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520784430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520784430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adda_ctrl:adda_ctrl_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"adda_ctrl:adda_ctrl_inst\|lpm_divide:Div0\"" {  } { { "../rtl/i2c_adda/adda_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/adda_ctrl.v" 261 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520784437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adda_ctrl:adda_ctrl_inst\|lpm_divide:Div0 " "Instantiated megafunction \"adda_ctrl:adda_ctrl_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520784437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520784437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520784437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520784437 ""}  } { { "../rtl/i2c_adda/adda_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/adda_ctrl.v" 261 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1645520784437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ekm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ekm " "Found entity 1: lpm_divide_ekm" {  } { { "db/lpm_divide_ekm.tdf" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/lpm_divide_ekm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520784486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520784486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520784517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520784517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520784587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520784587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[7\] " "Latch i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " "Ports D and ENA on the latch are fed by the same signal i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1645520785228 ""}  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1645520785228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[6\] " "Latch i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " "Ports D and ENA on the latch are fed by the same signal i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1645520785228 ""}  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1645520785228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[2\] " "Latch i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " "Ports D and ENA on the latch are fed by the same signal i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1645520785229 ""}  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1645520785229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[3\] " "Latch i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " "Ports D and ENA on the latch are fed by the same signal i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1645520785229 ""}  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1645520785229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[4\] " "Latch i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " "Ports D and ENA on the latch are fed by the same signal i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1645520785229 ""}  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1645520785229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[5\] " "Latch i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " "Ports D and ENA on the latch are fed by the same signal i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1645520785229 ""}  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1645520785229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[1\] " "Latch i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " "Ports D and ENA on the latch are fed by the same signal i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1645520785229 ""}  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1645520785229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[0\] " "Latch i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " "Ports D and ENA on the latch are fed by the same signal i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1645520785229 ""}  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1645520785229 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 36 -1 0 } } { "../rtl/seg/seg_dynamic.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/seg/seg_dynamic.v" 167 -1 0 } } { "../rtl/seg/seg_dynamic.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/seg/seg_dynamic.v" 55 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1645520785239 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1645520785240 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1645520786592 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1645520787740 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div0\|lpm_divide_hhm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_64f:divider\|add_sub_2_result_int\[0\]~6 " "Logic cell \"vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div0\|lpm_divide_hhm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_64f:divider\|add_sub_2_result_int\[0\]~6\"" {  } { { "db/alt_u_div_64f.tdf" "add_sub_2_result_int\[0\]~6" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/alt_u_div_64f.tdf" 36 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520787742 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div0\|lpm_divide_hhm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_64f:divider\|add_sub_3_result_int\[0\]~6 " "Logic cell \"vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div0\|lpm_divide_hhm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_64f:divider\|add_sub_3_result_int\[0\]~6\"" {  } { { "db/alt_u_div_64f.tdf" "add_sub_3_result_int\[0\]~6" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/alt_u_div_64f.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520787742 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div0\|lpm_divide_hhm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_64f:divider\|add_sub_4_result_int\[0\]~6 " "Logic cell \"vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div0\|lpm_divide_hhm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_64f:divider\|add_sub_4_result_int\[0\]~6\"" {  } { { "db/alt_u_div_64f.tdf" "add_sub_4_result_int\[0\]~6" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/alt_u_div_64f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520787742 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div0\|lpm_divide_hhm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_64f:divider\|add_sub_5_result_int\[0\]~6 " "Logic cell \"vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div0\|lpm_divide_hhm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_64f:divider\|add_sub_5_result_int\[0\]~6\"" {  } { { "db/alt_u_div_64f.tdf" "add_sub_5_result_int\[0\]~6" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/alt_u_div_64f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520787742 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Mod0\|lpm_divide_uam:auto_generated\|sign_div_unsign_jlh:divider\|alt_u_div_q6f:divider\|add_sub_2_result_int\[0\]~6 " "Logic cell \"vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Mod0\|lpm_divide_uam:auto_generated\|sign_div_unsign_jlh:divider\|alt_u_div_q6f:divider\|add_sub_2_result_int\[0\]~6\"" {  } { { "db/alt_u_div_q6f.tdf" "add_sub_2_result_int\[0\]~6" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/alt_u_div_q6f.tdf" 36 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520787742 ""} { "Info" "ISCL_SCL_CELL_NAME" "adda_ctrl:adda_ctrl_inst\|data_reg\[0\] " "Logic cell \"adda_ctrl:adda_ctrl_inst\|data_reg\[0\]\"" {  } { { "../rtl/i2c_adda/adda_ctrl.v" "data_reg\[0\]" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/adda_ctrl.v" 42 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520787742 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1645520787742 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/MY/adda_vga/quartus_prj/output_files/adda_vga.map.smsg " "Generated suppressed messages file D:/Desktop/MY/adda_vga/quartus_prj/output_files/adda_vga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1645520787871 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1645520788055 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520788055 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2351 " "Implemented 2351 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1645520788224 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1645520788224 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1645520788224 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2305 " "Implemented 2305 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1645520788224 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1645520788224 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1645520788224 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1645520788224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1645520788253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 22 17:06:28 2022 " "Processing ended: Tue Feb 22 17:06:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1645520788253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1645520788253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1645520788253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1645520788253 ""}
