// Seed: 1778998252
module module_0 (
    output tri0 id_0,
    output wand id_1,
    input wor id_2,
    input wire id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input wand id_7,
    input tri0 id_8,
    id_23,
    input uwire id_9,
    input tri id_10,
    input wor id_11,
    input supply1 id_12,
    input tri id_13,
    output supply1 id_14,
    output supply0 id_15,
    input wor id_16,
    output uwire id_17,
    input tri id_18,
    input tri0 id_19,
    input tri id_20,
    input wire id_21
);
  always @(posedge id_23 or posedge 1'b0) id_17 = -1;
  wire id_24;
  assign id_17 = -1'b0;
  always $display;
endmodule
module module_1 (
    output wand id_0
);
  assign id_0 = id_2;
  integer id_3;
  uwire   id_4;
  assign id_0 = id_3;
  tri0 id_5, id_6;
  wire id_7;
  assign id_5 = 1;
  assign id_4#(
      .id_5(-1 ==? ""),
      .id_4(1)
  ) = 'b0;
  wand id_8;
  assign id_4 = -1;
  tri id_9 = 1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign id_8 = !id_8 << id_9;
endmodule
