<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="synthesize_resource_utilization" title="Resource Utilization By Entity" column_number="33" tree="">
        <column_headers>
            <data>Module Inst Name</data>
            <data>LUT</data>
            <data>FF</data>
            <data>Distributed RAM</data>
            <data>APM</data>
            <data>DRM</data>
            <data>ADC</data>
            <data>CGRA</data>
            <data>CRYSTAL</data>
            <data>DLL</data>
            <data>DQSL</data>
            <data>EFUSECODE</data>
            <data>FLSIF</data>
            <data>HMEMC</data>
            <data>HSST</data>
            <data>IO</data>
            <data>IOCKDIV</data>
            <data>IOCKDLY</data>
            <data>IOCKGATE</data>
            <data>IPAL</data>
            <data>LUT CARRY</data>
            <data>LUT6 MUX</data>
            <data>LUT7 MUX</data>
            <data>LUT8 MUX</data>
            <data>OSC</data>
            <data>PCIE</data>
            <data>PLL</data>
            <data>RCKB</data>
            <data>RESCAL</data>
            <data>SCANCHAIN</data>
            <data>START</data>
            <data>UDID</data>
            <data>USCM</data>
        </column_headers>
        <row>
            <data>top</data>
            <data>13</data>
            <data>10</data>
            <data>0</data>
            <data>0</data>
            <data>0.5</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>10</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>9</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>1</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>1</data>
            <data>0</data>
            <data>0</data>
            <row>
                <data>u_pll</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>1</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
            </row>
            <row>
                <data>u_rom</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0.5</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <row>
                    <data>U_ipml_rom_rom_sawtooth_wave</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0.5</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <row>
                        <data>U_ipml_spram_rom_sawtooth_wave</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0.5</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                    </row>
                </row>
            </row>
        </row>
    </table>
    <table id="synthesize_check_timing_summary" title="Check Timing Summary" column_number="2">
        <column_headers>
            <data>Check</data>
            <data>Number of Issues</data>
        </column_headers>
        <row>
            <data>no_clock</data>
            <data>0</data>
            <table_container>
                <table id="no_clock_detailed_report" title="no_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 clock pins with no clock driven</data>
                    </row>
                    <row>
                        <data>There are 0 nodes without an associated clock assignment.</data>
                    </row>
                    <row>
                        <data>There are 0 ports with an input/output delay that no clock specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>virtual_clock</data>
            <data>1</data>
            <table_container>
                <table id="virtual_clock_detailed_report" title="virtual_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>No virtual clock was found.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>unexpandable_clocks</data>
            <data>0</data>
            <table_container>
                <table id="unexpandable_clocks_detailed_report" title="unexpandable_clocks" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 clock sets in which the period is not expandable.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>no_input_delay</data>
            <data>0</data>
            <table_container>
                <table id="no_input_delay_detailed_report" title="no_input_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 input ports with no input delay specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>no_output_delay</data>
            <data>9</data>
            <table_container>
                <table id="no_output_delay_detailed_report" title="no_output_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 9 output ports with no output delay specified.</data>
                        <row>
                            <data>da_clk</data>
                        </row>
                        <row>
                            <data>da_data[0]</data>
                        </row>
                        <row>
                            <data>da_data[1]</data>
                        </row>
                        <row>
                            <data>da_data[2]</data>
                        </row>
                        <row>
                            <data>da_data[3]</data>
                        </row>
                        <row>
                            <data>da_data[4]</data>
                        </row>
                        <row>
                            <data>da_data[5]</data>
                        </row>
                        <row>
                            <data>da_data[6]</data>
                        </row>
                        <row>
                            <data>da_data[7]</data>
                        </row>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>partial_input_delay</data>
            <data>0</data>
            <table_container>
                <table id="partial_input_delay_detailed_report" title="partial_input_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 input ports with partial input delay specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>partial_output_delay</data>
            <data>0</data>
            <table_container>
                <table id="partial_output_delay_detailed_report" title="partial_output_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 output ports with partial output delay specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>io_min_max_delay_consistency</data>
            <data>0</data>
            <table_container>
                <table id="io_min_max_delay_consistency_detailed_report" title="io_min_max_delay_consistency" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 io delay sets that min delay values are not less than max delay values.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>input_delay_assigned_to_clock</data>
            <data>0</data>
            <table_container>
                <table id="input_delay_assigned_to_clock_detailed_report" title="input_delay_assigned_to_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 input delays set on clock ports.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>loops</data>
            <data>0</data>
            <table_container>
                <table id="loops_detailed_report" title="loops" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 combinational loops in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>latch_loops</data>
            <data>0</data>
            <table_container>
                <table id="latch loops_detailed_report" title="latch_loops" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 latch loops in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>latchs</data>
            <data>0</data>
            <table_container>
                <table id="latchs_detailed_report" title="latchs" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 latchs in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
    </table>
    <table id="synthesize_report_timing_clock_summary" title="Clock Summary" column_number="10" tree="">
        <column_headers>
            <data>Clock Name</data>
            <data>Type</data>
            <data>Period</data>
            <data>Frequency</data>
            <data>Rise</data>
            <data>Fall</data>
            <data>Clock Load</data>
            <data>Non-clock Load</data>
            <data>Source</data>
            <data>Targets</data>
        </column_headers>
        <row>
            <data>top|clk_50M</data>
            <data>Declared</data>
            <data>1000.000</data>
            <data>1.000MHz</data>
            <data>0.000</data>
            <data>500.000</data>
            <data>0</data>
            <data>0</data>
            <data/>
            <data>{ clk_50M }</data>
        </row>
        <row>
            <data>ad_clock_125m|u_pll/u_pll_e3/CLKOUT0</data>
            <data>Declared</data>
            <data>1000.000</data>
            <data>1.000MHz</data>
            <data>0.000</data>
            <data>500.000</data>
            <data>12</data>
            <data>1</data>
            <data/>
            <data>{ u_pll/u_pll_e3/CLKOUT0 }</data>
        </row>
    </table>
    <table id="synthesize_report_timing_fmax" title="Fmax Summary" column_number="4">
        <column_headers>
            <data>Clock</data>
            <data>Fmax</data>
            <data>Requested Frequency</data>
            <data>Slack</data>
        </column_headers>
        <row>
            <data>ad_clock_125m|u_pll/u_pll_e3/CLKOUT0</data>
            <data>283.930MHz</data>
            <data>1.000MHz</data>
            <data>996.478</data>
        </row>
    </table>
    <table id="synthesize_report_clock_interaction" title="Clock Interaction" column_number="12">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Common Primary Clock</data>
            <data>Inter-Clock Constrains</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing End Point(TNS)</data>
            <data>Total End Point(TNS)</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing End Point(THS)</data>
            <data>Total End Point(THS)</data>
        </column_headers>
        <row>
            <data>ad_clock_125m|u_pll/u_pll_e3/CLKOUT0</data>
            <data>ad_clock_125m|u_pll/u_pll_e3/CLKOUT0</data>
            <data>YES</data>
            <data>Timed</data>
            <data>498.802</data>
            <data>0.000</data>
            <data>0</data>
            <data>30</data>
            <data>1.141</data>
            <data>0.000</data>
            <data>0</data>
            <data>30</data>
        </row>
    </table>
    <table id="synthesize_report_clock_network" title="Clock Network" column_number="1" tree="">
        <column_headers/>
        <row>
            <data>top|clk_50M (1.00MHZ) (drive 0 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../source/top.v" line_number="2">clk_50M (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../source/top.v" line_number="2">clk_50M_ibuf/I (0.000, 0.000, 0.000, 0.000)</data>
                    <row>
                        <data file_id="../source/top.v" line_number="2">clk_50M_ibuf/O (1.211, 1.211, 1.312, 1.312)</data>
                        <row>
                            <data file_id="../source/top.v" line_number="2">nt_clk_50M (net)</data>
                            <row>
                                <data file_id="../ipcore/ad_clock_125m/ad_clock_125m.v" line_number="230">u_pll/u_pll_e3/CLKIN1 (2.302, 2.302, 2.403, 2.403)</data>
                            </row>
                        </row>
                    </row>
                </row>
            </row>
        </row>
        <row>
            <data>ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 (1.00MHZ) (drive 12 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../ipcore/ad_clock_125m/ad_clock_125m.v" line_number="230">u_pll/u_pll_e3/CLKOUT0 (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../source/top.v" line_number="3">nt_da_clk (net)</data>
                    <row>
                        <data object_valid="true">N13/I (0.000, 0.000, 0.000, 0.000)</data>
                        <row>
                            <data object_valid="true">N13/Z (0.000, 0.000, 0.000, 0.000)</data>
                            <row>
                                <data object_valid="true">N13 (net)</data>
                                <row>
                                    <data file_id="../source/top.v" line_number="16">rom_addr[0]/CLK (0.693, 0.693, 0.693, 0.693)</data>
                                </row>
                                <row>
                                    <data file_id="../source/top.v" line_number="16">rom_addr[1]/CLK (0.693, 0.693, 0.693, 0.693)</data>
                                </row>
                                <row>
                                    <data file_id="../source/top.v" line_number="16">rom_addr[2]/CLK (0.693, 0.693, 0.693, 0.693)</data>
                                </row>
                                <row>
                                    <data file_id="../source/top.v" line_number="16">rom_addr[3]/CLK (0.693, 0.693, 0.693, 0.693)</data>
                                </row>
                                <row>
                                    <data file_id="../source/top.v" line_number="16">rom_addr[4]/CLK (0.693, 0.693, 0.693, 0.693)</data>
                                </row>
                                <row>
                                    <data file_id="../source/top.v" line_number="16">rom_addr[5]/CLK (0.693, 0.693, 0.693, 0.693)</data>
                                </row>
                                <row>
                                    <data file_id="../source/top.v" line_number="16">rom_addr[6]/CLK (0.693, 0.693, 0.693, 0.693)</data>
                                </row>
                                <row>
                                    <data file_id="../source/top.v" line_number="16">rom_addr[7]/CLK (0.693, 0.693, 0.693, 0.693)</data>
                                </row>
                                <row>
                                    <data file_id="../source/top.v" line_number="16">rom_addr[8]/CLK (0.693, 0.693, 0.693, 0.693)</data>
                                </row>
                                <row>
                                    <data file_id="../source/top.v" line_number="16">rom_addr[9]/CLK (0.693, 0.693, 0.693, 0.693)</data>
                                </row>
                            </row>
                        </row>
                    </row>
                    <row>
                        <data file_id="../ipcore/rom_sawtooth_wave/rtl/ipml_spram_v1_5_rom_sawtooth_wave.v" line_number="547">u_rom/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (1.207, 1.207, 1.207, 1.207)</data>
                    </row>
                    <row>
                        <data file_id="../ipcore/rom_sawtooth_wave/rtl/ipml_spram_v1_5_rom_sawtooth_wave.v" line_number="547">u_rom/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (1.207, 1.207, 1.207, 1.207)</data>
                    </row>
                </row>
            </row>
        </row>
    </table>
    <table id="synthesize_report_timing_setup" title="Setup Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>ad_clock_125m|u_pll/u_pll_e3/CLKOUT0</data>
            <data>ad_clock_125m|u_pll/u_pll_e3/CLKOUT0</data>
            <data>498.802</data>
            <data>0.000</data>
            <data>0</data>
            <data>30</data>
        </row>
    </table>
    <table id="synthesize_report_timing_hold" title="Hold Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>ad_clock_125m|u_pll/u_pll_e3/CLKOUT0</data>
            <data>ad_clock_125m|u_pll/u_pll_e3/CLKOUT0</data>
            <data>1.141</data>
            <data>0.000</data>
            <data>0</data>
            <data>30</data>
        </row>
    </table>
    <table id="synthesize_report_timing_mpw" title="Minimum Pulse Width Summary" column_number="5">
        <column_headers>
            <data>Clock</data>
            <data>WPWS</data>
            <data>TPWS</data>
            <data>Failing End Point</data>
            <data>Total End Point</data>
        </column_headers>
        <row>
            <data>ad_clock_125m|u_pll/u_pll_e3/CLKOUT0</data>
            <data>499.102</data>
            <data>0.000</data>
            <data>0</data>
            <data>12</data>
        </row>
    </table>
    <table id="synthesize_report_timing_path_setup" title="Setup Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>498.802</data>
            <data>0</data>
            <data>6</data>
            <data file_id="../source/top.v" line_number="16">rom_addr[0]/CLK</data>
            <data file_id="../ipcore/rom_sawtooth_wave/rtl/ipml_spram_v1_5_rom_sawtooth_wave.v" line_number="547">u_rom/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRB[3]</data>
            <data/>
            <data>ad_clock_125m|u_pll/u_pll_e3/CLKOUT0</data>
            <data>ad_clock_125m|u_pll/u_pll_e3/CLKOUT0</data>
            <data>fall-rise</data>
            <data>0.514</data>
            <data>0.693</data>
            <data>1.207</data>
            <data>0.000</data>
            <data>500.000</data>
            <data>1.530</data>
            <data>0.323 (21.1%)</data>
            <data>1.207 (78.9%)</data>
            <general_container>
                <data>Path #1: setup slack is 498.802(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 502.223" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 (falling edge)</data>
                            <data/>
                            <data>500.000</data>
                            <data>500.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data></data>
                            <data></data>
                            <data>0.000</data>
                            <data>500.000</data>
                            <data>f</data>
                            <data file_id="../ipcore/ad_clock_125m/ad_clock_125m.v" line_number="230">u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>500.000</data>
                            <data/>
                            <data file_id="../source/top.v" line_number="3">nt_da_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">N13/I (GTP_INV)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>500.000</data>
                            <data>r</data>
                            <data object_valid="true">N13/Z (GTP_INV)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=10)</data>
                            <data>0.693</data>
                            <data>500.693</data>
                            <data/>
                            <data object_valid="true">N13</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../source/top.v" line_number="16">rom_addr[0]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.323</data>
                            <data>501.016</data>
                            <data>f</data>
                            <data file_id="../source/top.v" line_number="16">rom_addr[0]/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=6)</data>
                            <data>1.207</data>
                            <data>502.223</data>
                            <data> </data>
                            <data file_id="../source/top.v" line_number="10">rom_addr[0]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../ipcore/rom_sawtooth_wave/rtl/ipml_spram_v1_5_rom_sawtooth_wave.v" line_number="547">u_rom/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRB[3] (GTP_DRM9K)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 1001.025" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 (rising edge)</data>
                            <data/>
                            <data>1000.000</data>
                            <data>1000.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data></data>
                            <data></data>
                            <data>0.000</data>
                            <data>1000.000</data>
                            <data>r</data>
                            <data file_id="../ipcore/ad_clock_125m/ad_clock_125m.v" line_number="230">u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>1.207</data>
                            <data>1001.207</data>
                            <data/>
                            <data file_id="../source/top.v" line_number="3">nt_da_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/rom_sawtooth_wave/rtl/ipml_spram_v1_5_rom_sawtooth_wave.v" line_number="547">u_rom/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>1001.207</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.150</data>
                            <data>1001.057</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.032</data>
                            <data>1001.025</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>498.825</data>
            <data>0</data>
            <data>5</data>
            <data file_id="../source/top.v" line_number="16">rom_addr[1]/CLK</data>
            <data file_id="../ipcore/rom_sawtooth_wave/rtl/ipml_spram_v1_5_rom_sawtooth_wave.v" line_number="547">u_rom/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRB[4]</data>
            <data/>
            <data>ad_clock_125m|u_pll/u_pll_e3/CLKOUT0</data>
            <data>ad_clock_125m|u_pll/u_pll_e3/CLKOUT0</data>
            <data>fall-rise</data>
            <data>0.514</data>
            <data>0.693</data>
            <data>1.207</data>
            <data>0.000</data>
            <data>500.000</data>
            <data>1.507</data>
            <data>0.323 (21.4%)</data>
            <data>1.184 (78.6%)</data>
            <general_container>
                <data>Path #2: setup slack is 498.825(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 502.200" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 (falling edge)</data>
                            <data/>
                            <data>500.000</data>
                            <data>500.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data></data>
                            <data></data>
                            <data>0.000</data>
                            <data>500.000</data>
                            <data>f</data>
                            <data file_id="../ipcore/ad_clock_125m/ad_clock_125m.v" line_number="230">u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>500.000</data>
                            <data/>
                            <data file_id="../source/top.v" line_number="3">nt_da_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">N13/I (GTP_INV)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>500.000</data>
                            <data>r</data>
                            <data object_valid="true">N13/Z (GTP_INV)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=10)</data>
                            <data>0.693</data>
                            <data>500.693</data>
                            <data/>
                            <data object_valid="true">N13</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../source/top.v" line_number="16">rom_addr[1]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.323</data>
                            <data>501.016</data>
                            <data>f</data>
                            <data file_id="../source/top.v" line_number="16">rom_addr[1]/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>1.184</data>
                            <data>502.200</data>
                            <data> </data>
                            <data file_id="../source/top.v" line_number="10">rom_addr[1]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../ipcore/rom_sawtooth_wave/rtl/ipml_spram_v1_5_rom_sawtooth_wave.v" line_number="547">u_rom/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRB[4] (GTP_DRM9K)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 1001.025" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 (rising edge)</data>
                            <data/>
                            <data>1000.000</data>
                            <data>1000.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data></data>
                            <data></data>
                            <data>0.000</data>
                            <data>1000.000</data>
                            <data>r</data>
                            <data file_id="../ipcore/ad_clock_125m/ad_clock_125m.v" line_number="230">u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>1.207</data>
                            <data>1001.207</data>
                            <data/>
                            <data file_id="../source/top.v" line_number="3">nt_da_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/rom_sawtooth_wave/rtl/ipml_spram_v1_5_rom_sawtooth_wave.v" line_number="547">u_rom/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>1001.207</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.150</data>
                            <data>1001.057</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.032</data>
                            <data>1001.025</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>498.854</data>
            <data>0</data>
            <data>4</data>
            <data file_id="../source/top.v" line_number="16">rom_addr[2]/CLK</data>
            <data file_id="../ipcore/rom_sawtooth_wave/rtl/ipml_spram_v1_5_rom_sawtooth_wave.v" line_number="547">u_rom/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRB[5]</data>
            <data/>
            <data>ad_clock_125m|u_pll/u_pll_e3/CLKOUT0</data>
            <data>ad_clock_125m|u_pll/u_pll_e3/CLKOUT0</data>
            <data>fall-rise</data>
            <data>0.514</data>
            <data>0.693</data>
            <data>1.207</data>
            <data>0.000</data>
            <data>500.000</data>
            <data>1.478</data>
            <data>0.323 (21.9%)</data>
            <data>1.155 (78.1%)</data>
            <general_container>
                <data>Path #3: setup slack is 498.854(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 502.171" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 (falling edge)</data>
                            <data/>
                            <data>500.000</data>
                            <data>500.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data></data>
                            <data></data>
                            <data>0.000</data>
                            <data>500.000</data>
                            <data>f</data>
                            <data file_id="../ipcore/ad_clock_125m/ad_clock_125m.v" line_number="230">u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>500.000</data>
                            <data/>
                            <data file_id="../source/top.v" line_number="3">nt_da_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">N13/I (GTP_INV)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>500.000</data>
                            <data>r</data>
                            <data object_valid="true">N13/Z (GTP_INV)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=10)</data>
                            <data>0.693</data>
                            <data>500.693</data>
                            <data/>
                            <data object_valid="true">N13</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../source/top.v" line_number="16">rom_addr[2]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.323</data>
                            <data>501.016</data>
                            <data>f</data>
                            <data file_id="../source/top.v" line_number="16">rom_addr[2]/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>1.155</data>
                            <data>502.171</data>
                            <data> </data>
                            <data file_id="../source/top.v" line_number="10">rom_addr[2]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../ipcore/rom_sawtooth_wave/rtl/ipml_spram_v1_5_rom_sawtooth_wave.v" line_number="547">u_rom/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRB[5] (GTP_DRM9K)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 1001.025" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 (rising edge)</data>
                            <data/>
                            <data>1000.000</data>
                            <data>1000.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data></data>
                            <data></data>
                            <data>0.000</data>
                            <data>1000.000</data>
                            <data>r</data>
                            <data file_id="../ipcore/ad_clock_125m/ad_clock_125m.v" line_number="230">u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>1.207</data>
                            <data>1001.207</data>
                            <data/>
                            <data file_id="../source/top.v" line_number="3">nt_da_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/rom_sawtooth_wave/rtl/ipml_spram_v1_5_rom_sawtooth_wave.v" line_number="547">u_rom/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>1001.207</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.150</data>
                            <data>1001.057</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.032</data>
                            <data>1001.025</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="synthesize_report_timing_path_hold" title="Hold Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>1.141</data>
            <data>1</data>
            <data>6</data>
            <data file_id="../source/top.v" line_number="16">rom_addr[0]/CLK</data>
            <data file_id="../source/top.v" line_number="16">rom_addr[0]/D</data>
            <data/>
            <data>ad_clock_125m|u_pll/u_pll_e3/CLKOUT0</data>
            <data>ad_clock_125m|u_pll/u_pll_e3/CLKOUT0</data>
            <data>fall-fall</data>
            <data>0.000</data>
            <data>0.693</data>
            <data>0.693</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>1.188</data>
            <data>0.495 (41.7%)</data>
            <data>0.693 (58.3%)</data>
            <general_container>
                <data>Path #1: hold slack is 1.141(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 501.881" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 (falling edge)</data>
                            <data/>
                            <data>500.000</data>
                            <data>500.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data></data>
                            <data></data>
                            <data>0.000</data>
                            <data>500.000</data>
                            <data>f</data>
                            <data file_id="../ipcore/ad_clock_125m/ad_clock_125m.v" line_number="230">u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>500.000</data>
                            <data/>
                            <data file_id="../source/top.v" line_number="3">nt_da_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">N13/I (GTP_INV)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>500.000</data>
                            <data>r</data>
                            <data object_valid="true">N13/Z (GTP_INV)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=10)</data>
                            <data>0.693</data>
                            <data>500.693</data>
                            <data/>
                            <data object_valid="true">N13</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../source/top.v" line_number="16">rom_addr[0]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.323</data>
                            <data>501.016</data>
                            <data>f</data>
                            <data file_id="../source/top.v" line_number="16">rom_addr[0]/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=6)</data>
                            <data>0.693</data>
                            <data>501.709</data>
                            <data> </data>
                            <data file_id="../source/top.v" line_number="10">rom_addr[0]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">rom_addr[9:0]_inv/I0 (GTP_LUT1)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.172</data>
                            <data>501.881</data>
                            <data>f</data>
                            <data object_valid="true">rom_addr[9:0]_inv/Z (GTP_LUT1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>501.881</data>
                            <data> </data>
                            <data object_valid="true">rom_addr[0]_inv</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../source/top.v" line_number="16">rom_addr[0]/D (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 500.740" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 (falling edge)</data>
                            <data/>
                            <data>500.000</data>
                            <data>500.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data></data>
                            <data></data>
                            <data>0.000</data>
                            <data>500.000</data>
                            <data>f</data>
                            <data file_id="../ipcore/ad_clock_125m/ad_clock_125m.v" line_number="230">u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>500.000</data>
                            <data/>
                            <data file_id="../source/top.v" line_number="3">nt_da_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">N13/I (GTP_INV)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>500.000</data>
                            <data>r</data>
                            <data object_valid="true">N13/Z (GTP_INV)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=10)</data>
                            <data>0.693</data>
                            <data>500.693</data>
                            <data/>
                            <data object_valid="true">N13</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../source/top.v" line_number="16">rom_addr[0]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>500.693</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>500.693</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.047</data>
                            <data>500.740</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>1.227</data>
            <data>1</data>
            <data>6</data>
            <data file_id="../source/top.v" line_number="16">rom_addr[0]/CLK</data>
            <data file_id="../source/top.v" line_number="16">rom_addr[1]/D</data>
            <data/>
            <data>ad_clock_125m|u_pll/u_pll_e3/CLKOUT0</data>
            <data>ad_clock_125m|u_pll/u_pll_e3/CLKOUT0</data>
            <data>fall-fall</data>
            <data>0.000</data>
            <data>0.693</data>
            <data>0.693</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>1.266</data>
            <data>0.573 (45.3%)</data>
            <data>0.693 (54.7%)</data>
            <general_container>
                <data>Path #2: hold slack is 1.227(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 501.959" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 (falling edge)</data>
                            <data/>
                            <data>500.000</data>
                            <data>500.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data></data>
                            <data></data>
                            <data>0.000</data>
                            <data>500.000</data>
                            <data>f</data>
                            <data file_id="../ipcore/ad_clock_125m/ad_clock_125m.v" line_number="230">u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>500.000</data>
                            <data/>
                            <data file_id="../source/top.v" line_number="3">nt_da_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">N13/I (GTP_INV)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>500.000</data>
                            <data>r</data>
                            <data object_valid="true">N13/Z (GTP_INV)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=10)</data>
                            <data>0.693</data>
                            <data>500.693</data>
                            <data/>
                            <data object_valid="true">N13</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../source/top.v" line_number="16">rom_addr[0]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.323</data>
                            <data>501.016</data>
                            <data>f</data>
                            <data file_id="../source/top.v" line_number="16">rom_addr[0]/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=6)</data>
                            <data>0.693</data>
                            <data>501.709</data>
                            <data> </data>
                            <data file_id="../source/top.v" line_number="10">rom_addr[0]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../source/top.v" line_number="22">N7_0_1/I0 (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.250</data>
                            <data>501.959</data>
                            <data>r</data>
                            <data file_id="../source/top.v" line_number="22">N7_0_1/Z (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>501.959</data>
                            <data> </data>
                            <data object_valid="true">N14[1]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../source/top.v" line_number="16">rom_addr[1]/D (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 500.732" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 (falling edge)</data>
                            <data/>
                            <data>500.000</data>
                            <data>500.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data></data>
                            <data></data>
                            <data>0.000</data>
                            <data>500.000</data>
                            <data>f</data>
                            <data file_id="../ipcore/ad_clock_125m/ad_clock_125m.v" line_number="230">u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>500.000</data>
                            <data/>
                            <data file_id="../source/top.v" line_number="3">nt_da_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">N13/I (GTP_INV)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>500.000</data>
                            <data>r</data>
                            <data object_valid="true">N13/Z (GTP_INV)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=10)</data>
                            <data>0.693</data>
                            <data>500.693</data>
                            <data/>
                            <data object_valid="true">N13</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../source/top.v" line_number="16">rom_addr[1]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>500.693</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>500.693</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.039</data>
                            <data>500.732</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>1.227</data>
            <data>1</data>
            <data>6</data>
            <data file_id="../source/top.v" line_number="16">rom_addr[0]/CLK</data>
            <data file_id="../source/top.v" line_number="16">rom_addr[2]/D</data>
            <data/>
            <data>ad_clock_125m|u_pll/u_pll_e3/CLKOUT0</data>
            <data>ad_clock_125m|u_pll/u_pll_e3/CLKOUT0</data>
            <data>fall-fall</data>
            <data>0.000</data>
            <data>0.693</data>
            <data>0.693</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>1.266</data>
            <data>0.573 (45.3%)</data>
            <data>0.693 (54.7%)</data>
            <general_container>
                <data>Path #3: hold slack is 1.227(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 501.959" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 (falling edge)</data>
                            <data/>
                            <data>500.000</data>
                            <data>500.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data></data>
                            <data></data>
                            <data>0.000</data>
                            <data>500.000</data>
                            <data>f</data>
                            <data file_id="../ipcore/ad_clock_125m/ad_clock_125m.v" line_number="230">u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>500.000</data>
                            <data/>
                            <data file_id="../source/top.v" line_number="3">nt_da_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">N13/I (GTP_INV)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>500.000</data>
                            <data>r</data>
                            <data object_valid="true">N13/Z (GTP_INV)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=10)</data>
                            <data>0.693</data>
                            <data>500.693</data>
                            <data/>
                            <data object_valid="true">N13</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../source/top.v" line_number="16">rom_addr[0]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.323</data>
                            <data>501.016</data>
                            <data>f</data>
                            <data file_id="../source/top.v" line_number="16">rom_addr[0]/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=6)</data>
                            <data>0.693</data>
                            <data>501.709</data>
                            <data> </data>
                            <data file_id="../source/top.v" line_number="10">rom_addr[0]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../source/top.v" line_number="22">N7_0_2/I0 (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.250</data>
                            <data>501.959</data>
                            <data>r</data>
                            <data file_id="../source/top.v" line_number="22">N7_0_2/Z (GTP_LUT5CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>501.959</data>
                            <data> </data>
                            <data object_valid="true">N14[2]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../source/top.v" line_number="16">rom_addr[2]/D (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 500.732" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 (falling edge)</data>
                            <data/>
                            <data>500.000</data>
                            <data>500.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data></data>
                            <data></data>
                            <data>0.000</data>
                            <data>500.000</data>
                            <data>f</data>
                            <data file_id="../ipcore/ad_clock_125m/ad_clock_125m.v" line_number="230">u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>500.000</data>
                            <data/>
                            <data file_id="../source/top.v" line_number="3">nt_da_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">N13/I (GTP_INV)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>500.000</data>
                            <data>r</data>
                            <data object_valid="true">N13/Z (GTP_INV)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=10)</data>
                            <data>0.693</data>
                            <data>500.693</data>
                            <data/>
                            <data object_valid="true">N13</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../source/top.v" line_number="16">rom_addr[2]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>500.693</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>500.693</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.039</data>
                            <data>500.732</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="synthesize_report_timing_path_mpw" title="Minimum Pulse Width Path Summary" column_number="7">
        <column_headers>
            <data>Slack</data>
            <data>Actual Width</data>
            <data>Require Width</data>
            <data>Clock</data>
            <data>Type</data>
            <data>Location</data>
            <data>Pin</data>
        </column_headers>
        <row>
            <data>499.102</data>
            <data>500.000</data>
            <data>0.898</data>
            <data>ad_clock_125m|u_pll/u_pll_e3/CLKOUT0</data>
            <data>High Pulse Width</data>
            <data></data>
            <data file_id="../ipcore/rom_sawtooth_wave/rtl/ipml_spram_v1_5_rom_sawtooth_wave.v" line_number="547">u_rom/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA</data>
        </row>
        <row>
            <data>499.102</data>
            <data>500.000</data>
            <data>0.898</data>
            <data>ad_clock_125m|u_pll/u_pll_e3/CLKOUT0</data>
            <data>Low Pulse Width</data>
            <data></data>
            <data file_id="../ipcore/rom_sawtooth_wave/rtl/ipml_spram_v1_5_rom_sawtooth_wave.v" line_number="547">u_rom/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA</data>
        </row>
        <row>
            <data>499.102</data>
            <data>500.000</data>
            <data>0.898</data>
            <data>ad_clock_125m|u_pll/u_pll_e3/CLKOUT0</data>
            <data>High Pulse Width</data>
            <data></data>
            <data file_id="../ipcore/rom_sawtooth_wave/rtl/ipml_spram_v1_5_rom_sawtooth_wave.v" line_number="547">u_rom/U_ipml_rom_rom_sawtooth_wave/U_ipml_spram_rom_sawtooth_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB</data>
        </row>
    </table>
    <table id="synthesize_resource_usage" title="GTP Usage" column_number="2">
        <column_headers>
            <data>GTP Name</data>
            <data>Usage</data>
        </column_headers>
        <comment>
            <data>
Total LUTs: 13 of 42800 (0.03%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 13
Total Registers: 10 of 64200 (0.02%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.5 of 134 (0.37%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 10 of 296 (3.38%)
</data>
        </comment>
        <row>
            <data>GTP_DFF_C                   </data>
            <data>10</data>
        </row>
        <row>
            <data>GTP_DRM9K                    </data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_GRS                      </data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_INV                      </data>
            <data>2</data>
        </row>
        <row>
            <data>GTP_LUT1                     </data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_LUT4                     </data>
            <data>3</data>
        </row>
        <row>
            <data>GTP_LUT5CARRY                </data>
            <data>9</data>
        </row>
        <row>
            <data>GTP_PLL_E3                   </data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_INBUF                  </data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_OUTBUF                 </data>
            <data>9</data>
        </row>
    </table>
    <table id="synthesize_constraint_files" title="Constraint Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>D:/admin/desktop/AD_DA_50H/AD9708_sawtooth_wave/source/ad_9708_wave.fdc</data>
            <data>fdc</data>
        </row>
    </table>
    <table id="synthesize_runtime" title="Synthesize Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:2s</data>
            <data>0h:0m:2s</data>
            <data>0h:0m:3s</data>
            <data>256</data>
            <data>WINDOWS 10 x86_64</data>
            <data>13th Gen Intel(R) Core(TM) i5-13400</data>
            <data>16</data>
        </row>
    </table>
    <table id="synthesize_messages" title="Synthesize Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/admin/desktop/AD_DA_50H/AD9708_sawtooth_wave/source/ad_9708_wave.fdc(line number: 2)] | Port da_data[7] has been placed at location AB13, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/admin/desktop/AD_DA_50H/AD9708_sawtooth_wave/source/ad_9708_wave.fdc(line number: 9)] | Port da_data[6] has been placed at location Y13, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">SDC-2025: Clock source 'n:clk_50M' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.</data>
        </row>
        <row>
            <data message="6">SDC-2025: Clock source 'n:u_pll/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N3_eq0 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N3_mux0 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N3_eq1 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N3_eq2 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N3_mux2 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N3_eq3 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N3_eq4 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N3_mux4 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N3_eq5 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N3_eq6 (bmsREDXOR).</data>
        </row>
        <row>
            <data message="6">STA-3009: The clock top|clk_50M is not connected to any clock endpoints,it will be treated as a normal port or pin.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'da_clk' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'da_data[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'da_data[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'da_data[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'da_data[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'da_data[4]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'da_data[5]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'da_data[6]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'da_data[7]' is not constrained, it is treated as combinational output.</data>
        </row>
    </table>
    <general_container id="synthesize_settings">
        <table_container>
            <table id="synthesize_settings" title="Synthesize Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL50H-6FBG484</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>top</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Option</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Fanout Guide</data>
                        <data>10000</data>
                    </row>
                    <row>
                        <data>Disable I/O Insertion</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Enable Advanced LUT Combining</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Automatic Read/Write Check Insertion for RAM</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Resource Sharing</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Retiming</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Minimum Control-set Size</data>
                        <data>2</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Timing Report</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Total Number of Paths (-max_path)</data>
                        <data>3</data>
                    </row>
                    <row>
                        <data>Number of Paths per Endpoint (-nworst)</data>
                        <data>1</data>
                    </row>
                    <row>
                        <data>Report Paths with Logic levels &gt;</data>
                        <data>-1</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Constraints</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Frequency (MHz)</data>
                        <data>1</data>
                    </row>
                    <row>
                        <data>Use Clock Period for Unconstrained IO</data>
                        <data>false</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>