// Seed: 286236454
`resetall `timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output id_9;
  inout id_8;
  input id_7;
  inout id_6;
  output id_5;
  inout id_4;
  input id_3;
  input id_2;
  inout id_1;
  assign id_1 = id_8;
  logic id_9 = 1;
  logic id_10;
  assign id_9 = id_4;
  `define pp_9 0
  defparam id_12.id_13 = id_3, id_14.id_15 = 1, id_16.id_17 = 1'b0, id_18.id_19 = 1;
  assign id_17 = 1;
endmodule
