---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 224
      num_constraints: 224
      at: ccf19b025615a81b1f19967fd069c140849429e932a38b245cda98b9acea2191
      bt: 57f1871a8d1ff309df7590b6b67374f185bb1b17d18e0bad3d75c9f537675e70
      ct: b92d53399a71512b25b4ee9f35327fe8a8e658b444fcf397b0d8cd6790448ff5
    ir:
      - "decl f0: <0>"
      - "  store &v1, ((v0), (), (), ())"
      - "  log INFO, \"x: \", v2, \"\""
      - "  store &v3, [[[0, 0, 0], [0, 0, 0]], [[0, 0, 0], [0, 0, 0]]]"
      - "  log INFO, \"y: \", [[[0, 0, 0], [0, 0, 0]], [[0, 0, 0], [0, 0, 0]]], \"\""
      - "  aget &v4, v2, 0"
      - "  aget &v5, v4, 0"
      - "  aget &v6, v5, 0"
      - "  eq &v7, v6, 0"
      - "  aget &v8, v2, 1"
      - "  aget &v9, v8, 1"
      - "  aget &v10, v9, 2"
      - "  eq &v11, v10, 0"
      - "  and &v12, v7, v11"
      - "  retn v12"
      - ""
    output:
      - input_file: input/main_multi_dimension_array.in
        output:
          registers:
            r0:
              type: bool
              value: "true"
<<<<<<< HEAD
    initial_ast: 38a429ecbc0bfa74b2a7ca8587fc6ac178635491ab834f7459a3fd56fd8e3602
    imports_resolved_ast: 6fa79b7f84537949ca2a9402f099f3b7f86c6a5be8f4f53e2b86818e494c8a0e
    canonicalized_ast: bcf54c9c4e193d817d675f634d3ee523d5206ff7b87f0cf14320e7123990301f
    type_inferenced_ast: 7d41b50149fdb4c0b44e869d270bb58e4c873ae8a3d0deb1c10679d1e4caf3e1
=======
    initial_ast: a2646afd34522d62c921918c0110ee95c98b977a02485803031e49dba77f8e52
    imports_resolved_ast: e9c42c1404e7c3b9c25650c4319686578689693a0eeb45ba2ece9bd5ed599610
    canonicalized_ast: 587cdabd7e373af0397a3872412d9a26c22974828e17affbfcfd7edfc06577b4
    type_inferenced_ast: d4d7b01c66ab7131d9c022cafd758427e0132c5e1bef7d337a276ce2c913e388
>>>>>>> 4000928ef82b2a77b45389818965a8a6101e9d3f
