0.6
2018.1
Apr  4 2018
19:30:32
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.srcs/sim_1/imports/sim_1/new/Testing_TB.vhd,1529497727,vhdl,,,,testing_tb,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.srcs/sources_1/imports/sources_1/imports/new/AddRoundConstants.vhd,1529495937,vhdl,,,,addroundconstants,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.srcs/sources_1/imports/sources_1/imports/new/AddRoundTweakey.vhd,1529495937,vhdl,,,,addroundtweakey,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.srcs/sources_1/imports/sources_1/imports/new/MixColumns.vhd,1529495937,vhdl,,,,mixcolumns,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.srcs/sources_1/imports/sources_1/imports/new/SBOX_8bit.vhd,1529495937,vhdl,,,,sbox_8bit,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.srcs/sources_1/imports/sources_1/imports/new/SKINNY_128_128_parallel.vhd,1529495937,vhdl,,,,skinny_128_128_parallel,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.srcs/sources_1/imports/sources_1/imports/new/ShiftRows.vhd,1529495937,vhdl,,,,shiftrows,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.srcs/sources_1/imports/sources_1/imports/new/SubCells_128.vhd,1529495937,vhdl,,,,subcells_128,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.srcs/sources_1/imports/sources_1/imports/new/lfsr.vhd,1529495928,vhdl,,,,lfsr,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.srcs/sources_1/imports/sources_1/imports/new/mux.vhd,1529495937,vhdl,,,,mux,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.srcs/sources_1/imports/sources_1/imports/new/reg.vhd,1529495937,vhdl,,,,reg,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.srcs/sources_1/imports/sources_1/imports/new/tw_schedule.vhd,1529491528,vhdl,,,,tw_schedule,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.srcs/sources_1/imports/sources_1/imports/src/cnt.vhd,1529415733,vhdl,,,,cnt,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.srcs/sources_1/imports/sources_1/new/Testing_IP.vhd,1529497325,vhdl,,,,testing_ip,,,,,,,,
