$date
	Tue Mar 11 21:17:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fifo_single_line_buffer_tb $end
$var wire 1 ! done_o $end
$var wire 8 " data_o [7:0] $end
$var reg 1 # clk $end
$var reg 8 $ data_i [7:0] $end
$var reg 1 % rst $end
$var reg 1 & we_i $end
$var integer 32 ' i [31:0] $end
$scope module FIFO_SINGLE_LINE_BUFFER $end
$var wire 1 # clk $end
$var wire 8 ( data_i [7:0] $end
$var wire 8 ) data_o [7:0] $end
$var wire 1 % rst $end
$var wire 1 & we_i $end
$var wire 1 ! done_o $end
$var parameter 32 * DEPTH $end
$var reg 10 + iCounter [9:0] $end
$var reg 10 , rd_pointer [9:0] $end
$var reg 10 - wr_pointer [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 *
$end
#0
$dumpvars
b0 -
b0 ,
b0 +
bx )
b0 (
bx '
0&
1%
b0 $
1#
bx "
0!
$end
#5
0#
#10
b1 -
b1 "
b1 )
b1 +
1#
b1 $
b1 (
b1 '
1&
0%
#15
0#
#20
b10 +
b10 -
1#
b10 $
b10 (
b10 '
#25
0#
#30
b11 -
b11 +
1#
b11 $
b11 (
b11 '
#35
0#
#40
b100 +
b100 -
1#
b100 $
b100 (
b100 '
#45
0#
#50
1!
b0 -
b101 +
1#
b101 $
b101 (
b101 '
#55
0#
#60
b1 -
b10 "
b10 )
b1 ,
1#
b110 $
b110 (
b110 '
#65
0#
#70
b10 ,
b10 -
b11 "
b11 )
1#
b111 $
b111 (
b111 '
#75
0#
#80
b11 -
b100 "
b100 )
b11 ,
1#
b1000 $
b1000 (
b1000 '
#85
0#
#90
b100 ,
b100 -
b101 "
b101 )
1#
b1001 $
b1001 (
b1001 '
#95
0#
#100
b0 -
b110 "
b110 )
b0 ,
1#
b1010 $
b1010 (
b1010 '
#105
0#
#110
b1 ,
b1 -
b111 "
b111 )
1#
b1011 '
#115
0#
#120
