$date
	Sat Sep 20 00:35:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module reg_file_tb $end
$var wire 8 ! data_out [7:0] $end
$var reg 3 " addr [2:0] $end
$var reg 1 # clk $end
$var reg 8 $ data_in [7:0] $end
$var reg 1 % we $end
$var integer 32 & i [31:0] $end
$scope module uut $end
$var wire 3 ' addr [2:0] $end
$var wire 1 # clk $end
$var wire 8 ( data_in [7:0] $end
$var wire 1 % we $end
$var reg 8 ) data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx )
b0 (
b0 '
b0 &
1%
b0 $
0#
b0 "
bx !
$end
#5
b0 !
b0 )
1#
#6
bx !
bx )
b10001 $
b10001 (
b1 "
b1 '
b1 &
#10
0#
#15
b10001 !
b10001 )
1#
#16
bx !
bx )
b100010 $
b100010 (
b10 "
b10 '
b10 &
#20
0#
#25
b100010 !
b100010 )
1#
#26
bx !
bx )
b110011 $
b110011 (
b11 "
b11 '
b11 &
#30
0#
#35
b110011 !
b110011 )
1#
#36
bx !
bx )
b1000100 $
b1000100 (
b100 "
b100 '
b100 &
#40
0#
#45
b1000100 !
b1000100 )
1#
#46
bx !
bx )
b1010101 $
b1010101 (
b101 "
b101 '
b101 &
#50
0#
#55
b1010101 !
b1010101 )
1#
#56
bx !
bx )
b1100110 $
b1100110 (
b110 "
b110 '
b110 &
#60
0#
#65
b1100110 !
b1100110 )
1#
#66
bx !
bx )
b1110111 $
b1110111 (
b111 "
b111 '
b111 &
#70
0#
#75
b1110111 !
b1110111 )
1#
#76
b0 !
b0 )
b0 "
b0 '
0%
b0 &
#80
0#
#85
1#
#86
b10001 !
b10001 )
b1 "
b1 '
b1 &
#90
0#
#95
1#
#96
b100010 !
b100010 )
b10 "
b10 '
b10 &
#100
0#
#105
1#
#106
b110011 !
b110011 )
b11 "
b11 '
b11 &
#110
0#
#115
1#
#116
b1000100 !
b1000100 )
b100 "
b100 '
b100 &
#120
0#
#125
1#
#126
b1010101 !
b1010101 )
b101 "
b101 '
b101 &
#130
0#
#135
1#
#136
b1100110 !
b1100110 )
b110 "
b110 '
b110 &
#140
0#
#145
1#
#146
b1110111 !
b1110111 )
b111 "
b111 '
b111 &
#150
0#
#155
1#
#156
b1000 &
