set_cmd_units -time ns -capacitance pF -current mA -voltage V -resistance kOhm -distance um 
read_liberty /pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib 
read_liberty /pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib 
read_verilog test_32bits_GateLevel.gl.v 
link_design test_32bits_GateLevel
link_design test_32bits
create_clock -name clk -period 1.25 clk 
set clk_indx [lsearch [all_inputs] [get_port clk]]
set rst_indx [lsearch [all_inputs] [get_port rst]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx] 
set_input_delay -clock [get_clocks clk] 0.2 $all_inputs_wo_clk_rst 
set_output_delay -clock [get_clocks clk] 0.2 {p}
report_checks
exit
