/*
 * File:           S:\!APMLIFIER\Amplifier 4_0\sigma_project\test\test_project_main_IC_1.h
 *
 * Created:        Friday, July 02, 2021 10:41:02 AM
 * Description:    test_project_main:IC 1 program data.
 *
 * This software is distributed in the hope that it will be useful,
 * but is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
 * CONDITIONS OF ANY KIND, without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 *
 * This software may only be used to program products purchased from
 * Analog Devices for incorporation by you into audio products that
 * are intended for resale to audio product end users. This software
 * may not be distributed whole or in any part to third parties.
 *
 * Copyright Â©2021 Analog Devices, Inc. All rights reserved.
 */
#ifndef __TEST_PROJECT_MAIN_IC_1_H__
#define __TEST_PROJECT_MAIN_IC_1_H__

#include "SigmaStudioFW.h"
#include "test_project_main_IC_1_REG.h"

#define DEVICE_ARCHITECTURE_IC_1                  "ADAU1452"
#define DEVICE_ADDR_IC_1                          0x70

/* DSP Ram Data */
#define DM1_DATA_SIZE_IC_1 256
#define DM1_DATA_ADDR_IC_1 24576
ADI_REG_TYPE DM1_DATA_Data_IC_1[DM1_DATA_SIZE_IC_1] = {
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x60, 0x09, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x15, 
0x00, 0x00, 0x00, 0x16, 
0x00, 0x00, 0x00, 0x17, 
0x00, 0x00, 0x00, 0x18, 
0x00, 0x00, 0x00, 0x1F, 
0x00, 0x00, 0x00, 0x20, 
0x00, 0x00, 0x00, 0x21, 
0x00, 0x00, 0x00, 0x22, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x3C, 0xF0, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
};

/* DSP Program Data */
#define PROGRAM_SIZE_IC_1 1120
#define PROGRAM_ADDR_IC_1 49152
ADI_REG_TYPE Program_Data_IC_1[PROGRAM_SIZE_IC_1] = {
0x00, 0x00, 0x00, 0x02, 
0x0C, 0x00, 0xDC, 0xDC, 
0x0D, 0x00, 0xFF, 0xD2, 
0x0D, 0x00, 0xFF, 0xD0, 
0x0D, 0x00, 0xF4, 0x50, 
0x0D, 0x00, 0xF4, 0x00, 
0xC0, 0x00, 0x23, 0x80, 
0x80, 0x00, 0x00, 0x00, 
0xC0, 0x00, 0x23, 0x00, 
0x80, 0x00, 0x00, 0x00, 
0xC0, 0x00, 0x23, 0xC0, 
0x80, 0x00, 0x00, 0x10, 
0xC0, 0x00, 0x22, 0x00, 
0x80, 0x00, 0x00, 0x00, 
0x08, 0x80, 0xDC, 0xE0, 
0x0C, 0x00, 0xDC, 0xDC, 
0x0A, 0x21, 0x00, 0x12, 
0x08, 0x00, 0x00, 0x10, 
0x01, 0x00, 0x00, 0x14, 
0x06, 0x40, 0x50, 0x10, 
0xC0, 0x00, 0x20, 0x00, 
0x80, 0x00, 0x00, 0x27, 
0x0D, 0x00, 0xFF, 0xC1, 
0xC0, 0x00, 0x20, 0x00, 
0x80, 0x00, 0x00, 0x01, 
0x0D, 0x00, 0xF4, 0x62, 
0xC0, 0x00, 0x20, 0x00, 
0x80, 0x00, 0x00, 0x00, 
0x0D, 0x00, 0xF4, 0x62, 
0xC0, 0x00, 0x20, 0x00, 
0x80, 0x00, 0x00, 0x02, 
0x0D, 0x00, 0xFF, 0xD1, 
0x00, 0x00, 0x00, 0x03, 
0x0D, 0x00, 0xFF, 0xD2, 
0x00, 0x00, 0x00, 0x05, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x02, 0x01, 0x00, 0x22, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x08, 0x9E, 0xDC, 0xE0, 
0x08, 0x9C, 0x00, 0x10, 
0x00, 0x00, 0x00, 0x00, 
0xC0, 0x00, 0x00, 0x00, 
0x82, 0x4F, 0x00, 0x00, 
0x08, 0x8A, 0xDC, 0xE0, 
0x0A, 0x23, 0x00, 0x06, 
0x00, 0x8C, 0x20, 0x00, 
0x0A, 0xA7, 0x00, 0x05, 
0x02, 0x09, 0x00, 0x3E, 
0xC0, 0x00, 0x28, 0x70, 
0x80, 0x00, 0x60, 0x00, 
0x00, 0x8C, 0x11, 0x91, 
0x00, 0x00, 0x00, 0x23, 
0x00, 0x00, 0x00, 0x00, 
0x30, 0x00, 0xBC, 0xE9, 
0x00, 0x00, 0xC2, 0xF1, 
0x01, 0x00, 0x00, 0x3D, 
0x06, 0x00, 0x50, 0x14, 
0x36, 0x40, 0x50, 0x15, 
0x26, 0x40, 0x40, 0x15, 
0x09, 0x2B, 0x00, 0x06, 
0x00, 0x00, 0x00, 0x00, 
0xC0, 0x00, 0x00, 0x00, 
0x82, 0x4F, 0x00, 0x09, 
0x08, 0x8A, 0xDC, 0xE0, 
0xC0, 0x00, 0x00, 0x00, 
0x82, 0x6F, 0x00, 0x11, 
0xC0, 0x00, 0x29, 0xF0, 
0x80, 0x00, 0x60, 0x00, 
0x0A, 0x23, 0x00, 0x08, 
0x00, 0x8C, 0x20, 0x00, 
0x0A, 0xA7, 0x00, 0x07, 
0x02, 0x09, 0x00, 0x5C, 
0xC0, 0x00, 0x28, 0x70, 
0x80, 0x00, 0x60, 0x09, 
0x00, 0x84, 0x1A, 0x91, 
0x00, 0x00, 0xDA, 0x72, 
0x00, 0x00, 0xDB, 0x72, 
0x00, 0x00, 0x24, 0x80, 
0x01, 0x00, 0x00, 0x5B, 
0x05, 0x2C, 0x98, 0x06, 
0x00, 0x8C, 0x11, 0x97, 
0x00, 0x00, 0x00, 0x23, 
0x00, 0x00, 0x00, 0x00, 
0x30, 0x00, 0xBC, 0xE9, 
0x00, 0x00, 0xC2, 0xF1, 
0x06, 0x00, 0x50, 0x14, 
0x36, 0x40, 0x50, 0x05, 
0x26, 0x40, 0x40, 0x05, 
0x00, 0x00, 0x26, 0x01, 
0x09, 0x2B, 0x00, 0x08, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x02, 
0x0C, 0x00, 0xF5, 0xA0, 
0x06, 0x40, 0x10, 0x0E, 
0x00, 0x00, 0x00, 0x03, 
0x0C, 0x00, 0x00, 0x65, 
0x06, 0x40, 0x10, 0x1E, 
0x0C, 0x00, 0xFC, 0x40, 
0x06, 0x40, 0x10, 0x4E, 
0x0C, 0x00, 0xFC, 0x41, 
0x06, 0x40, 0x10, 0x5E, 
0x0C, 0x00, 0xFC, 0x42, 
0x06, 0x40, 0x10, 0xEE, 
0x0C, 0x00, 0xFC, 0x43, 
0x06, 0x40, 0x10, 0xFE, 
0x0C, 0x00, 0xFC, 0x60, 
0x06, 0x40, 0x10, 0x8E, 
0x0C, 0x00, 0xFC, 0x61, 
0x06, 0x40, 0x10, 0x9E, 
0x0C, 0x00, 0xFC, 0x68, 
0x06, 0x40, 0x10, 0xAE, 
0x0C, 0x00, 0xFC, 0x69, 
0x06, 0x40, 0x10, 0xBE, 
0x0C, 0x30, 0xFC, 0x30, 
0x0C, 0x40, 0x00, 0x14, 
0x00, 0x10, 0x00, 0x01, 
0x00, 0x00, 0x00, 0x00, 
0x05, 0x4C, 0x10, 0xCE, 
0x05, 0x6C, 0x10, 0xDE, 
0x05, 0x0C, 0x10, 0x0E, 
0x06, 0x00, 0x10, 0x1E, 
0x00, 0x04, 0x45, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x05, 0x4C, 0x90, 0x2E, 
0x05, 0x0C, 0x10, 0x2E, 
0x06, 0x00, 0x10, 0x1E, 
0x00, 0x04, 0x45, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x05, 0x4C, 0x90, 0x3E, 
0xC0, 0x00, 0x08, 0x1F, 
0x8D, 0x80, 0x00, 0x1B, 
0x05, 0x0C, 0x10, 0x3E, 
0x0B, 0x21, 0xFD, 0x84, 
0xC0, 0x00, 0x08, 0x1F, 
0x8D, 0x94, 0x00, 0x1A, 
0x06, 0x10, 0x10, 0x4E, 
0x06, 0x10, 0x90, 0x5E, 
0x0C, 0x00, 0xFD, 0xA0, 
0x00, 0x10, 0x00, 0x08, 
0x0D, 0x01, 0x00, 0x1A, 
0x05, 0x4C, 0x10, 0x6E, 
0x05, 0x6C, 0x10, 0x7E, 
0xC0, 0x00, 0x00, 0x00, 
0x82, 0x0F, 0x00, 0x15, 
0x06, 0x10, 0x10, 0x6E, 
0x06, 0x10, 0x90, 0x7E, 
0x06, 0x11, 0x10, 0x8E, 
0x06, 0x11, 0x90, 0x9E, 
0x06, 0x0C, 0x40, 0xA0, 
0xE0, 0x38, 0x80, 0x06, 
0x80, 0x00, 0x01, 0x0A, 
0xE0, 0x38, 0x80, 0x0A, 
0x80, 0x00, 0x01, 0x0A, 
0xE0, 0x38, 0x80, 0x0E, 
0x80, 0x00, 0x01, 0x0A, 
0xE0, 0x38, 0x80, 0x12, 
0x80, 0x00, 0x01, 0x0A, 
0xE0, 0x38, 0x80, 0x16, 
0x80, 0x00, 0x01, 0x0A, 
0xE0, 0x38, 0x80, 0x1A, 
0x80, 0x00, 0x01, 0x0A, 
0xE0, 0x38, 0x80, 0x1E, 
0x80, 0x00, 0x01, 0x0A, 
0xE0, 0x38, 0x80, 0x22, 
0x80, 0x00, 0x01, 0x0A, 
0xC0, 0x00, 0x00, 0x00, 
0x82, 0x0F, 0x00, 0x19, 
0x06, 0x10, 0x10, 0xAE, 
0x06, 0x10, 0x90, 0xBE, 
0x06, 0x11, 0x10, 0xCE, 
0x06, 0x11, 0x90, 0xDE, 
0x06, 0x0C, 0x40, 0xA0, 
0xE0, 0x38, 0x80, 0x02, 
0x80, 0x00, 0x01, 0x0A, 
0xE0, 0x38, 0xA4, 0x02, 
0x80, 0x00, 0x01, 0x0A, 
0xE0, 0x38, 0xA8, 0x02, 
0x80, 0x00, 0x01, 0x0A, 
0xE0, 0x38, 0xAC, 0x02, 
0x80, 0x00, 0x01, 0x0A, 
0xE0, 0x38, 0xB0, 0x02, 
0x80, 0x00, 0x01, 0x0A, 
0xE0, 0x38, 0xB4, 0x02, 
0x80, 0x00, 0x01, 0x0A, 
0xE0, 0x38, 0xB8, 0x02, 
0x80, 0x00, 0x01, 0x0A, 
0xE0, 0x38, 0xBC, 0x02, 
0x80, 0x00, 0x01, 0x0A, 
0xC0, 0x00, 0x00, 0x00, 
0x82, 0x0F, 0x00, 0x1D, 
0x06, 0x10, 0x10, 0xEE, 
0x06, 0x10, 0x90, 0xFE, 
0x06, 0x04, 0x40, 0xA0, 
0xE0, 0x20, 0xC0, 0x01, 
0x80, 0x00, 0x01, 0x0A, 
0xE0, 0x20, 0xA4, 0x01, 
0x80, 0x00, 0x01, 0x0A, 
0xE0, 0x20, 0xA8, 0x01, 
0x80, 0x00, 0x01, 0x0A, 
0xE0, 0x20, 0xAC, 0x01, 
0x80, 0x00, 0x01, 0x0A, 
0xE0, 0x20, 0xB0, 0x01, 
0x80, 0x00, 0x01, 0x0A, 
0xE0, 0x20, 0xB4, 0x01, 
0x80, 0x00, 0x01, 0x0A, 
0xE0, 0x20, 0xB8, 0x01, 
0x80, 0x00, 0x01, 0x0A, 
0xE0, 0x20, 0xBC, 0x01, 
0x80, 0x00, 0x01, 0x0A, 
0x00, 0x84, 0x08, 0x80, 
0x05, 0x4C, 0x91, 0x0E, 
0x05, 0x4D, 0x11, 0x1E, 
0x05, 0x4D, 0x91, 0x2E, 
0x05, 0x4E, 0x11, 0x3E, 
0x05, 0x4E, 0x91, 0x4E, 
0x05, 0x4F, 0x11, 0x5E, 
0x05, 0x4F, 0x91, 0x6E, 
0x05, 0x6C, 0x11, 0x7E, 
0x0C, 0x82, 0x00, 0x66, 
0x0A, 0x21, 0xDC, 0xDC, 
0x35, 0x0C, 0x11, 0x0E, 
0x05, 0x4C, 0x11, 0x8E, 
0x0C, 0x82, 0x00, 0x67, 
0x0A, 0x21, 0xDC, 0xDC, 
0x35, 0x0C, 0x11, 0x1E, 
0x05, 0x4C, 0x11, 0x9E, 
0x0C, 0x82, 0x00, 0x68, 
0x0A, 0x21, 0xDC, 0xDC, 
0x35, 0x0C, 0x11, 0x2E, 
0x05, 0x4C, 0x11, 0xAE, 
0x0C, 0x82, 0x00, 0x69, 
0x0A, 0x21, 0xDC, 0xDC, 
0x35, 0x0C, 0x11, 0x3E, 
0x05, 0x4C, 0x11, 0xBE, 
0x0C, 0x82, 0x00, 0x6A, 
0x0A, 0x21, 0xDC, 0xDC, 
0x35, 0x0C, 0x11, 0x4E, 
0x05, 0x4C, 0x11, 0xCE, 
0x0C, 0x82, 0x00, 0x6B, 
0x0A, 0x21, 0xDC, 0xDC, 
0x35, 0x0C, 0x11, 0x5E, 
0x05, 0x4C, 0x11, 0xDE, 
0x0C, 0x82, 0x00, 0x6C, 
0x0A, 0x21, 0xDC, 0xDC, 
0x35, 0x0C, 0x11, 0x6E, 
0x05, 0x4C, 0x11, 0xEE, 
0x0C, 0x82, 0x00, 0x6D, 
0x0A, 0x21, 0xDC, 0xDC, 
0x35, 0x0C, 0x11, 0x7E, 
0x05, 0x4C, 0x11, 0xFE, 
0x06, 0x00, 0x11, 0x8E, 
0x0D, 0x00, 0xFC, 0xC0, 
0x06, 0x00, 0x11, 0x9E, 
0x0D, 0x00, 0xFC, 0xC1, 
0x06, 0x00, 0x11, 0xAE, 
0x0D, 0x00, 0xFC, 0xC2, 
0x06, 0x00, 0x11, 0xBE, 
0x0D, 0x00, 0xFC, 0xC3, 
0x06, 0x00, 0x11, 0xCE, 
0x0D, 0x00, 0xFC, 0xC4, 
0x06, 0x00, 0x11, 0xDE, 
0x0D, 0x00, 0xFC, 0xC5, 
0x06, 0x00, 0x11, 0xEE, 
0x0D, 0x00, 0xFC, 0xC6, 
0x06, 0x00, 0x11, 0xFE, 
0x0D, 0x00, 0xFC, 0xC7, 
0x08, 0x9C, 0x00, 0x10, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x2E, 0x01, 
0x00, 0x00, 0x00, 0x00, 
0x09, 0x9C, 0x00, 0x10, 
0x00, 0x00, 0x00, 0x02, 
0x0C, 0x10, 0xF4, 0x60, 
0x02, 0xC2, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
};

/* DSP Parameter (Coefficient) Data */
#define PARAM_SIZE_IC_1 456
#define PARAM_ADDR_IC_1 0
ADI_REG_TYPE Param_Data_IC_1[PARAM_SIZE_IC_1] = {
0x01, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x1C, 
0x00, 0x00, 0x00, 0x1C, 
0x00, 0x00, 0x00, 0x20, 
0x00, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x00, 0x08, 0x18, 0x6E, 
0x01, 0x00, 0x00, 0x00, 
0x00, 0x01, 0x9D, 0x81, 
0x00, 0x00, 0x06, 0x8E, 
0x01, 0x00, 0x00, 0x00, 
0x00, 0x08, 0x18, 0x6E, 
0x01, 0xFE, 0xC9, 0x83, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x00, 0x08, 0x18, 0x6E, 
0x00, 0x08, 0x18, 0x6E, 
0x01, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x06, 0x8E, 
0x01, 0x00, 0x00, 0x00, 
0x00, 0x08, 0x18, 0x6E, 
0x01, 0x1F, 0x3C, 0x9A, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x1F, 0x3C, 0x9A, 
0x01, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x7D, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x01, 
0x00, 0x00, 0x00, 0x01, 
0x00, 0x00, 0x00, 0x01, 
0x00, 0x00, 0x00, 0x01, 
0x00, 0x00, 0x00, 0x01, 
0x00, 0x00, 0x00, 0x01, 
0x00, 0x00, 0x00, 0x01, 
0x00, 0x00, 0x00, 0x01, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
};


/* Register Default - IC 1.SOFT_RESET */
ADI_REG_TYPE R0_SOFT_RESET_IC_1_Default[REG_SOFT_RESET_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.SOFT_RESET */
ADI_REG_TYPE R1_SOFT_RESET_IC_1_Default[REG_SOFT_RESET_IC_1_BYTE] = {
0x00, 0x01
};

/* Register Default - IC 1.Reset Delay */
#define R2_RESET_DELAY_IC_1_ADDR 0x0
#define R2_RESET_DELAY_IC_1_SIZE 2
ADI_REG_TYPE R2_RESET_DELAY_IC_1_Default[R2_RESET_DELAY_IC_1_SIZE] = {
0x00, 0xFF
};

/* Register Default - IC 1.HIBERNATE */
ADI_REG_TYPE R3_HIBERNATE_IC_1_Default[REG_HIBERNATE_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.HIBERNATE */
ADI_REG_TYPE R4_HIBERNATE_IC_1_Default[REG_HIBERNATE_IC_1_BYTE] = {
0x00, 0x01
};

/* Register Default - IC 1.Hibernate Delay */
#define R5_HIBERNATE_DELAY_IC_1_ADDR 0x0
#define R5_HIBERNATE_DELAY_IC_1_SIZE 2
ADI_REG_TYPE R5_HIBERNATE_DELAY_IC_1_Default[R5_HIBERNATE_DELAY_IC_1_SIZE] = {
0x00, 0xFF
};

/* Register Default - IC 1.KILL_CORE */
ADI_REG_TYPE R6_KILL_CORE_IC_1_Default[REG_KILL_CORE_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.KILL_CORE */
ADI_REG_TYPE R7_KILL_CORE_IC_1_Default[REG_KILL_CORE_IC_1_BYTE] = {
0x00, 0x01
};

/* Register Default - IC 1.PLL_ENABLE */
ADI_REG_TYPE R8_PLL_ENABLE_IC_1_Default[REG_PLL_ENABLE_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.PLL_CTRL0 Register */
ADI_REG_TYPE R9_PLL_CTRL0_IC_1_Default[REG_PLL_CTRL0_IC_1_BYTE] = {
0x00, 0x60
};

/* Register Default - IC 1.PLL_CTRL1 Register */
ADI_REG_TYPE R10_PLL_CTRL1_IC_1_Default[REG_PLL_CTRL1_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.PLL_CLK_SRC Register */
ADI_REG_TYPE R11_PLL_CLK_SRC_IC_1_Default[REG_PLL_CLK_SRC_IC_1_BYTE] = {
0x00, 0x01
};

/* Register Default - IC 1.MCLK_OUT Register */
ADI_REG_TYPE R12_MCLK_OUT_IC_1_Default[REG_MCLK_OUT_IC_1_BYTE] = {
0x00, 0x05
};

/* Register Default - IC 1.PLL_ENABLE Register */
ADI_REG_TYPE R13_PLL_ENABLE_IC_1_Default[REG_PLL_ENABLE_IC_1_BYTE] = {
0x00, 0x01
};

/* Register Default - IC 1.PLL Lock Delay */
#define R14_PLL_LOCK_DELAY_IC_1_ADDR 0x0
#define R14_PLL_LOCK_DELAY_IC_1_SIZE 2
ADI_REG_TYPE R14_PLL_LOCK_DELAY_IC_1_Default[R14_PLL_LOCK_DELAY_IC_1_SIZE] = {
0x00, 0xFF
};

/* Register Default - IC 1.POWER_ENABLE0 Register */
ADI_REG_TYPE R15_POWER_ENABLE0_IC_1_Default[REG_POWER_ENABLE0_IC_1_BYTE] = {
0x1F, 0x3F
};

/* Register Default - IC 1.POWER_ENABLE1 Register */
ADI_REG_TYPE R16_POWER_ENABLE1_IC_1_Default[REG_POWER_ENABLE1_IC_1_BYTE] = {
0x00, 0x07
};

/* Register Default - IC 1.ASRC_MUTE */
ADI_REG_TYPE R17_ASRC_MUTE_IC_1_Default[REG_ASRC_MUTE_IC_1_BYTE] = {
0x00, 0xFE
};

/* Register Default - IC 1.CLK_GEN3_SRC */
ADI_REG_TYPE R18_CLK_GEN3_SRC_IC_1_Default[REG_CLK_GEN3_SRC_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.PANIC_PARITY_MASK */
ADI_REG_TYPE R19_PANIC_PARITY_MASK_IC_1_Default[REG_PANIC_PARITY_MASK_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.DMIC_CTRL0 */
ADI_REG_TYPE R20_DMIC_CTRL0_IC_1_Default[REG_DMIC_CTRL0_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.DMIC_CTRL1 */
ADI_REG_TYPE R21_DMIC_CTRL1_IC_1_Default[REG_DMIC_CTRL1_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.FTDM_OUT1 */
ADI_REG_TYPE R22_FTDM_OUT1_IC_1_Default[REG_FTDM_OUT1_IC_1_BYTE] = {
0x00, 0x04
};

/* Register Default - IC 1.BCLK_IN0_PIN */
ADI_REG_TYPE R23_BCLK_IN0_PIN_IC_1_Default[REG_BCLK_IN0_PIN_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.BCLK_IN1_PIN */
ADI_REG_TYPE R24_BCLK_IN1_PIN_IC_1_Default[REG_BCLK_IN1_PIN_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.BCLK_IN2_PIN */
ADI_REG_TYPE R25_BCLK_IN2_PIN_IC_1_Default[REG_BCLK_IN2_PIN_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.BCLK_IN3_PIN */
ADI_REG_TYPE R26_BCLK_IN3_PIN_IC_1_Default[REG_BCLK_IN3_PIN_IC_1_BYTE] = {
0x00, 0x01
};

/* Register Default - IC 1.BCLK_OUT0_PIN */
ADI_REG_TYPE R27_BCLK_OUT0_PIN_IC_1_Default[REG_BCLK_OUT0_PIN_IC_1_BYTE] = {
0x00, 0x0F
};

/* Register Default - IC 1.BCLK_OUT1_PIN */
ADI_REG_TYPE R28_BCLK_OUT1_PIN_IC_1_Default[REG_BCLK_OUT1_PIN_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.BCLK_OUT2_PIN */
ADI_REG_TYPE R29_BCLK_OUT2_PIN_IC_1_Default[REG_BCLK_OUT2_PIN_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.BCLK_OUT3_PIN */
ADI_REG_TYPE R30_BCLK_OUT3_PIN_IC_1_Default[REG_BCLK_OUT3_PIN_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.LRCLK_IN0_PIN */
ADI_REG_TYPE R31_LRCLK_IN0_PIN_IC_1_Default[REG_LRCLK_IN0_PIN_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.LRCLK_IN1_PIN */
ADI_REG_TYPE R32_LRCLK_IN1_PIN_IC_1_Default[REG_LRCLK_IN1_PIN_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.LRCLK_IN2_PIN */
ADI_REG_TYPE R33_LRCLK_IN2_PIN_IC_1_Default[REG_LRCLK_IN2_PIN_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.LRCLK_IN3_PIN */
ADI_REG_TYPE R34_LRCLK_IN3_PIN_IC_1_Default[REG_LRCLK_IN3_PIN_IC_1_BYTE] = {
0x00, 0x01
};

/* Register Default - IC 1.LRCLK_OUT0_PIN */
ADI_REG_TYPE R35_LRCLK_OUT0_PIN_IC_1_Default[REG_LRCLK_OUT0_PIN_IC_1_BYTE] = {
0x00, 0x0F
};

/* Register Default - IC 1.LRCLK_OUT1_PIN */
ADI_REG_TYPE R36_LRCLK_OUT1_PIN_IC_1_Default[REG_LRCLK_OUT1_PIN_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.LRCLK_OUT2_PIN */
ADI_REG_TYPE R37_LRCLK_OUT2_PIN_IC_1_Default[REG_LRCLK_OUT2_PIN_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.LRCLK_OUT3_PIN */
ADI_REG_TYPE R38_LRCLK_OUT3_PIN_IC_1_Default[REG_LRCLK_OUT3_PIN_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.SDATA_IN0_PIN */
ADI_REG_TYPE R39_SDATA_IN0_PIN_IC_1_Default[REG_SDATA_IN0_PIN_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.SDATA_IN1_PIN */
ADI_REG_TYPE R40_SDATA_IN1_PIN_IC_1_Default[REG_SDATA_IN1_PIN_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.SDATA_IN2_PIN */
ADI_REG_TYPE R41_SDATA_IN2_PIN_IC_1_Default[REG_SDATA_IN2_PIN_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.SDATA_IN3_PIN */
ADI_REG_TYPE R42_SDATA_IN3_PIN_IC_1_Default[REG_SDATA_IN3_PIN_IC_1_BYTE] = {
0x00, 0x01
};

/* Register Default - IC 1.SDATA_OUT0_PIN */
ADI_REG_TYPE R43_SDATA_OUT0_PIN_IC_1_Default[REG_SDATA_OUT0_PIN_IC_1_BYTE] = {
0x00, 0x0F
};

/* Register Default - IC 1.SDATA_OUT1_PIN */
ADI_REG_TYPE R44_SDATA_OUT1_PIN_IC_1_Default[REG_SDATA_OUT1_PIN_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.SDATA_OUT2_PIN */
ADI_REG_TYPE R45_SDATA_OUT2_PIN_IC_1_Default[REG_SDATA_OUT2_PIN_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.SDATA_OUT3_PIN */
ADI_REG_TYPE R46_SDATA_OUT3_PIN_IC_1_Default[REG_SDATA_OUT3_PIN_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.SPDIF_TX_PIN */
ADI_REG_TYPE R47_SPDIF_TX_PIN_IC_1_Default[REG_SPDIF_TX_PIN_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.SCLK_SCL_PIN */
ADI_REG_TYPE R48_SCLK_SCL_PIN_IC_1_Default[REG_SCLK_SCL_PIN_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.MISO_SDA_PIN */
ADI_REG_TYPE R49_MISO_SDA_PIN_IC_1_Default[REG_MISO_SDA_PIN_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.SS_PIN */
ADI_REG_TYPE R50_SS_PIN_IC_1_Default[REG_SS_PIN_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.MOSI_ADDR1_PIN */
ADI_REG_TYPE R51_MOSI_ADDR1_PIN_IC_1_Default[REG_MOSI_ADDR1_PIN_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.SCLK_SCL_M_PIN */
ADI_REG_TYPE R52_SCLK_SCL_M_PIN_IC_1_Default[REG_SCLK_SCL_M_PIN_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.MISO_SDA_M_PIN */
ADI_REG_TYPE R53_MISO_SDA_M_PIN_IC_1_Default[REG_MISO_SDA_M_PIN_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.SS_M_PIN */
ADI_REG_TYPE R54_SS_M_PIN_IC_1_Default[REG_SS_M_PIN_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.MOSI_M_PIN */
ADI_REG_TYPE R55_MOSI_M_PIN_IC_1_Default[REG_MOSI_M_PIN_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.MP6_PIN */
ADI_REG_TYPE R56_MP6_PIN_IC_1_Default[REG_MP6_PIN_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.MP7_PIN */
ADI_REG_TYPE R57_MP7_PIN_IC_1_Default[REG_MP7_PIN_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.CLKOUT_PIN */
ADI_REG_TYPE R58_CLKOUT_PIN_IC_1_Default[REG_CLKOUT_PIN_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.ASRC_INPUT0 */
ADI_REG_TYPE R59_ASRC_INPUT0_IC_1_Default[REG_ASRC_INPUT0_IC_1_BYTE] = {
0x00, 0x3B
};

/* Register Default - IC 1.ASRC_OUT_RATE0 */
ADI_REG_TYPE R60_ASRC_OUT_RATE0_IC_1_Default[REG_ASRC_OUT_RATE0_IC_1_BYTE] = {
0x00, 0x06
};

/* Register Default - IC 1.SOUT_SOURCE0 */
ADI_REG_TYPE R61_SOUT_SOURCE0_IC_1_Default[REG_SOUT_SOURCE0_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SOUT_SOURCE1 */
ADI_REG_TYPE R62_SOUT_SOURCE1_IC_1_Default[REG_SOUT_SOURCE1_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SOUT_SOURCE2 */
ADI_REG_TYPE R63_SOUT_SOURCE2_IC_1_Default[REG_SOUT_SOURCE2_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SOUT_SOURCE3 */
ADI_REG_TYPE R64_SOUT_SOURCE3_IC_1_Default[REG_SOUT_SOURCE3_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SOUT_SOURCE4 */
ADI_REG_TYPE R65_SOUT_SOURCE4_IC_1_Default[REG_SOUT_SOURCE4_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SOUT_SOURCE5 */
ADI_REG_TYPE R66_SOUT_SOURCE5_IC_1_Default[REG_SOUT_SOURCE5_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SOUT_SOURCE6 */
ADI_REG_TYPE R67_SOUT_SOURCE6_IC_1_Default[REG_SOUT_SOURCE6_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SOUT_SOURCE7 */
ADI_REG_TYPE R68_SOUT_SOURCE7_IC_1_Default[REG_SOUT_SOURCE7_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.SERIAL_BYTE_0_0 */
ADI_REG_TYPE R69_SERIAL_BYTE_0_0_IC_1_Default[REG_SERIAL_BYTE_0_0_IC_1_BYTE] = {
0x90, 0x0A
};

/* Register Default - IC 1.SERIAL_BYTE_1_0 */
ADI_REG_TYPE R70_SERIAL_BYTE_1_0_IC_1_Default[REG_SERIAL_BYTE_1_0_IC_1_BYTE] = {
0x90, 0x08
};

/* Register Default - IC 1.SERIAL_BYTE_2_0 */
ADI_REG_TYPE R71_SERIAL_BYTE_2_0_IC_1_Default[REG_SERIAL_BYTE_2_0_IC_1_BYTE] = {
0x48, 0x2D
};

/* Register Default - IC 1.SERIAL_BYTE_3_0 */
ADI_REG_TYPE R72_SERIAL_BYTE_3_0_IC_1_Default[REG_SERIAL_BYTE_3_0_IC_1_BYTE] = {
0x6C, 0x24
};

/* Register Default - IC 1.SERIAL_BYTE_4_0 */
ADI_REG_TYPE R73_SERIAL_BYTE_4_0_IC_1_Default[REG_SERIAL_BYTE_4_0_IC_1_BYTE] = {
0x90, 0x0A
};

/* Register Default - IC 1.SERIAL_BYTE_4_1 */
ADI_REG_TYPE R74_SERIAL_BYTE_4_1_IC_1_Default[REG_SERIAL_BYTE_4_1_IC_1_BYTE] = {
0x00, 0x22
};

/* Register Default - IC 1.SERIAL_BYTE_5_0 */
ADI_REG_TYPE R75_SERIAL_BYTE_5_0_IC_1_Default[REG_SERIAL_BYTE_5_0_IC_1_BYTE] = {
0x90, 0xA0
};

/* Register Default - IC 1.SERIAL_BYTE_5_1 */
ADI_REG_TYPE R76_SERIAL_BYTE_5_1_IC_1_Default[REG_SERIAL_BYTE_5_1_IC_1_BYTE] = {
0x00, 0x22
};

/* Register Default - IC 1.SERIAL_BYTE_6_0 */
ADI_REG_TYPE R77_SERIAL_BYTE_6_0_IC_1_Default[REG_SERIAL_BYTE_6_0_IC_1_BYTE] = {
0x90, 0x00
};

/* Register Default - IC 1.SERIAL_BYTE_6_1 */
ADI_REG_TYPE R78_SERIAL_BYTE_6_1_IC_1_Default[REG_SERIAL_BYTE_6_1_IC_1_BYTE] = {
0x00, 0x22
};

/* Register Default - IC 1.SERIAL_BYTE_7_0 */
ADI_REG_TYPE R79_SERIAL_BYTE_7_0_IC_1_Default[REG_SERIAL_BYTE_7_0_IC_1_BYTE] = {
0x90, 0x00
};

/* Register Default - IC 1.SERIAL_BYTE_7_1 */
ADI_REG_TYPE R80_SERIAL_BYTE_7_1_IC_1_Default[REG_SERIAL_BYTE_7_1_IC_1_BYTE] = {
0x00, 0x20
};

/* Register Default - IC 1.SPDIF_RESTART */
ADI_REG_TYPE R81_SPDIF_RESTART_IC_1_Default[REG_SPDIF_RESTART_IC_1_BYTE] = {
0x00, 0x01
};

/* Register Default - IC 1.KILL_CORE */
ADI_REG_TYPE R85_KILL_CORE_IC_1_Default[REG_KILL_CORE_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.START_ADDRESS */
ADI_REG_TYPE R86_START_ADDRESS_IC_1_Default[REG_START_ADDRESS_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.START_PULSE */
ADI_REG_TYPE R87_START_PULSE_IC_1_Default[REG_START_PULSE_IC_1_BYTE] = {
0x00, 0x02
};

/* Register Default - IC 1.START_CORE */
ADI_REG_TYPE R88_START_CORE_IC_1_Default[REG_START_CORE_IC_1_BYTE] = {
0x00, 0x00
};

/* Register Default - IC 1.START_CORE */
ADI_REG_TYPE R89_START_CORE_IC_1_Default[REG_START_CORE_IC_1_BYTE] = {
0x00, 0x01
};

/* Register Default - IC 1.Start Delay */
#define R90_START_DELAY_IC_1_ADDR 0x0
#define R90_START_DELAY_IC_1_SIZE 2
ADI_REG_TYPE R90_START_DELAY_IC_1_Default[R90_START_DELAY_IC_1_SIZE] = {
0x00, 0x01
};

/* Register Default - IC 1.HIBERNATE */
ADI_REG_TYPE R91_HIBERNATE_IC_1_Default[REG_HIBERNATE_IC_1_BYTE] = {
0x00, 0x00
};


/*
 * Default Download
 */
#define DEFAULT_DOWNLOAD_SIZE_IC_1 92

void default_download_IC_1() {
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOFT_RESET_IC_1_ADDR, REG_SOFT_RESET_IC_1_BYTE, R0_SOFT_RESET_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOFT_RESET_IC_1_ADDR, REG_SOFT_RESET_IC_1_BYTE, R1_SOFT_RESET_IC_1_Default );
	SIGMA_WRITE_DELAY( DEVICE_ADDR_IC_1, R2_RESET_DELAY_IC_1_SIZE, R2_RESET_DELAY_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_HIBERNATE_IC_1_ADDR, REG_HIBERNATE_IC_1_BYTE, R3_HIBERNATE_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_HIBERNATE_IC_1_ADDR, REG_HIBERNATE_IC_1_BYTE, R4_HIBERNATE_IC_1_Default );
	SIGMA_WRITE_DELAY( DEVICE_ADDR_IC_1, R5_HIBERNATE_DELAY_IC_1_SIZE, R5_HIBERNATE_DELAY_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_KILL_CORE_IC_1_ADDR, REG_KILL_CORE_IC_1_BYTE, R6_KILL_CORE_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_KILL_CORE_IC_1_ADDR, REG_KILL_CORE_IC_1_BYTE, R7_KILL_CORE_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_ENABLE_IC_1_ADDR, REG_PLL_ENABLE_IC_1_BYTE, R8_PLL_ENABLE_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_CTRL0_IC_1_ADDR, REG_PLL_CTRL0_IC_1_BYTE, R9_PLL_CTRL0_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_CTRL1_IC_1_ADDR, REG_PLL_CTRL1_IC_1_BYTE, R10_PLL_CTRL1_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_CLK_SRC_IC_1_ADDR, REG_PLL_CLK_SRC_IC_1_BYTE, R11_PLL_CLK_SRC_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_MCLK_OUT_IC_1_ADDR, REG_MCLK_OUT_IC_1_BYTE, R12_MCLK_OUT_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_ENABLE_IC_1_ADDR, REG_PLL_ENABLE_IC_1_BYTE, R13_PLL_ENABLE_IC_1_Default );
	SIGMA_WRITE_DELAY( DEVICE_ADDR_IC_1, R14_PLL_LOCK_DELAY_IC_1_SIZE, R14_PLL_LOCK_DELAY_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_POWER_ENABLE0_IC_1_ADDR, REG_POWER_ENABLE0_IC_1_BYTE, R15_POWER_ENABLE0_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_POWER_ENABLE1_IC_1_ADDR, REG_POWER_ENABLE1_IC_1_BYTE, R16_POWER_ENABLE1_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_ASRC_MUTE_IC_1_ADDR, REG_ASRC_MUTE_IC_1_BYTE, R17_ASRC_MUTE_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_CLK_GEN3_SRC_IC_1_ADDR, REG_CLK_GEN3_SRC_IC_1_BYTE, R18_CLK_GEN3_SRC_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PANIC_PARITY_MASK_IC_1_ADDR, REG_PANIC_PARITY_MASK_IC_1_BYTE, R19_PANIC_PARITY_MASK_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_DMIC_CTRL0_IC_1_ADDR, REG_DMIC_CTRL0_IC_1_BYTE, R20_DMIC_CTRL0_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_DMIC_CTRL1_IC_1_ADDR, REG_DMIC_CTRL1_IC_1_BYTE, R21_DMIC_CTRL1_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_FTDM_OUT1_IC_1_ADDR, REG_FTDM_OUT1_IC_1_BYTE, R22_FTDM_OUT1_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_BCLK_IN0_PIN_IC_1_ADDR, REG_BCLK_IN0_PIN_IC_1_BYTE, R23_BCLK_IN0_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_BCLK_IN1_PIN_IC_1_ADDR, REG_BCLK_IN1_PIN_IC_1_BYTE, R24_BCLK_IN1_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_BCLK_IN2_PIN_IC_1_ADDR, REG_BCLK_IN2_PIN_IC_1_BYTE, R25_BCLK_IN2_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_BCLK_IN3_PIN_IC_1_ADDR, REG_BCLK_IN3_PIN_IC_1_BYTE, R26_BCLK_IN3_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_BCLK_OUT0_PIN_IC_1_ADDR, REG_BCLK_OUT0_PIN_IC_1_BYTE, R27_BCLK_OUT0_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_BCLK_OUT1_PIN_IC_1_ADDR, REG_BCLK_OUT1_PIN_IC_1_BYTE, R28_BCLK_OUT1_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_BCLK_OUT2_PIN_IC_1_ADDR, REG_BCLK_OUT2_PIN_IC_1_BYTE, R29_BCLK_OUT2_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_BCLK_OUT3_PIN_IC_1_ADDR, REG_BCLK_OUT3_PIN_IC_1_BYTE, R30_BCLK_OUT3_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_LRCLK_IN0_PIN_IC_1_ADDR, REG_LRCLK_IN0_PIN_IC_1_BYTE, R31_LRCLK_IN0_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_LRCLK_IN1_PIN_IC_1_ADDR, REG_LRCLK_IN1_PIN_IC_1_BYTE, R32_LRCLK_IN1_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_LRCLK_IN2_PIN_IC_1_ADDR, REG_LRCLK_IN2_PIN_IC_1_BYTE, R33_LRCLK_IN2_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_LRCLK_IN3_PIN_IC_1_ADDR, REG_LRCLK_IN3_PIN_IC_1_BYTE, R34_LRCLK_IN3_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_LRCLK_OUT0_PIN_IC_1_ADDR, REG_LRCLK_OUT0_PIN_IC_1_BYTE, R35_LRCLK_OUT0_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_LRCLK_OUT1_PIN_IC_1_ADDR, REG_LRCLK_OUT1_PIN_IC_1_BYTE, R36_LRCLK_OUT1_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_LRCLK_OUT2_PIN_IC_1_ADDR, REG_LRCLK_OUT2_PIN_IC_1_BYTE, R37_LRCLK_OUT2_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_LRCLK_OUT3_PIN_IC_1_ADDR, REG_LRCLK_OUT3_PIN_IC_1_BYTE, R38_LRCLK_OUT3_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SDATA_IN0_PIN_IC_1_ADDR, REG_SDATA_IN0_PIN_IC_1_BYTE, R39_SDATA_IN0_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SDATA_IN1_PIN_IC_1_ADDR, REG_SDATA_IN1_PIN_IC_1_BYTE, R40_SDATA_IN1_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SDATA_IN2_PIN_IC_1_ADDR, REG_SDATA_IN2_PIN_IC_1_BYTE, R41_SDATA_IN2_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SDATA_IN3_PIN_IC_1_ADDR, REG_SDATA_IN3_PIN_IC_1_BYTE, R42_SDATA_IN3_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SDATA_OUT0_PIN_IC_1_ADDR, REG_SDATA_OUT0_PIN_IC_1_BYTE, R43_SDATA_OUT0_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SDATA_OUT1_PIN_IC_1_ADDR, REG_SDATA_OUT1_PIN_IC_1_BYTE, R44_SDATA_OUT1_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SDATA_OUT2_PIN_IC_1_ADDR, REG_SDATA_OUT2_PIN_IC_1_BYTE, R45_SDATA_OUT2_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SDATA_OUT3_PIN_IC_1_ADDR, REG_SDATA_OUT3_PIN_IC_1_BYTE, R46_SDATA_OUT3_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SPDIF_TX_PIN_IC_1_ADDR, REG_SPDIF_TX_PIN_IC_1_BYTE, R47_SPDIF_TX_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SCLK_SCL_PIN_IC_1_ADDR, REG_SCLK_SCL_PIN_IC_1_BYTE, R48_SCLK_SCL_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_MISO_SDA_PIN_IC_1_ADDR, REG_MISO_SDA_PIN_IC_1_BYTE, R49_MISO_SDA_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SS_PIN_IC_1_ADDR, REG_SS_PIN_IC_1_BYTE, R50_SS_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_MOSI_ADDR1_PIN_IC_1_ADDR, REG_MOSI_ADDR1_PIN_IC_1_BYTE, R51_MOSI_ADDR1_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SCLK_SCL_M_PIN_IC_1_ADDR, REG_SCLK_SCL_M_PIN_IC_1_BYTE, R52_SCLK_SCL_M_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_MISO_SDA_M_PIN_IC_1_ADDR, REG_MISO_SDA_M_PIN_IC_1_BYTE, R53_MISO_SDA_M_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SS_M_PIN_IC_1_ADDR, REG_SS_M_PIN_IC_1_BYTE, R54_SS_M_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_MOSI_M_PIN_IC_1_ADDR, REG_MOSI_M_PIN_IC_1_BYTE, R55_MOSI_M_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_MP6_PIN_IC_1_ADDR, REG_MP6_PIN_IC_1_BYTE, R56_MP6_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_MP7_PIN_IC_1_ADDR, REG_MP7_PIN_IC_1_BYTE, R57_MP7_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_CLKOUT_PIN_IC_1_ADDR, REG_CLKOUT_PIN_IC_1_BYTE, R58_CLKOUT_PIN_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_ASRC_INPUT0_IC_1_ADDR, REG_ASRC_INPUT0_IC_1_BYTE, R59_ASRC_INPUT0_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_ASRC_OUT_RATE0_IC_1_ADDR, REG_ASRC_OUT_RATE0_IC_1_BYTE, R60_ASRC_OUT_RATE0_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE0_IC_1_ADDR, REG_SOUT_SOURCE0_IC_1_BYTE, R61_SOUT_SOURCE0_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE1_IC_1_ADDR, REG_SOUT_SOURCE1_IC_1_BYTE, R62_SOUT_SOURCE1_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE2_IC_1_ADDR, REG_SOUT_SOURCE2_IC_1_BYTE, R63_SOUT_SOURCE2_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE3_IC_1_ADDR, REG_SOUT_SOURCE3_IC_1_BYTE, R64_SOUT_SOURCE3_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE4_IC_1_ADDR, REG_SOUT_SOURCE4_IC_1_BYTE, R65_SOUT_SOURCE4_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE5_IC_1_ADDR, REG_SOUT_SOURCE5_IC_1_BYTE, R66_SOUT_SOURCE5_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE6_IC_1_ADDR, REG_SOUT_SOURCE6_IC_1_BYTE, R67_SOUT_SOURCE6_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE7_IC_1_ADDR, REG_SOUT_SOURCE7_IC_1_BYTE, R68_SOUT_SOURCE7_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_0_0_IC_1_ADDR, REG_SERIAL_BYTE_0_0_IC_1_BYTE, R69_SERIAL_BYTE_0_0_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_1_0_IC_1_ADDR, REG_SERIAL_BYTE_1_0_IC_1_BYTE, R70_SERIAL_BYTE_1_0_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_2_0_IC_1_ADDR, REG_SERIAL_BYTE_2_0_IC_1_BYTE, R71_SERIAL_BYTE_2_0_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_3_0_IC_1_ADDR, REG_SERIAL_BYTE_3_0_IC_1_BYTE, R72_SERIAL_BYTE_3_0_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_4_0_IC_1_ADDR, REG_SERIAL_BYTE_4_0_IC_1_BYTE, R73_SERIAL_BYTE_4_0_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_4_1_IC_1_ADDR, REG_SERIAL_BYTE_4_1_IC_1_BYTE, R74_SERIAL_BYTE_4_1_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_5_0_IC_1_ADDR, REG_SERIAL_BYTE_5_0_IC_1_BYTE, R75_SERIAL_BYTE_5_0_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_5_1_IC_1_ADDR, REG_SERIAL_BYTE_5_1_IC_1_BYTE, R76_SERIAL_BYTE_5_1_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_6_0_IC_1_ADDR, REG_SERIAL_BYTE_6_0_IC_1_BYTE, R77_SERIAL_BYTE_6_0_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_6_1_IC_1_ADDR, REG_SERIAL_BYTE_6_1_IC_1_BYTE, R78_SERIAL_BYTE_6_1_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_7_0_IC_1_ADDR, REG_SERIAL_BYTE_7_0_IC_1_BYTE, R79_SERIAL_BYTE_7_0_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_7_1_IC_1_ADDR, REG_SERIAL_BYTE_7_1_IC_1_BYTE, R80_SERIAL_BYTE_7_1_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SPDIF_RESTART_IC_1_ADDR, REG_SPDIF_RESTART_IC_1_BYTE, R81_SPDIF_RESTART_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, PROGRAM_ADDR_IC_1, PROGRAM_SIZE_IC_1, Program_Data_IC_1 );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, PARAM_ADDR_IC_1, PARAM_SIZE_IC_1, Param_Data_IC_1 );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, DM1_DATA_ADDR_IC_1, DM1_DATA_SIZE_IC_1, DM1_DATA_Data_IC_1 );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_KILL_CORE_IC_1_ADDR, REG_KILL_CORE_IC_1_BYTE, R85_KILL_CORE_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_START_ADDRESS_IC_1_ADDR, REG_START_ADDRESS_IC_1_BYTE, R86_START_ADDRESS_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_START_PULSE_IC_1_ADDR, REG_START_PULSE_IC_1_BYTE, R87_START_PULSE_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_START_CORE_IC_1_ADDR, REG_START_CORE_IC_1_BYTE, R88_START_CORE_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_START_CORE_IC_1_ADDR, REG_START_CORE_IC_1_BYTE, R89_START_CORE_IC_1_Default );
	SIGMA_WRITE_DELAY( DEVICE_ADDR_IC_1, R90_START_DELAY_IC_1_SIZE, R90_START_DELAY_IC_1_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_HIBERNATE_IC_1_ADDR, REG_HIBERNATE_IC_1_BYTE, R91_HIBERNATE_IC_1_Default );
}

#endif
