// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _cnn_HH_
#define _cnn_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_2.h"
#include "conv_1.h"
#include "max_pool_2.h"
#include "soft_max.h"
#include "flat.h"
#include "max_pool_1.h"
#include "cnn_fpext_32ns_64udo.h"
#include "cnn_mac_muladd_9svdy.h"
#include "cnn_mac_muladd_9swdI.h"
#include "cnn_mac_muladd_13xdS.h"
#include "cnn_dense_1_weighmb6.h"
#include "cnn_dense_1_bias_V.h"
#include "cnn_dense_2_weighncg.h"
#include "cnn_dense_2_bias_V.h"
#include "cnn_dense_out_weiocq.h"
#include "cnn_dense_out_biapcA.h"
#include "cnn_dense_array_V.h"
#include "cnn_conv_1_input_V.h"
#include "cnn_conv_1_out_V.h"
#include "cnn_max_pool_1_ouqcK.h"
#include "cnn_conv_2_out_0_V.h"
#include "cnn_conv_2_out_1_V.h"
#include "cnn_max_pool_2_ourcU.h"
#include "cnn_max_pool_2_outde.h"
#include "cnn_flat_array_V.h"
#include "cnn_dense_1_out_V.h"
#include "cnn_dense_2_out_V.h"

namespace ap_rtl {

struct cnn : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > cnn_input_address0;
    sc_out< sc_logic > cnn_input_ce0;
    sc_in< sc_lv<32> > cnn_input_q0;
    sc_out< sc_lv<4> > prediction_output_address0;
    sc_out< sc_logic > prediction_output_ce0;
    sc_out< sc_logic > prediction_output_we0;
    sc_out< sc_lv<32> > prediction_output_d0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    cnn(sc_module_name name);
    SC_HAS_PROCESS(cnn);

    ~cnn();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    cnn_dense_1_weighmb6* dense_1_weights_V_U;
    cnn_dense_1_bias_V* dense_1_bias_V_U;
    cnn_dense_2_weighncg* dense_2_weights_V_U;
    cnn_dense_2_bias_V* dense_2_bias_V_U;
    cnn_dense_out_weiocq* dense_out_weights_V_U;
    cnn_dense_out_biapcA* dense_out_bias_V_U;
    cnn_dense_array_V* dense_array_V_U;
    cnn_conv_1_input_V* conv_1_input_V_U;
    cnn_conv_1_out_V* conv_1_out_V_U;
    cnn_max_pool_1_ouqcK* max_pool_1_out_V_U;
    cnn_conv_2_out_0_V* conv_2_out_0_V_U;
    cnn_conv_2_out_1_V* conv_2_out_1_V_U;
    cnn_conv_2_out_1_V* conv_2_out_2_V_U;
    cnn_conv_2_out_1_V* conv_2_out_3_V_U;
    cnn_conv_2_out_1_V* conv_2_out_4_V_U;
    cnn_max_pool_2_ourcU* max_pool_2_out_0_V_U;
    cnn_max_pool_2_ourcU* max_pool_2_out_1_V_U;
    cnn_max_pool_2_outde* max_pool_2_out_2_0_U;
    cnn_flat_array_V* flat_array_V_U;
    cnn_dense_1_out_V* dense_1_out_V_U;
    cnn_dense_2_out_V* dense_2_out_V_U;
    cnn_dense_array_V* prediction_V_U;
    conv_2* grp_conv_2_fu_748;
    conv_1* grp_conv_1_fu_762;
    max_pool_2* grp_max_pool_2_fu_772;
    soft_max* grp_soft_max_fu_784;
    flat* grp_flat_fu_796;
    max_pool_1* grp_max_pool_1_fu_804;
    cnn_fpext_32ns_64udo<1,2,32,64>* cnn_fpext_32ns_64udo_U42;
    cnn_mac_muladd_9svdy<1,1,9,14,22,22>* cnn_mac_muladd_9svdy_U43;
    cnn_mac_muladd_9swdI<1,1,9,13,22,22>* cnn_mac_muladd_9swdI_U44;
    cnn_mac_muladd_13xdS<1,1,13,9,22,22>* cnn_mac_muladd_13xdS_U45;
    sc_signal< sc_lv<32> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<15> > dense_1_weights_V_address0;
    sc_signal< sc_logic > dense_1_weights_V_ce0;
    sc_signal< sc_lv<9> > dense_1_weights_V_q0;
    sc_signal< sc_lv<6> > dense_1_bias_V_address0;
    sc_signal< sc_logic > dense_1_bias_V_ce0;
    sc_signal< sc_lv<6> > dense_1_bias_V_q0;
    sc_signal< sc_lv<11> > dense_2_weights_V_address0;
    sc_signal< sc_logic > dense_2_weights_V_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_q0;
    sc_signal< sc_lv<5> > dense_2_bias_V_address0;
    sc_signal< sc_logic > dense_2_bias_V_ce0;
    sc_signal< sc_lv<9> > dense_2_bias_V_q0;
    sc_signal< sc_lv<9> > dense_out_weights_V_address0;
    sc_signal< sc_logic > dense_out_weights_V_ce0;
    sc_signal< sc_lv<9> > dense_out_weights_V_q0;
    sc_signal< sc_lv<4> > dense_out_bias_V_address0;
    sc_signal< sc_logic > dense_out_bias_V_ce0;
    sc_signal< sc_lv<8> > dense_out_bias_V_q0;
    sc_signal< sc_lv<5> > i_fu_820_p2;
    sc_signal< sc_lv<5> > i_reg_1914;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<10> > ix_in_fu_826_p2;
    sc_signal< sc_lv<10> > ix_in_reg_1919;
    sc_signal< sc_lv<1> > icmp_ln23_fu_814_p2;
    sc_signal< sc_lv<11> > sub_ln203_fu_856_p2;
    sc_signal< sc_lv<11> > sub_ln203_reg_1924;
    sc_signal< sc_lv<5> > j_fu_868_p2;
    sc_signal< sc_lv<5> > j_reg_1932;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<11> > add_ln203_10_fu_878_p2;
    sc_signal< sc_lv<11> > add_ln203_10_reg_1937;
    sc_signal< sc_lv<1> > icmp_ln25_fu_862_p2;
    sc_signal< sc_lv<10> > add_ln28_fu_888_p2;
    sc_signal< sc_lv<10> > add_ln28_reg_1947;
    sc_signal< sc_lv<32> > cnn_input_load_reg_1952;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<14> > select_ln603_3_fu_1169_p3;
    sc_signal< sc_lv<14> > select_ln603_3_reg_1958;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<6> > i_1_fu_1187_p2;
    sc_signal< sc_lv<6> > i_1_reg_1966;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<64> > zext_ln14_fu_1193_p1;
    sc_signal< sc_lv<64> > zext_ln14_reg_1971;
    sc_signal< sc_lv<1> > icmp_ln9_fu_1181_p2;
    sc_signal< sc_lv<15> > zext_ln13_fu_1197_p1;
    sc_signal< sc_lv<15> > zext_ln13_reg_1977;
    sc_signal< sc_lv<9> > j_1_fu_1207_p2;
    sc_signal< sc_lv<9> > j_1_reg_1985;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<15> > add_ln1117_3_fu_1218_p2;
    sc_signal< sc_lv<15> > add_ln1117_3_reg_1990;
    sc_signal< sc_lv<1> > icmp_ln13_fu_1201_p2;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<5> > i_2_fu_1306_p2;
    sc_signal< sc_lv<5> > i_2_reg_2018;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<64> > zext_ln14_2_fu_1312_p1;
    sc_signal< sc_lv<64> > zext_ln14_2_reg_2023;
    sc_signal< sc_lv<1> > icmp_ln9_1_fu_1300_p2;
    sc_signal< sc_lv<12> > zext_ln13_2_fu_1316_p1;
    sc_signal< sc_lv<12> > zext_ln13_2_reg_2029;
    sc_signal< sc_lv<6> > j_2_fu_1326_p2;
    sc_signal< sc_lv<6> > j_2_reg_2037;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<1> > icmp_ln13_1_fu_1320_p2;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<4> > d_fu_1449_p2;
    sc_signal< sc_lv<4> > d_reg_2065;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<64> > zext_ln48_fu_1455_p1;
    sc_signal< sc_lv<64> > zext_ln48_reg_2070;
    sc_signal< sc_lv<1> > icmp_ln41_fu_1443_p2;
    sc_signal< sc_lv<9> > zext_ln46_fu_1459_p1;
    sc_signal< sc_lv<9> > zext_ln46_reg_2076;
    sc_signal< sc_lv<5> > f_fu_1469_p2;
    sc_signal< sc_lv<5> > f_reg_2084;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<1> > icmp_ln46_fu_1463_p2;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<4> > i_3_fu_1562_p2;
    sc_signal< sc_lv<4> > i_3_reg_2112;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<64> > zext_ln70_fu_1568_p1;
    sc_signal< sc_lv<64> > zext_ln70_reg_2117;
    sc_signal< sc_lv<1> > icmp_ln69_fu_1556_p2;
    sc_signal< sc_lv<1> > icmp_ln935_fu_1573_p2;
    sc_signal< sc_lv<1> > icmp_ln935_reg_2127;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<1> > p_Result_41_fu_1579_p3;
    sc_signal< sc_lv<1> > p_Result_41_reg_2132;
    sc_signal< sc_lv<14> > tmp_V_13_fu_1593_p3;
    sc_signal< sc_lv<14> > tmp_V_13_reg_2137;
    sc_signal< sc_lv<32> > sub_ln944_fu_1627_p2;
    sc_signal< sc_lv<32> > sub_ln944_reg_2142;
    sc_signal< sc_lv<32> > or_ln_fu_1737_p3;
    sc_signal< sc_lv<32> > or_ln_reg_2148;
    sc_signal< sc_lv<1> > icmp_ln958_fu_1745_p2;
    sc_signal< sc_lv<1> > icmp_ln958_reg_2153;
    sc_signal< sc_lv<8> > trunc_ln943_fu_1751_p1;
    sc_signal< sc_lv<8> > trunc_ln943_reg_2158;
    sc_signal< sc_lv<4> > dense_array_V_address0;
    sc_signal< sc_logic > dense_array_V_ce0;
    sc_signal< sc_logic > dense_array_V_we0;
    sc_signal< sc_lv<14> > dense_array_V_d0;
    sc_signal< sc_lv<14> > dense_array_V_q0;
    sc_signal< sc_lv<10> > conv_1_input_V_address0;
    sc_signal< sc_logic > conv_1_input_V_ce0;
    sc_signal< sc_logic > conv_1_input_V_we0;
    sc_signal< sc_lv<14> > conv_1_input_V_q0;
    sc_signal< sc_lv<12> > conv_1_out_V_address0;
    sc_signal< sc_logic > conv_1_out_V_ce0;
    sc_signal< sc_logic > conv_1_out_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_V_d0;
    sc_signal< sc_lv<14> > conv_1_out_V_q0;
    sc_signal< sc_lv<10> > max_pool_1_out_V_address0;
    sc_signal< sc_logic > max_pool_1_out_V_ce0;
    sc_signal< sc_logic > max_pool_1_out_V_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_V_d0;
    sc_signal< sc_lv<14> > max_pool_1_out_V_q0;
    sc_signal< sc_lv<10> > conv_2_out_0_V_address0;
    sc_signal< sc_logic > conv_2_out_0_V_ce0;
    sc_signal< sc_logic > conv_2_out_0_V_we0;
    sc_signal< sc_lv<14> > conv_2_out_0_V_d0;
    sc_signal< sc_lv<14> > conv_2_out_0_V_q0;
    sc_signal< sc_logic > conv_2_out_0_V_ce1;
    sc_signal< sc_lv<14> > conv_2_out_0_V_q1;
    sc_signal< sc_lv<9> > conv_2_out_1_V_address0;
    sc_signal< sc_logic > conv_2_out_1_V_ce0;
    sc_signal< sc_logic > conv_2_out_1_V_we0;
    sc_signal< sc_lv<14> > conv_2_out_1_V_q0;
    sc_signal< sc_logic > conv_2_out_1_V_ce1;
    sc_signal< sc_lv<14> > conv_2_out_1_V_q1;
    sc_signal< sc_lv<9> > conv_2_out_2_V_address0;
    sc_signal< sc_logic > conv_2_out_2_V_ce0;
    sc_signal< sc_logic > conv_2_out_2_V_we0;
    sc_signal< sc_lv<14> > conv_2_out_2_V_q0;
    sc_signal< sc_logic > conv_2_out_2_V_ce1;
    sc_signal< sc_lv<14> > conv_2_out_2_V_q1;
    sc_signal< sc_lv<9> > conv_2_out_3_V_address0;
    sc_signal< sc_logic > conv_2_out_3_V_ce0;
    sc_signal< sc_logic > conv_2_out_3_V_we0;
    sc_signal< sc_lv<14> > conv_2_out_3_V_q0;
    sc_signal< sc_logic > conv_2_out_3_V_ce1;
    sc_signal< sc_lv<14> > conv_2_out_3_V_q1;
    sc_signal< sc_lv<9> > conv_2_out_4_V_address0;
    sc_signal< sc_logic > conv_2_out_4_V_ce0;
    sc_signal< sc_logic > conv_2_out_4_V_we0;
    sc_signal< sc_lv<14> > conv_2_out_4_V_q0;
    sc_signal< sc_logic > conv_2_out_4_V_ce1;
    sc_signal< sc_lv<14> > conv_2_out_4_V_q1;
    sc_signal< sc_lv<8> > max_pool_2_out_0_V_address0;
    sc_signal< sc_logic > max_pool_2_out_0_V_ce0;
    sc_signal< sc_logic > max_pool_2_out_0_V_we0;
    sc_signal< sc_lv<14> > max_pool_2_out_0_V_d0;
    sc_signal< sc_lv<14> > max_pool_2_out_0_V_q0;
    sc_signal< sc_logic > max_pool_2_out_0_V_ce1;
    sc_signal< sc_logic > max_pool_2_out_0_V_we1;
    sc_signal< sc_lv<8> > max_pool_2_out_1_V_address0;
    sc_signal< sc_logic > max_pool_2_out_1_V_ce0;
    sc_signal< sc_logic > max_pool_2_out_1_V_we0;
    sc_signal< sc_lv<14> > max_pool_2_out_1_V_q0;
    sc_signal< sc_logic > max_pool_2_out_1_V_ce1;
    sc_signal< sc_logic > max_pool_2_out_1_V_we1;
    sc_signal< sc_lv<7> > max_pool_2_out_2_0_address0;
    sc_signal< sc_logic > max_pool_2_out_2_0_ce0;
    sc_signal< sc_logic > max_pool_2_out_2_0_we0;
    sc_signal< sc_lv<14> > max_pool_2_out_2_0_q0;
    sc_signal< sc_lv<9> > flat_array_V_address0;
    sc_signal< sc_logic > flat_array_V_ce0;
    sc_signal< sc_logic > flat_array_V_we0;
    sc_signal< sc_lv<14> > flat_array_V_d0;
    sc_signal< sc_lv<14> > flat_array_V_q0;
    sc_signal< sc_lv<6> > dense_1_out_V_address0;
    sc_signal< sc_logic > dense_1_out_V_ce0;
    sc_signal< sc_logic > dense_1_out_V_we0;
    sc_signal< sc_lv<13> > dense_1_out_V_d0;
    sc_signal< sc_lv<13> > dense_1_out_V_q0;
    sc_signal< sc_lv<5> > dense_2_out_V_address0;
    sc_signal< sc_logic > dense_2_out_V_ce0;
    sc_signal< sc_logic > dense_2_out_V_we0;
    sc_signal< sc_lv<13> > dense_2_out_V_d0;
    sc_signal< sc_lv<13> > dense_2_out_V_q0;
    sc_signal< sc_lv<4> > prediction_V_address0;
    sc_signal< sc_logic > prediction_V_ce0;
    sc_signal< sc_logic > prediction_V_we0;
    sc_signal< sc_lv<14> > prediction_V_d0;
    sc_signal< sc_lv<14> > prediction_V_q0;
    sc_signal< sc_logic > grp_conv_2_fu_748_ap_start;
    sc_signal< sc_logic > grp_conv_2_fu_748_ap_done;
    sc_signal< sc_logic > grp_conv_2_fu_748_ap_idle;
    sc_signal< sc_logic > grp_conv_2_fu_748_ap_ready;
    sc_signal< sc_lv<10> > grp_conv_2_fu_748_input_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_748_input_V_ce0;
    sc_signal< sc_lv<10> > grp_conv_2_fu_748_conv_out_0_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_748_conv_out_0_V_ce0;
    sc_signal< sc_logic > grp_conv_2_fu_748_conv_out_0_V_we0;
    sc_signal< sc_lv<14> > grp_conv_2_fu_748_conv_out_0_V_d0;
    sc_signal< sc_lv<9> > grp_conv_2_fu_748_conv_out_1_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_748_conv_out_1_V_ce0;
    sc_signal< sc_logic > grp_conv_2_fu_748_conv_out_1_V_we0;
    sc_signal< sc_lv<14> > grp_conv_2_fu_748_conv_out_1_V_d0;
    sc_signal< sc_lv<9> > grp_conv_2_fu_748_conv_out_2_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_748_conv_out_2_V_ce0;
    sc_signal< sc_logic > grp_conv_2_fu_748_conv_out_2_V_we0;
    sc_signal< sc_lv<14> > grp_conv_2_fu_748_conv_out_2_V_d0;
    sc_signal< sc_lv<9> > grp_conv_2_fu_748_conv_out_3_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_748_conv_out_3_V_ce0;
    sc_signal< sc_logic > grp_conv_2_fu_748_conv_out_3_V_we0;
    sc_signal< sc_lv<14> > grp_conv_2_fu_748_conv_out_3_V_d0;
    sc_signal< sc_lv<9> > grp_conv_2_fu_748_conv_out_4_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_748_conv_out_4_V_ce0;
    sc_signal< sc_logic > grp_conv_2_fu_748_conv_out_4_V_we0;
    sc_signal< sc_lv<14> > grp_conv_2_fu_748_conv_out_4_V_d0;
    sc_signal< sc_logic > grp_conv_1_fu_762_ap_start;
    sc_signal< sc_logic > grp_conv_1_fu_762_ap_done;
    sc_signal< sc_logic > grp_conv_1_fu_762_ap_idle;
    sc_signal< sc_logic > grp_conv_1_fu_762_ap_ready;
    sc_signal< sc_lv<10> > grp_conv_1_fu_762_input_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_762_input_V_ce0;
    sc_signal< sc_lv<12> > grp_conv_1_fu_762_conv_out_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_762_conv_out_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_762_conv_out_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_762_conv_out_V_d0;
    sc_signal< sc_logic > grp_max_pool_2_fu_772_ap_start;
    sc_signal< sc_logic > grp_max_pool_2_fu_772_ap_done;
    sc_signal< sc_logic > grp_max_pool_2_fu_772_ap_idle;
    sc_signal< sc_logic > grp_max_pool_2_fu_772_ap_ready;
    sc_signal< sc_lv<10> > grp_max_pool_2_fu_772_conv_out_0_V_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_772_conv_out_0_V_ce0;
    sc_signal< sc_lv<10> > grp_max_pool_2_fu_772_conv_out_0_V_address1;
    sc_signal< sc_logic > grp_max_pool_2_fu_772_conv_out_0_V_ce1;
    sc_signal< sc_lv<9> > grp_max_pool_2_fu_772_conv_out_1_V_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_772_conv_out_1_V_ce0;
    sc_signal< sc_lv<9> > grp_max_pool_2_fu_772_conv_out_1_V_address1;
    sc_signal< sc_logic > grp_max_pool_2_fu_772_conv_out_1_V_ce1;
    sc_signal< sc_lv<9> > grp_max_pool_2_fu_772_conv_out_2_V_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_772_conv_out_2_V_ce0;
    sc_signal< sc_lv<9> > grp_max_pool_2_fu_772_conv_out_2_V_address1;
    sc_signal< sc_logic > grp_max_pool_2_fu_772_conv_out_2_V_ce1;
    sc_signal< sc_lv<9> > grp_max_pool_2_fu_772_conv_out_3_V_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_772_conv_out_3_V_ce0;
    sc_signal< sc_lv<9> > grp_max_pool_2_fu_772_conv_out_3_V_address1;
    sc_signal< sc_logic > grp_max_pool_2_fu_772_conv_out_3_V_ce1;
    sc_signal< sc_lv<9> > grp_max_pool_2_fu_772_conv_out_4_V_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_772_conv_out_4_V_ce0;
    sc_signal< sc_lv<9> > grp_max_pool_2_fu_772_conv_out_4_V_address1;
    sc_signal< sc_logic > grp_max_pool_2_fu_772_conv_out_4_V_ce1;
    sc_signal< sc_lv<8> > grp_max_pool_2_fu_772_max_pool_out_0_V_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_772_max_pool_out_0_V_ce0;
    sc_signal< sc_logic > grp_max_pool_2_fu_772_max_pool_out_0_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_2_fu_772_max_pool_out_0_V_d0;
    sc_signal< sc_lv<8> > grp_max_pool_2_fu_772_max_pool_out_0_V_address1;
    sc_signal< sc_logic > grp_max_pool_2_fu_772_max_pool_out_0_V_ce1;
    sc_signal< sc_logic > grp_max_pool_2_fu_772_max_pool_out_0_V_we1;
    sc_signal< sc_lv<14> > grp_max_pool_2_fu_772_max_pool_out_0_V_d1;
    sc_signal< sc_lv<8> > grp_max_pool_2_fu_772_max_pool_out_1_V_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_772_max_pool_out_1_V_ce0;
    sc_signal< sc_logic > grp_max_pool_2_fu_772_max_pool_out_1_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_2_fu_772_max_pool_out_1_V_d0;
    sc_signal< sc_lv<8> > grp_max_pool_2_fu_772_max_pool_out_1_V_address1;
    sc_signal< sc_logic > grp_max_pool_2_fu_772_max_pool_out_1_V_ce1;
    sc_signal< sc_logic > grp_max_pool_2_fu_772_max_pool_out_1_V_we1;
    sc_signal< sc_lv<14> > grp_max_pool_2_fu_772_max_pool_out_1_V_d1;
    sc_signal< sc_lv<7> > grp_max_pool_2_fu_772_max_pool_out_2_0_V_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_772_max_pool_out_2_0_V_ce0;
    sc_signal< sc_logic > grp_max_pool_2_fu_772_max_pool_out_2_0_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_2_fu_772_max_pool_out_2_0_V_d0;
    sc_signal< sc_logic > grp_soft_max_fu_784_ap_start;
    sc_signal< sc_logic > grp_soft_max_fu_784_ap_done;
    sc_signal< sc_logic > grp_soft_max_fu_784_ap_idle;
    sc_signal< sc_logic > grp_soft_max_fu_784_ap_ready;
    sc_signal< sc_lv<4> > grp_soft_max_fu_784_dense_array_V_address0;
    sc_signal< sc_logic > grp_soft_max_fu_784_dense_array_V_ce0;
    sc_signal< sc_logic > grp_soft_max_fu_784_dense_array_V_we0;
    sc_signal< sc_lv<14> > grp_soft_max_fu_784_dense_array_V_d0;
    sc_signal< sc_lv<4> > grp_soft_max_fu_784_prediction_V_address0;
    sc_signal< sc_logic > grp_soft_max_fu_784_prediction_V_ce0;
    sc_signal< sc_logic > grp_soft_max_fu_784_prediction_V_we0;
    sc_signal< sc_lv<14> > grp_soft_max_fu_784_prediction_V_d0;
    sc_signal< sc_logic > grp_flat_fu_796_ap_start;
    sc_signal< sc_logic > grp_flat_fu_796_ap_done;
    sc_signal< sc_logic > grp_flat_fu_796_ap_idle;
    sc_signal< sc_logic > grp_flat_fu_796_ap_ready;
    sc_signal< sc_lv<8> > grp_flat_fu_796_max_pool_out_0_V_address0;
    sc_signal< sc_logic > grp_flat_fu_796_max_pool_out_0_V_ce0;
    sc_signal< sc_lv<8> > grp_flat_fu_796_max_pool_out_1_V_address0;
    sc_signal< sc_logic > grp_flat_fu_796_max_pool_out_1_V_ce0;
    sc_signal< sc_lv<7> > grp_flat_fu_796_max_pool_out_2_0_V_address0;
    sc_signal< sc_logic > grp_flat_fu_796_max_pool_out_2_0_V_ce0;
    sc_signal< sc_lv<9> > grp_flat_fu_796_flat_array_V_address0;
    sc_signal< sc_logic > grp_flat_fu_796_flat_array_V_ce0;
    sc_signal< sc_logic > grp_flat_fu_796_flat_array_V_we0;
    sc_signal< sc_lv<14> > grp_flat_fu_796_flat_array_V_d0;
    sc_signal< sc_logic > grp_max_pool_1_fu_804_ap_start;
    sc_signal< sc_logic > grp_max_pool_1_fu_804_ap_done;
    sc_signal< sc_logic > grp_max_pool_1_fu_804_ap_idle;
    sc_signal< sc_logic > grp_max_pool_1_fu_804_ap_ready;
    sc_signal< sc_lv<12> > grp_max_pool_1_fu_804_conv_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_804_conv_out_V_ce0;
    sc_signal< sc_lv<10> > grp_max_pool_1_fu_804_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_804_max_pool_out_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_804_max_pool_out_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_804_max_pool_out_V_d0;
    sc_signal< sc_lv<10> > ix_in_0_reg_580;
    sc_signal< sc_lv<5> > i_0_reg_592;
    sc_signal< sc_lv<10> > ix_in_1_reg_603;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<5> > j_0_reg_613;
    sc_signal< sc_lv<6> > i_0_i_reg_624;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<14> > p_Val2_29_reg_635;
    sc_signal< sc_lv<9> > j_0_i_reg_647;
    sc_signal< sc_lv<15> > phi_mul_reg_658;
    sc_signal< sc_lv<5> > i_0_i18_reg_669;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<14> > p_Val2_32_reg_680;
    sc_signal< sc_lv<6> > j_0_i23_reg_692;
    sc_signal< sc_lv<4> > d_0_i_reg_703;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<14> > p_Val2_38_reg_714;
    sc_signal< sc_lv<5> > f_0_i_reg_726;
    sc_signal< sc_lv<4> > i24_0_reg_737;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_logic > grp_conv_2_fu_748_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > grp_conv_1_fu_762_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_max_pool_2_fu_772_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > grp_soft_max_fu_784_ap_start_reg;
    sc_signal< sc_logic > grp_flat_fu_796_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > grp_max_pool_1_fu_804_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<64> > zext_ln27_fu_883_p1;
    sc_signal< sc_lv<64> > sext_ln203_fu_1177_p1;
    sc_signal< sc_lv<64> > zext_ln1117_fu_1229_p1;
    sc_signal< sc_lv<64> > zext_ln14_3_fu_1213_p1;
    sc_signal< sc_lv<64> > sext_ln1117_fu_1372_p1;
    sc_signal< sc_lv<64> > zext_ln14_4_fu_1332_p1;
    sc_signal< sc_lv<64> > zext_ln1116_9_fu_1515_p1;
    sc_signal< sc_lv<64> > zext_ln48_1_fu_1475_p1;
    sc_signal< sc_lv<13> > select_ln19_fu_1291_p3;
    sc_signal< sc_lv<13> > select_ln19_1_fu_1434_p3;
    sc_signal< sc_lv<14> > add_ln703_2_fu_1549_p2;
    sc_signal< sc_lv<10> > tmp_s_fu_832_p3;
    sc_signal< sc_lv<7> > tmp_20_fu_844_p3;
    sc_signal< sc_lv<11> > zext_ln203_fu_840_p1;
    sc_signal< sc_lv<11> > zext_ln203_22_fu_852_p1;
    sc_signal< sc_lv<11> > zext_ln203_23_fu_874_p1;
    sc_signal< sc_lv<64> > grp_fu_810_p1;
    sc_signal< sc_lv<64> > ireg_V_fu_894_p1;
    sc_signal< sc_lv<11> > exp_tmp_V_fu_910_p4;
    sc_signal< sc_lv<52> > trunc_ln565_fu_924_p1;
    sc_signal< sc_lv<53> > tmp_fu_928_p3;
    sc_signal< sc_lv<54> > p_Result_40_fu_936_p1;
    sc_signal< sc_lv<1> > p_Result_39_fu_902_p3;
    sc_signal< sc_lv<54> > man_V_1_fu_940_p2;
    sc_signal< sc_lv<63> > trunc_ln556_fu_898_p1;
    sc_signal< sc_lv<12> > zext_ln461_fu_920_p1;
    sc_signal< sc_lv<12> > F2_fu_960_p2;
    sc_signal< sc_lv<1> > icmp_ln581_fu_966_p2;
    sc_signal< sc_lv<12> > add_ln581_fu_972_p2;
    sc_signal< sc_lv<12> > sub_ln581_fu_978_p2;
    sc_signal< sc_lv<12> > sh_amt_fu_984_p3;
    sc_signal< sc_lv<54> > man_V_2_fu_946_p3;
    sc_signal< sc_lv<32> > sext_ln581_fu_992_p1;
    sc_signal< sc_lv<54> > zext_ln586_fu_1018_p1;
    sc_signal< sc_lv<54> > ashr_ln586_fu_1022_p2;
    sc_signal< sc_lv<32> > bitcast_ln696_fu_1032_p1;
    sc_signal< sc_lv<1> > tmp_29_fu_1035_p3;
    sc_signal< sc_lv<14> > trunc_ln583_fu_1002_p1;
    sc_signal< sc_lv<14> > sext_ln581cast_fu_1051_p1;
    sc_signal< sc_lv<1> > icmp_ln571_fu_954_p2;
    sc_signal< sc_lv<1> > icmp_ln582_fu_996_p2;
    sc_signal< sc_lv<1> > xor_ln571_fu_1061_p2;
    sc_signal< sc_lv<1> > or_ln582_fu_1073_p2;
    sc_signal< sc_lv<1> > xor_ln582_fu_1079_p2;
    sc_signal< sc_lv<1> > icmp_ln585_fu_1006_p2;
    sc_signal< sc_lv<1> > and_ln581_fu_1085_p2;
    sc_signal< sc_lv<1> > xor_ln585_fu_1091_p2;
    sc_signal< sc_lv<1> > or_ln581_fu_1109_p2;
    sc_signal< sc_lv<1> > icmp_ln603_fu_1012_p2;
    sc_signal< sc_lv<1> > xor_ln581_fu_1115_p2;
    sc_signal< sc_lv<1> > and_ln603_fu_1121_p2;
    sc_signal< sc_lv<14> > shl_ln604_fu_1055_p2;
    sc_signal< sc_lv<14> > trunc_ln586_fu_1028_p1;
    sc_signal< sc_lv<1> > and_ln585_1_fu_1103_p2;
    sc_signal< sc_lv<1> > and_ln585_fu_1097_p2;
    sc_signal< sc_lv<14> > select_ln588_fu_1043_p3;
    sc_signal< sc_lv<1> > and_ln582_fu_1067_p2;
    sc_signal< sc_lv<1> > or_ln603_fu_1135_p2;
    sc_signal< sc_lv<14> > select_ln603_fu_1127_p3;
    sc_signal< sc_lv<14> > select_ln603_1_fu_1141_p3;
    sc_signal< sc_lv<1> > or_ln603_1_fu_1149_p2;
    sc_signal< sc_lv<1> > or_ln603_2_fu_1163_p2;
    sc_signal< sc_lv<14> > select_ln603_2_fu_1155_p3;
    sc_signal< sc_lv<15> > add_ln1117_fu_1224_p2;
    sc_signal< sc_lv<22> > grp_fu_1864_p3;
    sc_signal< sc_lv<6> > sext_ln1265_fu_1259_p0;
    sc_signal< sc_lv<6> > sext_ln703_fu_1267_p0;
    sc_signal< sc_lv<14> > sext_ln1265_fu_1259_p1;
    sc_signal< sc_lv<13> > sext_ln703_fu_1267_p1;
    sc_signal< sc_lv<13> > trunc_ln703_fu_1263_p1;
    sc_signal< sc_lv<14> > add_ln703_fu_1271_p2;
    sc_signal< sc_lv<1> > tmp_30_fu_1283_p3;
    sc_signal< sc_lv<13> > add_ln203_fu_1277_p2;
    sc_signal< sc_lv<11> > tmp_21_fu_1337_p3;
    sc_signal< sc_lv<7> > tmp_22_fu_1349_p3;
    sc_signal< sc_lv<12> > zext_ln1117_6_fu_1345_p1;
    sc_signal< sc_lv<12> > zext_ln1117_7_fu_1357_p1;
    sc_signal< sc_lv<12> > sub_ln1117_fu_1361_p2;
    sc_signal< sc_lv<12> > add_ln1117_2_fu_1367_p2;
    sc_signal< sc_lv<22> > grp_fu_1873_p3;
    sc_signal< sc_lv<9> > sext_ln1265_1_fu_1402_p0;
    sc_signal< sc_lv<9> > sext_ln703_2_fu_1410_p0;
    sc_signal< sc_lv<14> > sext_ln1265_1_fu_1402_p1;
    sc_signal< sc_lv<13> > sext_ln703_2_fu_1410_p1;
    sc_signal< sc_lv<13> > trunc_ln703_1_fu_1406_p1;
    sc_signal< sc_lv<14> > add_ln703_1_fu_1414_p2;
    sc_signal< sc_lv<1> > tmp_31_fu_1426_p3;
    sc_signal< sc_lv<13> > add_ln203_1_fu_1420_p2;
    sc_signal< sc_lv<8> > tmp_23_fu_1480_p3;
    sc_signal< sc_lv<6> > tmp_24_fu_1492_p3;
    sc_signal< sc_lv<9> > zext_ln1116_8_fu_1500_p1;
    sc_signal< sc_lv<9> > zext_ln1116_fu_1488_p1;
    sc_signal< sc_lv<9> > add_ln1116_fu_1504_p2;
    sc_signal< sc_lv<9> > add_ln1116_4_fu_1510_p2;
    sc_signal< sc_lv<22> > grp_fu_1882_p3;
    sc_signal< sc_lv<14> > sext_ln1265_2_fu_1545_p1;
    sc_signal< sc_lv<14> > tmp_V_fu_1587_p2;
    sc_signal< sc_lv<14> > p_Result_s_fu_1601_p4;
    sc_signal< sc_lv<32> > p_Result_42_fu_1611_p3;
    sc_signal< sc_lv<32> > l_fu_1619_p3;
    sc_signal< sc_lv<32> > lsb_index_fu_1637_p2;
    sc_signal< sc_lv<31> > tmp_33_fu_1643_p4;
    sc_signal< sc_lv<4> > trunc_ln947_fu_1659_p1;
    sc_signal< sc_lv<4> > sub_ln947_fu_1663_p2;
    sc_signal< sc_lv<14> > zext_ln947_fu_1669_p1;
    sc_signal< sc_lv<14> > lshr_ln947_fu_1673_p2;
    sc_signal< sc_lv<14> > p_Result_36_fu_1679_p2;
    sc_signal< sc_lv<1> > icmp_ln947_fu_1653_p2;
    sc_signal< sc_lv<1> > icmp_ln947_1_fu_1685_p2;
    sc_signal< sc_lv<1> > tmp_34_fu_1697_p3;
    sc_signal< sc_lv<14> > trunc_ln944_fu_1633_p1;
    sc_signal< sc_lv<14> > add_ln949_fu_1711_p2;
    sc_signal< sc_lv<1> > p_Result_37_fu_1717_p3;
    sc_signal< sc_lv<1> > xor_ln949_fu_1705_p2;
    sc_signal< sc_lv<1> > and_ln949_fu_1725_p2;
    sc_signal< sc_lv<1> > a_fu_1691_p2;
    sc_signal< sc_lv<1> > or_ln949_fu_1731_p2;
    sc_signal< sc_lv<32> > m_fu_1755_p1;
    sc_signal< sc_lv<32> > add_ln958_fu_1758_p2;
    sc_signal< sc_lv<32> > sub_ln958_fu_1769_p2;
    sc_signal< sc_lv<32> > lshr_ln958_fu_1763_p2;
    sc_signal< sc_lv<32> > shl_ln958_fu_1774_p2;
    sc_signal< sc_lv<32> > m_12_fu_1780_p3;
    sc_signal< sc_lv<32> > m_13_fu_1787_p2;
    sc_signal< sc_lv<31> > m_s_fu_1792_p4;
    sc_signal< sc_lv<1> > tmp_35_fu_1806_p3;
    sc_signal< sc_lv<8> > select_ln964_fu_1814_p3;
    sc_signal< sc_lv<8> > sub_ln964_fu_1822_p2;
    sc_signal< sc_lv<8> > add_ln964_fu_1827_p2;
    sc_signal< sc_lv<32> > m_16_fu_1802_p1;
    sc_signal< sc_lv<9> > tmp_7_fu_1833_p3;
    sc_signal< sc_lv<32> > p_Result_43_fu_1840_p5;
    sc_signal< sc_lv<32> > bitcast_ln739_fu_1852_p1;
    sc_signal< sc_lv<22> > grp_fu_1864_p2;
    sc_signal< sc_lv<13> > grp_fu_1873_p1;
    sc_signal< sc_lv<22> > grp_fu_1873_p2;
    sc_signal< sc_lv<13> > grp_fu_1882_p0;
    sc_signal< sc_lv<22> > grp_fu_1882_p2;
    sc_signal< sc_lv<32> > ap_NS_fsm;
    sc_signal< sc_lv<22> > grp_fu_1873_p10;
    sc_signal< sc_lv<22> > grp_fu_1882_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<32> ap_ST_fsm_state1;
    static const sc_lv<32> ap_ST_fsm_state2;
    static const sc_lv<32> ap_ST_fsm_state3;
    static const sc_lv<32> ap_ST_fsm_state4;
    static const sc_lv<32> ap_ST_fsm_state5;
    static const sc_lv<32> ap_ST_fsm_state6;
    static const sc_lv<32> ap_ST_fsm_state7;
    static const sc_lv<32> ap_ST_fsm_state8;
    static const sc_lv<32> ap_ST_fsm_state9;
    static const sc_lv<32> ap_ST_fsm_state10;
    static const sc_lv<32> ap_ST_fsm_state11;
    static const sc_lv<32> ap_ST_fsm_state12;
    static const sc_lv<32> ap_ST_fsm_state13;
    static const sc_lv<32> ap_ST_fsm_state14;
    static const sc_lv<32> ap_ST_fsm_state15;
    static const sc_lv<32> ap_ST_fsm_state16;
    static const sc_lv<32> ap_ST_fsm_state17;
    static const sc_lv<32> ap_ST_fsm_state18;
    static const sc_lv<32> ap_ST_fsm_state19;
    static const sc_lv<32> ap_ST_fsm_state20;
    static const sc_lv<32> ap_ST_fsm_state21;
    static const sc_lv<32> ap_ST_fsm_state22;
    static const sc_lv<32> ap_ST_fsm_state23;
    static const sc_lv<32> ap_ST_fsm_state24;
    static const sc_lv<32> ap_ST_fsm_state25;
    static const sc_lv<32> ap_ST_fsm_state26;
    static const sc_lv<32> ap_ST_fsm_state27;
    static const sc_lv<32> ap_ST_fsm_state28;
    static const sc_lv<32> ap_ST_fsm_state29;
    static const sc_lv<32> ap_ST_fsm_state30;
    static const sc_lv<32> ap_ST_fsm_state31;
    static const sc_lv<32> ap_ST_fsm_state32;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_1C;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<12> ap_const_lv12_8;
    static const sc_lv<12> ap_const_lv12_FF8;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<12> ap_const_lv12_E;
    static const sc_lv<14> ap_const_lv14_3FFF;
    static const sc_lv<6> ap_const_lv6_32;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<9> ap_const_lv9_190;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<15> ap_const_lv15_32;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<18> ap_const_lv18_3FFFF;
    static const sc_lv<32> ap_const_lv32_FFFFFFE8;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<14> ap_const_lv14_3FE8;
    static const sc_lv<32> ap_const_lv32_FFFFFFE7;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<8> ap_const_lv8_7E;
    static const sc_lv<8> ap_const_lv8_6;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_F2_fu_960_p2();
    void thread_a_fu_1691_p2();
    void thread_add_ln1116_4_fu_1510_p2();
    void thread_add_ln1116_fu_1504_p2();
    void thread_add_ln1117_2_fu_1367_p2();
    void thread_add_ln1117_3_fu_1218_p2();
    void thread_add_ln1117_fu_1224_p2();
    void thread_add_ln203_10_fu_878_p2();
    void thread_add_ln203_1_fu_1420_p2();
    void thread_add_ln203_fu_1277_p2();
    void thread_add_ln28_fu_888_p2();
    void thread_add_ln581_fu_972_p2();
    void thread_add_ln703_1_fu_1414_p2();
    void thread_add_ln703_2_fu_1549_p2();
    void thread_add_ln703_fu_1271_p2();
    void thread_add_ln949_fu_1711_p2();
    void thread_add_ln958_fu_1758_p2();
    void thread_add_ln964_fu_1827_p2();
    void thread_and_ln581_fu_1085_p2();
    void thread_and_ln582_fu_1067_p2();
    void thread_and_ln585_1_fu_1103_p2();
    void thread_and_ln585_fu_1097_p2();
    void thread_and_ln603_fu_1121_p2();
    void thread_and_ln949_fu_1725_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ashr_ln586_fu_1022_p2();
    void thread_bitcast_ln696_fu_1032_p1();
    void thread_bitcast_ln739_fu_1852_p1();
    void thread_cnn_input_address0();
    void thread_cnn_input_ce0();
    void thread_conv_1_input_V_address0();
    void thread_conv_1_input_V_ce0();
    void thread_conv_1_input_V_we0();
    void thread_conv_1_out_V_address0();
    void thread_conv_1_out_V_ce0();
    void thread_conv_1_out_V_d0();
    void thread_conv_1_out_V_we0();
    void thread_conv_2_out_0_V_address0();
    void thread_conv_2_out_0_V_ce0();
    void thread_conv_2_out_0_V_ce1();
    void thread_conv_2_out_0_V_d0();
    void thread_conv_2_out_0_V_we0();
    void thread_conv_2_out_1_V_address0();
    void thread_conv_2_out_1_V_ce0();
    void thread_conv_2_out_1_V_ce1();
    void thread_conv_2_out_1_V_we0();
    void thread_conv_2_out_2_V_address0();
    void thread_conv_2_out_2_V_ce0();
    void thread_conv_2_out_2_V_ce1();
    void thread_conv_2_out_2_V_we0();
    void thread_conv_2_out_3_V_address0();
    void thread_conv_2_out_3_V_ce0();
    void thread_conv_2_out_3_V_ce1();
    void thread_conv_2_out_3_V_we0();
    void thread_conv_2_out_4_V_address0();
    void thread_conv_2_out_4_V_ce0();
    void thread_conv_2_out_4_V_ce1();
    void thread_conv_2_out_4_V_we0();
    void thread_d_fu_1449_p2();
    void thread_dense_1_bias_V_address0();
    void thread_dense_1_bias_V_ce0();
    void thread_dense_1_out_V_address0();
    void thread_dense_1_out_V_ce0();
    void thread_dense_1_out_V_d0();
    void thread_dense_1_out_V_we0();
    void thread_dense_1_weights_V_address0();
    void thread_dense_1_weights_V_ce0();
    void thread_dense_2_bias_V_address0();
    void thread_dense_2_bias_V_ce0();
    void thread_dense_2_out_V_address0();
    void thread_dense_2_out_V_ce0();
    void thread_dense_2_out_V_d0();
    void thread_dense_2_out_V_we0();
    void thread_dense_2_weights_V_address0();
    void thread_dense_2_weights_V_ce0();
    void thread_dense_array_V_address0();
    void thread_dense_array_V_ce0();
    void thread_dense_array_V_d0();
    void thread_dense_array_V_we0();
    void thread_dense_out_bias_V_address0();
    void thread_dense_out_bias_V_ce0();
    void thread_dense_out_weights_V_address0();
    void thread_dense_out_weights_V_ce0();
    void thread_exp_tmp_V_fu_910_p4();
    void thread_f_fu_1469_p2();
    void thread_flat_array_V_address0();
    void thread_flat_array_V_ce0();
    void thread_flat_array_V_d0();
    void thread_flat_array_V_we0();
    void thread_grp_conv_1_fu_762_ap_start();
    void thread_grp_conv_2_fu_748_ap_start();
    void thread_grp_flat_fu_796_ap_start();
    void thread_grp_fu_1864_p2();
    void thread_grp_fu_1873_p1();
    void thread_grp_fu_1873_p10();
    void thread_grp_fu_1873_p2();
    void thread_grp_fu_1882_p0();
    void thread_grp_fu_1882_p00();
    void thread_grp_fu_1882_p2();
    void thread_grp_max_pool_1_fu_804_ap_start();
    void thread_grp_max_pool_2_fu_772_ap_start();
    void thread_grp_soft_max_fu_784_ap_start();
    void thread_i_1_fu_1187_p2();
    void thread_i_2_fu_1306_p2();
    void thread_i_3_fu_1562_p2();
    void thread_i_fu_820_p2();
    void thread_icmp_ln13_1_fu_1320_p2();
    void thread_icmp_ln13_fu_1201_p2();
    void thread_icmp_ln23_fu_814_p2();
    void thread_icmp_ln25_fu_862_p2();
    void thread_icmp_ln41_fu_1443_p2();
    void thread_icmp_ln46_fu_1463_p2();
    void thread_icmp_ln571_fu_954_p2();
    void thread_icmp_ln581_fu_966_p2();
    void thread_icmp_ln582_fu_996_p2();
    void thread_icmp_ln585_fu_1006_p2();
    void thread_icmp_ln603_fu_1012_p2();
    void thread_icmp_ln69_fu_1556_p2();
    void thread_icmp_ln935_fu_1573_p2();
    void thread_icmp_ln947_1_fu_1685_p2();
    void thread_icmp_ln947_fu_1653_p2();
    void thread_icmp_ln958_fu_1745_p2();
    void thread_icmp_ln9_1_fu_1300_p2();
    void thread_icmp_ln9_fu_1181_p2();
    void thread_ireg_V_fu_894_p1();
    void thread_ix_in_fu_826_p2();
    void thread_j_1_fu_1207_p2();
    void thread_j_2_fu_1326_p2();
    void thread_j_fu_868_p2();
    void thread_l_fu_1619_p3();
    void thread_lsb_index_fu_1637_p2();
    void thread_lshr_ln947_fu_1673_p2();
    void thread_lshr_ln958_fu_1763_p2();
    void thread_m_12_fu_1780_p3();
    void thread_m_13_fu_1787_p2();
    void thread_m_16_fu_1802_p1();
    void thread_m_fu_1755_p1();
    void thread_m_s_fu_1792_p4();
    void thread_man_V_1_fu_940_p2();
    void thread_man_V_2_fu_946_p3();
    void thread_max_pool_1_out_V_address0();
    void thread_max_pool_1_out_V_ce0();
    void thread_max_pool_1_out_V_d0();
    void thread_max_pool_1_out_V_we0();
    void thread_max_pool_2_out_0_V_address0();
    void thread_max_pool_2_out_0_V_ce0();
    void thread_max_pool_2_out_0_V_ce1();
    void thread_max_pool_2_out_0_V_d0();
    void thread_max_pool_2_out_0_V_we0();
    void thread_max_pool_2_out_0_V_we1();
    void thread_max_pool_2_out_1_V_address0();
    void thread_max_pool_2_out_1_V_ce0();
    void thread_max_pool_2_out_1_V_ce1();
    void thread_max_pool_2_out_1_V_we0();
    void thread_max_pool_2_out_1_V_we1();
    void thread_max_pool_2_out_2_0_address0();
    void thread_max_pool_2_out_2_0_ce0();
    void thread_max_pool_2_out_2_0_we0();
    void thread_or_ln581_fu_1109_p2();
    void thread_or_ln582_fu_1073_p2();
    void thread_or_ln603_1_fu_1149_p2();
    void thread_or_ln603_2_fu_1163_p2();
    void thread_or_ln603_fu_1135_p2();
    void thread_or_ln949_fu_1731_p2();
    void thread_or_ln_fu_1737_p3();
    void thread_p_Result_36_fu_1679_p2();
    void thread_p_Result_37_fu_1717_p3();
    void thread_p_Result_39_fu_902_p3();
    void thread_p_Result_40_fu_936_p1();
    void thread_p_Result_41_fu_1579_p3();
    void thread_p_Result_42_fu_1611_p3();
    void thread_p_Result_43_fu_1840_p5();
    void thread_p_Result_s_fu_1601_p4();
    void thread_prediction_V_address0();
    void thread_prediction_V_ce0();
    void thread_prediction_V_d0();
    void thread_prediction_V_we0();
    void thread_prediction_output_address0();
    void thread_prediction_output_ce0();
    void thread_prediction_output_d0();
    void thread_prediction_output_we0();
    void thread_select_ln19_1_fu_1434_p3();
    void thread_select_ln19_fu_1291_p3();
    void thread_select_ln588_fu_1043_p3();
    void thread_select_ln603_1_fu_1141_p3();
    void thread_select_ln603_2_fu_1155_p3();
    void thread_select_ln603_3_fu_1169_p3();
    void thread_select_ln603_fu_1127_p3();
    void thread_select_ln964_fu_1814_p3();
    void thread_sext_ln1117_fu_1372_p1();
    void thread_sext_ln1265_1_fu_1402_p0();
    void thread_sext_ln1265_1_fu_1402_p1();
    void thread_sext_ln1265_2_fu_1545_p1();
    void thread_sext_ln1265_fu_1259_p0();
    void thread_sext_ln1265_fu_1259_p1();
    void thread_sext_ln203_fu_1177_p1();
    void thread_sext_ln581_fu_992_p1();
    void thread_sext_ln581cast_fu_1051_p1();
    void thread_sext_ln703_2_fu_1410_p0();
    void thread_sext_ln703_2_fu_1410_p1();
    void thread_sext_ln703_fu_1267_p0();
    void thread_sext_ln703_fu_1267_p1();
    void thread_sh_amt_fu_984_p3();
    void thread_shl_ln604_fu_1055_p2();
    void thread_shl_ln958_fu_1774_p2();
    void thread_sub_ln1117_fu_1361_p2();
    void thread_sub_ln203_fu_856_p2();
    void thread_sub_ln581_fu_978_p2();
    void thread_sub_ln944_fu_1627_p2();
    void thread_sub_ln947_fu_1663_p2();
    void thread_sub_ln958_fu_1769_p2();
    void thread_sub_ln964_fu_1822_p2();
    void thread_tmp_20_fu_844_p3();
    void thread_tmp_21_fu_1337_p3();
    void thread_tmp_22_fu_1349_p3();
    void thread_tmp_23_fu_1480_p3();
    void thread_tmp_24_fu_1492_p3();
    void thread_tmp_29_fu_1035_p3();
    void thread_tmp_30_fu_1283_p3();
    void thread_tmp_31_fu_1426_p3();
    void thread_tmp_33_fu_1643_p4();
    void thread_tmp_34_fu_1697_p3();
    void thread_tmp_35_fu_1806_p3();
    void thread_tmp_7_fu_1833_p3();
    void thread_tmp_V_13_fu_1593_p3();
    void thread_tmp_V_fu_1587_p2();
    void thread_tmp_fu_928_p3();
    void thread_tmp_s_fu_832_p3();
    void thread_trunc_ln556_fu_898_p1();
    void thread_trunc_ln565_fu_924_p1();
    void thread_trunc_ln583_fu_1002_p1();
    void thread_trunc_ln586_fu_1028_p1();
    void thread_trunc_ln703_1_fu_1406_p1();
    void thread_trunc_ln703_fu_1263_p1();
    void thread_trunc_ln943_fu_1751_p1();
    void thread_trunc_ln944_fu_1633_p1();
    void thread_trunc_ln947_fu_1659_p1();
    void thread_xor_ln571_fu_1061_p2();
    void thread_xor_ln581_fu_1115_p2();
    void thread_xor_ln582_fu_1079_p2();
    void thread_xor_ln585_fu_1091_p2();
    void thread_xor_ln949_fu_1705_p2();
    void thread_zext_ln1116_8_fu_1500_p1();
    void thread_zext_ln1116_9_fu_1515_p1();
    void thread_zext_ln1116_fu_1488_p1();
    void thread_zext_ln1117_6_fu_1345_p1();
    void thread_zext_ln1117_7_fu_1357_p1();
    void thread_zext_ln1117_fu_1229_p1();
    void thread_zext_ln13_2_fu_1316_p1();
    void thread_zext_ln13_fu_1197_p1();
    void thread_zext_ln14_2_fu_1312_p1();
    void thread_zext_ln14_3_fu_1213_p1();
    void thread_zext_ln14_4_fu_1332_p1();
    void thread_zext_ln14_fu_1193_p1();
    void thread_zext_ln203_22_fu_852_p1();
    void thread_zext_ln203_23_fu_874_p1();
    void thread_zext_ln203_fu_840_p1();
    void thread_zext_ln27_fu_883_p1();
    void thread_zext_ln461_fu_920_p1();
    void thread_zext_ln46_fu_1459_p1();
    void thread_zext_ln48_1_fu_1475_p1();
    void thread_zext_ln48_fu_1455_p1();
    void thread_zext_ln586_fu_1018_p1();
    void thread_zext_ln70_fu_1568_p1();
    void thread_zext_ln947_fu_1669_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
