v 20140308 2
P 700 31000 1000 31000 1 0 0
{
T 800 31000 5 16 0 0 0 0 1
pintype=io
T 800 31000 5 16 0 0 0 0 1
pinseq=3
T 900 31050 5 16 1 1 0 6 1
pinnumber=3
T 1050 31000 9 16 1 1 0 0 1
pinlabel=PC14-OSC32_IN
T 1050 30950 9 16 0 1 0 2 1
af=OSC32_IN
}
P 700 30000 1000 30000 1 0 0
{
T 800 30000 5 16 0 0 0 0 1
pintype=io
T 800 30000 5 16 0 0 0 0 1
pinseq=4
T 900 30050 5 16 1 1 0 6 1
pinnumber=4
T 1050 30000 9 16 1 1 0 0 1
pinlabel=PC15-OSC32_OUT
T 1050 29950 9 16 0 1 0 2 1
af=OSC32_OUT
}
P 700 27000 1000 27000 1 0 0
{
T 800 27000 5 16 0 0 0 0 1
pintype=io
T 800 27000 5 16 0 0 0 0 1
pinseq=5
T 900 27050 5 16 1 1 0 6 1
pinnumber=5
T 1050 27000 9 16 1 1 0 0 1
pinlabel=PF0-OSC_IN
T 1050 26950 9 16 0 1 0 2 1
af=CRS_SYNC
T 1050 26950 9 16 0 1 0 2 1
af=OSC_IN
}
P 700 26000 1000 26000 1 0 0
{
T 800 26000 5 16 0 0 0 0 1
pintype=io
T 800 26000 5 16 0 0 0 0 1
pinseq=6
T 900 26050 5 16 1 1 0 6 1
pinnumber=6
T 1050 26000 9 16 1 1 0 0 1
pinlabel=PF1-OSC_OUT
T 1050 25950 9 16 0 1 0 2 1
af=OSC_OUT
}
P 700 23000 1000 23000 1 0 0
{
T 800 23000 5 16 0 0 0 0 1
pintype=in
T 800 23000 5 16 0 0 0 0 1
pinseq=44
T 900 23050 5 16 1 1 0 6 1
pinnumber=44
T 1050 23000 9 16 1 1 0 0 1
pinlabel=BOOT0
}
P 700 17000 1000 17000 1 0 0
{
T 800 17000 5 16 0 0 0 0 1
pintype=io
T 800 17000 5 16 0 0 0 0 1
pinseq=34
T 900 17050 5 16 1 1 0 6 1
pinnumber=34
T 1050 17000 9 16 1 1 0 0 1
pinlabel=PA13
T 1050 16950 9 16 0 1 0 2 1
af=IR_OUT
T 1050 16950 9 16 1 1 0 2 1
af=SWDIO
T 1050 16950 9 16 0 1 0 2 1
af=USB_NOE
}
P 700 18000 1000 18000 1 0 0
{
T 800 18000 5 16 0 0 0 0 1
pintype=io
T 800 18000 5 16 0 0 0 0 1
pinseq=37
T 900 18050 5 16 1 1 0 6 1
pinnumber=37
T 1050 18000 9 16 1 1 0 0 1
pinlabel=PA14
T 1050 17950 9 16 0 1 0 2 1
af=USART2_TX
T 1050 17950 9 16 1 1 0 2 1
af=SWCLK
}
P 700 16000 1000 16000 1 0 0
{
T 800 16000 5 16 0 0 0 0 1
pintype=io
T 800 16000 5 16 0 0 0 0 1
pinseq=7
T 900 16050 5 16 1 1 0 6 1
pinnumber=7
T 1050 16000 9 16 1 1 0 0 1
pinlabel=NRST
}
P 700 14000 1000 14000 1 0 0
{
T 800 14000 5 16 0 0 0 0 1
pintype=io
T 800 14000 5 16 0 0 0 0 1
pinseq=29
T 900 14050 5 16 1 1 0 6 1
pinnumber=29
T 1050 14000 9 16 1 1 0 0 1
pinlabel=PA8
T 1050 13950 9 16 0 1 0 2 1
af=USART1_CK
T 1050 13950 9 16 0 1 0 2 1
af=TIM1_CH1
T 1050 13950 9 16 0 1 0 2 1
af=EVENTOUT
T 1050 13950 9 16 0 1 0 2 1
af=MCO
T 1050 13950 9 16 0 1 0 2 1
af=CRS_SYNC
}
P 700 13000 1000 13000 1 0 0
{
T 800 13000 5 16 0 0 0 0 1
pintype=io
T 800 13000 5 16 0 0 0 0 1
pinseq=30
T 900 13050 5 16 1 1 0 6 1
pinnumber=30
T 1050 13000 9 16 1 1 0 0 1
pinlabel=PA9
T 1050 12950 9 16 0 1 0 2 1
af=USART1_TX
T 1050 12950 9 16 0 1 0 2 1
af=TIM1_CH2
T 1050 12950 9 16 0 1 0 2 1
af=TIM15_BKIN
T 1050 12950 9 16 0 1 0 2 1
af=TSC_G4_IO1
}
P 700 12000 1000 12000 1 0 0
{
T 800 12000 5 16 0 0 0 0 1
pintype=io
T 800 12000 5 16 0 0 0 0 1
pinseq=31
T 900 12050 5 16 1 1 0 6 1
pinnumber=31
T 1050 12000 9 16 1 1 0 0 1
pinlabel=PA10
T 1050 11950 9 16 0 1 0 2 1
af=USART1_RX
T 1050 11950 9 16 0 1 0 2 1
af=TIM1_CH3
T 1050 11950 9 16 0 1 0 2 1
af=TIM17_BKIN
T 1050 11950 9 16 0 1 0 2 1
af=TSC_G4_IO2
}
P 700 11000 1000 11000 1 0 0
{
T 800 11000 5 16 0 0 0 0 1
pintype=io
T 800 11000 5 16 0 0 0 0 1
pinseq=38
T 900 11050 5 16 1 1 0 6 1
pinnumber=38
T 1050 11000 9 16 1 1 0 0 1
pinlabel=PA15
T 1050 10950 9 16 0 1 0 2 1
af=SPI1_NSS
T 1050 10950 9 16 0 1 0 2 1
af=I2S1_WS
T 1050 10950 9 16 0 1 0 2 1
af=USART2_RX
T 1050 10950 9 16 0 1 0 2 1
af=USART4_RTS
T 1050 10950 9 16 0 1 0 2 1
af=TIM2_CH1_ETR
T 1050 10950 9 16 0 1 0 2 1
af=EVENTOUT
}
P 700 10000 1000 10000 1 0 0
{
T 800 10000 5 16 0 0 0 0 1
pintype=io
T 800 10000 5 16 0 0 0 0 1
pinseq=19
T 900 10050 5 16 1 1 0 6 1
pinnumber=19
T 1050 10000 9 16 1 1 0 0 1
pinlabel=PB1
T 1050 9950 9 16 0 1 0 2 1
af=TIM3_CH4
T 1050 9950 9 16 0 1 0 2 1
af=USART3_RTS
T 1050 9950 9 16 0 1 0 2 1
af=TIM14_CH1
T 1050 9950 9 16 0 1 0 2 1
af=TIM1_CH3N
T 1050 9950 9 16 0 1 0 2 1
af=TSC_G3_IO3
T 1050 9950 9 16 0 1 0 2 1
af=ADC_IN9
}
P 700 9000 1000 9000 1 0 0
{
T 800 9000 5 16 0 0 0 0 1
pintype=io
T 800 9000 5 16 0 0 0 0 1
pinseq=20
T 900 9050 5 16 1 1 0 6 1
pinnumber=20
T 1050 9000 9 16 1 1 0 0 1
pinlabel=PB2
T 1050 8950 9 16 0 1 0 2 1
af=TSC_G3_IO4
}
P 700 8000 1000 8000 1 0 0
{
T 800 8000 5 16 0 0 0 0 1
pintype=io
T 800 8000 5 16 0 0 0 0 1
pinseq=22
T 900 8050 5 16 1 1 0 6 1
pinnumber=22
T 1050 8000 9 16 1 1 0 0 1
pinlabel=PB11
T 1050 7950 9 16 0 1 0 2 1
af=USART3_RX
T 1050 7950 9 16 0 1 0 2 1
af=TIM2_CH4
T 1050 7950 9 16 0 1 0 2 1
af=EVENTOUT
T 1050 7950 9 16 0 1 0 2 1
af=TSC_G6_IO1
T 1050 7950 9 16 0 1 0 2 1
af=I2C2_SDA
}
P 700 7000 1000 7000 1 0 0
{
T 800 7000 5 16 0 0 0 0 1
pintype=io
T 800 7000 5 16 0 0 0 0 1
pinseq=25
T 900 7050 5 16 1 1 0 6 1
pinnumber=25
T 1050 7000 9 16 1 1 0 0 1
pinlabel=PB12
T 1050 6950 9 16 0 1 0 2 1
af=TIM1_BKIN
T 1050 6950 9 16 0 1 0 2 1
af=TIM15_BKIN
T 1050 6950 9 16 0 1 0 2 1
af=SPI2_NSS
T 1050 6950 9 16 0 1 0 2 1
af=I2S2_WS
T 1050 6950 9 16 0 1 0 2 1
af=USART3_CK
T 1050 6950 9 16 0 1 0 2 1
af=TSC_G6_IO2
T 1050 6950 9 16 0 1 0 2 1
af=EVENTOUT
}
P 700 6000 1000 6000 1 0 0
{
T 800 6000 5 16 0 0 0 0 1
pintype=io
T 800 6000 5 16 0 0 0 0 1
pinseq=26
T 900 6050 5 16 1 1 0 6 1
pinnumber=26
T 1050 6000 9 16 1 1 0 0 1
pinlabel=PB13
T 1050 5950 9 16 0 1 0 2 1
af=SPI2_SCK
T 1050 5950 9 16 0 1 0 2 1
af=I2S2_CK
T 1050 5950 9 16 0 1 0 2 1
af=I2C2_SCL
T 1050 5950 9 16 0 1 0 2 1
af=USART3_CTS
T 1050 5950 9 16 0 1 0 2 1
af=TIM1_CH1N
T 1050 5950 9 16 0 1 0 2 1
af=TSC_G6_IO3
}
P 700 5000 1000 5000 1 0 0
{
T 800 5000 5 16 0 0 0 0 1
pintype=io
T 800 5000 5 16 0 0 0 0 1
pinseq=27
T 900 5050 5 16 1 1 0 6 1
pinnumber=27
T 1050 5000 9 16 1 1 0 0 1
pinlabel=PB14
T 1050 4950 9 16 0 1 0 2 1
af=SPI2_MISO
T 1050 4950 9 16 0 1 0 2 1
af=I2S2_MCK
T 1050 4950 9 16 0 1 0 2 1
af=I2C2_SDA
T 1050 4950 9 16 0 1 0 2 1
af=USART3_RTS
T 1050 4950 9 16 0 1 0 2 1
af=TIM1_CH2N
T 1050 4950 9 16 0 1 0 2 1
af=TIM15_CH1
T 1050 4950 9 16 0 1 0 2 1
af=TSC_G6_IO4
}
P 700 4000 1000 4000 1 0 0
{
T 800 4000 5 16 0 0 0 0 1
pintype=io
T 800 4000 5 16 0 0 0 0 1
pinseq=28
T 900 4050 5 16 1 1 0 6 1
pinnumber=28
T 1050 4000 9 16 1 1 0 0 1
pinlabel=PB15
T 1050 3950 9 16 0 1 0 2 1
af=SPI2_MOSI
T 1050 3950 9 16 0 1 0 2 1
af=I2S2_SD
T 1050 3950 9 16 0 1 0 2 1
af=TIM1_CH3N
T 1050 3950 9 16 0 1 0 2 1
af=TIM15_CH1N
T 1050 3950 9 16 0 1 0 2 1
af=TIM15_CH2
T 1050 3950 9 16 0 1 0 2 1
af=WKUP7
T 1050 3950 9 16 0 1 0 2 1
af=RTC_REFIN
}
P 700 3000 1000 3000 1 0 0
{
T 800 3000 5 16 0 0 0 0 1
pintype=io
T 800 3000 5 16 0 0 0 0 1
pinseq=2
T 900 3050 5 16 1 1 0 6 1
pinnumber=2
T 1050 3000 9 16 1 1 0 0 1
pinlabel=PC13
T 1050 2950 9 16 0 1 0 2 1
af=WKUP2
T 1050 2950 9 16 0 1 0 2 1
af=RTC_TAMP1
T 1050 2950 9 16 0 1 0 2 1
af=RTC_TS
T 1050 2950 9 16 0 1 0 2 1
af=RTC_OUT
}
P 10300 27000 10000 27000 1 0 0
{
T 10200 27000 5 16 0 0 0 6 1
pintype=io
T 10200 27000 5 16 0 0 0 6 1
pinseq=14
T 10100 27050 5 16 1 1 0 0 1
pinnumber=14
T 9950 27000 9 16 1 1 0 6 1
pinlabel=PA4
T 9950 26950 9 16 0 1 0 8 1
af=SPI1_NSS
T 9950 26950 9 16 0 1 0 8 1
af=I2S1_WS
T 9950 26950 9 16 0 1 0 8 1
af=TIM14_CH1
T 9950 26950 9 16 0 1 0 8 1
af=TSC_G2_IO1
T 9950 26950 9 16 0 1 0 8 1
af=USART2_CK
T 9950 26950 9 16 0 1 0 8 1
af=COMP1_INM4
T 9950 26950 9 16 0 1 0 8 1
af=COMP2_INM4
T 9950 26950 9 16 0 1 0 8 1
af=ADC_IN4
T 9950 26950 9 16 1 1 0 8 1
af=DAC_OUT1
}
P 10300 26000 10000 26000 1 0 0
{
T 10200 26000 5 16 0 0 0 6 1
pintype=io
T 10200 26000 5 16 0 0 0 6 1
pinseq=15
T 10100 26050 5 16 1 1 0 0 1
pinnumber=15
T 9950 26000 9 16 1 1 0 6 1
pinlabel=PA5
T 9950 25950 9 16 0 1 0 8 1
af=SPI1_SCK
T 9950 25950 9 16 0 1 0 8 1
af=I2S1_CK
T 9950 25950 9 16 0 1 0 8 1
af=CEC
T 9950 25950 9 16 0 1 0 8 1
af=TIM2_CH1_ETR
T 9950 25950 9 16 0 1 0 8 1
af=TSC_G2_IO2
T 9950 25950 9 16 0 1 0 8 1
af=COMP1_INM5
T 9950 25950 9 16 0 1 0 8 1
af=COMP2_INM5
T 9950 25950 9 16 0 1 0 8 1
af=ADC_IN5
T 9950 25950 9 16 1 1 0 8 1
af=DAC_OUT2
}
P 10300 24000 10000 24000 1 0 0
{
T 10200 24000 5 16 0 0 0 6 1
pintype=io
T 10200 24000 5 16 0 0 0 6 1
pinseq=39
T 10100 24050 5 16 1 1 0 0 1
pinnumber=39
T 9950 24000 9 16 1 1 0 6 1
pinlabel=PB3
T 9950 23950 9 16 1 1 0 8 1
af=SPI1_SCK
T 9950 23950 9 16 0 1 0 8 1
af=I2S1_CK
T 9950 23950 9 16 0 1 0 8 1
af=TIM2_CH2
T 9950 23950 9 16 0 1 0 8 1
af=TSC_G5_IO1
T 9950 23950 9 16 0 1 0 8 1
af=EVENTOUT
}
P 10300 23000 10000 23000 1 0 0
{
T 10200 23000 5 16 0 0 0 6 1
pintype=io
T 10200 23000 5 16 0 0 0 6 1
pinseq=40
T 10100 23050 5 16 1 1 0 0 1
pinnumber=40
T 9950 23000 9 16 1 1 0 6 1
pinlabel=PB4
T 9950 22950 9 16 1 1 0 8 1
af=SPI1_MISO
T 9950 22950 9 16 0 1 0 8 1
af=I2S1_MCK
T 9950 22950 9 16 0 1 0 8 1
af=TIM17_BKIN
T 9950 22950 9 16 0 1 0 8 1
af=TIM3_CH1
T 9950 22950 9 16 0 1 0 8 1
af=TSC_G5_IO2
T 9950 22950 9 16 0 1 0 8 1
af=EVENTOUT
}
P 10300 22000 10000 22000 1 0 0
{
T 10200 22000 5 16 0 0 0 6 1
pintype=io
T 10200 22000 5 16 0 0 0 6 1
pinseq=41
T 10100 22050 5 16 1 1 0 0 1
pinnumber=41
T 9950 22000 9 16 1 1 0 6 1
pinlabel=PB5
T 9950 21950 9 16 1 1 0 8 1
af=SPI1_MOSI
T 9950 21950 9 16 0 1 0 8 1
af=I2S1_SD
T 9950 21950 9 16 0 1 0 8 1
af=I2C1_SMBA
T 9950 21950 9 16 0 1 0 8 1
af=TIM16_BKIN
T 9950 21950 9 16 0 1 0 8 1
af=TIM3_CH2
T 9950 21950 9 16 0 1 0 8 1
af=WKUP6
}
P 10300 20000 10000 20000 1 0 0
{
T 10200 20000 5 16 0 0 0 6 1
pintype=io
T 10200 20000 5 16 0 0 0 6 1
pinseq=42
T 10100 20050 5 16 1 1 0 0 1
pinnumber=42
T 9950 20000 9 16 1 1 0 6 1
pinlabel=PB6
T 9950 19950 9 16 0 1 0 8 1
af=I2C1_SCL
T 9950 19950 9 16 0 1 0 8 1
af=USART1_TX
T 9950 19950 9 16 0 1 0 8 1
af=TIM16_CH1N
T 9950 19950 9 16 0 1 0 8 1
af=TSC_G5_I03
}
P 10300 19000 10000 19000 1 0 0
{
T 10200 19000 5 16 0 0 0 6 1
pintype=io
T 10200 19000 5 16 0 0 0 6 1
pinseq=43
T 10100 19050 5 16 1 1 0 0 1
pinnumber=43
T 9950 19000 9 16 1 1 0 6 1
pinlabel=PB7
T 9950 18950 9 16 0 1 0 8 1
af=I2C1_SDA
T 9950 18950 9 16 0 1 0 8 1
af=USART1_RX
T 9950 18950 9 16 0 1 0 8 1
af=USART4_CTS
T 9950 18950 9 16 0 1 0 8 1
af=TIM17_CH1N
T 9950 18950 9 16 0 1 0 8 1
af=TSC_G5_IO4
}
P 10300 18000 10000 18000 1 0 0
{
T 10200 18000 5 16 0 0 0 6 1
pintype=io
T 10200 18000 5 16 0 0 0 6 1
pinseq=45
T 10100 18050 5 16 1 1 0 0 1
pinnumber=45
T 9950 18000 9 16 1 1 0 6 1
pinlabel=PB8
T 9950 17950 9 16 0 1 0 8 1
af=I2C1_SCL
T 9950 17950 9 16 0 1 0 8 1
af=CEC
T 9950 17950 9 16 0 1 0 8 1
af=TIM16_CH1
T 9950 17950 9 16 0 1 0 8 1
af=TSC_SYNC
T 9950 17950 9 16 0 1 0 8 1
af=CAN_RX
}
P 10300 16000 10000 16000 1 0 0
{
T 10200 16000 5 16 0 0 0 6 1
pintype=io
T 10200 16000 5 16 0 0 0 6 1
pinseq=46
T 10100 16050 5 16 1 1 0 0 1
pinnumber=46
T 9950 16000 9 16 1 1 0 6 1
pinlabel=PB9
T 9950 15950 9 16 0 1 0 8 1
af=SPI2_NSS
T 9950 15950 9 16 0 1 0 8 1
af=I2S2_WS
T 9950 15950 9 16 0 1 0 8 1
af=I2C1_SDA
T 9950 15950 9 16 0 1 0 8 1
af=IR_OUT
T 9950 15950 9 16 0 1 0 8 1
af=TIM17_CH1
T 9950 15950 9 16 0 1 0 8 1
af=EVENTOUT
T 9950 15950 9 16 0 1 0 8 1
af=CAN_TX
}
P 10300 15000 10000 15000 1 0 0
{
T 10200 15000 5 16 0 0 0 6 1
pintype=io
T 10200 15000 5 16 0 0 0 6 1
pinseq=21
T 10100 15050 5 16 1 1 0 0 1
pinnumber=21
T 9950 15000 9 16 1 1 0 6 1
pinlabel=PB10
T 9950 14950 9 16 0 1 0 8 1
af=SPI2_SCK
T 9950 14950 9 16 0 1 0 8 1
af=I2C2_SCL
T 9950 14950 9 16 0 1 0 8 1
af=USART3_TX
T 9950 14950 9 16 0 1 0 8 1
af=CEC
T 9950 14950 9 16 0 1 0 8 1
af=TSC_SYNC
T 9950 14950 9 16 0 1 0 8 1
af=TIM2_CH3
}
P 10300 13000 10000 13000 1 0 0
{
T 10200 13000 5 16 0 0 0 6 1
pintype=io
T 10200 13000 5 16 0 0 0 6 1
pinseq=32
T 10100 13050 5 16 1 1 0 0 1
pinnumber=32
T 9950 13000 9 16 1 1 0 6 1
pinlabel=PA11
T 9950 12950 9 16 1 1 0 8 1
af=CAN_RX
T 9950 12950 9 16 0 1 0 8 1
af=USART1_CTS
T 9950 12950 9 16 0 1 0 8 1
af=TIM1_CH4
T 9950 12950 9 16 0 1 0 8 1
af=COMP1_OUT
T 9950 12950 9 16 0 1 0 8 1
af=TSC_G4_IO3
T 9950 12950 9 16 0 1 0 8 1
af=EVENTOUT
T 9950 12950 9 16 0 1 0 8 1
af=USB_DM
}
P 10300 12000 10000 12000 1 0 0
{
T 10200 12000 5 16 0 0 0 6 1
pintype=io
T 10200 12000 5 16 0 0 0 6 1
pinseq=33
T 10100 12050 5 16 1 1 0 0 1
pinnumber=33
T 9950 12000 9 16 1 1 0 6 1
pinlabel=PA12
T 9950 11950 9 16 1 1 0 8 1
af=CAN_TX
T 9950 11950 9 16 0 1 0 8 1
af=USART1_RTS
T 9950 11950 9 16 0 1 0 8 1
af=TIM1_ETR
T 9950 11950 9 16 0 1 0 8 1
af=COMP2_OUT
T 9950 11950 9 16 0 1 0 8 1
af=TSC_G4_IO4
T 9950 11950 9 16 0 1 0 8 1
af=EVENTOUT
T 9950 11950 9 16 0 1 0 8 1
af=USB_DP
}
P 10300 11000 10000 11000 1 0 0
{
T 10200 11000 5 16 0 0 0 6 1
pintype=io
T 10200 11000 5 16 0 0 0 6 1
pinseq=18
T 10100 11050 5 16 1 1 0 0 1
pinnumber=18
T 9950 11000 9 16 1 1 0 6 1
pinlabel=PB0
T 9950 10950 9 16 0 1 0 8 1
af=TIM3_CH3
T 9950 10950 9 16 0 1 0 8 1
af=TIM1_CH2N
T 9950 10950 9 16 0 1 0 8 1
af=TSC_G3_IO2
T 9950 10950 9 16 0 1 0 8 1
af=EVENTOUT
T 9950 10950 9 16 0 1 0 8 1
af=USART3_CK
T 9950 10950 9 16 0 1 0 8 1
af=ADC_IN8
}
P 10300 9000 10000 9000 1 0 0
{
T 10200 9000 5 16 0 0 0 6 1
pintype=io
T 10200 9000 5 16 0 0 0 6 1
pinseq=16
T 10100 9050 5 16 1 1 0 0 1
pinnumber=16
T 9950 9000 9 16 1 1 0 6 1
pinlabel=PA6
T 9950 8950 9 16 0 1 0 8 1
af=SPI1_MISO
T 9950 8950 9 16 0 1 0 8 1
af=I2S1_MCK
T 9950 8950 9 16 0 1 0 8 1
af=TIM3_CH1
T 9950 8950 9 16 0 1 0 8 1
af=TIM1_BKIN
T 9950 8950 9 16 1 1 0 8 1
af=TIM16_CH1
T 9950 8950 9 16 0 1 0 8 1
af=COMP1_OUT
T 9950 8950 9 16 0 1 0 8 1
af=TSC_G2_IO3
T 9950 8950 9 16 0 1 0 8 1
af=EVENTOUT
T 9950 8950 9 16 0 1 0 8 1
af=USART3_CTS
T 9950 8950 9 16 0 1 0 8 1
af=ADC_IN6
}
P 10300 8000 10000 8000 1 0 0
{
T 10200 8000 5 16 0 0 0 6 1
pintype=io
T 10200 8000 5 16 0 0 0 6 1
pinseq=12
T 10100 8050 5 16 1 1 0 0 1
pinnumber=12
T 9950 8000 9 16 1 1 0 6 1
pinlabel=PA2
T 9950 7950 9 16 0 1 0 8 1
af=USART2_TX
T 9950 7950 9 16 0 1 0 8 1
af=TIM2_CH3
T 9950 7950 9 16 1 1 0 8 1
af=TIM15_CH1
T 9950 7950 9 16 0 1 0 8 1
af=TSC_G1_IO3
T 9950 7950 9 16 0 1 0 8 1
af=ADC_IN2
T 9950 7950 9 16 0 1 0 8 1
af=COMP2_OUT
T 9950 7950 9 16 0 1 0 8 1
af=COMP2_INM6
T 9950 7950 9 16 0 1 0 8 1
af=WKUP4
}
P 10300 7000 10000 7000 1 0 0
{
T 10200 7000 5 16 0 0 0 6 1
pintype=io
T 10200 7000 5 16 0 0 0 6 1
pinseq=10
T 10100 7050 5 16 1 1 0 0 1
pinnumber=10
T 9950 7000 9 16 1 1 0 6 1
pinlabel=PA0
T 9950 6950 9 16 0 1 0 8 1
af=USART2_CTS
T 9950 6950 9 16 0 1 0 8 1
af=TIM2_CH1_ETR
T 9950 6950 9 16 0 1 0 8 1
af=TSC_G1_IO1
T 9950 6950 9 16 0 1 0 8 1
af=USART4_TX
T 9950 6950 9 16 0 1 0 8 1
af=RTC_TAMP2
T 9950 6950 9 16 0 1 0 8 1
af=WKUP1
T 9950 6950 9 16 0 1 0 8 1
af=COMP1_OUT
T 9950 6950 9 16 1 1 0 8 1
af=ADC_IN0
T 9950 6950 9 16 0 1 0 8 1
af=COMP1_INM6
}
P 10300 5000 10000 5000 1 0 0
{
T 10200 5000 5 16 0 0 0 6 1
pintype=io
T 10200 5000 5 16 0 0 0 6 1
pinseq=17
T 10100 5050 5 16 1 1 0 0 1
pinnumber=17
T 9950 5000 9 16 1 1 0 6 1
pinlabel=PA7
T 9950 4950 9 16 0 1 0 8 1
af=SPI1_MOSI
T 9950 4950 9 16 0 1 0 8 1
af=I2S1_SD
T 9950 4950 9 16 0 1 0 8 1
af=TIM3_CH2
T 9950 4950 9 16 0 1 0 8 1
af=TIM14_CH1
T 9950 4950 9 16 0 1 0 8 1
af=TIM1_CH1N
T 9950 4950 9 16 1 1 0 8 1
af=TIM17_CH1
T 9950 4950 9 16 0 1 0 8 1
af=COMP2_OUT
T 9950 4950 9 16 0 1 0 8 1
af=TSC_G2_IO4
T 9950 4950 9 16 0 1 0 8 1
af=EVENTOUT
T 9950 4950 9 16 0 1 0 8 1
af=ADC_IN7
}
P 10300 4000 10000 4000 1 0 0
{
T 10200 4000 5 16 0 0 0 6 1
pintype=io
T 10200 4000 5 16 0 0 0 6 1
pinseq=13
T 10100 4050 5 16 1 1 0 0 1
pinnumber=13
T 9950 4000 9 16 1 1 0 6 1
pinlabel=PA3
T 9950 3950 9 16 0 1 0 8 1
af=USART2_RX
T 9950 3950 9 16 0 1 0 8 1
af=TIM2_CH4
T 9950 3950 9 16 1 1 0 8 1
af=TIM15_CH2
T 9950 3950 9 16 0 1 0 8 1
af=TSC_G1_IO4
T 9950 3950 9 16 0 1 0 8 1
af=ADC_IN3
T 9950 3950 9 16 0 1 0 8 1
af=COMP2_INP
}
P 10300 3000 10000 3000 1 0 0
{
T 10200 3000 5 16 0 0 0 6 1
pintype=io
T 10200 3000 5 16 0 0 0 6 1
pinseq=11
T 10100 3050 5 16 1 1 0 0 1
pinnumber=11
T 9950 3000 9 16 1 1 0 6 1
pinlabel=PA1
T 9950 2950 9 16 0 1 0 8 1
af=USART2_RTS
T 9950 2950 9 16 0 1 0 8 1
af=TIM2_CH2
T 9950 2950 9 16 0 1 0 8 1
af=TIM15_CH1N
T 9950 2950 9 16 0 1 0 8 1
af=TSC_G1_IO2
T 9950 2950 9 16 0 1 0 8 1
af=USART4_RX
T 9950 2950 9 16 0 1 0 8 1
af=EVENTOUT
T 9950 2950 9 16 1 1 0 8 1
af=ADC_IN1
T 9950 2950 9 16 0 1 0 8 1
af=COMP1_INP
}
P 2000 33300 2000 33000 1 0 0
{
T 2000 33200 5 16 0 0 90 0 1
pintype=pwr
T 2000 33200 5 16 0 0 90 0 1
pinseq=24
T 2100 33050 5 16 1 1 0 0 1
pinnumber=24
T 2000 32950 9 16 1 1 90 6 1
pinlabel=VDD
}
P 3000 33300 3000 33000 1 0 0
{
T 3000 33200 5 16 0 0 90 0 1
pintype=pwr
T 3000 33200 5 16 0 0 90 0 1
pinseq=48
T 3100 33050 5 16 1 1 0 0 1
pinnumber=48
T 3000 32950 9 16 1 1 90 6 1
pinlabel=VDD
}
P 5000 33300 5000 33000 1 0 0
{
T 5000 33200 5 16 0 0 90 0 1
pintype=pwr
T 5000 33200 5 16 0 0 90 0 1
pinseq=36
T 5100 33050 5 16 1 1 0 0 1
pinnumber=36
T 5000 32950 9 16 1 1 90 6 1
pinlabel=VDDIO2
}
P 7000 33300 7000 33000 1 0 0
{
T 7000 33200 5 16 0 0 90 0 1
pintype=pwr
T 7000 33200 5 16 0 0 90 0 1
pinseq=1
T 7100 33050 5 16 1 1 0 0 1
pinnumber=1
T 7000 32950 9 16 1 1 90 6 1
pinlabel=VBAT
}
P 9000 33300 9000 33000 1 0 0
{
T 9000 33200 5 16 0 0 90 0 1
pintype=pwr
T 9000 33200 5 16 0 0 90 0 1
pinseq=9
T 9100 33050 5 16 1 1 0 0 1
pinnumber=9
T 9000 32950 9 16 1 1 90 6 1
pinlabel=VDDA
}
P 2000 700 2000 1000 1 0 0
{
T 2000 800 5 16 0 0 90 0 1
pintype=pwr
T 2000 800 5 16 0 0 90 0 1
pinseq=23
T 2100 950 5 16 1 1 0 2 1
pinnumber=23
T 2000 1050 9 16 1 1 90 0 1
pinlabel=VSS
}
P 3000 700 3000 1000 1 0 0
{
T 3000 800 5 16 0 0 90 0 1
pintype=pwr
T 3000 800 5 16 0 0 90 0 1
pinseq=47
T 3100 950 5 16 1 1 0 2 1
pinnumber=47
T 3000 1050 9 16 1 1 90 0 1
pinlabel=VSS
}
P 5000 700 5000 1000 1 0 0
{
T 5000 800 5 16 0 0 90 0 1
pintype=pwr
T 5000 800 5 16 0 0 90 0 1
pinseq=35
T 5100 950 5 16 1 1 0 2 1
pinnumber=35
T 5000 1050 9 16 1 1 90 0 1
pinlabel=VSS
}
P 9000 700 9000 1000 1 0 0
{
T 9000 800 5 16 0 0 90 0 1
pintype=pwr
T 9000 800 5 16 0 0 90 0 1
pinseq=8
T 9100 950 5 16 1 1 0 2 1
pinnumber=8
T 9000 1050 9 16 1 1 90 0 1
pinlabel=VSSA
}
T 5500 17500 8 32 1 1 0 4 1
device=DEVICE
T 5500 16500 8 32 1 1 0 4 1
refdes=U?
B 1000 1000 9000 32000 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
