<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Frames src/hotspot/share/c1/c1_LIRAssembler.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
    <script type="text/javascript" src="../../../../navigation.js"></script>
  </head>
<body onkeypress="keypress(event);">
<a name="0"></a>
<hr />
<pre>   1 /*
   2  * Copyright (c) 2000, 2019, Oracle and/or its affiliates. All rights reserved.
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
  23  */
  24 
  25 #include &quot;precompiled.hpp&quot;
  26 #include &quot;asm/assembler.inline.hpp&quot;
  27 #include &quot;c1/c1_Compilation.hpp&quot;
  28 #include &quot;c1/c1_Instruction.hpp&quot;
  29 #include &quot;c1/c1_InstructionPrinter.hpp&quot;
  30 #include &quot;c1/c1_LIRAssembler.hpp&quot;
  31 #include &quot;c1/c1_MacroAssembler.hpp&quot;
  32 #include &quot;c1/c1_ValueStack.hpp&quot;
  33 #include &quot;ci/ciInstance.hpp&quot;
  34 #include &quot;ci/ciValueKlass.hpp&quot;
  35 #include &quot;gc/shared/barrierSet.hpp&quot;
  36 #include &quot;runtime/os.hpp&quot;
  37 #include &quot;runtime/sharedRuntime.hpp&quot;
  38 
  39 void LIR_Assembler::patching_epilog(PatchingStub* patch, LIR_PatchCode patch_code, Register obj, CodeEmitInfo* info) {
  40   // We must have enough patching space so that call can be inserted.
  41   // We cannot use fat nops here, since the concurrent code rewrite may transiently
  42   // create the illegal instruction sequence.
  43   while ((intx) _masm-&gt;pc() - (intx) patch-&gt;pc_start() &lt; NativeGeneralJump::instruction_size) {
  44     _masm-&gt;nop();
  45   }
  46   patch-&gt;install(_masm, patch_code, obj, info);
  47   append_code_stub(patch);
  48 
  49 #ifdef ASSERT
  50   Bytecodes::Code code = info-&gt;scope()-&gt;method()-&gt;java_code_at_bci(info-&gt;stack()-&gt;bci());
  51   if (patch-&gt;id() == PatchingStub::access_field_id) {
  52     switch (code) {
  53       case Bytecodes::_putstatic:
  54       case Bytecodes::_getstatic:
  55       case Bytecodes::_putfield:
  56       case Bytecodes::_getfield:
  57         break;
  58       default:
  59         ShouldNotReachHere();
  60     }
  61   } else if (patch-&gt;id() == PatchingStub::load_klass_id) {
  62     switch (code) {
  63       case Bytecodes::_new:
  64       case Bytecodes::_defaultvalue:
  65       case Bytecodes::_anewarray:
  66       case Bytecodes::_multianewarray:
  67       case Bytecodes::_instanceof:
  68       case Bytecodes::_checkcast:
  69         break;
  70       default:
  71         ShouldNotReachHere();
  72     }
  73   } else if (patch-&gt;id() == PatchingStub::load_mirror_id) {
  74     switch (code) {
  75       case Bytecodes::_putstatic:
  76       case Bytecodes::_getstatic:
  77       case Bytecodes::_ldc:
  78       case Bytecodes::_ldc_w:
  79         break;
  80       default:
  81         ShouldNotReachHere();
  82     }
  83   } else if (patch-&gt;id() == PatchingStub::load_appendix_id) {
  84     Bytecodes::Code bc_raw = info-&gt;scope()-&gt;method()-&gt;raw_code_at_bci(info-&gt;stack()-&gt;bci());
  85     assert(Bytecodes::has_optional_appendix(bc_raw), &quot;unexpected appendix resolution&quot;);
  86   } else {
  87     ShouldNotReachHere();
  88   }
  89 #endif
  90 }
  91 
  92 PatchingStub::PatchID LIR_Assembler::patching_id(CodeEmitInfo* info) {
  93   IRScope* scope = info-&gt;scope();
  94   Bytecodes::Code bc_raw = scope-&gt;method()-&gt;raw_code_at_bci(info-&gt;stack()-&gt;bci());
  95   if (Bytecodes::has_optional_appendix(bc_raw)) {
  96     return PatchingStub::load_appendix_id;
  97   }
  98   return PatchingStub::load_mirror_id;
  99 }
 100 
 101 //---------------------------------------------------------------
 102 
 103 
 104 LIR_Assembler::LIR_Assembler(Compilation* c):
 105    _masm(c-&gt;masm())
 106  , _bs(BarrierSet::barrier_set())
 107  , _compilation(c)
 108  , _frame_map(c-&gt;frame_map())
 109  , _current_block(NULL)
 110  , _pending_non_safepoint(NULL)
 111  , _pending_non_safepoint_offset(0)
 112 {
 113   _slow_case_stubs = new CodeStubList();
 114 }
 115 
 116 
 117 LIR_Assembler::~LIR_Assembler() {
 118   // The unwind handler label may be unnbound if this destructor is invoked because of a bail-out.
 119   // Reset it here to avoid an assertion.
 120   _unwind_handler_entry.reset();
 121   _verified_value_entry.reset();
 122 }
 123 
 124 
 125 void LIR_Assembler::check_codespace() {
 126   CodeSection* cs = _masm-&gt;code_section();
 127   if (cs-&gt;remaining() &lt; (int)(NOT_LP64(1*K)LP64_ONLY(2*K))) {
 128     BAILOUT(&quot;CodeBuffer overflow&quot;);
 129   }
 130 }
 131 
 132 
 133 void LIR_Assembler::append_code_stub(CodeStub* stub) {
 134   _slow_case_stubs-&gt;append(stub);
 135 }
 136 
 137 void LIR_Assembler::emit_stubs(CodeStubList* stub_list) {
 138   for (int m = 0; m &lt; stub_list-&gt;length(); m++) {
 139     CodeStub* s = stub_list-&gt;at(m);
 140 
 141     check_codespace();
 142     CHECK_BAILOUT();
 143 
 144 #ifndef PRODUCT
 145     if (CommentedAssembly) {
 146       stringStream st;
 147       s-&gt;print_name(&amp;st);
 148       st.print(&quot; slow case&quot;);
 149       _masm-&gt;block_comment(st.as_string());
 150     }
 151 #endif
 152     s-&gt;emit_code(this);
 153 #ifdef ASSERT
 154     s-&gt;assert_no_unbound_labels();
 155 #endif
 156   }
 157 }
 158 
 159 
 160 void LIR_Assembler::emit_slow_case_stubs() {
 161   emit_stubs(_slow_case_stubs);
 162 }
 163 
 164 
 165 bool LIR_Assembler::needs_icache(ciMethod* method) const {
 166   return !method-&gt;is_static();
 167 }
 168 
 169 bool LIR_Assembler::needs_clinit_barrier_on_entry(ciMethod* method) const {
 170   return VM_Version::supports_fast_class_init_checks() &amp;&amp; method-&gt;needs_clinit_barrier();
 171 }
 172 
 173 int LIR_Assembler::code_offset() const {
 174   return _masm-&gt;offset();
 175 }
 176 
 177 
 178 address LIR_Assembler::pc() const {
 179   return _masm-&gt;pc();
 180 }
 181 
 182 // To bang the stack of this compiled method we use the stack size
 183 // that the interpreter would need in case of a deoptimization. This
 184 // removes the need to bang the stack in the deoptimization blob which
 185 // in turn simplifies stack overflow handling.
 186 int LIR_Assembler::bang_size_in_bytes() const {
 187   return MAX2(initial_frame_size_in_bytes() + os::extra_bang_size_in_bytes(), _compilation-&gt;interpreter_frame_size());
 188 }
 189 
 190 void LIR_Assembler::emit_exception_entries(ExceptionInfoList* info_list) {
 191   for (int i = 0; i &lt; info_list-&gt;length(); i++) {
 192     XHandlers* handlers = info_list-&gt;at(i)-&gt;exception_handlers();
 193 
 194     for (int j = 0; j &lt; handlers-&gt;length(); j++) {
 195       XHandler* handler = handlers-&gt;handler_at(j);
 196       assert(handler-&gt;lir_op_id() != -1, &quot;handler not processed by LinearScan&quot;);
 197       assert(handler-&gt;entry_code() == NULL ||
 198              handler-&gt;entry_code()-&gt;instructions_list()-&gt;last()-&gt;code() == lir_branch ||
 199              handler-&gt;entry_code()-&gt;instructions_list()-&gt;last()-&gt;code() == lir_delay_slot, &quot;last operation must be branch&quot;);
 200 
 201       if (handler-&gt;entry_pco() == -1) {
 202         // entry code not emitted yet
 203         if (handler-&gt;entry_code() != NULL &amp;&amp; handler-&gt;entry_code()-&gt;instructions_list()-&gt;length() &gt; 1) {
 204           handler-&gt;set_entry_pco(code_offset());
 205           if (CommentedAssembly) {
 206             _masm-&gt;block_comment(&quot;Exception adapter block&quot;);
 207           }
 208           emit_lir_list(handler-&gt;entry_code());
 209         } else {
 210           handler-&gt;set_entry_pco(handler-&gt;entry_block()-&gt;exception_handler_pco());
 211         }
 212 
 213         assert(handler-&gt;entry_pco() != -1, &quot;must be set now&quot;);
 214       }
 215     }
 216   }
 217 }
 218 
 219 
 220 void LIR_Assembler::emit_code(BlockList* hir) {
 221   if (PrintLIR) {
 222     print_LIR(hir);
 223   }
 224 
 225   int n = hir-&gt;length();
 226   for (int i = 0; i &lt; n; i++) {
 227     emit_block(hir-&gt;at(i));
 228     CHECK_BAILOUT();
 229   }
 230 
 231   flush_debug_info(code_offset());
 232 
 233   DEBUG_ONLY(check_no_unbound_labels());
 234 }
 235 
 236 
 237 void LIR_Assembler::emit_block(BlockBegin* block) {
 238   if (block-&gt;is_set(BlockBegin::backward_branch_target_flag)) {
 239     align_backward_branch_target();
 240   }
 241 
 242   // if this block is the start of an exception handler, record the
 243   // PC offset of the first instruction for later construction of
 244   // the ExceptionHandlerTable
 245   if (block-&gt;is_set(BlockBegin::exception_entry_flag)) {
 246     block-&gt;set_exception_handler_pco(code_offset());
 247   }
 248 
 249 #ifndef PRODUCT
 250   if (PrintLIRWithAssembly) {
 251     // don&#39;t print Phi&#39;s
 252     InstructionPrinter ip(false);
 253     block-&gt;print(ip);
 254   }
 255 #endif /* PRODUCT */
 256 
 257   assert(block-&gt;lir() != NULL, &quot;must have LIR&quot;);
 258   X86_ONLY(assert(_masm-&gt;rsp_offset() == 0, &quot;frame size should be fixed&quot;));
 259 
 260 #ifndef PRODUCT
 261   if (CommentedAssembly) {
 262     stringStream st;
 263     st.print_cr(&quot; block B%d [%d, %d]&quot;, block-&gt;block_id(), block-&gt;bci(), block-&gt;end()-&gt;printable_bci());
 264     _masm-&gt;block_comment(st.as_string());
 265   }
 266 #endif
 267 
 268   emit_lir_list(block-&gt;lir());
 269 
 270   X86_ONLY(assert(_masm-&gt;rsp_offset() == 0, &quot;frame size should be fixed&quot;));
 271 }
 272 
 273 
 274 void LIR_Assembler::emit_lir_list(LIR_List* list) {
 275   peephole(list);
 276 
 277   int n = list-&gt;length();
 278   for (int i = 0; i &lt; n; i++) {
 279     LIR_Op* op = list-&gt;at(i);
 280 
 281     check_codespace();
 282     CHECK_BAILOUT();
 283 
 284 #ifndef PRODUCT
 285     if (CommentedAssembly) {
 286       // Don&#39;t record out every op since that&#39;s too verbose.  Print
 287       // branches since they include block and stub names.  Also print
 288       // patching moves since they generate funny looking code.
 289       if (op-&gt;code() == lir_branch ||
 290           (op-&gt;code() == lir_move &amp;&amp; op-&gt;as_Op1()-&gt;patch_code() != lir_patch_none) ||
 291           (op-&gt;code() == lir_leal &amp;&amp; op-&gt;as_Op1()-&gt;patch_code() != lir_patch_none)) {
 292         stringStream st;
 293         op-&gt;print_on(&amp;st);
 294         _masm-&gt;block_comment(st.as_string());
 295       }
 296     }
 297     if (PrintLIRWithAssembly) {
 298       // print out the LIR operation followed by the resulting assembly
 299       list-&gt;at(i)-&gt;print(); tty-&gt;cr();
 300     }
 301 #endif /* PRODUCT */
 302 
 303     op-&gt;emit_code(this);
 304 
 305     if (compilation()-&gt;debug_info_recorder()-&gt;recording_non_safepoints()) {
 306       process_debug_info(op);
 307     }
 308 
 309 #ifndef PRODUCT
 310     if (PrintLIRWithAssembly) {
 311       _masm-&gt;code()-&gt;decode();
 312     }
 313 #endif /* PRODUCT */
 314   }
 315 }
 316 
 317 #ifdef ASSERT
 318 void LIR_Assembler::check_no_unbound_labels() {
 319   CHECK_BAILOUT();
 320 
 321   for (int i = 0; i &lt; _branch_target_blocks.length() - 1; i++) {
 322     if (!_branch_target_blocks.at(i)-&gt;label()-&gt;is_bound()) {
 323       tty-&gt;print_cr(&quot;label of block B%d is not bound&quot;, _branch_target_blocks.at(i)-&gt;block_id());
 324       assert(false, &quot;unbound label&quot;);
 325     }
 326   }
 327 }
 328 #endif
 329 
 330 //----------------------------------debug info--------------------------------
 331 
 332 
 333 void LIR_Assembler::add_debug_info_for_branch(CodeEmitInfo* info) {
 334   int pc_offset = code_offset();
 335   flush_debug_info(pc_offset);
 336   info-&gt;record_debug_info(compilation()-&gt;debug_info_recorder(), pc_offset);
 337   if (info-&gt;exception_handlers() != NULL) {
 338     compilation()-&gt;add_exception_handlers_for_pco(pc_offset, info-&gt;exception_handlers());
 339   }
 340 }
 341 
 342 
 343 void LIR_Assembler::add_call_info(int pc_offset, CodeEmitInfo* cinfo, bool maybe_return_as_fields) {
 344   flush_debug_info(pc_offset);
 345   cinfo-&gt;record_debug_info(compilation()-&gt;debug_info_recorder(), pc_offset, maybe_return_as_fields);
 346   if (cinfo-&gt;exception_handlers() != NULL) {
 347     compilation()-&gt;add_exception_handlers_for_pco(pc_offset, cinfo-&gt;exception_handlers());
 348   }
 349 }
 350 
 351 static ValueStack* debug_info(Instruction* ins) {
 352   StateSplit* ss = ins-&gt;as_StateSplit();
 353   if (ss != NULL) return ss-&gt;state();
 354   return ins-&gt;state_before();
 355 }
 356 
 357 void LIR_Assembler::process_debug_info(LIR_Op* op) {
 358   Instruction* src = op-&gt;source();
 359   if (src == NULL)  return;
 360   int pc_offset = code_offset();
 361   if (_pending_non_safepoint == src) {
 362     _pending_non_safepoint_offset = pc_offset;
 363     return;
 364   }
 365   ValueStack* vstack = debug_info(src);
 366   if (vstack == NULL)  return;
 367   if (_pending_non_safepoint != NULL) {
 368     // Got some old debug info.  Get rid of it.
 369     if (debug_info(_pending_non_safepoint) == vstack) {
 370       _pending_non_safepoint_offset = pc_offset;
 371       return;
 372     }
 373     if (_pending_non_safepoint_offset &lt; pc_offset) {
 374       record_non_safepoint_debug_info();
 375     }
 376     _pending_non_safepoint = NULL;
 377   }
 378   // Remember the debug info.
 379   if (pc_offset &gt; compilation()-&gt;debug_info_recorder()-&gt;last_pc_offset()) {
 380     _pending_non_safepoint = src;
 381     _pending_non_safepoint_offset = pc_offset;
 382   }
 383 }
 384 
 385 // Index caller states in s, where 0 is the oldest, 1 its callee, etc.
 386 // Return NULL if n is too large.
 387 // Returns the caller_bci for the next-younger state, also.
 388 static ValueStack* nth_oldest(ValueStack* s, int n, int&amp; bci_result) {
 389   ValueStack* t = s;
 390   for (int i = 0; i &lt; n; i++) {
 391     if (t == NULL)  break;
 392     t = t-&gt;caller_state();
 393   }
 394   if (t == NULL)  return NULL;
 395   for (;;) {
 396     ValueStack* tc = t-&gt;caller_state();
 397     if (tc == NULL)  return s;
 398     t = tc;
 399     bci_result = tc-&gt;bci();
 400     s = s-&gt;caller_state();
 401   }
 402 }
 403 
 404 void LIR_Assembler::record_non_safepoint_debug_info() {
 405   int         pc_offset = _pending_non_safepoint_offset;
 406   ValueStack* vstack    = debug_info(_pending_non_safepoint);
 407   int         bci       = vstack-&gt;bci();
 408 
 409   DebugInformationRecorder* debug_info = compilation()-&gt;debug_info_recorder();
 410   assert(debug_info-&gt;recording_non_safepoints(), &quot;sanity&quot;);
 411 
 412   debug_info-&gt;add_non_safepoint(pc_offset);
 413 
 414   // Visit scopes from oldest to youngest.
 415   for (int n = 0; ; n++) {
 416     int s_bci = bci;
 417     ValueStack* s = nth_oldest(vstack, n, s_bci);
 418     if (s == NULL)  break;
 419     IRScope* scope = s-&gt;scope();
 420     //Always pass false for reexecute since these ScopeDescs are never used for deopt
 421     methodHandle null_mh;
 422     debug_info-&gt;describe_scope(pc_offset, null_mh, scope-&gt;method(), s-&gt;bci(), false/*reexecute*/);
 423   }
 424 
 425   debug_info-&gt;end_non_safepoint(pc_offset);
 426 }
 427 
 428 
 429 ImplicitNullCheckStub* LIR_Assembler::add_debug_info_for_null_check_here(CodeEmitInfo* cinfo) {
 430   return add_debug_info_for_null_check(code_offset(), cinfo);
 431 }
 432 
 433 ImplicitNullCheckStub* LIR_Assembler::add_debug_info_for_null_check(int pc_offset, CodeEmitInfo* cinfo) {
 434   ImplicitNullCheckStub* stub = new ImplicitNullCheckStub(pc_offset, cinfo);
 435   append_code_stub(stub);
 436   return stub;
 437 }
 438 
 439 void LIR_Assembler::add_debug_info_for_div0_here(CodeEmitInfo* info) {
 440   add_debug_info_for_div0(code_offset(), info);
 441 }
 442 
 443 void LIR_Assembler::add_debug_info_for_div0(int pc_offset, CodeEmitInfo* cinfo) {
 444   DivByZeroStub* stub = new DivByZeroStub(pc_offset, cinfo);
 445   append_code_stub(stub);
 446 }
 447 
 448 void LIR_Assembler::emit_rtcall(LIR_OpRTCall* op) {
 449   rt_call(op-&gt;result_opr(), op-&gt;addr(), op-&gt;arguments(), op-&gt;tmp(), op-&gt;info());
 450 }
 451 
 452 
 453 void LIR_Assembler::emit_call(LIR_OpJavaCall* op) {
 454   verify_oop_map(op-&gt;info());
 455 
 456   // must align calls sites, otherwise they can&#39;t be updated atomically
 457   align_call(op-&gt;code());
 458 
 459   // emit the static call stub stuff out of line
 460   emit_static_call_stub();
 461   CHECK_BAILOUT();
 462 
 463   switch (op-&gt;code()) {
 464   case lir_static_call:
 465   case lir_dynamic_call:
 466     call(op, relocInfo::static_call_type);
 467     break;
 468   case lir_optvirtual_call:
 469     call(op, relocInfo::opt_virtual_call_type);
 470     break;
 471   case lir_icvirtual_call:
 472     ic_call(op);
 473     break;
 474   case lir_virtual_call:
 475     vtable_call(op);
 476     break;
 477   default:
 478     fatal(&quot;unexpected op code: %s&quot;, op-&gt;name());
 479     break;
 480   }
 481 
 482   // JSR 292
 483   // Record if this method has MethodHandle invokes.
 484   if (op-&gt;is_method_handle_invoke()) {
 485     compilation()-&gt;set_has_method_handle_invokes(true);
 486   }
 487 
 488   ciValueKlass* vk;
 489   if (op-&gt;maybe_return_as_fields(&amp;vk)) {
 490     int offset = store_value_type_fields_to_buf(vk);
 491     add_call_info(offset, op-&gt;info(), true);
 492   }
 493 
 494 #if defined(IA32) &amp;&amp; defined(TIERED)
 495   // C2 leave fpu stack dirty clean it
 496   if (UseSSE &lt; 2) {
 497     int i;
 498     for ( i = 1; i &lt;= 7 ; i++ ) {
 499       ffree(i);
 500     }
 501     if (!op-&gt;result_opr()-&gt;is_float_kind()) {
 502       ffree(0);
 503     }
 504   }
 505 #endif // X86 &amp;&amp; TIERED
 506 }
 507 
 508 
 509 void LIR_Assembler::emit_opLabel(LIR_OpLabel* op) {
 510   _masm-&gt;bind (*(op-&gt;label()));
 511 }
 512 
 513 
 514 void LIR_Assembler::emit_op1(LIR_Op1* op) {
 515   switch (op-&gt;code()) {
 516     case lir_move:
 517       if (op-&gt;move_kind() == lir_move_volatile) {
 518         assert(op-&gt;patch_code() == lir_patch_none, &quot;can&#39;t patch volatiles&quot;);
 519         volatile_move_op(op-&gt;in_opr(), op-&gt;result_opr(), op-&gt;type(), op-&gt;info());
 520       } else {
 521         move_op(op-&gt;in_opr(), op-&gt;result_opr(), op-&gt;type(),
 522                 op-&gt;patch_code(), op-&gt;info(), op-&gt;pop_fpu_stack(),
 523                 op-&gt;move_kind() == lir_move_unaligned,
 524                 op-&gt;move_kind() == lir_move_wide);
 525       }
 526       break;
 527 
 528     case lir_roundfp: {
 529       LIR_OpRoundFP* round_op = op-&gt;as_OpRoundFP();
 530       roundfp_op(round_op-&gt;in_opr(), round_op-&gt;tmp(), round_op-&gt;result_opr(), round_op-&gt;pop_fpu_stack());
 531       break;
 532     }
 533 
 534     case lir_return:
 535       return_op(op-&gt;in_opr());
 536       break;
 537 
 538     case lir_safepoint:
 539       if (compilation()-&gt;debug_info_recorder()-&gt;last_pc_offset() == code_offset()) {
 540         _masm-&gt;nop();
 541       }
 542       safepoint_poll(op-&gt;in_opr(), op-&gt;info());
 543       break;
 544 
 545 #ifdef IA32
 546     case lir_fxch:
 547       fxch(op-&gt;in_opr()-&gt;as_jint());
 548       break;
 549 
 550     case lir_fld:
 551       fld(op-&gt;in_opr()-&gt;as_jint());
 552       break;
 553 #endif // IA32
 554 
 555     case lir_branch:
 556       break;
 557 
 558     case lir_push:
 559       push(op-&gt;in_opr());
 560       break;
 561 
 562     case lir_pop:
 563       pop(op-&gt;in_opr());
 564       break;
 565 
 566     case lir_leal:
 567       leal(op-&gt;in_opr(), op-&gt;result_opr(), op-&gt;patch_code(), op-&gt;info());
 568       break;
 569 
 570     case lir_null_check: {
 571       ImplicitNullCheckStub* stub = add_debug_info_for_null_check_here(op-&gt;info());
 572 
 573       if (op-&gt;in_opr()-&gt;is_single_cpu()) {
 574         _masm-&gt;null_check(op-&gt;in_opr()-&gt;as_register(), stub-&gt;entry());
 575       } else {
 576         Unimplemented();
 577       }
 578       break;
 579     }
 580 
 581     case lir_monaddr:
 582       monitor_address(op-&gt;in_opr()-&gt;as_constant_ptr()-&gt;as_jint(), op-&gt;result_opr());
 583       break;
 584 
 585 #ifdef SPARC
 586     case lir_pack64:
 587       pack64(op-&gt;in_opr(), op-&gt;result_opr());
 588       break;
 589 
 590     case lir_unpack64:
 591       unpack64(op-&gt;in_opr(), op-&gt;result_opr());
 592       break;
 593 #endif
 594 
 595     case lir_unwind:
 596       unwind_op(op-&gt;in_opr());
 597       break;
 598 
 599     default:
 600       Unimplemented();
 601       break;
 602   }
 603 }
 604 
 605 void LIR_Assembler::add_scalarized_entry_info(int pc_offset) {
 606   flush_debug_info(pc_offset);
 607   DebugInformationRecorder* debug_info = compilation()-&gt;debug_info_recorder();
 608   // The VEP and VVEP(RO) of a C1-compiled method call buffer_value_args_xxx()
 609   // before doing any argument shuffling. This call may cause GC. When GC happens,
 610   // all the parameters are still as passed by the caller, so we just use
 611   // map-&gt;set_include_argument_oops() inside frame::sender_for_compiled_frame(RegisterMap* map).
 612   // There&#39;s no need to build a GC map here.
 613   OopMap* oop_map = new OopMap(0, 0);
 614   debug_info-&gt;add_safepoint(pc_offset, oop_map);
 615   DebugToken* locvals = debug_info-&gt;create_scope_values(NULL); // FIXME is this needed (for Java debugging to work properly??)
 616   DebugToken* expvals = debug_info-&gt;create_scope_values(NULL); // FIXME is this needed (for Java debugging to work properly??)
 617   DebugToken* monvals = debug_info-&gt;create_monitor_values(NULL); // FIXME: need testing with synchronized method
 618   bool reexecute = false;
 619   bool return_oop = false; // This flag will be ignored since it used only for C2 with escape analysis.
 620   bool rethrow_exception = false;
 621   bool is_method_handle_invoke = false;
 622   debug_info-&gt;describe_scope(pc_offset, methodHandle(), method(), 0, reexecute, rethrow_exception, is_method_handle_invoke, return_oop, false, locvals, expvals, monvals);
 623   debug_info-&gt;end_safepoint(pc_offset);
 624 }
 625 
 626 // The entries points of C1-compiled methods can have the following types:
 627 // (1) Methods with no value args
 628 // (2) Methods with value receiver but no value args
 629 //     VVEP_RO is the same as VVEP
 630 // (3) Methods with non-value receiver and some value args
 631 //     VVEP_RO is the same as VEP
 632 // (4) Methods with value receiver and other value args
 633 //     Separate VEP, VVEP and VVEP_RO
 634 //
 635 // (1)               (2)                 (3)                    (4)
 636 // UEP/UVEP:         VEP:                UEP:                   UEP:
 637 //   check_icache      pack receiver       check_icache           check_icache
 638 // VEP/VVEP/VVEP_RO    jump to VVEP      VEP/VVEP_RO:           VVEP_RO:
 639 //   body            UEP/UVEP:             pack value args        pack value args (except receiver)
 640 //                     check_icache        jump to VVEP           jump to VVEP
 641 //                   VVEP/VVEP_RO        UVEP:                  VEP:
 642 //                     body                check_icache           pack all value args
 643 //                                       VVEP:                    jump to VVEP
 644 //                                         body                 UVEP:
 645 //                                                                check_icache
 646 //                                                              VVEP:
 647 //                                                                body
 648 void LIR_Assembler::emit_std_entries() {
 649   offsets()-&gt;set_value(CodeOffsets::OSR_Entry, _masm-&gt;offset());
 650 
 651   _masm-&gt;align(CodeEntryAlignment);
 652   const CompiledEntrySignature* ces = compilation()-&gt;compiled_entry_signature();
 653   if (ces-&gt;has_scalarized_args()) {
 654     assert(ValueTypePassFieldsAsArgs &amp;&amp; method()-&gt;get_Method()-&gt;has_scalarized_args(), &quot;must be&quot;);
 655     CodeOffsets::Entries ro_entry_type = ces-&gt;c1_value_ro_entry_type();
 656 
 657     // UEP: check icache and fall-through
 658     if (ro_entry_type != CodeOffsets::Verified_Value_Entry) {
 659       offsets()-&gt;set_value(CodeOffsets::Entry, _masm-&gt;offset());
 660       if (needs_icache(method())) {
 661         check_icache();
 662       }
 663     }
 664 
 665     // VVEP_RO: pack all value parameters, except the receiver
 666     if (ro_entry_type == CodeOffsets::Verified_Value_Entry_RO) {
 667       emit_std_entry(CodeOffsets::Verified_Value_Entry_RO, ces);
 668     }
 669 
 670     // VEP: pack all value parameters
 671     _masm-&gt;align(CodeEntryAlignment);
 672     emit_std_entry(CodeOffsets::Verified_Entry, ces);
 673 
 674     // UVEP: check icache and fall-through
 675     _masm-&gt;align(CodeEntryAlignment);
 676     offsets()-&gt;set_value(CodeOffsets::Value_Entry, _masm-&gt;offset());
 677     if (ro_entry_type == CodeOffsets::Verified_Value_Entry) {
 678       // Special case if we have VVEP == VVEP(RO):
 679       // this means UVEP (called by C1) == UEP (called by C2).
 680       offsets()-&gt;set_value(CodeOffsets::Entry, _masm-&gt;offset());
 681     }
 682     if (needs_icache(method())) {
 683       check_icache();
 684     }
 685 
 686     // VVEP: all value parameters are passed as refs - no packing.
 687     emit_std_entry(CodeOffsets::Verified_Value_Entry, NULL);
 688 
 689     if (ro_entry_type != CodeOffsets::Verified_Value_Entry_RO) {
 690       // The VVEP(RO) is the same as VEP or VVEP
 691       assert(ro_entry_type == CodeOffsets::Verified_Entry ||
 692              ro_entry_type == CodeOffsets::Verified_Value_Entry, &quot;must be&quot;);
 693       offsets()-&gt;set_value(CodeOffsets::Verified_Value_Entry_RO,
 694                            offsets()-&gt;value(ro_entry_type));
 695     }
 696   } else {
 697     // All 3 entries are the same (no value-type packing)
 698     offsets()-&gt;set_value(CodeOffsets::Entry, _masm-&gt;offset());
 699     offsets()-&gt;set_value(CodeOffsets::Value_Entry, _masm-&gt;offset());
 700     if (needs_icache(method())) {
 701       check_icache();
 702     }
 703     emit_std_entry(CodeOffsets::Verified_Value_Entry, NULL);
 704     offsets()-&gt;set_value(CodeOffsets::Verified_Entry, offsets()-&gt;value(CodeOffsets::Verified_Value_Entry));
 705     offsets()-&gt;set_value(CodeOffsets::Verified_Value_Entry_RO, offsets()-&gt;value(CodeOffsets::Verified_Value_Entry));
 706   }
 707 }
 708 
 709 void LIR_Assembler::emit_std_entry(CodeOffsets::Entries entry, const CompiledEntrySignature* ces) {
 710   offsets()-&gt;set_value(entry, _masm-&gt;offset());
 711   _masm-&gt;verified_entry();
 712   switch (entry) {
 713   case CodeOffsets::Verified_Entry: {
 714     if (needs_clinit_barrier_on_entry(method())) {
 715       clinit_barrier(method());
 716     }
 717     int rt_call_offset = _masm-&gt;verified_entry(ces, initial_frame_size_in_bytes(), bang_size_in_bytes(), in_bytes(frame_map()-&gt;sp_offset_for_orig_pc()), _verified_value_entry);
 718     add_scalarized_entry_info(rt_call_offset);
 719     break;
 720   }
 721   case CodeOffsets::Verified_Value_Entry_RO: {
 722     assert(!needs_clinit_barrier_on_entry(method()), &quot;can&#39;t be static&quot;);
 723     int rt_call_offset = _masm-&gt;verified_value_ro_entry(ces, initial_frame_size_in_bytes(), bang_size_in_bytes(), in_bytes(frame_map()-&gt;sp_offset_for_orig_pc()), _verified_value_entry);
 724     add_scalarized_entry_info(rt_call_offset);
 725     break;
 726   }
 727   case CodeOffsets::Verified_Value_Entry: {
 728     if (needs_clinit_barrier_on_entry(method())) {
 729       clinit_barrier(method());
 730     }
 731     build_frame();
 732     offsets()-&gt;set_value(CodeOffsets::Frame_Complete, _masm-&gt;offset());
 733     break;
 734   }
 735   default:
 736     ShouldNotReachHere();
 737     break;
 738   }
 739 }
 740 
 741 void LIR_Assembler::emit_op0(LIR_Op0* op) {
 742   switch (op-&gt;code()) {
 743     case lir_word_align: {
 744       _masm-&gt;align(BytesPerWord);
 745       break;
 746     }
 747 
 748     case lir_nop:
 749       assert(op-&gt;info() == NULL, &quot;not supported&quot;);
 750       _masm-&gt;nop();
 751       break;
 752 
 753     case lir_label:
 754       Unimplemented();
 755       break;
 756 
 757     case lir_build_frame:
 758       build_frame();
 759       break;
 760 
 761     case lir_std_entry:
 762       emit_std_entries();
 763       break;
 764 
 765     case lir_osr_entry:
 766       offsets()-&gt;set_value(CodeOffsets::OSR_Entry, _masm-&gt;offset());
 767       osr_entry();
 768       break;
 769 
 770 #ifdef IA32
 771     case lir_fpop_raw:
 772       fpop();
 773       break;
 774 #endif // IA32
 775 
 776     case lir_breakpoint:
 777       breakpoint();
 778       break;
 779 
 780     case lir_membar:
 781       membar();
 782       break;
 783 
 784     case lir_membar_acquire:
 785       membar_acquire();
 786       break;
 787 
 788     case lir_membar_release:
 789       membar_release();
 790       break;
 791 
 792     case lir_membar_loadload:
 793       membar_loadload();
 794       break;
 795 
 796     case lir_membar_storestore:
 797       membar_storestore();
 798       break;
 799 
 800     case lir_membar_loadstore:
 801       membar_loadstore();
 802       break;
 803 
 804     case lir_membar_storeload:
 805       membar_storeload();
 806       break;
 807 
 808     case lir_get_thread:
 809       get_thread(op-&gt;result_opr());
 810       break;
 811 
 812     case lir_on_spin_wait:
 813       on_spin_wait();
 814       break;
 815 
 816     case lir_check_orig_pc:
 817       check_orig_pc();
 818       break;
 819 
 820     default:
 821       ShouldNotReachHere();
 822       break;
 823   }
 824 }
 825 
 826 
 827 void LIR_Assembler::emit_op2(LIR_Op2* op) {
 828   switch (op-&gt;code()) {
 829     case lir_cmp:
 830       if (op-&gt;info() != NULL) {
 831         assert(op-&gt;in_opr1()-&gt;is_address() || op-&gt;in_opr2()-&gt;is_address(),
 832                &quot;shouldn&#39;t be codeemitinfo for non-address operands&quot;);
 833         add_debug_info_for_null_check_here(op-&gt;info()); // exception possible
 834       }
 835       comp_op(op-&gt;condition(), op-&gt;in_opr1(), op-&gt;in_opr2(), op);
 836       break;
 837 
 838     case lir_cmp_l2i:
 839     case lir_cmp_fd2i:
 840     case lir_ucmp_fd2i:
 841       comp_fl2i(op-&gt;code(), op-&gt;in_opr1(), op-&gt;in_opr2(), op-&gt;result_opr(), op);
 842       break;
 843 
 844     case lir_cmove:
 845       cmove(op-&gt;condition(), op-&gt;in_opr1(), op-&gt;in_opr2(), op-&gt;result_opr(), op-&gt;type());
 846       break;
 847 
 848     case lir_shl:
 849     case lir_shr:
 850     case lir_ushr:
 851       if (op-&gt;in_opr2()-&gt;is_constant()) {
 852         shift_op(op-&gt;code(), op-&gt;in_opr1(), op-&gt;in_opr2()-&gt;as_constant_ptr()-&gt;as_jint(), op-&gt;result_opr());
 853       } else {
 854         shift_op(op-&gt;code(), op-&gt;in_opr1(), op-&gt;in_opr2(), op-&gt;result_opr(), op-&gt;tmp1_opr());
 855       }
 856       break;
 857 
 858     case lir_add:
 859     case lir_sub:
 860     case lir_mul:
 861     case lir_mul_strictfp:
 862     case lir_div:
 863     case lir_div_strictfp:
 864     case lir_rem:
 865       assert(op-&gt;fpu_pop_count() &lt; 2, &quot;&quot;);
 866       arith_op(
 867         op-&gt;code(),
 868         op-&gt;in_opr1(),
 869         op-&gt;in_opr2(),
 870         op-&gt;result_opr(),
 871         op-&gt;info(),
 872         op-&gt;fpu_pop_count() == 1);
 873       break;
 874 
 875     case lir_abs:
 876     case lir_sqrt:
 877     case lir_tan:
 878     case lir_log10:
 879       intrinsic_op(op-&gt;code(), op-&gt;in_opr1(), op-&gt;in_opr2(), op-&gt;result_opr(), op);
 880       break;
 881 
 882     case lir_neg:
 883       negate(op-&gt;in_opr1(), op-&gt;result_opr(), op-&gt;in_opr2());
 884       break;
 885 
 886     case lir_logic_and:
 887     case lir_logic_or:
 888     case lir_logic_xor:
 889       logic_op(
 890         op-&gt;code(),
 891         op-&gt;in_opr1(),
 892         op-&gt;in_opr2(),
 893         op-&gt;result_opr());
 894       break;
 895 
 896     case lir_throw:
 897       throw_op(op-&gt;in_opr1(), op-&gt;in_opr2(), op-&gt;info());
 898       break;
 899 
 900     case lir_xadd:
 901     case lir_xchg:
 902       atomic_op(op-&gt;code(), op-&gt;in_opr1(), op-&gt;in_opr2(), op-&gt;result_opr(), op-&gt;tmp1_opr());
 903       break;
 904 
 905     default:
 906       Unimplemented();
 907       break;
 908   }
 909 }
 910 
 911 
 912 void LIR_Assembler::build_frame() {
 913   _masm-&gt;build_frame(initial_frame_size_in_bytes(), bang_size_in_bytes(), in_bytes(frame_map()-&gt;sp_offset_for_orig_pc()),
<a name="1" id="anc1"></a><span class="line-modified"> 914                      needs_stack_repair(), method()-&gt;has_scalarized_args(), &amp;_verified_value_entry);</span>

 915 }
 916 
 917 
 918 void LIR_Assembler::roundfp_op(LIR_Opr src, LIR_Opr tmp, LIR_Opr dest, bool pop_fpu_stack) {
 919   assert(strict_fp_requires_explicit_rounding, &quot;not required&quot;);
 920   assert((src-&gt;is_single_fpu() &amp;&amp; dest-&gt;is_single_stack()) ||
 921          (src-&gt;is_double_fpu() &amp;&amp; dest-&gt;is_double_stack()),
 922          &quot;round_fp: rounds register -&gt; stack location&quot;);
 923 
 924   reg2stack (src, dest, src-&gt;type(), pop_fpu_stack);
 925 }
 926 
 927 
 928 void LIR_Assembler::move_op(LIR_Opr src, LIR_Opr dest, BasicType type, LIR_PatchCode patch_code, CodeEmitInfo* info, bool pop_fpu_stack, bool unaligned, bool wide) {
 929   if (src-&gt;is_register()) {
 930     if (dest-&gt;is_register()) {
 931       assert(patch_code == lir_patch_none &amp;&amp; info == NULL, &quot;no patching and info allowed here&quot;);
 932       reg2reg(src,  dest);
 933     } else if (dest-&gt;is_stack()) {
 934       assert(patch_code == lir_patch_none &amp;&amp; info == NULL, &quot;no patching and info allowed here&quot;);
 935       reg2stack(src, dest, type, pop_fpu_stack);
 936     } else if (dest-&gt;is_address()) {
 937       reg2mem(src, dest, type, patch_code, info, pop_fpu_stack, wide, unaligned);
 938     } else {
 939       ShouldNotReachHere();
 940     }
 941 
 942   } else if (src-&gt;is_stack()) {
 943     assert(patch_code == lir_patch_none &amp;&amp; info == NULL, &quot;no patching and info allowed here&quot;);
 944     if (dest-&gt;is_register()) {
 945       stack2reg(src, dest, type);
 946     } else if (dest-&gt;is_stack()) {
 947       stack2stack(src, dest, type);
 948     } else {
 949       ShouldNotReachHere();
 950     }
 951 
 952   } else if (src-&gt;is_constant()) {
 953     if (dest-&gt;is_register()) {
 954       const2reg(src, dest, patch_code, info); // patching is possible
 955     } else if (dest-&gt;is_stack()) {
 956       assert(patch_code == lir_patch_none &amp;&amp; info == NULL, &quot;no patching and info allowed here&quot;);
 957       const2stack(src, dest);
 958     } else if (dest-&gt;is_address()) {
 959       assert(patch_code == lir_patch_none, &quot;no patching allowed here&quot;);
 960       const2mem(src, dest, type, info, wide);
 961     } else {
 962       ShouldNotReachHere();
 963     }
 964 
 965   } else if (src-&gt;is_address()) {
 966     mem2reg(src, dest, type, patch_code, info, wide, unaligned);
 967 
 968   } else {
 969     ShouldNotReachHere();
 970   }
 971 }
 972 
 973 
 974 void LIR_Assembler::verify_oop_map(CodeEmitInfo* info) {
 975 #ifndef PRODUCT
 976   if (VerifyOops) {
 977     OopMapStream s(info-&gt;oop_map());
 978     while (!s.is_done()) {
 979       OopMapValue v = s.current();
 980       if (v.is_oop()) {
 981         VMReg r = v.reg();
 982         if (!r-&gt;is_stack()) {
 983           stringStream st;
 984           st.print(&quot;bad oop %s at %d&quot;, r-&gt;as_Register()-&gt;name(), _masm-&gt;offset());
 985 #ifdef SPARC
 986           _masm-&gt;_verify_oop(r-&gt;as_Register(), os::strdup(st.as_string(), mtCompiler), __FILE__, __LINE__);
 987 #else
 988           _masm-&gt;verify_oop(r-&gt;as_Register());
 989 #endif
 990         } else {
 991           _masm-&gt;verify_stack_oop(r-&gt;reg2stack() * VMRegImpl::stack_slot_size);
 992         }
 993       }
 994       check_codespace();
 995       CHECK_BAILOUT();
 996 
 997       s.next();
 998     }
 999   }
1000 #endif
1001 }
<a name="2" id="anc2"></a><b style="font-size: large; color: red">--- EOF ---</b>
















































































</pre>
<input id="eof" value="2" type="hidden" />
</body>
</html>