(edif MB_SPI_generic_spi_wrapper
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2017 5 5 16 5 28)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure MB_SPI_generic_spi_wrapper.ngc MB_SPI_generic_spi_wrapper.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDR
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDRE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDS
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY_L
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port LO
              (direction OUTPUT)
            )
          )
      )
    )
    (cell SRL16E
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A0
              (direction INPUT)
            )
            (port A1
              (direction INPUT)
            )
            (port A2
              (direction INPUT)
            )
            (port A3
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLK
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXF7
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library MB_SPI_generic_spi_wrapper_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell MB_SPI_generic_spi_wrapper
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port S_AXI_ACLK
              (direction INPUT)
            )
            (port S_AXI_ARESETN
              (direction INPUT)
            )
            (port S_AXI_AWVALID
              (direction INPUT)
            )
            (port S_AXI_WVALID
              (direction INPUT)
            )
            (port S_AXI_BREADY
              (direction INPUT)
            )
            (port S_AXI_ARVALID
              (direction INPUT)
            )
            (port S_AXI_RREADY
              (direction INPUT)
            )
            (port SCK_I
              (direction INPUT)
            )
            (port MISO_I
              (direction INPUT)
            )
            (port MOSI_I
              (direction INPUT)
            )
            (port SPISEL
              (direction INPUT)
            )
            (port S_AXI_AWREADY
              (direction OUTPUT)
            )
            (port S_AXI_WREADY
              (direction OUTPUT)
            )
            (port S_AXI_BVALID
              (direction OUTPUT)
            )
            (port S_AXI_ARREADY
              (direction OUTPUT)
            )
            (port S_AXI_RVALID
              (direction OUTPUT)
            )
            (port SCK_O
              (direction OUTPUT)
            )
            (port SCK_T
              (direction OUTPUT)
            )
            (port MISO_O
              (direction OUTPUT)
            )
            (port MISO_T
              (direction OUTPUT)
            )
            (port MOSI_O
              (direction OUTPUT)
            )
            (port MOSI_T
              (direction OUTPUT)
            )
            (port SS_T
              (direction OUTPUT)
            )
            (port IP2INTC_Irpt
              (direction OUTPUT)
            )
            (port (array (rename S_AXI_AWADDR "S_AXI_AWADDR<31:0>") 32)
              (direction INPUT))
            (port (array (rename S_AXI_WDATA "S_AXI_WDATA<31:0>") 32)
              (direction INPUT))
            (port (array (rename S_AXI_WSTRB "S_AXI_WSTRB<3:0>") 4)
              (direction INPUT))
            (port (array (rename S_AXI_ARADDR "S_AXI_ARADDR<31:0>") 32)
              (direction INPUT))
            (port (array (rename SS_I "SS_I<9:0>") 10)
              (direction INPUT))
            (port (array (rename S_AXI_BRESP "S_AXI_BRESP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename S_AXI_RDATA "S_AXI_RDATA<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename S_AXI_RRESP "S_AXI_RRESP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename SS_O "SS_O<9:0>") 10)
              (direction OUTPUT))
            (designator "xc6slx25tfgg484-3")
            (property TYPE (string "MB_SPI_generic_spi_wrapper") (owner "Xilinx"))
            (property BUS_INFO (string "32:INPUT:S_AXI_AWADDR<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:INPUT:S_AXI_WDATA<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:INPUT:S_AXI_WSTRB<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:INPUT:S_AXI_ARADDR<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "10:INPUT:SS_I<9:0>") (owner "Xilinx"))
            (property BUS_INFO (string "2:OUTPUT:S_AXI_BRESP<1:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:OUTPUT:S_AXI_RDATA<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "2:OUTPUT:S_AXI_RRESP<1:0>") (owner "Xilinx"))
            (property BUS_INFO (string "10:OUTPUT:SS_O<9:0>") (owner "Xilinx"))
            (property X_CORE_INFO (string "axi_spi_v1_02_a") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "Generic_SPI,axi_spi,{C_FAMILY = spartan6,C_INSTANCE = Generic_SPI,C_S_AXI_ADDR_WIDTH = 32,C_S_AXI_DATA_WIDTH = 32,C_FIFO_EXIST = 1,C_SCK_RATIO = 32,C_NUM_SS_BITS = 10,C_NUM_TRANSFER_BITS = 8}") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "MB_SPI_generic_spi_wrapper_MB_SPI_generic_spi_wrapper") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_3 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_1 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_0 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_renamed_2 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_renamed_3 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rresp_i_1 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_31 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_9 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_8 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_7 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_6 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_5 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_4 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_3 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_2 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_1 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_CONTROL_REG_78_GENERATE_8__SPI_TRISTATE_CONTROL_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_78_GENERATE[8].SPI_TRISTATE_CONTROL_I")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_CONTROL_REG_78_GENERATE_7__SPI_TRISTATE_CONTROL_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_78_GENERATE[7].SPI_TRISTATE_CONTROL_I")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_4_renamed_4 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_4")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_3_renamed_5 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_3")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count_0")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count_1")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_2 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count_2")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_3 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count_3")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_OTHER_RATIO_GENERATE_MISO_I_REG "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/OTHER_RATIO_GENERATE.MISO_I_REG")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "TRUE") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_OTHER_RATIO_GENERATE_MOSI_I_REG "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/OTHER_RATIO_GENERATE.MOSI_I_REG")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "TRUE") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_I_REG "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SCK_I_REG")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "TRUE") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPISEL_REG "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPISEL_REG")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "TRUE") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_V "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPI_TRISTATE_CONTROL_V")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "TRUE") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_IV "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "TRUE") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_III "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPI_TRISTATE_CONTROL_III")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "TRUE") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_II "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPI_TRISTATE_CONTROL_II")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "TRUE") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_2 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_3 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_3")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_4 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_4")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_5 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_5")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_6 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_6")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_7 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_7")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_2 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_3 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_3")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_4 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_4")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_5 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_5")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_6 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_6")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_7 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_7")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_2 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_3 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_3")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_4 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_4")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_5 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_5")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_6 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_6")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_7 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_7")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_d1_renamed_6 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_trigger_d1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Slave_MODF_strobe_renamed_7 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Slave_MODF_strobe")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_MODF_strobe_renamed_8 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/MODF_strobe")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_3__XORCY_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[3].XORCY_I")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_2__XORCY_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[2].XORCY_I")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_1__XORCY_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[1].XORCY_I")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_0__XORCY_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[0].XORCY_I")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_3__MUXCY_L_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[3].MUXCY_L_I")
              (viewRef view_1 (cellRef MUXCY_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_2__MUXCY_L_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[2].MUXCY_L_I")
              (viewRef view_1 (cellRef MUXCY_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_1__MUXCY_L_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[1].MUXCY_L_I")
              (viewRef view_1 (cellRef MUXCY_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_0__MUXCY_L_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[0].MUXCY_L_I")
              (viewRef view_1 (cellRef MUXCY_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_7__SRL16E_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[7].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_6__SRL16E_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[6].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_5__SRL16E_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[5].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_4__SRL16E_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[4].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_3__SRL16E_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[3].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_2__SRL16E_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[2].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_1__SRL16E_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[1].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_0__SRL16E_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[0].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_3__FDRE_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[3].FDRE_I")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_2__FDRE_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[2].FDRE_I")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_1__FDRE_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[1].FDRE_I")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_0__FDRE_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[0].FDRE_I")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Data_Exists_DFF "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Data_Exists_DFF")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_3__XORCY_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[3].XORCY_I")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_2__XORCY_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[2].XORCY_I")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_1__XORCY_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[1].XORCY_I")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_0__XORCY_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[0].XORCY_I")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_3__MUXCY_L_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[3].MUXCY_L_I")
              (viewRef view_1 (cellRef MUXCY_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_2__MUXCY_L_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[2].MUXCY_L_I")
              (viewRef view_1 (cellRef MUXCY_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_1__MUXCY_L_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[1].MUXCY_L_I")
              (viewRef view_1 (cellRef MUXCY_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_0__MUXCY_L_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[0].MUXCY_L_I")
              (viewRef view_1 (cellRef MUXCY_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_7__SRL16E_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[7].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_6__SRL16E_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[6].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_5__SRL16E_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[5].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_4__SRL16E_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[4].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_3__SRL16E_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[3].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_2__SRL16E_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[2].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_1__SRL16E_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[1].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_0__SRL16E_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[0].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_3__FDRE_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[3].FDRE_I")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_2__FDRE_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[2].FDRE_I")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_1__FDRE_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[1].FDRE_I")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_0__FDRE_I "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[0].FDRE_I")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Data_Exists_DFF "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Data_Exists_DFF")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_drr_Overrun_i_renamed_9 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/drr_Overrun_i")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_2_11 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mcount_INCLUDE_DPHASE_TIMER.dpto_cnt_xor<2>11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___11___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mcount_INCLUDE_DPHASE_TIMER.dpto_cnt_xor<2>11") (owner "Xilinx"))
              (property INIT (string "6A") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_3_11 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mcount_INCLUDE_DPHASE_TIMER.dpto_cnt_xor<3>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___11___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mcount_INCLUDE_DPHASE_TIMER.dpto_cnt_xor<2>11") (owner "Xilinx"))
              (property INIT (string "6AAA") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11_renamed_10 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_start11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000000EA") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_GND_14_o_PWR_14_o_OR_20_o1 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GND_14_o_PWR_14_o_OR_20_o1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___27___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GND_14_o_PWR_14_o_OR_20_o1") (owner "Xilinx"))
              (property INIT (string "9") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_1_11 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mcount_INCLUDE_DPHASE_TIMER.dpto_cnt_xor<1>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_Bus2IP_BE11 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_Bus2IP_BE11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___49___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_Bus2IP_BE11") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_Bus2IP_BE41 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_Bus2IP_BE41")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___39___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_Bus2IP_BE41") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i31 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_bus2ip_addr_i31")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___49___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_Bus2IP_BE11") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i41 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_bus2ip_addr_i41")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___45___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_bus2ip_addr_i41") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i51 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_bus2ip_addr_i51")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___45___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_bus2ip_addr_i41") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i61 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_bus2ip_addr_i61")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___44___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_bus2ip_addr_i61") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i71 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_bus2ip_addr_i71")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___44___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_bus2ip_addr_i61") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_GND_14_o_state_1__equal_14_o1 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_GND_14_o_state[1]_equal_14_o1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___21___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_GND_14_o_state[1]_equal_14_o1") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_8__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000200000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_9__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000002000000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_15__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[15].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2000000000000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_14__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0200000000000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_13__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0200000000000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_12__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000002000000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_11__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0200000000000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_10__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000002000000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000100000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000010000000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0200000000000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000002000000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000002000000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000010000000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000002000000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000010000000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_1__GEN_FOR_MULTI_CS_MEM_SELECT_I_Mmux_CS11 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000200000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_19_1 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<19>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___36___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<19>1") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_17_1 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<17>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___30___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<17>1") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_16_1 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<16>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_10_1 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<10>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___33___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<10>1") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_8_1 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<8>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___31___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<8>1") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_7_1 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<7>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___32___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<7>1") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_23_1 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<23>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___40___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<23>1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_22_1 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<22>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___40___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<23>1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_21_1 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<21>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___43___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<21>1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_20_1 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<20>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___29___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<20>1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_18_1 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<18>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___37___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<18>1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_17_1 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<17>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_10_1 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<10>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___33___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<10>1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_8_1 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<8>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___31___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<8>1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_7_1 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<7>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___32___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<7>1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_wrack_ff_chain1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/wrack_ff_chain1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___42___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/wrack_ff_chain1") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_Reset2IP_Reset1_renamed_11 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/Reset2IP_Reset1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT41 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Count[4]_Count[4]_mux_24_OUT41")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Count[4]_Count[4]_mux_24_OUT41") (owner "Xilinx"))
              (property INIT (string "6AAA0000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT51 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Count[4]_Count[4]_mux_24_OUT51")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Count[4]_Count[4]_mux_24_OUT41") (owner "Xilinx"))
              (property INIT (string "80000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Serial_Din11 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Serial_Din11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0CCAAAA") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0332111 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0332111")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___23___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0332111") (owner "Xilinx"))
              (property INIT (string "40") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count21 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mcount_Ratio_Count21")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___12___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mcount_Ratio_Count21") (owner "Xilinx"))
              (property INIT (string "A9") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count31 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mcount_Ratio_Count31")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___12___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mcount_Ratio_Count21") (owner "Xilinx"))
              (property INIT (string "AAA9") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT211 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Count[4]_Count[4]_mux_24_OUT211")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "5010") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0395_inv1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0395_inv1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000040") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_En_Mst_N_Slv_AND_196_o1_renamed_12 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPI_En_Mst_N_Slv_AND_196_o1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00300A0A00000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT211 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT211")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "080C") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv11 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0372_inv11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT12_renamed_13 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT12")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___10___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT12") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT81 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT81")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___10___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT12") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT22_renamed_14 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT22")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___9___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT22") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT71 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT71")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___9___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT22") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT32_renamed_15 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT32")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___8___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT32") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT61 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT61")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___8___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT32") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT42_renamed_16 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT42")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT42") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT51 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT51")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT42") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv21 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0372_inv21")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0408_inv1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0408_inv1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EFFE4554FFFFFFFF") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_sck_o_in11 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_sck_o_in11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BAAA8AAA") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count_xor_1_11 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mcount_Ratio_Count_xor<1>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mst_N_Slv_Allow_Slave_MODF_Strobe_AND_201_o1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mst_N_Slv_Allow_Slave_MODF_Strobe_AND_201_o1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___23___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0332111") (owner "Xilinx"))
              (property INIT (string "0002") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_slave_tri_state_en_control1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/slave_tri_state_en_control1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___38___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/slave_tri_state_en_control1") (owner "Xilinx"))
              (property INIT (string "EF") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_master_tri_state_en_control1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/master_tri_state_en_control1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___38___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/slave_tri_state_en_control1") (owner "Xilinx"))
              (property INIT (string "FDFF") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_fe1_transfer_start_AND_181_o1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_fe1_transfer_start_AND_181_o1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_fe1_transfer_start_AND_181_o1") (owner "Xilinx"))
              (property INIT (string "40") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_rising_edge_transfer_start_AND_179_o1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_rising_edge_transfer_start_AND_179_o1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_fe1_transfer_start_AND_181_o1") (owner "Xilinx"))
              (property INIT (string "40") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_3_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/hsum_A<3>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6666666666666662") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_buffer_Full_0_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/buffer_Full<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_3_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/hsum_A<3>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6666666666666662") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_2_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/hsum_A<2>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000FFFEFFFF0000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_1_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/hsum_A<1>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000FFFEFFFF0000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_0_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/hsum_A<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000FFFEFFFF0000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_buffer_Full_0_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/buffer_Full<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_SW0 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2-In_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2-In_SW0") (owner "Xilinx"))
              (property INIT (string "F888") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In1_renamed_17 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In1") (owner "Xilinx"))
              (property INIT (string "55551000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In2_renamed_18 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In2")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2-In_SW0") (owner "Xilinx"))
              (property INIT (string "00707070") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_27_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0172<27>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FEEEFAAAFCCCF000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_27_4 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0172<27>4")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFEAFFEAC0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_26_1_renamed_19 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0172<26>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FEFCEECCFAF0AA00") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_26_4 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0172<26>4")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFEAFFEAC0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_2_renamed_20 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0167<31>2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FEEEFAAAFCCCF000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_4 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0167<31>4")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFF80") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_2_renamed_21 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0167<30>2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FEEEFAAAFCCCF000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_4 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0167<30>4")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFF80") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_2_renamed_22 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0167<29>2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FEEEFAAAFCCCF000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_4 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0167<29>4")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFF80") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_2_renamed_23 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0167<28>2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FEEEFAAAFCCCF000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_4 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0167<28>4")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFF80") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_1_renamed_24 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/intr_controller_wr_ce_or_reduce<9>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_2 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/intr_controller_wr_ce_or_reduce<9>2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_3 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/intr_controller_wr_ce_or_reduce<9>3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFF5554") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_wr_ce_or_reduce_core_reg_17__SW0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/wr_ce_or_reduce_core_reg<17>_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_1_renamed_25 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/intr_controller_rd_ce_or_reduce<9>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFE00000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_2 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/intr_controller_rd_ce_or_reduce<9>2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFE00000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_3 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/intr_controller_rd_ce_or_reduce<9>3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFAAA8") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_Error_int_SW0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_Error_int_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___50___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_int_SW1") (owner "Xilinx"))
              (property INIT (string "EF") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_Error_int "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_Error_int")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFBFFFFFFF00") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_290_o1_SW0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Mmux_ip_irpt_status_reg[8]_Bus2IP_Data[23]_MUX_290_o1_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt1_renamed_26 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ipif_interrupt1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFF888F888F888") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt2_renamed_27 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ipif_interrupt2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFF888F888F888") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt3 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ipif_interrupt3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFF888F888F888") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt4 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ipif_interrupt4")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAA8") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT11_renamed_28 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00AC0000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT12 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT12")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000FDF0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv1_renamed_29 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0372_inv1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0439_inv1_renamed_30 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0439_inv1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_next_Data_Exists_SW0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/next_Data_Exists_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_next_Data_Exists_renamed_31 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/next_Data_Exists")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAABABAAAAA8AA") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_next_Data_Exists_SW0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/next_Data_Exists_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_next_Data_Exists_renamed_32 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/next_Data_Exists")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAABABAAAAA8AA") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_renamed_33 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_renamed_34 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_FF_WRACK "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/FF_WRACK")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_7__RST_FLOPS "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[7].RST_FLOPS")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_7__RST_FLOPS_glue_set_renamed_35 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[7].RST_FLOPS_glue_set")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_6__RST_FLOPS "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_6__RST_FLOPS_glue_set_renamed_36 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS_glue_set")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___48___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS_glue_set") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_5__RST_FLOPS "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[5].RST_FLOPS")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_5__RST_FLOPS_glue_set_renamed_37 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[5].RST_FLOPS_glue_set")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___48___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS_glue_set") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_4__RST_FLOPS "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[4].RST_FLOPS")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_4__RST_FLOPS_glue_set_renamed_38 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[4].RST_FLOPS_glue_set")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___47___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[4].RST_FLOPS_glue_set") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_3__RST_FLOPS "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[3].RST_FLOPS")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_3__RST_FLOPS_glue_set_renamed_39 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[3].RST_FLOPS_glue_set")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___47___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[4].RST_FLOPS_glue_set") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_2__RST_FLOPS "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[2].RST_FLOPS")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_2__RST_FLOPS_glue_set_renamed_40 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[2].RST_FLOPS_glue_set")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___46___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[2].RST_FLOPS_glue_set") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_1__RST_FLOPS "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[1].RST_FLOPS")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_1__RST_FLOPS_glue_set_renamed_41 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[1].RST_FLOPS_glue_set")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___46___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[2].RST_FLOPS_glue_set") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_0__RST_FLOPS "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[0].RST_FLOPS")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_renamed_42 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_trigger")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_bus2ip_reset_int_core_renamed_43 "Generic_SPI/bus2ip_reset_int_core")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_renamed_44 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_renamed_45 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_intr_reg_hole")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_renamed_46 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_core_reg")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_renamed_47 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_intr_reg_hole")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_renamed_48 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_core_reg")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1_renamed_49 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/sw_rst_cond_d1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_renamed_50 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_trig")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_WrAck_renamed_51 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Intr2Bus_WrAck")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_RdAck_renamed_52 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Intr2Bus_RdAck")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_O_renamed_53 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SCK_O")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d1_renamed_54 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_pulse_d1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_renamed_55 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Transmit_ip2bus_error_renamed_56 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/Transmit_ip2bus_error")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Receive_ip2bus_error_renamed_57 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/Receive_ip2bus_error")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_modf_renamed_58 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/modf")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_DTR_underrun_renamed_59 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/DTR_underrun")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_Slave_MODF_Strobe_renamed_60 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Allow_Slave_MODF_Strobe")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_MODF_Strobe_renamed_61 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Allow_MODF_Strobe")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_serial_dout_int_renamed_62 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/serial_dout_int")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_renamed_63 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_o_int")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_renamed_64 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2-In")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "5EFE54F4") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_int_SW1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_int_SW1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___50___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_int_SW1") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done1 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFEFFFC") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set_renamed_65 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_glue_set")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4F444444") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In3")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___21___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_GND_14_o_state[1]_equal_14_o1") (owner "Xilinx"))
              (property INIT (string "EFEEEEEE") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv31 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0372_inv31")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4224") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__SW0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/rd_ce_or_reduce_core_reg<16>_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___36___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<19>1") (owner "Xilinx"))
              (property INIT (string "FFFE0000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rd_done1 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFE") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_SPISEL_sync_OR_129_o1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Reset_SPISEL_sync_OR_129_o1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___34___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Reset_SPISEL_sync_OR_129_o1") (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_RdAck_receive_enable_20_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.IP2Bus_RdAck_receive_enable<20>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_25__SW0_SW0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0172<25>_SW0_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FAFAEEAAF0F0CC00") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_25__ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0172<25>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFEAC0AA00") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_24__SW0_SW0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0172<24>_SW0_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FAFAEEAAF0F0CC00") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_24__ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0172<24>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFECA0CC00") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_WrAck_transmit_enable_19_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.IP2Bus_WrAck_transmit_enable<19>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2AAAAAAA00000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_int_SW2 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_int_SW2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFFFD") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr1 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFEFFFC") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_Mst_N_Slv_OR_104_o1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Reset_Mst_N_Slv_OR_104_o1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFE") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0439_inv3_renamed_66 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0439_inv3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF2442FFFF0000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_WrAck_transmit_enable_19_1_SW0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.IP2Bus_WrAck_transmit_enable<19>1_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___41___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.IP2Bus_WrAck_transmit_enable<19>1_SW0") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_0_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/hsum_A<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3C3C3C383C3C3C30") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_WrAck_transmit_enable_19_1_SW1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.IP2Bus_WrAck_transmit_enable<19>1_SW1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___41___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.IP2Bus_WrAck_transmit_enable<19>1_SW0") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_1_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/hsum_A<1>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3C3C3C383C3C3C30") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_2_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/hsum_A<2>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3C3C3C383C3C3C30") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT811_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF10") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT811_SW1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFD") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW2 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT811_SW2")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F3F3F3F5") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT82 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT82")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000312002133333") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_15_rstpot_renamed_67 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_15_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_15_renamed_68 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_15")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_14_rstpot_renamed_69 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_14_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_14_renamed_70 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_14")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_13_rstpot_renamed_71 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_13_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_13_renamed_72 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_13")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_12_rstpot_renamed_73 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_12_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_12_renamed_74 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_12")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_11_rstpot_renamed_75 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_11_renamed_76 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_10_rstpot_renamed_77 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_10_renamed_78 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_8_rstpot_renamed_79 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_8_renamed_80 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_7_rstpot_renamed_81 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_7_renamed_82 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_9_rstpot_renamed_83 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_9_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_9_renamed_84 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_9")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_6_rstpot_renamed_85 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_6_renamed_86 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_5_rstpot_renamed_87 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_5_renamed_88 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_4_rstpot_renamed_89 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_4_renamed_90 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3_rstpot_renamed_91 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3_renamed_92 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1_rstpot_renamed_93 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1_renamed_94 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0_rstpot_renamed_95 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0_renamed_96 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2_rstpot_renamed_97 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2_renamed_98 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_16_rstpot_renamed_99 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_16_renamed_100 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_valid_Write1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/valid_Write1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2AAAAAAA00000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Serial_Dout_renamed_101 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Serial_Dout")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_WrAck_rstpot_renamed_102 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Intr2Bus_WrAck_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000022222220") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_RdAck_rstpot_renamed_103 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Intr2Bus_RdAck_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000022222220") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set_renamed_104 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_glue_set")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4F444444") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1_rstpot_renamed_105 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_1_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___27___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GND_14_o_PWR_14_o_OR_20_o1") (owner "Xilinx"))
              (property INIT (string "BA8A") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS12 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS12")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000002000000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0200000000000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000000000000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000800000000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2000000000000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0200000000000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2000000000000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0200000000000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_5__Bus2IP_Data_26__MUX_284_o11 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Mmux_ip_irpt_status_reg[5]_Bus2IP_Data[26]_MUX_284_o11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFF0F7F8FFF0FFF0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_1__Bus2IP_Data_30__MUX_276_o11 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Mmux_ip_irpt_status_reg[1]_Bus2IP_Data[30]_MUX_276_o11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFF0F7F8FFF0FFF0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_0__Bus2IP_Data_31__MUX_274_o11 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Mmux_ip_irpt_status_reg[0]_Bus2IP_Data[31]_MUX_274_o11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFF0F7F8FFF0FFF0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_3 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0167<31>3")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AE0C0000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_3 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0167<29>3")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F2220000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_1_renamed_106 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0167<31>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8880808008000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_1_renamed_107 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0167<30>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "88A0880000000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_1_renamed_108 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0167<29>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8880808008000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_1_renamed_109 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0167<28>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "88A0880000000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT121 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT121")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF7DD755AA288200") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT111 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT111")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF7DD755AA288200") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT221 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT221")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF7DD755AA288200") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT211 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT211")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF7DD755AA288200") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT321 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT321")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF7DD755AA288200") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT311 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT311")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF7DD755AA288200") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT421 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT421")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF7DD755AA288200") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT411 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT411")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF7DD755AA288200") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_27_2_renamed_110 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0172<27>2")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___43___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<21>1") (owner "Xilinx"))
              (property INIT (string "80") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14_SW1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT14_SW1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FDFDFDFF") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT14")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000000E4FF00FFE4") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22_SW1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT22_SW1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCA") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT22")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000E4FF001B") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31_SW1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT31_SW1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCA") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT31")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000E4FF001B") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61_SW1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT61_SW1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3335") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT61")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000000000027D8FF") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41_SW1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT41_SW1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCA") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT41")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000E4FF001B") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51_SW1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT51_SW1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3335") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT51")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000000000027D8FF") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7_SW1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT7_SW1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCE") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7_SW2 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT7_SW2")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FCFCFCFA") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT7")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFCEDFFDECCCCC") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_290_o1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Mmux_ip_irpt_status_reg[8]_Bus2IP_Data[23]_MUX_290_o1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CFFFC666CFFFCCCC") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_rstpot_renamed_111 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_core_reg_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Serial_Dout_Serial_Dout_MUX_237_o11_SW0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Serial_Dout_Serial_Dout_MUX_237_o11_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Serial_Dout_rstpot_renamed_112 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Serial_Dout_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F000AAAACCCCCCCC") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1_SW1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_o_int_rstpot1_SW1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_o_int_rstpot1_SW1") (owner "Xilinx"))
              (property INIT (string "FD") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1_renamed_113 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_o_int_rstpot1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000000004A8A7ABA") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_Mst_N_Slv_OR_110_o1_SW0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Reset_Mst_N_Slv_OR_110_o1_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EFEEFFFF") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_rstpot_renamed_114 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000000010FF") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_rstpot_renamed_115 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_intr_reg_hole_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_rstpot_renamed_116 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_intr_reg_hole_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_rstpot_renamed_117 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_core_reg_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_3 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0167<30>3")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EC00A000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_3 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0167<28>3")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___37___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<18>1") (owner "Xilinx"))
              (property INIT (string "EA00C000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22_SW0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT22_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFF4404FFFF") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31_SW0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT31_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFF4404FFFF") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61_SW0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT61_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFF4404FFFF") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41_SW0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT41_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFF4404FFFF") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51_SW0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT51_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFF4404FFFF") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_RdCE_10__column_sel_0__AND_245_o1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Interrupt_RdCE[10]_column_sel[0]_AND_245_o1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_RdCE_8__column_sel_0__AND_244_o1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Interrupt_RdCE[8]_column_sel[0]_AND_244_o1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_wr_ce_or_reduce_core_reg_17__ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/wr_ce_or_reduce_core_reg<17>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000FFFE0000FFFF") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_rstpot_renamed_118 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_trigger_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAA9") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_serial_dout_int_rstpot1_renamed_119 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/serial_dout_int_rstpot1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0200") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_DTR_underrun_rstpot_renamed_120 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/DTR_underrun_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000000022EA") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_modf_rstpot_renamed_121 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/modf_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0011111100101010") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_bits34_Reset1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_bits34_Reset1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___14___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_bits34_Reset1") (owner "Xilinx"))
              (property INIT (string "FEFF") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_WrCE_10__column_sel_0__AND_243_o1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Interrupt_WrCE[10]_column_sel[0]_AND_243_o1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Interrupt_WrCE[10]_column_sel[0]_AND_243_o1") (owner "Xilinx"))
              (property INIT (string "00E0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_MODF_Strobe_rstpot_renamed_122 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Allow_MODF_Strobe_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_o_int_rstpot1_SW1") (owner "Xilinx"))
              (property INIT (string "FFFFEEFE") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_rdack11 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Mmux_irpt_rdack11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EEEEEEE000000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_wrack1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000EEEEEEE0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_read_data41 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Mmux_irpt_read_data41")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000080000000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_22_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0172<22>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___30___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<17>1") (owner "Xilinx"))
              (property INIT (string "AA808080") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_rstpot_renamed_123 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ipif_glbl_irpt_enable_reg_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAFEAAAAAA02AA") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1_rstpot_SW0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/sw_rst_cond_d1_rstpot_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___13___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/sw_rst_cond_d1_rstpot_SW0") (owner "Xilinx"))
              (property INIT (string "BF") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1_rstpot_renamed_124 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/sw_rst_cond_d1_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000010000000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot_SW0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_trig_rstpot_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___13___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/sw_rst_cond_d1_rstpot_SW0") (owner "Xilinx"))
              (property INIT (string "FDFF") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot_renamed_125 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_trig_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000010000000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_reset_RcFIFO_ptr_int1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/reset_RcFIFO_ptr_int1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___35___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/reset_RcFIFO_ptr_int1") (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_reset_TxFIFO_ptr_int1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/reset_TxFIFO_ptr_int1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___35___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/reset_RcFIFO_ptr_int1") (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_transfer_start_OR_116_o1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Reset_transfer_start_OR_116_o1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___26___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Reset_transfer_start_OR_116_o1") (owner "Xilinx"))
              (property INIT (string "EF") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_Wr_ce_reduce_ack_gen_Bus2IP_Control_Reg_WrCE_AND_111_o1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/Wr_ce_reduce_ack_gen_Bus2IP_Control_Reg_WrCE_AND_111_o1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___14___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_bits34_Reset1") (owner "Xilinx"))
              (property INIT (string "40") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_rstpot_renamed_126 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAFAAAFAAA2AAAA") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT11 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Count[4]_Count[4]_mux_24_OUT11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "10001010") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT21_renamed_127 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Count[4]_Count[4]_mux_24_OUT21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000440444040000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d1_rstpot_renamed_128 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_pulse_d1_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0002") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Transmit_ip2bus_error_rstpot_renamed_129 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/Transmit_ip2bus_error_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000800000000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Receive_ip2bus_error_rstpot_renamed_130 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/Receive_ip2bus_error_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___29___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<20>1") (owner "Xilinx"))
              (property INIT (string "00000200") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_valid_Write1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/valid_Write1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAA2AAAAAAA") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_drr_Overrun_i_SPIXfer_done_AND_75_o1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/drr_Overrun_i_SPIXfer_done_AND_75_o1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000200") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_O_rstpot_renamed_131 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SCK_O_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___34___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Reset_SPISEL_sync_OR_129_o1") (owner "Xilinx"))
              (property INIT (string "0200") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_23__SW1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0172<23>_SW1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EEE0E0E00E000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_27_3 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0172<27>3")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "80808000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_26_3 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0172<26>3")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Interrupt_WrCE[10]_column_sel[0]_AND_243_o1") (owner "Xilinx"))
              (property INIT (string "80808000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_WrCE_8__interrupt_wrce_strb_AND_212_o1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Interrupt_WrCE[8]_interrupt_wrce_strb_AND_212_o1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___39___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_Bus2IP_BE41") (owner "Xilinx"))
              (property INIT (string "00000E00") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_int_SW0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_int_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBFFFBFFFBFFFFFF") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_23__ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0172<23>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAA80AA80AA80") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_Slave_MODF_Strobe_rstpot_renamed_132 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Allow_Slave_MODF_Strobe_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFFA8") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_Reset2IP_Reset1_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/Reset2IP_Reset1_1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___42___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/wrack_ff_chain1") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_1_renamed_133 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_bus2ip_reset_int_core_1_renamed_134 "Generic_SPI/bus2ip_reset_int_core_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_data_Exists_RcFIFO_int_d1_renamed_135 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.data_Exists_RcFIFO_int_d1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d2_renamed_136 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_d2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_Asserted_1dly_renamed_137 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_Asserted_1dly")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d1_renamed_138 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_d1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_9 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_9")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_8 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_8")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_7 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_7")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_6 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_6")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_5 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_5")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_4 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_3 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_2 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_spisel_d1_renamed_139 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/spisel_d1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d2_renamed_140 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_pulse_d2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_d1_renamed_141 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_d1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_d1_renamed_142 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start_d1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_i_d1_renamed_143 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_i_d1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Empty_d1_renamed_144 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/tx_FIFO_Empty_d1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Occpncy_MSB_d1_renamed_145 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/tx_FIFO_Occpncy_MSB_d1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_dtr_underrun_d1_renamed_146 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/dtr_underrun_d1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_rc_FIFO_Full_d1_renamed_147 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/rc_FIFO_Full_d1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_renamed_148 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_renamed_149 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ipif_glbl_irpt_enable_reg")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_rdack_d1_renamed_150 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_rdack_d1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack_d1_renamed_151 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_wrack_d1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_d1_renamed_152 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_core_reg_d1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_2 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_3 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_4 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_5 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_5")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_6 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_6")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_7 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_7")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_2 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_3 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_4 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_5 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_5")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_6 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_6")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_7 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_7")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_bus2ip_reset_int_core_2_renamed_153 "Generic_SPI/bus2ip_reset_int_core_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_1_renamed_154 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_d1_renamed_155 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_intr_reg_hole_d1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_d1_renamed_156 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_intr_reg_hole_d1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_23_rstpot_renamed_157 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_23_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_23_renamed_158 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_23")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_4 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_2 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_8 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_8")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_7 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_7")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_6 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_6")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_5 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_5")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_4 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_3 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_2 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_3 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_2 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_3 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_4 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_5 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_5")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_6 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_6")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_7 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_7")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_8 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_8")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_9 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_9")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_1_renamed_159 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_0_renamed_160 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_2_renamed_161 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_8_renamed_162 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_8")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_renamed_163 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_7")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_9_renamed_164 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_9")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_5_renamed_165 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_5")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_6_renamed_166 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_6")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_1_renamed_167 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_7_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_5_renamed_168 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_5")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_1_renamed_169 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_0_renamed_170 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_21_rstpot_renamed_171 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_21_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00E2") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_21_renamed_172 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_21")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_18_rstpot_renamed_173 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00E2") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_18_renamed_174 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_17_rstpot_renamed_175 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_17_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00E2") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_17_renamed_176 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_17")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_19_rstpot_renamed_177 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_19_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00E2") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_19_renamed_178 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_19")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_22_rstpot_renamed_179 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_22_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00E2") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_22_renamed_180 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_22")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_d1_renamed_181 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_core_reg_d1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_20_rstpot_renamed_182 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_20_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_20_renamed_183 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_20")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_24_rstpot_renamed_184 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_24_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_24_renamed_185 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_24")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_2_renamed_186 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_7_renamed_187 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_7")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_6_renamed_188 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_6")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_3_renamed_189 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_4_renamed_190 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_8_renamed_191 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_8")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_7_rstpot_renamed_192 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_7_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000066F6CCFC") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_6_rstpot_renamed_193 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_6_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000000005ADEF0FC") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_3_rstpot_renamed_194 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_3_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000075BAFF30") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_4_rstpot_renamed_195 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_4_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000000007B5AF3F0") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_2_rstpot_renamed_196 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_2_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000000005A7BF0F3") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_2_rstpot_renamed_197 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_2_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000000006A00AAAA") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_8_rstpot_renamed_198 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_8_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000000000AAACCCC") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_data_Exists_RcFIFO_int_d1_rstpot_renamed_199 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.data_Exists_RcFIFO_int_d1_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___28___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.data_Exists_RcFIFO_int_d1_rstpot") (owner "Xilinx"))
              (property INIT (string "02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d2_rstpot_renamed_200 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_d2_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___20___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_d2_rstpot") (owner "Xilinx"))
              (property INIT (string "02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d1_rstpot_renamed_201 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_d1_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___20___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_d2_rstpot") (owner "Xilinx"))
              (property INIT (string "02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_spisel_d1_rstpot_renamed_202 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/spisel_d1_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___22___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/spisel_d1_rstpot") (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d2_rstpot_renamed_203 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_pulse_d2_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___17___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_pulse_d2_rstpot") (owner "Xilinx"))
              (property INIT (string "02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_d1_rstpot_renamed_204 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_d1_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___17___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_pulse_d2_rstpot") (owner "Xilinx"))
              (property INIT (string "02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_d1_rstpot_renamed_205 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start_d1_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start_d1_rstpot") (owner "Xilinx"))
              (property INIT (string "02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_i_d1_rstpot_renamed_206 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_i_d1_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___22___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/spisel_d1_rstpot") (owner "Xilinx"))
              (property INIT (string "02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Occpncy_MSB_d1_rstpot_renamed_207 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/tx_FIFO_Occpncy_MSB_d1_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___15___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/tx_FIFO_Occpncy_MSB_d1_rstpot") (owner "Xilinx"))
              (property INIT (string "02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_dtr_underrun_d1_rstpot_renamed_208 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/dtr_underrun_d1_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___16___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/dtr_underrun_d1_rstpot") (owner "Xilinx"))
              (property INIT (string "02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_0_rstpot_renamed_209 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_0_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11100100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_1_rstpot_renamed_210 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_1_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11100100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_2_rstpot_renamed_211 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_2_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11100100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_3_rstpot_renamed_212 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_3_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11100100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_4_rstpot_renamed_213 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_4_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11100100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_5_rstpot_renamed_214 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_5_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11100100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_6_rstpot_renamed_215 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_6_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11100100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_0_rstpot_renamed_216 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_0_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11100100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_1_rstpot_renamed_217 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_1_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11100100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_2_rstpot_renamed_218 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_2_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11100100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_3_rstpot_renamed_219 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_3_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11100100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_4_rstpot_renamed_220 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_4_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11100100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_5_rstpot_renamed_221 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_5_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11100100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_6_rstpot_renamed_222 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_6_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11100100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_0_rstpot_renamed_223 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_0_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000CCCCACCC") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_8_rstpot_renamed_224 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_8_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000CCCCACCC") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_rstpot_renamed_225 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_7_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000FF00BF80") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_9_rstpot_renamed_226 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_9_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000CCCCACCC") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_5_rstpot_renamed_227 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_5_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000CCCCACCC") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_6_rstpot_renamed_228 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_6_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000CCCCACCC") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_1_rstpot_renamed_229 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_7_1_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000CCCCACCC") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_7_rstpot_renamed_230 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_7_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11100100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_7_rstpot_renamed_231 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_7_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11100100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_rc_FIFO_Full_d1_rstpot_renamed_232 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/rc_FIFO_Full_d1_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___16___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/dtr_underrun_d1_rstpot") (owner "Xilinx"))
              (property INIT (string "02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_0_rstpot_renamed_233 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_0_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFCCCCACCC") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_1_rstpot_renamed_234 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_1_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFCCCCACCC") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_2_rstpot_renamed_235 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_2_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFCCCCACCC") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_3_rstpot_renamed_236 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_3_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFCCCCACCC") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_4_rstpot_renamed_237 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_4_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFCCCCACCC") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_5_rstpot_renamed_238 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_5_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFCCCCACCC") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_6_rstpot_renamed_239 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_6_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFCCCCACCC") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_7_rstpot_renamed_240 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_7_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFCCCCACCC") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_8_rstpot_renamed_241 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_8_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFCCCCACCC") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_9_rstpot_renamed_242 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_9_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFCCCCACCC") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_1_rstpot_renamed_243 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_1_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFCCCCACCC") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_2_rstpot_renamed_244 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_2_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFCCCCACCC") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_1_rstpot_renamed_245 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_1_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11100100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_0_rstpot_renamed_246 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_0_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11100100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_7_rstpot_renamed_247 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_7_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11100100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_6_rstpot_renamed_248 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_6_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11100100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_5_rstpot_renamed_249 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_5_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11100100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_4_rstpot_renamed_250 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_4_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11100100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_3_rstpot_renamed_251 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_3_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11100100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_2_rstpot_renamed_252 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_2_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11100100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_1_rstpot_renamed_253 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_1_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11100100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_0_rstpot_renamed_254 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_0_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11100100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_rstpot1_renamed_255 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ipif_glbl_irpt_enable_reg_rstpot1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___19___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ipif_glbl_irpt_enable_reg_rstpot1") (owner "Xilinx"))
              (property INIT (string "02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_d1_rstpot_renamed_256 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_core_reg_d1_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___25___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_core_reg_d1_rstpot") (owner "Xilinx"))
              (property INIT (string "02") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_rdack_d1_rstpot_renamed_257 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_rdack_d1_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___18___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_rdack_d1_rstpot") (owner "Xilinx"))
              (property INIT (string "10") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack_d1_rstpot_renamed_258 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_wrack_d1_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___18___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_rdack_d1_rstpot") (owner "Xilinx"))
              (property INIT (string "10") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11_1 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_start11_1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In1") (owner "Xilinx"))
              (property INIT (string "000000EA") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_4_rstpot_renamed_259 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_4_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11100100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_En_Mst_N_Slv_AND_196_o1_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPI_En_Mst_N_Slv_AND_196_o1_1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00300A0A00000000") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_d1_rstpot_renamed_260 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_intr_reg_hole_d1_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___25___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_core_reg_d1_rstpot") (owner "Xilinx"))
              (property INIT (string "10") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_d1_rstpot_renamed_261 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_intr_reg_hole_d1_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___24___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_intr_reg_hole_d1_rstpot") (owner "Xilinx"))
              (property INIT (string "10") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_3_rstpot_renamed_262 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_3_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11100100") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_8_rstpot_renamed_263 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_8_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "10") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_d1_rstpot_renamed_264 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_core_reg_d1_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___24___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_intr_reg_hole_d1_rstpot") (owner "Xilinx"))
              (property INIT (string "10") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_5_rstpot_renamed_265 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_5_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "10") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_1_rstpot_renamed_266 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_1_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___28___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.data_Exists_RcFIFO_int_d1_rstpot") (owner "Xilinx"))
              (property INIT (string "10") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_0_rstpot_renamed_267 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_0_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___19___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ipif_glbl_irpt_enable_reg_rstpot1") (owner "Xilinx"))
              (property INIT (string "10") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_rstpot_renamed_268 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1100111110001010") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_Asserted_1dly_rstpot_renamed_269 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_Asserted_1dly_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___26___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Reset_transfer_start_OR_116_o1") (owner "Xilinx"))
              (property INIT (string "0200") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Empty_d1_rstpot_renamed_270 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/tx_FIFO_Empty_d1_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___15___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/tx_FIFO_Occpncy_MSB_d1_rstpot") (owner "Xilinx"))
              (property INIT (string "EF") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_9_rstpot_renamed_271 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_9_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFF1") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_8_rstpot_renamed_272 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_8_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFF1") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_7_rstpot_renamed_273 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_7_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFF1") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_6_rstpot_renamed_274 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_6_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFF1") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_5_rstpot_renamed_275 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_5_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFF1") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_4_rstpot_renamed_276 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_4_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFF1") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_3_rstpot_renamed_277 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_3_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFF1") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_2_rstpot_renamed_278 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_2_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFF1") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_1_rstpot_renamed_279 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_1_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFF1") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_0_rstpot_renamed_280 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_0_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start_d1_rstpot") (owner "Xilinx"))
              (property INIT (string "FFFFFFF1") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv4_renamed_281 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0372_inv4")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv4_F "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0372_inv4_F")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFF5444") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv4_G "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0372_inv4_G")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF5540") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0439_inv5 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0439_inv5")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0439_inv5_F "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0439_inv5_F")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "023302FF02020202") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/rd_ce_or_reduce_core_reg<16>")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__F "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/rd_ce_or_reduce_core_reg<16>_F")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFFA8") (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_0_11_INV_0 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mcount_INCLUDE_DPHASE_TIMER.dpto_cnt_xor<0>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count_xor_0_11_INV_0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mcount_Ratio_Count_xor<0>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Generic_SPI_bus2ip_reset_int_core_rstpot1_INV_0 "Generic_SPI/bus2ip_reset_int_core_rstpot1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net (rename S_AXI_AWADDR_6_ "S_AXI_AWADDR<6>")
              (joined
                (portRef (member S_AXI_AWADDR 25))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i71))
              )
            )
            (net (rename S_AXI_AWADDR_5_ "S_AXI_AWADDR<5>")
              (joined
                (portRef (member S_AXI_AWADDR 26))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i61))
              )
            )
            (net (rename S_AXI_AWADDR_4_ "S_AXI_AWADDR<4>")
              (joined
                (portRef (member S_AXI_AWADDR 27))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i51))
              )
            )
            (net (rename S_AXI_AWADDR_3_ "S_AXI_AWADDR<3>")
              (joined
                (portRef (member S_AXI_AWADDR 28))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i41))
              )
            )
            (net (rename S_AXI_AWADDR_2_ "S_AXI_AWADDR<2>")
              (joined
                (portRef (member S_AXI_AWADDR 29))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i31))
              )
            )
            (net (rename S_AXI_WSTRB_3_ "S_AXI_WSTRB<3>")
              (joined
                (portRef (member S_AXI_WSTRB 0))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_Bus2IP_BE41))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_rstpot_renamed_123))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_23__SW1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_27_3))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_26_3))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_RdCE_10__column_sel_0__AND_245_o1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_RdCE_8__column_sel_0__AND_244_o1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_WrCE_10__column_sel_0__AND_243_o1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_rdack11))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_WrCE_8__interrupt_wrce_strb_AND_212_o1))
              )
            )
            (net (rename S_AXI_WSTRB_0_ "S_AXI_WSTRB<0>")
              (joined
                (portRef (member S_AXI_WSTRB 3))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_Bus2IP_BE11))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_int_SW0))
              )
            )
            (net (rename S_AXI_ARADDR_6_ "S_AXI_ARADDR<6>")
              (joined
                (portRef (member S_AXI_ARADDR 25))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i71))
              )
            )
            (net (rename S_AXI_ARADDR_5_ "S_AXI_ARADDR<5>")
              (joined
                (portRef (member S_AXI_ARADDR 26))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i61))
              )
            )
            (net (rename S_AXI_ARADDR_4_ "S_AXI_ARADDR<4>")
              (joined
                (portRef (member S_AXI_ARADDR 27))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i51))
              )
            )
            (net (rename S_AXI_ARADDR_3_ "S_AXI_ARADDR<3>")
              (joined
                (portRef (member S_AXI_ARADDR 28))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i41))
              )
            )
            (net (rename S_AXI_ARADDR_2_ "S_AXI_ARADDR<2>")
              (joined
                (portRef (member S_AXI_ARADDR 29))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i31))
              )
            )
            (net S_AXI_AWVALID
              (joined
                (portRef S_AXI_AWVALID)
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11_renamed_10))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In1_renamed_17))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_rstpot_renamed_126))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11_1))
              )
            )
            (net S_AXI_WVALID
              (joined
                (portRef S_AXI_WVALID)
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In1_renamed_17))
                (portRef I4 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_rstpot_renamed_126))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11_renamed_10))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11_1))
              )
            )
            (net S_AXI_BREADY
              (joined
                (portRef S_AXI_BREADY)
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_SW0))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In2_renamed_18))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set_renamed_65))
              )
            )
            (net S_AXI_ARVALID
              (joined
                (portRef S_AXI_ARVALID)
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_Bus2IP_BE11))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_Bus2IP_BE41))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i31))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i41))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i51))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i61))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i71))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In1_renamed_17))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_renamed_64))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_rdack11))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_rstpot_renamed_123))
                (portRef I5 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_rstpot_renamed_126))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_23__SW1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_27_3))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_26_3))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_int_SW0))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11_renamed_10))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_RdCE_10__column_sel_0__AND_245_o1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_RdCE_8__column_sel_0__AND_244_o1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_WrCE_10__column_sel_0__AND_243_o1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_WrCE_8__interrupt_wrce_strb_AND_212_o1))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11_1))
              )
            )
            (net S_AXI_RREADY
              (joined
                (portRef S_AXI_RREADY)
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_SW0))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In2_renamed_18))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set_renamed_104))
              )
            )
            (net SCK_I
              (joined
                (portRef SCK_I)
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_I_REG))
              )
            )
            (net MISO_I
              (joined
                (portRef MISO_I)
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_OTHER_RATIO_GENERATE_MISO_I_REG))
              )
            )
            (net MOSI_I
              (joined
                (portRef MOSI_I)
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_OTHER_RATIO_GENERATE_MOSI_I_REG))
              )
            )
            (net SPISEL
              (joined
                (portRef SPISEL)
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPISEL_REG))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1_ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i<1>")
              (joined
                (portRef (member S_AXI_BRESP 0))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1_rstpot_renamed_105))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_31__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<31>")
              (joined
                (portRef (member S_AXI_RDATA 0))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_31))
              )
            )
            (net (rename S_AXI_RRESP_0_ "S_AXI_RRESP<0>")
              (joined
                (portRef (member S_AXI_RDATA 21))
                (portRef (member S_AXI_RDATA 20))
                (portRef (member S_AXI_RDATA 19))
                (portRef (member S_AXI_RDATA 18))
                (portRef (member S_AXI_RDATA 17))
                (portRef (member S_AXI_RDATA 16))
                (portRef (member S_AXI_RDATA 15))
                (portRef (member S_AXI_RDATA 14))
                (portRef (member S_AXI_RDATA 13))
                (portRef (member S_AXI_RDATA 12))
                (portRef (member S_AXI_RDATA 11))
                (portRef (member S_AXI_RDATA 10))
                (portRef (member S_AXI_RDATA 9))
                (portRef (member S_AXI_RDATA 8))
                (portRef (member S_AXI_RDATA 7))
                (portRef (member S_AXI_RDATA 6))
                (portRef (member S_AXI_RDATA 5))
                (portRef (member S_AXI_RDATA 4))
                (portRef (member S_AXI_RDATA 3))
                (portRef (member S_AXI_RDATA 2))
                (portRef (member S_AXI_RDATA 1))
                (portRef G (instanceRef XST_GND))
                (portRef (member S_AXI_BRESP 1))
                (portRef (member S_AXI_RRESP 1))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_9__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<9>")
              (joined
                (portRef (member S_AXI_RDATA 22))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_9))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_8__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<8>")
              (joined
                (portRef (member S_AXI_RDATA 23))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_8))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_7__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<7>")
              (joined
                (portRef (member S_AXI_RDATA 24))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_7))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_6__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<6>")
              (joined
                (portRef (member S_AXI_RDATA 25))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_6))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_5__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<5>")
              (joined
                (portRef (member S_AXI_RDATA 26))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_5))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_4__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<4>")
              (joined
                (portRef (member S_AXI_RDATA 27))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_4))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_3__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<3>")
              (joined
                (portRef (member S_AXI_RDATA 28))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_3))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_2__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<2>")
              (joined
                (portRef (member S_AXI_RDATA 29))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_2))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_1__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<1>")
              (joined
                (portRef (member S_AXI_RDATA 30))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_1))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<0>")
              (joined
                (portRef (member S_AXI_RDATA 31))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rresp_i_1_ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i<1>")
              (joined
                (portRef (member S_AXI_RRESP 0))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rresp_i_1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_9_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O<9>")
              (joined
                (portRef (member SS_O 0))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_9))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_8_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O<8>")
              (joined
                (portRef (member SS_O 1))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_8))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_7_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O<7>")
              (joined
                (portRef (member SS_O 2))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_7))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_6_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O<6>")
              (joined
                (portRef (member SS_O 3))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_6))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_5_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O<5>")
              (joined
                (portRef (member SS_O 4))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_5))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_4_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O<4>")
              (joined
                (portRef (member SS_O 5))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_4))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_3_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O<3>")
              (joined
                (portRef (member SS_O 6))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_3))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_2_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O<2>")
              (joined
                (portRef (member SS_O 7))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_2))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_1_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O<1>")
              (joined
                (portRef (member SS_O 8))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_0_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O<0>")
              (joined
                (portRef (member SS_O 9))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_0))
              )
            )
            (net S_AXI_WREADY
              (joined
                (portRef S_AXI_AWREADY)
                (portRef S_AXI_WREADY)
                (portRef I4 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_renamed_64))
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done1))
                (portRef I4 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set_renamed_65))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i")
              (joined
                (portRef S_AXI_BVALID)
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_SW0))
                (portRef I4 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In2_renamed_18))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_renamed_33))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set_renamed_65))
              )
            )
            (net S_AXI_ARREADY
              (joined
                (portRef S_AXI_ARREADY)
                (portRef I4 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3))
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rd_done1))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set_renamed_104))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i")
              (joined
                (portRef S_AXI_RVALID)
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_SW0))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In2_renamed_18))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_renamed_34))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set_renamed_104))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_O "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SCK_O")
              (joined
                (portRef SCK_O)
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_O_renamed_53))
              )
            )
            (net SCK_T
              (joined
                (portRef SCK_T)
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_II))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Serial_Dout "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Serial_Dout")
              (joined
                (portRef MISO_O)
                (portRef MOSI_O)
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Serial_Dout_renamed_101))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_serial_dout_int_rstpot1_renamed_119))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Serial_Dout_rstpot_renamed_112))
              )
            )
            (net MISO_T
              (joined
                (portRef MISO_T)
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_V))
              )
            )
            (net MOSI_T
              (joined
                (portRef MOSI_T)
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_III))
              )
            )
            (net SS_T
              (joined
                (portRef SS_T)
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_IV))
              )
            )
            (net IP2INTC_Irpt
              (joined
                (portRef IP2INTC_Irpt)
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt4))
              )
            )
            (net N1
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0439_inv5))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__))
              )
            )
            (net (rename Generic_SPI_ip2bus_error_int "Generic_SPI/ip2bus_error_int")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rresp_i_1))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_Error_int))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1_rstpot_renamed_105))
              )
            )
            (net (rename Generic_SPI_ip2bus_data_int_0__ "Generic_SPI/ip2bus_data_int<0>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_4))
              )
            )
            (net (rename Generic_SPI_ip2bus_data_int_1__ "Generic_SPI/ip2bus_data_int<1>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_1))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_4))
              )
            )
            (net (rename Generic_SPI_ip2bus_data_int_2__ "Generic_SPI/ip2bus_data_int<2>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_2))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_4))
              )
            )
            (net (rename Generic_SPI_ip2bus_data_int_3__ "Generic_SPI/ip2bus_data_int<3>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_3))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_4))
              )
            )
            (net (rename Generic_SPI_ip2bus_data_int_4__ "Generic_SPI/ip2bus_data_int<4>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_4))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_27_4))
              )
            )
            (net (rename Generic_SPI_ip2bus_data_int_5__ "Generic_SPI/ip2bus_data_int<5>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_5))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_26_4))
              )
            )
            (net (rename Generic_SPI_ip2bus_data_int_6__ "Generic_SPI/ip2bus_data_int<6>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_6))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_25__))
              )
            )
            (net (rename Generic_SPI_ip2bus_data_int_7__ "Generic_SPI/ip2bus_data_int<7>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_7))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_24__))
              )
            )
            (net (rename Generic_SPI_ip2bus_data_int_8__ "Generic_SPI/ip2bus_data_int<8>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_8))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_23__))
              )
            )
            (net (rename Generic_SPI_ip2bus_data_int_9__ "Generic_SPI/ip2bus_data_int<9>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_9))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_22_1))
              )
            )
            (net (rename Generic_SPI_ip2bus_data_int_31__ "Generic_SPI/ip2bus_data_int<31>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_31))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_read_data41))
              )
            )
            (net S_AXI_ARESETN
              (joined
                (portRef S_AXI_ARESETN)
                (portRef I (instanceRef Generic_SPI_bus2ip_reset_int_core_rstpot1_INV_0))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_int_SW2))
              )
            )
            (net S_AXI_ACLK
              (joined
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_1))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_2))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_3))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_4))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_5))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_6))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_7))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_8))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_9))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_31))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rresp_i_1))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_renamed_3))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_renamed_2))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_0))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_1))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_3))
                (portRef S_AXI_ACLK)
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_3_renamed_5))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_4_renamed_4))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_CONTROL_REG_78_GENERATE_7__SPI_TRISTATE_CONTROL_I))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_CONTROL_REG_78_GENERATE_8__SPI_TRISTATE_CONTROL_I))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_MODF_strobe_renamed_8))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Slave_MODF_strobe_renamed_7))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_d1_renamed_6))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_7))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_6))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_5))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_4))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_3))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_2))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_1))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_0))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_7))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_6))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_5))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_4))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_3))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_2))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_1))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_0))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_7))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_6))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_5))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_4))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_3))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_2))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_1))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_0))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_II))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_III))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_IV))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_V))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPISEL_REG))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_I_REG))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_OTHER_RATIO_GENERATE_MOSI_I_REG))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_OTHER_RATIO_GENERATE_MISO_I_REG))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_3))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_2))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_1))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_0))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Data_Exists_DFF))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_0__FDRE_I))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_1__FDRE_I))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_2__FDRE_I))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_3__FDRE_I))
                (portRef CLK (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef CLK (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef CLK (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef CLK (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef CLK (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef CLK (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef CLK (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef CLK (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Data_Exists_DFF))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_0__FDRE_I))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_1__FDRE_I))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_2__FDRE_I))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_3__FDRE_I))
                (portRef CLK (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef CLK (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef CLK (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef CLK (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef CLK (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef CLK (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef CLK (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef CLK (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_drr_Overrun_i_renamed_9))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_renamed_33))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_renamed_34))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_FF_WRACK))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_7__RST_FLOPS))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_6__RST_FLOPS))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_5__RST_FLOPS))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_4__RST_FLOPS))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_3__RST_FLOPS))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_2__RST_FLOPS))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_1__RST_FLOPS))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_0__RST_FLOPS))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_renamed_42))
                (portRef C (instanceRef Generic_SPI_bus2ip_reset_int_core_renamed_43))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_renamed_44))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_renamed_45))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_renamed_46))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_renamed_47))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_renamed_48))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1_renamed_49))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_renamed_50))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_WrAck_renamed_51))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_RdAck_renamed_52))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_O_renamed_53))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d1_renamed_54))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_renamed_55))
                (portRef C
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Transmit_ip2bus_error_renamed_56))
                (portRef C
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Receive_ip2bus_error_renamed_57))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_modf_renamed_58))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_DTR_underrun_renamed_59))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_Slave_MODF_Strobe_renamed_60))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_MODF_Strobe_renamed_61))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_serial_dout_int_renamed_62))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_renamed_63))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_15_renamed_68))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_14_renamed_70))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_13_renamed_72))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_12_renamed_74))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_11_renamed_76))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_10_renamed_78))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_8_renamed_80))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_7_renamed_82))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_9_renamed_84))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_6_renamed_86))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_5_renamed_88))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_4_renamed_90))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3_renamed_92))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1_renamed_94))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0_renamed_96))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2_renamed_98))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_16_renamed_100))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Serial_Dout_renamed_101))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_1_renamed_133))
                (portRef C (instanceRef Generic_SPI_bus2ip_reset_int_core_1_renamed_134))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_data_Exists_RcFIFO_int_d1_renamed_135))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d2_renamed_136))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_Asserted_1dly_renamed_137))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d1_renamed_138))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_9))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_8))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_7))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_6))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_5))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_4))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_3))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_2))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_1))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_0))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_spisel_d1_renamed_139))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d2_renamed_140))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_d1_renamed_141))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_d1_renamed_142))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_i_d1_renamed_143))
                (portRef C
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Empty_d1_renamed_144))
                (portRef C
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Occpncy_MSB_d1_renamed_145))
                (portRef C
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_dtr_underrun_d1_renamed_146))
                (portRef C
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_rc_FIFO_Full_d1_renamed_147))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_renamed_148))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_renamed_149))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_rdack_d1_renamed_150))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack_d1_renamed_151))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_d1_renamed_152))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_0))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_1))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_2))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_3))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_4))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_5))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_6))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_7))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_0))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_1))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_2))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_3))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_4))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_5))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_6))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_7))
                (portRef C (instanceRef Generic_SPI_bus2ip_reset_int_core_2_renamed_153))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_1))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_0))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_1_renamed_154))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_d1_renamed_155))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_d1_renamed_156))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_23_renamed_158))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_4))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_2))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_8))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_7))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_6))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_5))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_4))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_3))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_2))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_1))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_0))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_3))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_0))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_1))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_2))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_3))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_4))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_5))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_6))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_7))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_8))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_9))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_1_renamed_159))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_0_renamed_160))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_2_renamed_161))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_8_renamed_162))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_renamed_163))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_9_renamed_164))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_5_renamed_165))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_6_renamed_166))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_1_renamed_167))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_5_renamed_168))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_1_renamed_169))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_0_renamed_170))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_21_renamed_172))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_18_renamed_174))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_17_renamed_176))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_19_renamed_178))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_22_renamed_180))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_d1_renamed_181))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_20_renamed_183))
                (portRef C (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_24_renamed_185))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_2_renamed_186))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_7_renamed_187))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_6_renamed_188))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_3_renamed_189))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_4_renamed_190))
                (portRef C (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_8_renamed_191))
              )
            )
            (net (rename S_AXI_WDATA_0_ "S_AXI_WDATA<0>")
              (joined
                (portRef (member S_AXI_WDATA 31))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_Error_int_SW0))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1_rstpot_renamed_124))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot_SW0))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_int_SW0))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_0_rstpot_renamed_254))
                (portRef I0
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_0__Bus2IP_Data_31__MUX_274_o11))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_9_rstpot_renamed_226))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_9_rstpot_renamed_242))
              )
            )
            (net (rename S_AXI_WDATA_1_ "S_AXI_WDATA<1>")
              (joined
                (portRef (member S_AXI_WDATA 30))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_CONTROL_REG_78_GENERATE_8__SPI_TRISTATE_CONTROL_I))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_Error_int_SW0))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1_rstpot_SW0))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot_SW0))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_int_SW0))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_1_rstpot_renamed_253))
                (portRef I0
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_1__Bus2IP_Data_30__MUX_276_o11))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_8_rstpot_renamed_224))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_8_rstpot_renamed_241))
              )
            )
            (net (rename S_AXI_WDATA_2_ "S_AXI_WDATA<2>")
              (joined
                (portRef (member S_AXI_WDATA 29))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_CONTROL_REG_78_GENERATE_7__SPI_TRISTATE_CONTROL_I))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_Error_int_SW0))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1_rstpot_SW0))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot_SW0))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_int_SW0))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_2_rstpot_renamed_252))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_2_rstpot_renamed_196))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_rstpot_renamed_225))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_1_rstpot_renamed_229))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_7_rstpot_renamed_240))
              )
            )
            (net (rename S_AXI_WDATA_3_ "S_AXI_WDATA<3>")
              (joined
                (portRef (member S_AXI_WDATA 28))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1_rstpot_SW0))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot_SW0))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_int_SW0))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_3_rstpot_renamed_251))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_Error_int))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_3_rstpot_renamed_194))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_6_rstpot_renamed_228))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_6_rstpot_renamed_239))
              )
            )
            (net (rename S_AXI_WDATA_4_ "S_AXI_WDATA<4>")
              (joined
                (portRef (member S_AXI_WDATA 27))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_4_rstpot_renamed_250))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_4_rstpot_renamed_195))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_5_rstpot_renamed_227))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_5_rstpot_renamed_238))
              )
            )
            (net (rename S_AXI_WDATA_5_ "S_AXI_WDATA<5>")
              (joined
                (portRef (member S_AXI_WDATA 26))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_4_renamed_4))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_5_rstpot_renamed_249))
                (portRef I0
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_5__Bus2IP_Data_26__MUX_284_o11))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_4_rstpot_renamed_237))
              )
            )
            (net (rename S_AXI_WDATA_6_ "S_AXI_WDATA<6>")
              (joined
                (portRef (member S_AXI_WDATA 25))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_3_renamed_5))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_6_rstpot_renamed_248))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_6_rstpot_renamed_193))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_3_rstpot_renamed_236))
              )
            )
            (net (rename S_AXI_WDATA_7_ "S_AXI_WDATA<7>")
              (joined
                (portRef (member S_AXI_WDATA 24))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_7_rstpot_renamed_247))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_7_rstpot_renamed_192))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_2_rstpot_renamed_235))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_2_rstpot_renamed_244))
              )
            )
            (net (rename S_AXI_WDATA_8_ "S_AXI_WDATA<8>")
              (joined
                (portRef (member S_AXI_WDATA 23))
                (portRef I0
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_290_o1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_8_rstpot_renamed_198))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_1_rstpot_renamed_234))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_1_rstpot_renamed_243))
              )
            )
            (net (rename S_AXI_WDATA_9_ "S_AXI_WDATA<9>")
              (joined
                (portRef (member S_AXI_WDATA 22))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_0_rstpot_renamed_223))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_0_rstpot_renamed_233))
              )
            )
            (net (rename S_AXI_WDATA_31_ "S_AXI_WDATA<31>")
              (joined
                (portRef (member S_AXI_WDATA 0))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_rstpot_renamed_123))
              )
            )
            (net (rename Generic_SPI_bus2ip_wrce_int_5__ "Generic_SPI/bus2ip_wrce_int<5>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_19_1))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_WrAck_transmit_enable_19_1))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_0_1))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_1_1))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_2_1))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_valid_Write1))
              )
            )
            (net (rename Generic_SPI_bus2ip_wrce_int_7__ "Generic_SPI/bus2ip_wrce_int<7>")
              (joined
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_CONTROL_REG_78_GENERATE_7__SPI_TRISTATE_CONTROL_I))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_CONTROL_REG_78_GENERATE_8__SPI_TRISTATE_CONTROL_I))
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_17_1))
              )
            )
            (net (rename Generic_SPI_bus2ip_wrce_int_8__ "Generic_SPI/bus2ip_wrce_int<8>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_16_1))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_Error_int))
                (portRef I4 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done1))
                (portRef I4 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr1))
              )
            )
            (net (rename Generic_SPI_bus2ip_wrce_int_14__ "Generic_SPI/bus2ip_wrce_int<14>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_10_1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_WrAck_rstpot_renamed_102))
              )
            )
            (net (rename Generic_SPI_bus2ip_wrce_int_16__ "Generic_SPI/bus2ip_wrce_int<16>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_8_1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_WrAck_rstpot_renamed_102))
                (portRef I5
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_5__Bus2IP_Data_26__MUX_284_o11))
                (portRef I5
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_1__Bus2IP_Data_30__MUX_276_o11))
                (portRef I5
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_0__Bus2IP_Data_31__MUX_274_o11))
              )
            )
            (net (rename Generic_SPI_bus2ip_wrce_int_17__ "Generic_SPI/bus2ip_wrce_int<17>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_7_1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_WrAck_rstpot_renamed_102))
              )
            )
            (net (rename Generic_SPI_bus2ip_rdce_int_1__ "Generic_SPI/bus2ip_rdce_int<1>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_23_1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__F))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_2_renamed_20))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_2_renamed_21))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_2_renamed_22))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_2_renamed_23))
              )
            )
            (net (rename Generic_SPI_bus2ip_rdce_int_2__ "Generic_SPI/bus2ip_rdce_int<2>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_22_1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_2_renamed_20))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_2_renamed_21))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_2_renamed_22))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_2_renamed_23))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__F))
              )
            )
            (net (rename Generic_SPI_bus2ip_rdce_int_3__ "Generic_SPI/bus2ip_rdce_int<3>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_21_1))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_2_renamed_20))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_2_renamed_21))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_2_renamed_22))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_2_renamed_23))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_27_1))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_26_1_renamed_19))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_25__SW0_SW0))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_24__SW0_SW0))
              )
            )
            (net (rename Generic_SPI_bus2ip_rdce_int_4__ "Generic_SPI/bus2ip_rdce_int<4>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_20_1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_25__))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_24__))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_4))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_4))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_4))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_4))
              )
            )
            (net (rename Generic_SPI_bus2ip_rdce_int_6__ "Generic_SPI/bus2ip_rdce_int<6>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_18_1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_modf_rstpot_renamed_121))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_27_1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_26_1_renamed_19))
              )
            )
            (net (rename Generic_SPI_bus2ip_rdce_int_7__ "Generic_SPI/bus2ip_rdce_int<7>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_17_1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_27_1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_26_1_renamed_19))
                (portRef S (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_25__))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_24__))
              )
            )
            (net (rename Generic_SPI_bus2ip_rdce_int_14__ "Generic_SPI/bus2ip_rdce_int<14>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_10_1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_RdAck_rstpot_renamed_103))
              )
            )
            (net (rename Generic_SPI_bus2ip_rdce_int_16__ "Generic_SPI/bus2ip_rdce_int<16>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_8_1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_RdAck_rstpot_renamed_103))
              )
            )
            (net (rename Generic_SPI_bus2ip_rdce_int_17__ "Generic_SPI/bus2ip_rdce_int<17>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_7_1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_RdAck_rstpot_renamed_103))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_16 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16")
              (joined
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_16_1))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_16_renamed_100))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1_rstpot_renamed_124))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot_renamed_125))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__SW0))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_16_rstpot_renamed_99))
              )
            )
            (net (rename Generic_SPI_bus2ip_be_int_0__ "Generic_SPI/bus2ip_be_int<0>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_Bus2IP_BE11))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1_rstpot_renamed_124))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot_renamed_125))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_Error_int))
              )
            )
            (net (rename Generic_SPI_bus2ip_be_int_3__ "Generic_SPI/bus2ip_be_int<3>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_Bus2IP_BE41))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_1_renamed_106))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_1_renamed_108))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_read_data41))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_WrAck_rstpot_renamed_102))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_RdAck_rstpot_renamed_103))
                (portRef I1
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_5__Bus2IP_Data_26__MUX_284_o11))
                (portRef I1
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_1__Bus2IP_Data_30__MUX_276_o11))
                (portRef I1
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_0__Bus2IP_Data_31__MUX_274_o11))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_1_renamed_107))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_1_renamed_109))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2_ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt<2>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_2_11))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_3_11))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_1_ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt<1>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_1))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_2_11))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_3_11))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_1_11))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_0_ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt<0>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_0))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_2_11))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_3_11))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_1_11))
                (portRef I (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_0_11_INV_0))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Result_3_ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Result<3>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_3))
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_3_11))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Result_2_ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Result<2>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2))
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_2_11))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Result_1_ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Result<1>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_1))
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_1_11))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Result_0_ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Result<0>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_0))
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_0_11_INV_0))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_renamed_2))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_GND_14_o_PWR_14_o_OR_20_o1))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_GND_14_o_state_1__equal_14_o1))
                (portRef I4 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In1_renamed_17))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In2_renamed_18))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_renamed_64))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set_renamed_104))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1_rstpot_renamed_105))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_rstpot_renamed_126))
                (portRef I4 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11_renamed_10))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set_renamed_65))
                (portRef I4 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11_1))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_renamed_3))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_GND_14_o_PWR_14_o_OR_20_o1))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_GND_14_o_state_1__equal_14_o1))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In1_renamed_17))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_renamed_64))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set_renamed_65))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3))
                (portRef I4 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set_renamed_104))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1_rstpot_renamed_105))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_rstpot_renamed_126))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11_renamed_10))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11_1))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_renamed_2))
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2-In")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_renamed_3))
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_renamed_64))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_start "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11_renamed_10))
                (portRef I5
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_15_rstpot_renamed_67))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_14_rstpot_renamed_69))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_13_rstpot_renamed_71))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_12_rstpot_renamed_73))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_11_rstpot_renamed_75))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_10_rstpot_renamed_77))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_8_rstpot_renamed_79))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_7_rstpot_renamed_81))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_9_rstpot_renamed_83))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_6_rstpot_renamed_85))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_5_rstpot_renamed_87))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_4_rstpot_renamed_89))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3_rstpot_renamed_91))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1_rstpot_renamed_93))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0_rstpot_renamed_95))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2_rstpot_renamed_97))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_16_rstpot_renamed_99))
                (portRef I5
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_23_rstpot_renamed_157))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_21_rstpot_renamed_171))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_18_rstpot_renamed_173))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_17_rstpot_renamed_175))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_19_rstpot_renamed_177))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_22_rstpot_renamed_179))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_20_rstpot_renamed_182))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_24_rstpot_renamed_184))
                (portRef I5
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_8__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_9__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_15__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_14__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_13__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_12__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_11__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_10__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_1__GEN_FOR_MULTI_CS_MEM_SELECT_I_Mmux_CS11))
                (portRef I5
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_GND_14_o_PWR_14_o_OR_20_o "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GND_14_o_PWR_14_o_OR_20_o")
              (joined
                (portRef R (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_0))
                (portRef R (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_1))
                (portRef R (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2))
                (portRef R (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_3))
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_GND_14_o_PWR_14_o_OR_20_o1))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_bus2ip_addr_i_2_ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i<2>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i31))
                (portRef I2
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_8__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_9__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_15__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_14__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_13__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_12__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_11__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_10__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_1__GEN_FOR_MULTI_CS_MEM_SELECT_I_Mmux_CS11))
                (portRef I1
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS12))
                (portRef I0
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_bus2ip_addr_i_3_ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i<3>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i41))
                (portRef I2
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_13__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_10__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_1__GEN_FOR_MULTI_CS_MEM_SELECT_I_Mmux_CS11))
                (portRef I0
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_8__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_9__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_15__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_14__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_12__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_11__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS12))
                (portRef I1
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_bus2ip_addr_i_4_ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i<4>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i51))
                (portRef I2
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_12__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_11__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_8__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_9__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_15__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_14__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_13__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_10__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_1__GEN_FOR_MULTI_CS_MEM_SELECT_I_Mmux_CS11))
                (portRef I4
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS12))
                (portRef I2
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_bus2ip_addr_i_5_ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i<5>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i61))
                (portRef I4
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_8__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_9__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_15__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_14__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_13__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_12__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_11__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_10__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_1__GEN_FOR_MULTI_CS_MEM_SELECT_I_Mmux_CS11))
                (portRef I0
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS12))
                (portRef I4
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_bus2ip_addr_i_6_ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i<6>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i71))
                (portRef I2
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS12))
                (portRef I1
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_8__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_9__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_15__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_14__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_13__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_12__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_11__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_10__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_1__GEN_FOR_MULTI_CS_MEM_SELECT_I_Mmux_CS11))
                (portRef I3
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_GND_14_o_state_1__equal_14_o "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GND_14_o_state[1]_equal_14_o")
              (joined
                (portRef CE (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0))
                (portRef CE (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_1))
                (portRef CE (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_2))
                (portRef CE (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_3))
                (portRef CE (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_4))
                (portRef CE (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_5))
                (portRef CE (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_6))
                (portRef CE (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_7))
                (portRef CE (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_8))
                (portRef CE (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_9))
                (portRef CE (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_31))
                (portRef CE (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rresp_i_1))
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_GND_14_o_state_1__equal_14_o1))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_3_ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt<3>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_3))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_3_11))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rd_done1))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done1))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_int_SW2))
              )
            )
            (net (rename Generic_SPI_bus2ip_reset_int_core "Generic_SPI/bus2ip_reset_int_core")
              (joined
                (portRef R (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0))
                (portRef R (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_1))
                (portRef R (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_2))
                (portRef R (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_3))
                (portRef R (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_4))
                (portRef R (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_5))
                (portRef R (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_6))
                (portRef R (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_7))
                (portRef R (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_8))
                (portRef R (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_9))
                (portRef R (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_31))
                (portRef R (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rresp_i_1))
                (portRef R (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_renamed_3))
                (portRef R (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_renamed_2))
                (portRef R (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_renamed_33))
                (portRef R (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_renamed_34))
                (portRef R (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_FF_WRACK))
                (portRef R (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_7__RST_FLOPS))
                (portRef R (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_6__RST_FLOPS))
                (portRef R (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_5__RST_FLOPS))
                (portRef R (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_4__RST_FLOPS))
                (portRef R (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_3__RST_FLOPS))
                (portRef R (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_2__RST_FLOPS))
                (portRef R (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_1__RST_FLOPS))
                (portRef R (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_0__RST_FLOPS))
                (portRef R (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1))
                (portRef Q (instanceRef Generic_SPI_bus2ip_reset_int_core_renamed_43))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW0))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_rstpot_renamed_111))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_rstpot_renamed_115))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_rstpot_renamed_116))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_rstpot_renamed_117))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_serial_dout_int_rstpot1_renamed_119))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_modf_rstpot_renamed_121))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_bits34_Reset1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_MODF_Strobe_rstpot_renamed_122))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1_rstpot_renamed_124))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot_renamed_125))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_reset_RcFIFO_ptr_int1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_reset_TxFIFO_ptr_int1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_transfer_start_OR_116_o1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d1_rstpot_renamed_128))
                (portRef I1
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Receive_ip2bus_error_rstpot_renamed_130))
                (portRef I2
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_drr_Overrun_i_SPIXfer_done_AND_75_o1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_O_rstpot_renamed_131))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_Slave_MODF_Strobe_rstpot_renamed_132))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_SPISEL_sync_OR_129_o1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT82))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14_SW1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1_SW1))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_24__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<24>")
              (joined
                (portRef O
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_24_rstpot_renamed_184))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_23__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<23>")
              (joined
                (portRef O
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_23_rstpot_renamed_157))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_22__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<22>")
              (joined
                (portRef O
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_22_rstpot_renamed_179))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_21__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<21>")
              (joined
                (portRef O
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_21_rstpot_renamed_171))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_20__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<20>")
              (joined
                (portRef O
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_20_rstpot_renamed_182))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_19__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<19>")
              (joined
                (portRef O
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_19_rstpot_renamed_177))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_18__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<18>")
              (joined
                (portRef O
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_18_rstpot_renamed_173))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_17__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<17>")
              (joined
                (portRef O
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS12))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_17_rstpot_renamed_175))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_15__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<15>")
              (joined
                (portRef O
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_15__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_15_rstpot_renamed_67))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_14__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<14>")
              (joined
                (portRef O
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_14__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_14_rstpot_renamed_69))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_13__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<13>")
              (joined
                (portRef O
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_13__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_13_rstpot_renamed_71))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_12__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<12>")
              (joined
                (portRef O
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_12__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_12_rstpot_renamed_73))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_11__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<11>")
              (joined
                (portRef O
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_11__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_11_rstpot_renamed_75))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_10__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<10>")
              (joined
                (portRef O
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_10__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_10_rstpot_renamed_77))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_9__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<9>")
              (joined
                (portRef O
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_9__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_9_rstpot_renamed_83))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_8__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<8>")
              (joined
                (portRef O
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_8__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_8_rstpot_renamed_79))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_7__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<7>")
              (joined
                (portRef O
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_7_rstpot_renamed_81))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_6__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<6>")
              (joined
                (portRef O
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_6_rstpot_renamed_85))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_5__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<5>")
              (joined
                (portRef O
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_5_rstpot_renamed_87))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_4__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<4>")
              (joined
                (portRef O
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_4_rstpot_renamed_89))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_3__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<3>")
              (joined
                (portRef O
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3_rstpot_renamed_91))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_2__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<2>")
              (joined
                (portRef O
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2_rstpot_renamed_97))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_1__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<1>")
              (joined
                (portRef O
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1_rstpot_renamed_93))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_0__ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<0>")
              (joined
                (portRef O
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0_rstpot_renamed_95))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr1))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_15_rstpot_renamed_67))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_14_rstpot_renamed_69))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_13_rstpot_renamed_71))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_12_rstpot_renamed_73))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_11_rstpot_renamed_75))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_10_rstpot_renamed_77))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_8_rstpot_renamed_79))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_7_rstpot_renamed_81))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_9_rstpot_renamed_83))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_6_rstpot_renamed_85))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_5_rstpot_renamed_87))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_4_rstpot_renamed_89))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3_rstpot_renamed_91))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1_rstpot_renamed_93))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0_rstpot_renamed_95))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2_rstpot_renamed_97))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_16_rstpot_renamed_99))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_23_rstpot_renamed_157))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_21_rstpot_renamed_171))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_18_rstpot_renamed_173))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_17_rstpot_renamed_175))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_19_rstpot_renamed_177))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_22_rstpot_renamed_179))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_20_rstpot_renamed_182))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_24_rstpot_renamed_184))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_24 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_24")
              (joined
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_wr_ce_or_reduce_core_reg_17__SW0))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_24_renamed_185))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__SW0))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_24_rstpot_renamed_184))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_23 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_23")
              (joined
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_23_1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_wr_ce_or_reduce_core_reg_17__SW0))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_23_renamed_158))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_23_rstpot_renamed_157))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_22 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_22")
              (joined
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_22_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_wr_ce_or_reduce_core_reg_17__SW0))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_22_renamed_180))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_22_rstpot_renamed_179))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_21 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_21")
              (joined
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_21_1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_22_1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_23__))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_21_renamed_172))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_0_rstpot_renamed_233))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_1_rstpot_renamed_234))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_2_rstpot_renamed_235))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_3_rstpot_renamed_236))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_4_rstpot_renamed_237))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_5_rstpot_renamed_238))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_6_rstpot_renamed_239))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_7_rstpot_renamed_240))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_8_rstpot_renamed_241))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_9_rstpot_renamed_242))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__F))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_wr_ce_or_reduce_core_reg_17__))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_21_rstpot_renamed_171))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_20 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_20")
              (joined
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_20_1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_RdAck_receive_enable_20_1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_27_2_renamed_110))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_wr_ce_or_reduce_core_reg_17__))
                (portRef I3
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Receive_ip2bus_error_rstpot_renamed_130))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_20_renamed_183))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__F))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_20_rstpot_renamed_182))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_19 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_19")
              (joined
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_19_1))
                (portRef I1
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Transmit_ip2bus_error_rstpot_renamed_129))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_19_renamed_178))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__SW0))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_wr_ce_or_reduce_core_reg_17__))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_19_rstpot_renamed_177))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_18 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18")
              (joined
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_18_1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_wr_ce_or_reduce_core_reg_17__SW0))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_3))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_18_renamed_174))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__SW0))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_3))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_3))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_3))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_18_rstpot_renamed_173))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_17 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_17")
              (joined
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_17_1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_3))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_3))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_bits34_Reset1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_22_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_Wr_ce_reduce_ack_gen_Bus2IP_Control_Reg_WrCE_AND_111_o1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_23__))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_17_renamed_176))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_1_rstpot_renamed_243))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_2_rstpot_renamed_244))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_17_1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_3))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_3))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_wr_ce_or_reduce_core_reg_17__))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_17_rstpot_renamed_175))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_0_rstpot_renamed_223))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_8_rstpot_renamed_224))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_rstpot_renamed_225))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_9_rstpot_renamed_226))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_5_rstpot_renamed_227))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_6_rstpot_renamed_228))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_1_rstpot_renamed_229))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_15 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_15")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_15_renamed_68))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_1_renamed_24))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_1_renamed_25))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_15_rstpot_renamed_67))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_14 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_14")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_14_renamed_70))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_2))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_2))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_14_rstpot_renamed_69))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_13 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_13")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_13_renamed_72))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_2))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_2))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_13_rstpot_renamed_71))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_12 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_12")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_12_renamed_74))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_2))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_2))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_12_rstpot_renamed_73))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_11 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_11_renamed_76))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_2))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_2))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_11_rstpot_renamed_75))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_10 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10")
              (joined
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_10_1))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_10_1))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_10_renamed_78))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_1_renamed_106))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_1_renamed_108))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_read_data41))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_23__SW1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_27_3))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_26_3))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_10_rstpot_renamed_77))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_1_renamed_107))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_1_renamed_109))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_RdCE_10__column_sel_0__AND_245_o1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_WrCE_10__column_sel_0__AND_243_o1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_rdack11))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack1))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_9 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_9")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_9_renamed_84))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_1_renamed_24))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_1_renamed_25))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_9_rstpot_renamed_83))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_8 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8")
              (joined
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_8_1))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_8_1))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_8_renamed_80))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_1_renamed_106))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_1_renamed_108))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_read_data41))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_23__SW1))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_8_rstpot_renamed_79))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_1_renamed_107))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_1_renamed_109))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_RdCE_8__column_sel_0__AND_244_o1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_rdack11))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_WrCE_8__interrupt_wrce_strb_AND_212_o1))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_7 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7")
              (joined
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_7_1))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_7_1))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_7_renamed_82))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_read_data41))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_rstpot_renamed_123))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_7_rstpot_renamed_81))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_rdack11))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack1))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_6 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_6_renamed_86))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_2))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_2))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_6_rstpot_renamed_85))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_5 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5")
              (joined
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_3))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_3))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_5_renamed_88))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_5_rstpot_renamed_87))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_4 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4")
              (joined
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_3))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_3))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_4_renamed_90))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_4_rstpot_renamed_89))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3")
              (joined
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_3))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_3))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3_renamed_92))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3_rstpot_renamed_91))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2_renamed_98))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_1_renamed_24))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_1_renamed_25))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2_rstpot_renamed_97))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1_renamed_94))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_1_renamed_24))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_1_renamed_25))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1_rstpot_renamed_93))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0_renamed_96))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_1_renamed_24))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_1_renamed_25))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0_rstpot_renamed_95))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg")
              (joined
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_17_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_10_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_8_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_7_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_21_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_20_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_18_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_10_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_8_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_7_1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_3))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_3))
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_renamed_44))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_1_renamed_106))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_1_renamed_108))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_27_2_renamed_110))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_bits34_Reset1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_read_data41))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_22_1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_rstpot_renamed_123))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1_rstpot_renamed_124))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot_renamed_125))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_Wr_ce_reduce_ack_gen_Bus2IP_Control_Reg_WrCE_AND_111_o1))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_rstpot_renamed_126))
                (portRef I4
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Transmit_ip2bus_error_rstpot_renamed_129))
                (portRef I0
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Receive_ip2bus_error_rstpot_renamed_130))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_27_3))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_26_3))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_23__))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_0_rstpot_renamed_223))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_8_rstpot_renamed_224))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_rstpot_renamed_225))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_9_rstpot_renamed_226))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_5_rstpot_renamed_227))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_6_rstpot_renamed_228))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_1_rstpot_renamed_229))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__F))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_1_renamed_24))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_2))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_1_renamed_25))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_2))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_3))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_3))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_1_renamed_107))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_1_renamed_109))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_3))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_3))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_RdCE_10__column_sel_0__AND_245_o1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_RdCE_8__column_sel_0__AND_244_o1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_wr_ce_or_reduce_core_reg_17__))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_WrCE_10__column_sel_0__AND_243_o1))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_rdack11))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_WrCE_8__interrupt_wrce_strb_AND_212_o1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_0_rstpot_renamed_233))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_1_rstpot_renamed_234))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_2_rstpot_renamed_235))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_3_rstpot_renamed_236))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_4_rstpot_renamed_237))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_5_rstpot_renamed_238))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_6_rstpot_renamed_239))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_7_rstpot_renamed_240))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_8_rstpot_renamed_241))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_9_rstpot_renamed_242))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_1_rstpot_renamed_243))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_2_rstpot_renamed_244))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_pselect_hit_i_1_ "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/pselect_hit_i<1>")
              (joined
                (portRef O
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_1__GEN_FOR_MULTI_CS_MEM_SELECT_I_Mmux_CS11))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_16_rstpot_renamed_99))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/intr_controller_wr_ce_or_reduce")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_3))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_rstpot_renamed_115))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_d1_rstpot_renamed_260))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_WrAck_transmit_enable "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.IP2Bus_WrAck_transmit_enable")
              (joined
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_3_1))
                (portRef I5
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_next_Data_Exists_renamed_31))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_WrAck_transmit_enable_19_1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_wr_ce_or_reduce_core_reg "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/wr_ce_or_reduce_core_reg")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_wr_ce_or_reduce_core_reg_17__))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_d1_rstpot_renamed_256))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_rstpot_renamed_117))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/intr_controller_rd_ce_or_reduce")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_3))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_rstpot_renamed_116))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_d1_rstpot_renamed_261))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_RdAck_receive_enable "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.IP2Bus_RdAck_receive_enable")
              (joined
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_3_1))
                (portRef I3
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_next_Data_Exists_renamed_32))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_RdAck_receive_enable_20_1))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_2_1))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_1_1))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_0_1))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_valid_Write1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/rd_ce_or_reduce_core_reg")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_rstpot_renamed_111))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_d1_rstpot_renamed_264))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_reset_RcFIFO_ptr_int "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/reset_RcFIFO_ptr_int")
              (joined
                (portRef R (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Data_Exists_DFF))
                (portRef R (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_0__FDRE_I))
                (portRef R (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_1__FDRE_I))
                (portRef R (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_2__FDRE_I))
                (portRef R (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_3__FDRE_I))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_reset_RcFIFO_ptr_int1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_reset_TxFIFO_ptr_int "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/reset_TxFIFO_ptr_int")
              (joined
                (portRef R (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Data_Exists_DFF))
                (portRef R (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_0__FDRE_I))
                (portRef R (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_1__FDRE_I))
                (portRef R (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_2__FDRE_I))
                (portRef R (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_3__FDRE_I))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_reset_TxFIFO_ptr_int1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_d1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_core_reg_d1")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_d1_renamed_152))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_rstpot_renamed_117))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_d1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_intr_reg_hole_d1")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_d1_renamed_155))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_rstpot_renamed_115))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_intr_reg_hole")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_renamed_45))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_int_SW2))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_d1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_intr_reg_hole_d1")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_d1_renamed_156))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_rstpot_renamed_116))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_intr_reg_hole")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_renamed_47))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rd_done1))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_data_Exists_RcFIFO_int_d1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.data_Exists_RcFIFO_int_d1")
              (joined
                (portRef I1
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_290_o1_SW0))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_data_Exists_RcFIFO_int_d1_renamed_135))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_core_reg")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_renamed_46))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rd_done1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_RdAck_receive_enable_20_1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_27_2_renamed_110))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_modf_rstpot_renamed_121))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_4))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_4))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_4))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_4))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_25__))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_24__))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_d1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_core_reg_d1")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_d1_renamed_181))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_rstpot_renamed_111))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_core_reg")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_renamed_48))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_Wr_ce_reduce_ack_gen_Bus2IP_Control_Reg_WrCE_AND_111_o1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_rstpot_renamed_225))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_0_rstpot_renamed_233))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_1_rstpot_renamed_234))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_2_rstpot_renamed_235))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_3_rstpot_renamed_236))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_4_rstpot_renamed_237))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_5_rstpot_renamed_238))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_6_rstpot_renamed_239))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_7_rstpot_renamed_240))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_8_rstpot_renamed_241))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_9_rstpot_renamed_242))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_1_rstpot_renamed_243))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_2_rstpot_renamed_244))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_int_SW1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_WrAck_transmit_enable_19_1))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_0_1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_1_1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_2_1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_valid_Write1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_0_rstpot_renamed_223))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_8_rstpot_renamed_224))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_9_rstpot_renamed_226))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_5_rstpot_renamed_227))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_6_rstpot_renamed_228))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_1_rstpot_renamed_229))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_drr_Overrun_i "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/drr_Overrun_i")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_drr_Overrun_i_renamed_9))
                (portRef I1
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_drr_Overrun_i_SPIXfer_done_AND_75_o1))
                (portRef I2
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_5__Bus2IP_Data_26__MUX_284_o11))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Receive_ip2bus_error "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/Receive_ip2bus_error")
              (joined
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_Error_int))
                (portRef Q
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Receive_ip2bus_error_renamed_57))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Transmit_ip2bus_error "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/Transmit_ip2bus_error")
              (joined
                (portRef Q
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Transmit_ip2bus_error_renamed_56))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_Error_int))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_data_Exists_TxFIFO_int "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/data_Exists_TxFIFO_int")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Data_Exists_DFF))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_0__FDRE_I))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_1__FDRE_I))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_2__FDRE_I))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_3__FDRE_I))
                (portRef I0
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_next_Data_Exists_renamed_31))
                (portRef I2
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Empty_d1_rstpot_renamed_270))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW2))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_3))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14_SW1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22_SW1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31_SW1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61_SW1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41_SW1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51_SW1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7_SW2))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Serial_Dout_rstpot_renamed_112))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_rstpot_renamed_114))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_DTR_underrun_rstpot_renamed_120))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_2_rstpot_renamed_196))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_sr_4_Tx_Full_int "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/sr_4_Tx_Full_int")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_buffer_Full_0_1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_3))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_tx_FIFO_occ_Reversed_int_2_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/tx_FIFO_occ_Reversed_int<2>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_2__FDRE_I))
                (portRef A2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef A2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef A2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef A2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef A2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef A2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef A2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef A2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef DI
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_2__MUXCY_L_I))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_3_1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_buffer_Full_0_1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_2_renamed_22))
                (portRef I2
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_next_Data_Exists_renamed_31))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_WrAck_transmit_enable_19_1_SW0))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_WrAck_transmit_enable_19_1_SW1))
                (portRef I0
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Transmit_ip2bus_error_rstpot_renamed_129))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_WrAck_transmit_enable_19_1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_2_1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_valid_Write1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_tx_FIFO_occ_Reversed_int_1_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/tx_FIFO_occ_Reversed_int<1>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_1__FDRE_I))
                (portRef A1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef A1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef A1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef A1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef A1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef A1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef A1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef A1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef DI
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_1__MUXCY_L_I))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_3_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_buffer_Full_0_1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_2_renamed_21))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_next_Data_Exists_SW0))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_WrAck_transmit_enable_19_1_SW0))
                (portRef I3
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Transmit_ip2bus_error_rstpot_renamed_129))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_WrAck_transmit_enable_19_1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_1_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_valid_Write1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_tx_FIFO_occ_Reversed_int_0_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/tx_FIFO_occ_Reversed_int<0>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_0__FDRE_I))
                (portRef A0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef A0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef A0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef A0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef A0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef A0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef A0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef A0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef DI
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_0__MUXCY_L_I))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_3_1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_buffer_Full_0_1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_2_renamed_20))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_next_Data_Exists_SW0))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_WrAck_transmit_enable_19_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_WrAck_transmit_enable_19_1_SW1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_valid_Write1))
                (portRef I2
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Transmit_ip2bus_error_rstpot_renamed_129))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_0_1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_tx_FIFO_occ_Reversed_int_3_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/tx_FIFO_occ_Reversed_int<3>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_3__FDRE_I))
                (portRef A3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef A3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef A3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef A3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef A3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef A3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef A3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef A3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef DI
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_3__MUXCY_L_I))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_3_1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_buffer_Full_0_1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_2_renamed_23))
                (portRef I4
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_next_Data_Exists_renamed_31))
                (portRef I5
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Transmit_ip2bus_error_rstpot_renamed_129))
                (portRef I0
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Occpncy_MSB_d1_rstpot_renamed_207))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_WrAck_transmit_enable_19_1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_0_1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_1_1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_2_1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_valid_Write1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_6_rstpot_renamed_193))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_data_From_TxFIFO_int_7_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/data_From_TxFIFO_int<7>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Serial_Dout_Serial_Dout_MUX_237_o11_SW0))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT82))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_data_From_TxFIFO_int_6_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/data_From_TxFIFO_int<6>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_data_From_TxFIFO_int_5_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/data_From_TxFIFO_int<5>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_data_From_TxFIFO_int_4_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/data_From_TxFIFO_int<4>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_data_From_TxFIFO_int_3_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/data_From_TxFIFO_int<3>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_data_From_TxFIFO_int_2_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/data_From_TxFIFO_int<2>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_data_From_TxFIFO_int_1_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/data_From_TxFIFO_int<1>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_data_From_TxFIFO_int_0_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/data_From_TxFIFO_int<0>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Serial_Dout_Serial_Dout_MUX_237_o11_SW0))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT82))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_data_Exists_RcFIFO_int "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/data_Exists_RcFIFO_int")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Data_Exists_DFF))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_0__FDRE_I))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_1__FDRE_I))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_2__FDRE_I))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_3__FDRE_I))
                (portRef I0
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_290_o1_SW0))
                (portRef I0
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_next_Data_Exists_renamed_32))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_RdAck_receive_enable_20_1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_3))
                (portRef I4
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Receive_ip2bus_error_rstpot_renamed_130))
                (portRef I0
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_data_Exists_RcFIFO_int_d1_rstpot_renamed_199))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_sr_6_Rx_Full_int "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/sr_6_Rx_Full_int")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_buffer_Full_0_1))
                (portRef I3
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_drr_Overrun_i_SPIXfer_done_AND_75_o1))
                (portRef I0
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_rc_FIFO_Full_d1_rstpot_renamed_232))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_3))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_4_rstpot_renamed_195))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rc_FIFO_occ_Reversed_int_3_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/rc_FIFO_occ_Reversed_int<3>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_3__FDRE_I))
                (portRef A3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef A3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef A3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef A3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef A3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef A3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef A3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef A3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef DI
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_3__MUXCY_L_I))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_3_1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_buffer_Full_0_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_next_Data_Exists_SW0))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_2_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_1_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_0_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_2_renamed_23))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_valid_Write1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rc_FIFO_occ_Reversed_int_2_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/rc_FIFO_occ_Reversed_int<2>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_2__FDRE_I))
                (portRef A2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef A2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef A2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef A2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef A2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef A2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef A2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef A2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef DI
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_2__MUXCY_L_I))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_3_1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_buffer_Full_0_1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_next_Data_Exists_SW0))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_2_1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_1_1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_0_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_2_renamed_22))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_valid_Write1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rc_FIFO_occ_Reversed_int_1_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/rc_FIFO_occ_Reversed_int<1>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_1__FDRE_I))
                (portRef A1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef A1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef A1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef A1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef A1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef A1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef A1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef A1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef DI
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_1__MUXCY_L_I))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_3_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_buffer_Full_0_1))
                (portRef I2
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_next_Data_Exists_renamed_32))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_2_1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_1_1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_0_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_2_renamed_21))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_valid_Write1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rc_FIFO_occ_Reversed_int_0_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/rc_FIFO_occ_Reversed_int<0>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_0__FDRE_I))
                (portRef A0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef A0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef A0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef A0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef A0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef A0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef A0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef A0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef DI
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_0__MUXCY_L_I))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_3_1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_buffer_Full_0_1))
                (portRef I1
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_next_Data_Exists_renamed_32))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_2_1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_1_1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_0_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_2_renamed_20))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_valid_Write1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rc_FIFO_Data_Out_int_7_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/rc_FIFO_Data_Out_int<7>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_4))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rc_FIFO_Data_Out_int_6_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/rc_FIFO_Data_Out_int<6>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_4))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rc_FIFO_Data_Out_int_5_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/rc_FIFO_Data_Out_int<5>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_4))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rc_FIFO_Data_Out_int_4_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/rc_FIFO_Data_Out_int<4>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_4))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rc_FIFO_Data_Out_int_3_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/rc_FIFO_Data_Out_int<3>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_27_4))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rc_FIFO_Data_Out_int_2_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/rc_FIFO_Data_Out_int<2>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_26_4))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rc_FIFO_Data_Out_int_1_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/rc_FIFO_Data_Out_int<1>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_25__))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rc_FIFO_Data_Out_int_0_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/rc_FIFO_Data_Out_int<0>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_24__))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_7")
              (joined
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0332111))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT211))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0408_inv1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mst_N_Slv_Allow_Slave_MODF_Strobe_AND_201_o1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT121))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT111))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT221))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT211))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT321))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT311))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT421))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT411))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22_SW0))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31_SW0))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61_SW0))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41_SW0))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51_SW0))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_MODF_Strobe_rstpot_renamed_122))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT11))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT21_renamed_127))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_O_rstpot_renamed_131))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_Slave_MODF_Strobe_rstpot_renamed_132))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_renamed_163))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_8_rstpot_renamed_198))
                (portRef S (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv4_renamed_281))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0439_inv5_F))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Serial_Din11))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT211))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT11_renamed_28))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0439_inv1_renamed_30))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_Mst_N_Slv_OR_104_o1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_3))
                (portRef I3
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_290_o1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1_SW1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_rstpot_renamed_114))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_DTR_underrun_rstpot_renamed_120))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_rstpot_renamed_225))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_spisel_d1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/spisel_d1")
              (joined
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT211))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22_SW0))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31_SW0))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61_SW0))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41_SW0))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51_SW0))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_spisel_d1_renamed_139))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv4_F))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0395_inv1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_26_1_renamed_19))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT12))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0439_inv3_renamed_66))
                (portRef I2
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_290_o1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_7_rstpot_renamed_192))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_8_rstpot_renamed_198))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_DTR_underrun "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/DTR_underrun")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_DTR_underrun_renamed_59))
                (portRef I0
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_dtr_underrun_d1_rstpot_renamed_208))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_DTR_underrun_rstpot_renamed_120))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_3_rstpot_renamed_194))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d2 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_pulse_d2")
              (joined
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_3_1))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_3_1))
                (portRef I3
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_next_Data_Exists_renamed_31))
                (portRef I5
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_next_Data_Exists_renamed_32))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_0_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_1_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_2_1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_Mst_N_Slv_OR_110_o1_SW0))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_valid_Write1))
                (portRef I0
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_drr_Overrun_i_SPIXfer_done_AND_75_o1))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d2_renamed_140))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_2_1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_1_1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_0_1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_MODF_strobe "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/MODF_strobe")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_MODF_strobe_renamed_8))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_master_tri_state_en_control1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_modf_rstpot_renamed_121))
                (portRef I2
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_0__Bus2IP_Data_31__MUX_274_o11))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Slave_MODF_strobe "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Slave_MODF_strobe")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Slave_MODF_strobe_renamed_7))
                (portRef I2
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_1__Bus2IP_Data_30__MUX_276_o11))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_7_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int<7>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_7))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_7__SRL16E_I))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_6_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int<6>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_6))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_6__SRL16E_I))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_5_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int<5>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_5))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_5__SRL16E_I))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_4_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int<4>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_4))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_4__SRL16E_I))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_3_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int<3>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_3))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_3__SRL16E_I))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_2_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int<2>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_2))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_2__SRL16E_I))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_1_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int<1>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_1))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_1__SRL16E_I))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_0_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int<0>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_0))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_0__SRL16E_I))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_modf "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/modf")
              (joined
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_En_Mst_N_Slv_AND_196_o1_renamed_12))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_master_tri_state_en_control1))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_modf_renamed_58))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_modf_rstpot_renamed_121))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_En_Mst_N_Slv_AND_196_o1_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_27_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_rstpot_renamed_114))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_9_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int<9>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_9))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_0_rstpot_renamed_280))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_2_renamed_20))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_9_rstpot_renamed_242))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_8_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int<8>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_8))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_1_rstpot_renamed_279))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_2_renamed_21))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_8_rstpot_renamed_241))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_7_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int<7>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_7))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_2_rstpot_renamed_278))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_2_renamed_22))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_7_rstpot_renamed_240))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_6_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int<6>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_6))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_3_rstpot_renamed_277))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_2_renamed_23))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_6_rstpot_renamed_239))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_5_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int<5>")
              (joined
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_27_1))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_5))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_4_rstpot_renamed_276))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_5_rstpot_renamed_238))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_4_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int<4>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_4))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_5_rstpot_renamed_275))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_26_1_renamed_19))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_4_rstpot_renamed_237))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_3_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int<3>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_3))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_6_rstpot_renamed_274))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_25__SW0_SW0))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_3_rstpot_renamed_236))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_2_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int<2>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_2))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_7_rstpot_renamed_273))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_24__SW0_SW0))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_2_rstpot_renamed_235))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_1_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int<1>")
              (joined
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_23__))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_8_rstpot_renamed_272))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_1_rstpot_renamed_234))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_0_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int<0>")
              (joined
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_22_1))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_0))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_9_rstpot_renamed_271))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_0_rstpot_renamed_233))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_control_bit_7_8_int_1_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/control_bit_7_8_int<1>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_CONTROL_REG_78_GENERATE_8__SPI_TRISTATE_CONTROL_I))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_slave_tri_state_en_control1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_master_tri_state_en_control1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_control_bit_7_8_int_0_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/control_bit_7_8_int<0>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_CONTROL_REG_78_GENERATE_7__SPI_TRISTATE_CONTROL_I))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_slave_tri_state_en_control1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_master_tri_state_en_control1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_9 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_9")
              (joined
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT11_renamed_28))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_serial_dout_int_rstpot1_renamed_119))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_9_renamed_164))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_9_rstpot_renamed_226))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Serial_Din11))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_3))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_8 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_8")
              (joined
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mst_N_Slv_Allow_Slave_MODF_Strobe_AND_201_o1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_Mst_N_Slv_OR_110_o1_SW0))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_Slave_MODF_Strobe_rstpot_renamed_132))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_8_renamed_162))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_8_rstpot_renamed_224))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_En_Mst_N_Slv_AND_196_o1_renamed_12))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_3))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_DTR_underrun_rstpot_renamed_120))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_En_Mst_N_Slv_AND_196_o1_1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_6 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_6")
              (joined
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv11))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_sck_o_in11))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT121))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT111))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT221))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT211))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT321))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT311))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT421))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT411))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_3))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_6_renamed_166))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_6_rstpot_renamed_228))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv31))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0439_inv3_renamed_66))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_5 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_5")
              (joined
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv11))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_27_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT121))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT111))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT221))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT211))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT321))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT311))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT421))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT411))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_5_renamed_165))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_5_rstpot_renamed_227))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv31))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0439_inv3_renamed_66))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_2 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_2")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_2_renamed_161))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_9_rstpot_renamed_271))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_8_rstpot_renamed_272))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_7_rstpot_renamed_273))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_6_rstpot_renamed_274))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_5_rstpot_renamed_275))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_4_rstpot_renamed_276))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_3_rstpot_renamed_277))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_2_rstpot_renamed_278))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_1_rstpot_renamed_279))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_0_rstpot_renamed_280))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_24__))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_2_rstpot_renamed_244))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_1")
              (joined
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_23__))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_1_renamed_159))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_rstpot_renamed_114))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_1_rstpot_renamed_243))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_0")
              (joined
                (portRef I0
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT12_renamed_13))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT81))
                (portRef I0
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT22_renamed_14))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT71))
                (portRef I0
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT32_renamed_15))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT61))
                (portRef I0
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT42_renamed_16))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT51))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Serial_Dout_Serial_Dout_MUX_237_o11_SW0))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_22_1))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_0_renamed_160))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_0_rstpot_renamed_223))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT82))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_3 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_3")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_3_renamed_5))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_25__))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_reset_RcFIFO_ptr_int1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_4 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_4")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_4_renamed_4))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_reset_TxFIFO_ptr_int1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_26_1_renamed_19))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_RdAck "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Intr2Bus_RdAck")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_RdAck_renamed_52))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rd_done1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_int_SW2))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_WrAck "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Intr2Bus_WrAck")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_WrAck_renamed_51))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_int_SW1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_int_SW2))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_reset2ip_reset_int "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/reset2ip_reset_int")
              (joined
                (portRef R (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_CONTROL_REG_78_GENERATE_7__SPI_TRISTATE_CONTROL_I))
                (portRef R (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_CONTROL_REG_78_GENERATE_8__SPI_TRISTATE_CONTROL_I))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_Reset2IP_Reset1_renamed_11))
                (portRef S (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Serial_Dout_renamed_101))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_WrAck_rstpot_renamed_102))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_RdAck_rstpot_renamed_103))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_rstpot_renamed_114))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_7_rstpot_renamed_192))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_6_rstpot_renamed_193))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_3_rstpot_renamed_194))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_4_rstpot_renamed_195))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_2_rstpot_renamed_196))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_2_rstpot_renamed_197))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_8_rstpot_renamed_198))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_0_rstpot_renamed_223))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_8_rstpot_renamed_224))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_rstpot_renamed_225))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_9_rstpot_renamed_226))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_5_rstpot_renamed_227))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_6_rstpot_renamed_228))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_1_rstpot_renamed_229))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_0_rstpot_renamed_233))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_1_rstpot_renamed_234))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_2_rstpot_renamed_235))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_3_rstpot_renamed_236))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_4_rstpot_renamed_237))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_5_rstpot_renamed_238))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_6_rstpot_renamed_239))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_7_rstpot_renamed_240))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_8_rstpot_renamed_241))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_9_rstpot_renamed_242))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_1_rstpot_renamed_243))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_2_rstpot_renamed_244))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_wrack_ff_chain "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/wrack_ff_chain")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_wrack_ff_chain1))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_FF_WRACK))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/sw_rst_cond_d1")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1_renamed_49))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot_renamed_125))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_wrack "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/wrack")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_FF_WRACK))
                (portRef I2 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_int_SW2))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_flop_q_chain_8_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/flop_q_chain<8>")
              (joined
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_wrack_ff_chain1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_Reset2IP_Reset1_renamed_11))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_7__RST_FLOPS))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_SPISEL_sync_OR_129_o1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_serial_dout_int_rstpot1_renamed_119))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_modf_rstpot_renamed_121))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_bits34_Reset1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_MODF_Strobe_rstpot_renamed_122))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_reset_RcFIFO_ptr_int1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_reset_TxFIFO_ptr_int1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_transfer_start_OR_116_o1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d1_rstpot_renamed_128))
                (portRef I2
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Receive_ip2bus_error_rstpot_renamed_130))
                (portRef I4
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_drr_Overrun_i_SPIXfer_done_AND_75_o1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_O_rstpot_renamed_131))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_Slave_MODF_Strobe_rstpot_renamed_132))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_Reset2IP_Reset1_1))
                (portRef I2
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_data_Exists_RcFIFO_int_d1_rstpot_renamed_199))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d2_rstpot_renamed_200))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d1_rstpot_renamed_201))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_spisel_d1_rstpot_renamed_202))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d2_rstpot_renamed_203))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_d1_rstpot_renamed_204))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_d1_rstpot_renamed_205))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_i_d1_rstpot_renamed_206))
                (portRef I2
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Occpncy_MSB_d1_rstpot_renamed_207))
                (portRef I2
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_dtr_underrun_d1_rstpot_renamed_208))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_0_rstpot_renamed_209))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_1_rstpot_renamed_210))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_2_rstpot_renamed_211))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_3_rstpot_renamed_212))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_4_rstpot_renamed_213))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_5_rstpot_renamed_214))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_6_rstpot_renamed_215))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_0_rstpot_renamed_216))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_1_rstpot_renamed_217))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_2_rstpot_renamed_218))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_3_rstpot_renamed_219))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_4_rstpot_renamed_220))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_5_rstpot_renamed_221))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_6_rstpot_renamed_222))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_7_rstpot_renamed_230))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_7_rstpot_renamed_231))
                (portRef I2
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_rc_FIFO_Full_d1_rstpot_renamed_232))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_1_rstpot_renamed_245))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_0_rstpot_renamed_246))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_7_rstpot_renamed_247))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_6_rstpot_renamed_248))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_5_rstpot_renamed_249))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_4_rstpot_renamed_250))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_3_rstpot_renamed_251))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_2_rstpot_renamed_252))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_1_rstpot_renamed_253))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_0_rstpot_renamed_254))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_rstpot1_renamed_255))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_d1_rstpot_renamed_256))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_4_rstpot_renamed_259))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_3_rstpot_renamed_262))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_rstpot_renamed_268))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_Asserted_1dly_rstpot_renamed_269))
                (portRef I1
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Empty_d1_rstpot_renamed_270))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_9_rstpot_renamed_271))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_8_rstpot_renamed_272))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_7_rstpot_renamed_273))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_6_rstpot_renamed_274))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_5_rstpot_renamed_275))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_4_rstpot_renamed_276))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_3_rstpot_renamed_277))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_2_rstpot_renamed_278))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_1_rstpot_renamed_279))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_0_rstpot_renamed_280))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_Mst_N_Slv_OR_104_o1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW0))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW2))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14_SW1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7_SW1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7_SW2))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_rstpot_renamed_111))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1_SW1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_rstpot_renamed_115))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_rstpot_renamed_116))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_rstpot_renamed_117))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_rdack_d1_rstpot_renamed_257))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack_d1_rstpot_renamed_258))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_d1_rstpot_renamed_260))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_d1_rstpot_renamed_261))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_8_rstpot_renamed_263))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_d1_rstpot_renamed_264))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_5_rstpot_renamed_265))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_1_rstpot_renamed_266))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_0_rstpot_renamed_267))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_flop_q_chain_7_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/flop_q_chain<7>")
              (joined
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_wrack_ff_chain1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_7__RST_FLOPS_glue_set_renamed_35))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_6__RST_FLOPS))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_flop_q_chain_6_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/flop_q_chain<6>")
              (joined
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_6__RST_FLOPS_glue_set_renamed_36))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_5__RST_FLOPS))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_flop_q_chain_5_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/flop_q_chain<5>")
              (joined
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_5__RST_FLOPS_glue_set_renamed_37))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_4__RST_FLOPS))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_flop_q_chain_4_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/flop_q_chain<4>")
              (joined
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_4__RST_FLOPS_glue_set_renamed_38))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_3__RST_FLOPS))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_flop_q_chain_3_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/flop_q_chain<3>")
              (joined
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_3__RST_FLOPS_glue_set_renamed_39))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_2__RST_FLOPS))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_flop_q_chain_2_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/flop_q_chain<2>")
              (joined
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_2__RST_FLOPS_glue_set_renamed_40))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_1__RST_FLOPS))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_flop_q_chain_1_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/flop_q_chain<1>")
              (joined
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_1__RST_FLOPS_glue_set_renamed_41))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_0__RST_FLOPS))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_290_o "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg[8]_Bus2IP_Data[23]_MUX_290_o")
              (joined
                (portRef O
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_290_o1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_8_rstpot_renamed_263))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_5__Bus2IP_Data_26__MUX_284_o "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg[5]_Bus2IP_Data[26]_MUX_284_o")
              (joined
                (portRef O
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_5__Bus2IP_Data_26__MUX_284_o11))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_5_rstpot_renamed_265))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_1__Bus2IP_Data_30__MUX_276_o "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg[1]_Bus2IP_Data[30]_MUX_276_o")
              (joined
                (portRef O
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_1__Bus2IP_Data_30__MUX_276_o11))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_1_rstpot_renamed_266))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_0__Bus2IP_Data_31__MUX_274_o "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg[0]_Bus2IP_Data[31]_MUX_274_o")
              (joined
                (portRef O
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_0__Bus2IP_Data_31__MUX_274_o11))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_0_rstpot_renamed_267))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_rdack "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_rdack")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_rdack11))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_rdack_d1_rstpot_renamed_257))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_WrCE_8__interrupt_wrce_strb_AND_212_o "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Interrupt_WrCE[8]_interrupt_wrce_strb_AND_212_o")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_WrCE_8__interrupt_wrce_strb_AND_212_o1))
                (portRef I5
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_290_o1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_7_rstpot_renamed_192))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_6_rstpot_renamed_193))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_3_rstpot_renamed_194))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_4_rstpot_renamed_195))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_2_rstpot_renamed_196))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_wrack")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack_d1_rstpot_renamed_258))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_RdCE_10__column_sel_0__AND_245_o "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Interrupt_RdCE[10]_column_sel[0]_AND_245_o")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_RdCE_10__column_sel_0__AND_245_o1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_25__SW0_SW0))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_24__SW0_SW0))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_RdCE_8__column_sel_0__AND_244_o "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Interrupt_RdCE[8]_column_sel[0]_AND_244_o")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_RdCE_8__column_sel_0__AND_244_o1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_27_4))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_26_4))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_25__SW0_SW0))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_24__SW0_SW0))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_WrCE_10__column_sel_0__AND_243_o "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Interrupt_WrCE[10]_column_sel[0]_AND_243_o")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_WrCE_10__column_sel_0__AND_243_o1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_7_rstpot_renamed_247))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_6_rstpot_renamed_248))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_5_rstpot_renamed_249))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_4_rstpot_renamed_250))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_3_rstpot_renamed_251))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_2_rstpot_renamed_252))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_1_rstpot_renamed_253))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_0_rstpot_renamed_254))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_8_rstpot_renamed_198))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ipif_glbl_irpt_enable_reg")
              (joined
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt4))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_read_data41))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_rstpot_renamed_123))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_renamed_149))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_8_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg<8>")
              (joined
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt1_renamed_26))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_23__SW1))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_8))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_8_rstpot_renamed_198))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_7_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg<7>")
              (joined
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt1_renamed_26))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_7))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_7_rstpot_renamed_247))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_24__SW0_SW0))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_6_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg<6>")
              (joined
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt1_renamed_26))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_6))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_6_rstpot_renamed_248))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_25__SW0_SW0))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_5_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg<5>")
              (joined
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt2_renamed_27))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_26_3))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_5))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_5_rstpot_renamed_249))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_4_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg<4>")
              (joined
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt2_renamed_27))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_27_3))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_4))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_4_rstpot_renamed_250))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_3_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg<3>")
              (joined
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt2_renamed_27))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_3))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_3_rstpot_renamed_251))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_1_renamed_109))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_2_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg<2>")
              (joined
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt3))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_1_renamed_108))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_2))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_2_rstpot_renamed_252))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_1_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg<1>")
              (joined
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt3))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_1_rstpot_renamed_253))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_1_renamed_107))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_0_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg<0>")
              (joined
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt3))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_1_renamed_106))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_0))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_0_rstpot_renamed_254))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack_d1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_wrack_d1")
              (joined
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_WrAck_rstpot_renamed_102))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack_d1_renamed_151))
                (portRef I4
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_5__Bus2IP_Data_26__MUX_284_o11))
                (portRef I4
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_1__Bus2IP_Data_30__MUX_276_o11))
                (portRef I4
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_0__Bus2IP_Data_31__MUX_274_o11))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_WrCE_8__interrupt_wrce_strb_AND_212_o1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_8 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_8")
              (joined
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt1_renamed_26))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_23__SW1))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_8_renamed_191))
                (portRef I1
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_290_o1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_7 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_7")
              (joined
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt1_renamed_26))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_7_renamed_187))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_7_rstpot_renamed_192))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_24__SW0_SW0))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_6 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_6")
              (joined
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt1_renamed_26))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_6_renamed_188))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_25__SW0_SW0))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_6_rstpot_renamed_193))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_5 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_5")
              (joined
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt2_renamed_27))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_5_renamed_168))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_26_4))
                (portRef I3
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_5__Bus2IP_Data_26__MUX_284_o11))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_4 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_4")
              (joined
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt2_renamed_27))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_4_renamed_190))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_27_4))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_4_rstpot_renamed_195))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_3 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_3")
              (joined
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt2_renamed_27))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_3_renamed_189))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_1_renamed_109))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_3_rstpot_renamed_194))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_2 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_2")
              (joined
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt3))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_1_renamed_108))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_2_renamed_186))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_2_rstpot_renamed_196))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_1")
              (joined
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt3))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_1_renamed_169))
                (portRef I3
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_1__Bus2IP_Data_30__MUX_276_o11))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_1_renamed_107))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_0 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_0")
              (joined
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt3))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_1_renamed_106))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_0_renamed_170))
                (portRef I3
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_0__Bus2IP_Data_31__MUX_274_o11))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_rdack_d1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_rdack_d1")
              (joined
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_RdAck_rstpot_renamed_103))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_rdack_d1_renamed_150))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_Wr_ce_reduce_ack_gen_Bus2IP_Control_Reg_WrCE_AND_111_o "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/Wr_ce_reduce_ack_gen_Bus2IP_Control_Reg_WrCE_AND_111_o")
              (joined
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_3_renamed_5))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_4_renamed_4))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_Wr_ce_reduce_ack_gen_Bus2IP_Control_Reg_WrCE_AND_111_o1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_bits34_Reset "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_bits34_Reset")
              (joined
                (portRef R (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_3_renamed_5))
                (portRef R (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_4_renamed_4))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_bits34_Reset1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT21 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Count[4]_Count[4]_mux_24_OUT21")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT211))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT41))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT51))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_2_rstpot_renamed_197))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv3 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0372_inv3")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv31))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv4_F))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0395_inv1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_En_Mst_N_Slv_AND_196_o "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPI_En_Mst_N_Slv_AND_196_o")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_En_Mst_N_Slv_AND_196_o1_renamed_12))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22_SW0))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31_SW0))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61_SW0))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41_SW0))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51_SW0))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv4_F))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0439_inv5_F))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0395_inv1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT12))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW0))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW2))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14_SW1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22_SW1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31_SW1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61_SW1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41_SW1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51_SW1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7_SW1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7_SW2))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0372_inv1")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv11))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1_renamed_113))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv2 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0372_inv2")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv21))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0408_inv1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv4_G))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1_renamed_113))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT21 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT21")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT211))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW0))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW2))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14_SW1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22_SW1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31_SW1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61_SW1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41_SW1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51_SW1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7_SW1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7_SW2))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT12 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT12")
              (joined
                (portRef I1
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT12_renamed_13))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT81))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT121))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT11 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT11")
              (joined
                (portRef I2
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT12_renamed_13))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT81))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT111))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT22 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT22")
              (joined
                (portRef I1
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT22_renamed_14))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT71))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT221))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT21 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT21")
              (joined
                (portRef I2
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT22_renamed_14))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT71))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT211))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT32 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT32")
              (joined
                (portRef I1
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT32_renamed_15))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT61))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT321))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT31 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT31")
              (joined
                (portRef I2
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT32_renamed_15))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT61))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT311))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT42 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT42")
              (joined
                (portRef I1
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT42_renamed_16))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT51))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT421))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT41 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT41")
              (joined
                (portRef I2
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT42_renamed_16))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT51))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT411))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n03321 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n03321")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_MODF_strobe_renamed_8))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0332111))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count3 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mcount_Ratio_Count3")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_0))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count31))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count2 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mcount_Ratio_Count2")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_1))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count21))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mcount_Ratio_Count1")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_2))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count_xor_1_11))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mcount_Ratio_Count")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_3))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count_xor_0_11_INV_0))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0395_inv "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0395_inv")
              (joined
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_7))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_6))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_5))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_4))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_3))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_2))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_1))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_0))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0395_inv1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0439_inv "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0439_inv")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0439_inv5))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Serial_Dout_rstpot_renamed_112))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0408_inv "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0408_inv")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0408_inv1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_1_rstpot_renamed_245))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_0_rstpot_renamed_246))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_4_rstpot_renamed_259))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_3_rstpot_renamed_262))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_2_rstpot_renamed_197))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0372_inv")
              (joined
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_7))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_6))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_5))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_4))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_3))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_2))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_1))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_0))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv4_renamed_281))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_slave_tri_state_en_control "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/slave_tri_state_en_control")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_V))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_slave_tri_state_en_control1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_master_tri_state_en_control "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/master_tri_state_en_control")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_II))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_III))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_IV))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_master_tri_state_en_control1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mst_N_Slv_Allow_Slave_MODF_Strobe_AND_201_o "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mst_N_Slv_Allow_Slave_MODF_Strobe_AND_201_o")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Slave_MODF_strobe_renamed_7))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mst_N_Slv_Allow_Slave_MODF_Strobe_AND_201_o1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_fe1_transfer_start_AND_181_o "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_fe1_transfer_start_AND_181_o")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_fe1_transfer_start_AND_181_o1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_0_rstpot_renamed_209))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_1_rstpot_renamed_210))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_2_rstpot_renamed_211))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_3_rstpot_renamed_212))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_4_rstpot_renamed_213))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_5_rstpot_renamed_214))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_6_rstpot_renamed_215))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_7_rstpot_renamed_230))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_rising_edge_transfer_start_AND_179_o "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_rising_edge_transfer_start_AND_179_o")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_rising_edge_transfer_start_AND_179_o1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_0_rstpot_renamed_216))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_1_rstpot_renamed_217))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_2_rstpot_renamed_218))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_3_rstpot_renamed_219))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_4_rstpot_renamed_220))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_5_rstpot_renamed_221))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_6_rstpot_renamed_222))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_7_rstpot_renamed_231))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_4__Count_4__mux_24_OUT_0__ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count[4]_Count[4]_mux_24_OUT<0>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT11))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_0_rstpot_renamed_246))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_4__Count_4__mux_24_OUT_1__ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count[4]_Count[4]_mux_24_OUT<1>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT21_renamed_127))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_1_rstpot_renamed_245))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_4__Count_4__mux_24_OUT_3__ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count[4]_Count[4]_mux_24_OUT<3>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT41))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_3_rstpot_renamed_262))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_4__Count_4__mux_24_OUT_4__ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count[4]_Count[4]_mux_24_OUT<4>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT51))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_4_rstpot_renamed_259))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Serial_Din "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Serial_Din")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_7))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Serial_Din11))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_7_rstpot_renamed_230))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_7_rstpot_renamed_231))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT12))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT_0_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT<0>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_7))
                (portRef O
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT12_renamed_13))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT_1_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT<1>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_6))
                (portRef O
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT22_renamed_14))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT_2_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT<2>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_5))
                (portRef O
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT32_renamed_15))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT_3_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT<3>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_4))
                (portRef O
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT42_renamed_16))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT_4_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT<4>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_3))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT51))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT_5_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT<5>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_2))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT61))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT_6_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT<6>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_1))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT71))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT_7_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT<7>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_0))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT81))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_Mst_N_Slv_OR_104_o "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Reset_Mst_N_Slv_OR_104_o")
              (joined
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0395_inv1))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_Mst_N_Slv_OR_104_o1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_in "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_o_in")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_sck_o_in11))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_O_rstpot_renamed_131))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_0__GND_49_o_mux_52_OUT_0_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg[0]_GND_49_o_mux_52_OUT<0>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_7))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_0__GND_49_o_mux_52_OUT_1_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg[0]_GND_49_o_mux_52_OUT<1>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_6))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_0__GND_49_o_mux_52_OUT_2_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg[0]_GND_49_o_mux_52_OUT<2>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_5))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_0__GND_49_o_mux_52_OUT_3_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg[0]_GND_49_o_mux_52_OUT<3>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_4))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_0__GND_49_o_mux_52_OUT_4_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg[0]_GND_49_o_mux_52_OUT<4>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_3))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_0__GND_49_o_mux_52_OUT_5_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg[0]_GND_49_o_mux_52_OUT<5>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_2))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_0__GND_49_o_mux_52_OUT_6_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg[0]_GND_49_o_mux_52_OUT<6>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_1))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_0__GND_49_o_mux_52_OUT_7_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg[0]_GND_49_o_mux_52_OUT<7>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_0))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT82))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_SPISEL_sync_OR_129_o "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Reset_SPISEL_sync_OR_129_o")
              (joined
                (portRef R (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_MODF_strobe_renamed_8))
                (portRef R (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Slave_MODF_strobe_renamed_7))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_SPISEL_sync_OR_129_o1))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_DTR_underrun_rstpot_renamed_120))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_transfer_start_OR_116_o "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Reset_transfer_start_OR_116_o")
              (joined
                (portRef R (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_d1_renamed_6))
                (portRef S (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_3))
                (portRef S (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_2))
                (portRef S (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_1))
                (portRef S (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_0))
                (portRef R (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_renamed_42))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_transfer_start_OR_116_o1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_o_int")
              (joined
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_sck_o_in11))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_renamed_63))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d1_rstpot_renamed_201))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1_renamed_113))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int")
              (joined
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_Mst_N_Slv_OR_110_o1_SW0))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d1_rstpot_renamed_128))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_renamed_148))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_d1_rstpot_renamed_204))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_rstpot_renamed_268))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_0_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110<0>")
              (joined
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT111))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_0))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_0_rstpot_renamed_209))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_7_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110<7>")
              (joined
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT121))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_7))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_6_rstpot_renamed_215))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_7_rstpot_renamed_230))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_6_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110<6>")
              (joined
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT221))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_6))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_5_rstpot_renamed_214))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_6_rstpot_renamed_215))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_5_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110<5>")
              (joined
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT321))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_5))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_4_rstpot_renamed_213))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_5_rstpot_renamed_214))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_4_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110<4>")
              (joined
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT421))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_4))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_3_rstpot_renamed_212))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_4_rstpot_renamed_213))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_3_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110<3>")
              (joined
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT411))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_3))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_2_rstpot_renamed_211))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_3_rstpot_renamed_212))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_2_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110<2>")
              (joined
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT311))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_2))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_1_rstpot_renamed_210))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_2_rstpot_renamed_211))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_1_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110<1>")
              (joined
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT211))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_0_rstpot_renamed_209))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_1_rstpot_renamed_210))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_0_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011<0>")
              (joined
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT111))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_0))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_0_rstpot_renamed_216))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_7_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011<7>")
              (joined
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT121))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_7))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_6_rstpot_renamed_222))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_7_rstpot_renamed_231))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_6_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011<6>")
              (joined
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT221))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_6))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_5_rstpot_renamed_221))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_6_rstpot_renamed_222))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_5_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011<5>")
              (joined
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT321))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_5))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_4_rstpot_renamed_220))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_5_rstpot_renamed_221))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_4_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011<4>")
              (joined
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT421))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_4))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_3_rstpot_renamed_219))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_4_rstpot_renamed_220))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_3_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011<3>")
              (joined
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT411))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_3))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_2_rstpot_renamed_218))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_3_rstpot_renamed_219))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_2_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011<2>")
              (joined
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT311))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_2))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_1_rstpot_renamed_217))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_2_rstpot_renamed_218))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_1_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011<1>")
              (joined
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT211))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_0_rstpot_renamed_216))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_1_rstpot_renamed_217))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_1_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count<1>")
              (joined
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT21_renamed_127))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_1_rstpot_renamed_245))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT41))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT51))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_2_rstpot_renamed_197))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_2_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count<2>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_2))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT41))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT51))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_2_rstpot_renamed_197))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_3_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count<3>")
              (joined
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT51))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_3))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_3_rstpot_renamed_262))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT41))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_0_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count<0>")
              (joined
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT51))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv1_renamed_29))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT11))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT21_renamed_127))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_0))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_0_rstpot_renamed_246))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT41))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0439_inv1_renamed_30))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_2_rstpot_renamed_197))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_4_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count<4>")
              (joined
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT211))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_sck_o_in11))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0439_inv1_renamed_30))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22_SW0))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31_SW0))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61_SW0))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41_SW0))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51_SW0))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT11))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT21_renamed_127))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_4))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_4_rstpot_renamed_259))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_rstpot_renamed_268))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv4_G))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0439_inv5_F))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT211))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT11_renamed_28))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_trigger")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_d1_renamed_6))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_renamed_42))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_rstpot_renamed_118))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv21))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_serial_dout_int "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/serial_dout_int")
              (joined
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Serial_Din11))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_serial_dout_int_renamed_62))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT11_renamed_28))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_0_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s<0>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_0))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT111))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_1_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s<1>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_1))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_0))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT211))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_2_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s<2>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_2))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_1))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT311))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_3_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s<3>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_3))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_2))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT411))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_4_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s<4>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_4))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_3))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT421))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_5_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s<5>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_5))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_4))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT321))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_6_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s<6>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_6))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_5))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT221))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_7_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s<7>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_7))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_6))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT121))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_0_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg<0>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_0))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Serial_Dout_rstpot_renamed_112))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_7_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg<7>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_7))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22_SW0))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22_SW1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_6_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg<6>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_6))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31_SW0))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31_SW1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_5_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg<5>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_5))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41_SW0))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41_SW1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_4_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg<4>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_4))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51_SW0))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51_SW1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_3_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg<3>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_3))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61_SW0))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61_SW1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_2_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg<2>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_2))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7_SW1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7_SW2))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_1_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg<1>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW2))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_Slave_MODF_Strobe "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Allow_Slave_MODF_Strobe")
              (joined
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mst_N_Slv_Allow_Slave_MODF_Strobe_AND_201_o1))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_Slave_MODF_Strobe_renamed_60))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_Slave_MODF_Strobe_rstpot_renamed_132))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_MODF_Strobe "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Allow_MODF_Strobe")
              (joined
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0332111))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_MODF_Strobe_renamed_61))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_MODF_Strobe_rstpot_renamed_122))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_3_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count<3>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_3))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count21))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count31))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count_xor_1_11))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_rstpot_renamed_118))
                (portRef I (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count_xor_0_11_INV_0))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_2_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count<2>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_2))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count21))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count31))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count_xor_1_11))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_rstpot_renamed_118))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_1_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count<1>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count21))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count31))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_rstpot_renamed_118))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_0_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count<0>")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_0))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count31))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_rstpot_renamed_118))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_Asserted_1dly "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_Asserted_1dly")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_Asserted_1dly_renamed_137))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_En_Mst_N_Slv_AND_196_o1_renamed_12))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_En_Mst_N_Slv_AND_196_o1_1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d2 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_d2")
              (joined
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_fe1_transfer_start_AND_181_o1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_rising_edge_transfer_start_AND_179_o1))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d2_renamed_136))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_d1")
              (joined
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_fe1_transfer_start_AND_181_o1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_rising_edge_transfer_start_AND_179_o1))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d1_renamed_138))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d2_rstpot_renamed_200))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_d1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_trigger_d1")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_d1_renamed_6))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv21))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_pulse_d1")
              (joined
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_7))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_6))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_5))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_4))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_3))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_2))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_1))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_0))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d1_renamed_54))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_Mst_N_Slv_OR_110_o1_SW0))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d2_rstpot_renamed_203))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_DTR_underrun_rstpot_renamed_120))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_d1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_d1")
              (joined
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_Mst_N_Slv_OR_110_o1_SW0))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d1_rstpot_renamed_128))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_d1_renamed_141))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_d1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start_d1")
              (joined
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_sck_o_in11))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1_renamed_113))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_d1_renamed_142))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_rstpot_renamed_268))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_Asserted_1dly_rstpot_renamed_269))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_En_Mst_N_Slv_AND_196_o1_renamed_12))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_En_Mst_N_Slv_AND_196_o1_1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start")
              (joined
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0408_inv1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_sck_o_in11))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_fe1_transfer_start_AND_181_o1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_rising_edge_transfer_start_AND_179_o1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv1_renamed_29))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_renamed_55))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_transfer_start_OR_116_o1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT11))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT21_renamed_127))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_d1_rstpot_renamed_205))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_rstpot_renamed_268))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_Asserted_1dly_rstpot_renamed_269))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_9_rstpot_renamed_271))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_8_rstpot_renamed_272))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_7_rstpot_renamed_273))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_6_rstpot_renamed_274))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_5_rstpot_renamed_275))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_4_rstpot_renamed_276))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_3_rstpot_renamed_277))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_2_rstpot_renamed_278))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_1_rstpot_renamed_279))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_0_rstpot_renamed_280))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv4_F))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT211))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0395_inv1))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0439_inv1_renamed_30))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0439_inv3_renamed_66))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1_renamed_113))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_i_d1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_i_d1")
              (joined
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0408_inv1))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_i_d1_renamed_143))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv31))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0439_inv3_renamed_66))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_miso_i_sync "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/miso_i_sync")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_OTHER_RATIO_GENERATE_MISO_I_REG))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Serial_Din11))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT11_renamed_28))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_mosi_i_sync "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/mosi_i_sync")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_OTHER_RATIO_GENERATE_MOSI_I_REG))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Serial_Din11))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_I_sync "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SCK_I_sync")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_I_REG))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0408_inv1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0439_inv3_renamed_66))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_i_d1_rstpot_renamed_206))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv31))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPISEL_sync "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPISEL_sync")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPISEL_REG))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0332111))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0408_inv1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mst_N_Slv_Allow_Slave_MODF_Strobe_AND_201_o1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_slave_tri_state_en_control1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22_SW0))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31_SW0))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61_SW0))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41_SW0))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51_SW0))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_MODF_Strobe_rstpot_renamed_122))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT11))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT21_renamed_127))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_Slave_MODF_Strobe_rstpot_renamed_132))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_spisel_d1_rstpot_renamed_202))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv4_F))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0439_inv5_F))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT211))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT211))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT12))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_SPISEL_sync_OR_129_o1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_Mst_N_Slv_OR_104_o1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_7_rstpot_renamed_192))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_sum_A_3_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/sum_A<3>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_3__FDRE_I))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_3__XORCY_I))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_sum_A_2_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/sum_A<2>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_2__FDRE_I))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_2__XORCY_I))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_sum_A_1_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/sum_A<1>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_1__FDRE_I))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_1__XORCY_I))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_3_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/hsum_A<3>")
              (joined
                (portRef S
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_3__MUXCY_L_I))
                (portRef LI
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_3__XORCY_I))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_3_1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_2_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/hsum_A<2>")
              (joined
                (portRef S
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_2__MUXCY_L_I))
                (portRef LI
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_2__XORCY_I))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_2_1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_1_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/hsum_A<1>")
              (joined
                (portRef S
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_1__MUXCY_L_I))
                (portRef LI
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_1__XORCY_I))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_1_1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_0_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/hsum_A<0>")
              (joined
                (portRef S
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_0__MUXCY_L_I))
                (portRef LI
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_0__XORCY_I))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_0_1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_sum_A_0_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/sum_A<0>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_0__FDRE_I))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_0__XORCY_I))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_next_Data_Exists "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/next_Data_Exists")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Data_Exists_DFF))
                (portRef O
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_next_Data_Exists_renamed_31))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_addr_cy_3_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/addr_cy<3>")
              (joined
                (portRef LO
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_2__MUXCY_L_I))
                (portRef CI
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_3__MUXCY_L_I))
                (portRef CI
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_3__XORCY_I))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_addr_cy_2_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/addr_cy<2>")
              (joined
                (portRef LO
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_1__MUXCY_L_I))
                (portRef CI
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_2__MUXCY_L_I))
                (portRef CI
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_2__XORCY_I))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_addr_cy_1_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/addr_cy<1>")
              (joined
                (portRef LO
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_0__MUXCY_L_I))
                (portRef CI
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_1__MUXCY_L_I))
                (portRef CI
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_1__XORCY_I))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_valid_Write "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/valid_Write")
              (joined
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef CI
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_0__MUXCY_L_I))
                (portRef CI
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_0__XORCY_I))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_valid_Write1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_sum_A_3_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/sum_A<3>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_3__FDRE_I))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_3__XORCY_I))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_sum_A_2_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/sum_A<2>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_2__FDRE_I))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_2__XORCY_I))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_sum_A_1_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/sum_A<1>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_1__FDRE_I))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_1__XORCY_I))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_3_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/hsum_A<3>")
              (joined
                (portRef S
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_3__MUXCY_L_I))
                (portRef LI (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_3__XORCY_I))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_3_1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_2_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/hsum_A<2>")
              (joined
                (portRef S
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_2__MUXCY_L_I))
                (portRef LI (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_2__XORCY_I))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_2_1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_1_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/hsum_A<1>")
              (joined
                (portRef S
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_1__MUXCY_L_I))
                (portRef LI (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_1__XORCY_I))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_1_1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_0_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/hsum_A<0>")
              (joined
                (portRef S
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_0__MUXCY_L_I))
                (portRef LI (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_0__XORCY_I))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_0_1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_sum_A_0_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/sum_A<0>")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_0__FDRE_I))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_0__XORCY_I))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_next_Data_Exists "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/next_Data_Exists")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Data_Exists_DFF))
                (portRef O
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_next_Data_Exists_renamed_32))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_addr_cy_3_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/addr_cy<3>")
              (joined
                (portRef LO
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_2__MUXCY_L_I))
                (portRef CI
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_3__MUXCY_L_I))
                (portRef CI (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_3__XORCY_I))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_addr_cy_2_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/addr_cy<2>")
              (joined
                (portRef LO
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_1__MUXCY_L_I))
                (portRef CI
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_2__MUXCY_L_I))
                (portRef CI (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_2__XORCY_I))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_addr_cy_1_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/addr_cy<1>")
              (joined
                (portRef LO
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_0__MUXCY_L_I))
                (portRef CI
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_1__MUXCY_L_I))
                (portRef CI (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_1__XORCY_I))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_valid_Write "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/valid_Write")
              (joined
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef CE (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef CI
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_0__MUXCY_L_I))
                (portRef CI (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_0__XORCY_I))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_valid_Write1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_drr_Overrun_i_SPIXfer_done_AND_75_o "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/drr_Overrun_i_SPIXfer_done_AND_75_o")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_drr_Overrun_i_renamed_9))
                (portRef O
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_drr_Overrun_i_SPIXfer_done_AND_75_o1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Empty_d1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/tx_FIFO_Empty_d1")
              (joined
                (portRef Q
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Empty_d1_renamed_144))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_2_rstpot_renamed_196))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Occpncy_MSB_d1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/tx_FIFO_Occpncy_MSB_d1")
              (joined
                (portRef Q
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Occpncy_MSB_d1_renamed_145))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_6_rstpot_renamed_193))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_dtr_underrun_d1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/dtr_underrun_d1")
              (joined
                (portRef Q
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_dtr_underrun_d1_renamed_146))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_3_rstpot_renamed_194))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_rc_FIFO_Full_d1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/rc_FIFO_Full_d1")
              (joined
                (portRef Q
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_rc_FIFO_Full_d1_renamed_147))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_4_rstpot_renamed_195))
              )
            )
            (net N2
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_SW0))
                (portRef I3 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_renamed_64))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In1 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In1")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In1_renamed_17))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In2 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In2")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In2_renamed_18))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_27_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0172<27>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_27_1))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_27_4))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_27_2 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0172<27>2")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_27_3))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_27_4))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_26_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0172<26>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_26_1_renamed_19))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_26_4))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_26_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0172<26>1")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_27_2_renamed_110))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_27_4))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_26_4))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_26_2 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0172<26>2")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_26_3))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_26_4))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0167<31>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_1_renamed_106))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_4))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0167<31>1")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_2_renamed_20))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_4))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_2 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0167<31>2")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_3))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_31_4))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0167<30>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_1_renamed_107))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_4))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0167<30>1")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_2_renamed_21))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_4))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_2 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0167<30>2")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_3))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_30_4))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0167<29>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_1_renamed_108))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_4))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0167<29>1")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_2_renamed_22))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_4))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_2 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0167<29>2")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_3))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_29_4))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0167<28>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_1_renamed_109))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_4))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0167<28>1")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_2_renamed_23))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_4))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_2 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/_n0167<28>2")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_3))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0167_28_4))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_renamed_0_9_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/intr_controller_wr_ce_or_reduce<9>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_1_renamed_24))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_3))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/intr_controller_wr_ce_or_reduce<9>1")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_2))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_3))
              )
            )
            (net N10
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_wr_ce_or_reduce_core_reg_17__SW0))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_wr_ce_or_reduce_core_reg_17__))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_renamed_1_9_ "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/intr_controller_rd_ce_or_reduce<9>")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_1_renamed_25))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_3))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/intr_controller_rd_ce_or_reduce<9>1")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_2))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_3))
              )
            )
            (net N12
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__SW0))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__F))
              )
            )
            (net N14
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_Error_int_SW0))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_Error_int))
              )
            )
            (net N16
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_int_SW0))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done1))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr1))
              )
            )
            (net N18
              (joined
                (portRef O
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_290_o1_SW0))
                (portRef I4
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_290_o1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ipif_interrupt")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt1_renamed_26))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt4))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ipif_interrupt1")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt2_renamed_27))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt4))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt2 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ipif_interrupt2")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt3))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt4))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT1")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT11_renamed_28))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT12))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT11 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT11")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT12))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv4 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0372_inv4")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv1_renamed_29))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv4_G))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0439_inv1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0439_inv1")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0439_inv1_renamed_30))
                (portRef S (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0439_inv5))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0439_inv3 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0439_inv3")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0439_inv3_renamed_66))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0439_inv5_F))
              )
            )
            (net N22
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_next_Data_Exists_SW0))
                (portRef I1
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_next_Data_Exists_renamed_31))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_2_1))
              )
            )
            (net N24
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_next_Data_Exists_SW0))
                (portRef I4
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_next_Data_Exists_renamed_32))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_glue_set")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_renamed_33))
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set_renamed_65))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_glue_set")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_renamed_34))
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set_renamed_104))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_7__RST_FLOPS_glue_set "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[7].RST_FLOPS_glue_set")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_7__RST_FLOPS_glue_set_renamed_35))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_7__RST_FLOPS))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_6__RST_FLOPS_glue_set "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS_glue_set")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_6__RST_FLOPS_glue_set_renamed_36))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_6__RST_FLOPS))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_5__RST_FLOPS_glue_set "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[5].RST_FLOPS_glue_set")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_5__RST_FLOPS_glue_set_renamed_37))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_5__RST_FLOPS))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_4__RST_FLOPS_glue_set "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[4].RST_FLOPS_glue_set")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_4__RST_FLOPS_glue_set_renamed_38))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_4__RST_FLOPS))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_3__RST_FLOPS_glue_set "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[3].RST_FLOPS_glue_set")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_3__RST_FLOPS_glue_set_renamed_39))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_3__RST_FLOPS))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_2__RST_FLOPS_glue_set "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[2].RST_FLOPS_glue_set")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_2__RST_FLOPS_glue_set_renamed_40))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_2__RST_FLOPS))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_1__RST_FLOPS_glue_set "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[1].RST_FLOPS_glue_set")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_1__RST_FLOPS_glue_set_renamed_41))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_1__RST_FLOPS))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_trig")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_0__RST_FLOPS))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_7__RST_FLOPS_glue_set_renamed_35))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_6__RST_FLOPS_glue_set_renamed_36))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_5__RST_FLOPS_glue_set_renamed_37))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_4__RST_FLOPS_glue_set_renamed_38))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_3__RST_FLOPS_glue_set_renamed_39))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_2__RST_FLOPS_glue_set_renamed_40))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_1__RST_FLOPS_glue_set_renamed_41))
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_renamed_50))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1_rstpot "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_1_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1))
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1_rstpot_renamed_105))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ipif_glbl_irpt_enable_reg_rstpot")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_rstpot_renamed_123))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_rstpot1_renamed_255))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_trigger_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_renamed_42))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_rstpot_renamed_118))
              )
            )
            (net (rename Generic_SPI_bus2ip_reset_int_core_rstpot "Generic_SPI/bus2ip_reset_int_core_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_bus2ip_reset_int_core_renamed_43))
                (portRef D (instanceRef Generic_SPI_bus2ip_reset_int_core_1_renamed_134))
                (portRef D (instanceRef Generic_SPI_bus2ip_reset_int_core_2_renamed_153))
                (portRef O (instanceRef Generic_SPI_bus2ip_reset_int_core_rstpot1_INV_0))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_rstpot "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_renamed_44))
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_rstpot_renamed_126))
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_1_renamed_154))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_intr_reg_hole_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_renamed_45))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_rstpot_renamed_115))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_core_reg_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_renamed_46))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_rstpot_renamed_111))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_intr_reg_hole_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_renamed_47))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_rstpot_renamed_116))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_core_reg_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_renamed_48))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_rstpot_renamed_117))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/sw_rst_cond_d1_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1_renamed_49))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1_rstpot_renamed_124))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_trig_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_renamed_50))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot_renamed_125))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_WrAck_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Intr2Bus_WrAck_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_WrAck_renamed_51))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_WrAck_rstpot_renamed_102))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_RdAck_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Intr2Bus_RdAck_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_RdAck_renamed_52))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_RdAck_rstpot_renamed_103))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_O_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SCK_O_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_O_renamed_53))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_O_rstpot_renamed_131))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d1_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_pulse_d1_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d1_renamed_54))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d1_rstpot_renamed_128))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_renamed_55))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_rstpot_renamed_114))
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_1_renamed_133))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Transmit_ip2bus_error_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/Transmit_ip2bus_error_rstpot")
              (joined
                (portRef D
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Transmit_ip2bus_error_renamed_56))
                (portRef O
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Transmit_ip2bus_error_rstpot_renamed_129))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Receive_ip2bus_error_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/Receive_ip2bus_error_rstpot")
              (joined
                (portRef D
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Receive_ip2bus_error_renamed_57))
                (portRef O
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Receive_ip2bus_error_rstpot_renamed_130))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_modf_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/modf_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_modf_renamed_58))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_modf_rstpot_renamed_121))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_DTR_underrun_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/DTR_underrun_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_DTR_underrun_renamed_59))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_DTR_underrun_rstpot_renamed_120))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_Slave_MODF_Strobe_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Allow_Slave_MODF_Strobe_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_Slave_MODF_Strobe_renamed_60))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_Slave_MODF_Strobe_rstpot_renamed_132))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_MODF_Strobe_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Allow_MODF_Strobe_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_MODF_Strobe_renamed_61))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_MODF_Strobe_rstpot_renamed_122))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_serial_dout_int_rstpot1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/serial_dout_int_rstpot1")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_serial_dout_int_renamed_62))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_serial_dout_int_rstpot1_renamed_119))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_o_int_rstpot1")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_renamed_63))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1_renamed_113))
              )
            )
            (net N26
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_int_SW1))
                (portRef I5 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done1))
              )
            )
            (net N33
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_25__SW0_SW0))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_25__))
              )
            )
            (net N35
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_24__SW0_SW0))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_24__))
              )
            )
            (net N37
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_int_SW2))
                (portRef I5 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr1))
              )
            )
            (net N39
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_WrAck_transmit_enable_19_1_SW0))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_0_1))
              )
            )
            (net N41
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_WrAck_transmit_enable_19_1_SW1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_1_1))
              )
            )
            (net N45
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW0))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Serial_Dout_rstpot_renamed_112))
              )
            )
            (net N47
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW1))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT82))
              )
            )
            (net N48
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW2))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT82))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_15_rstpot "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_15_rstpot")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_15_rstpot_renamed_67))
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_15_renamed_68))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_14_rstpot "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_14_rstpot")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_14_rstpot_renamed_69))
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_14_renamed_70))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_13_rstpot "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_13_rstpot")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_13_rstpot_renamed_71))
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_13_renamed_72))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_12_rstpot "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_12_rstpot")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_12_rstpot_renamed_73))
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_12_renamed_74))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_11_rstpot "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11_rstpot")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_11_rstpot_renamed_75))
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_11_renamed_76))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_10_rstpot "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10_rstpot")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_10_rstpot_renamed_77))
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_10_renamed_78))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_8_rstpot "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8_rstpot")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_8_rstpot_renamed_79))
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_8_renamed_80))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_7_rstpot "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7_rstpot")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_7_rstpot_renamed_81))
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_7_renamed_82))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_9_rstpot "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_9_rstpot")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_9_rstpot_renamed_83))
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_9_renamed_84))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_6_rstpot "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6_rstpot")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_6_rstpot_renamed_85))
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_6_renamed_86))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_5_rstpot "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5_rstpot")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_5_rstpot_renamed_87))
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_5_renamed_88))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_4_rstpot "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4_rstpot")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_4_rstpot_renamed_89))
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_4_renamed_90))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3_rstpot "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3_rstpot")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3_rstpot_renamed_91))
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3_renamed_92))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1_rstpot "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1_rstpot")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1_rstpot_renamed_93))
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1_renamed_94))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0_rstpot "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_rstpot")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0_rstpot_renamed_95))
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0_renamed_96))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2_rstpot "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2_rstpot")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2_rstpot_renamed_97))
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2_renamed_98))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_16_rstpot "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16_rstpot")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_16_rstpot_renamed_99))
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_16_renamed_100))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Serial_Dout_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Serial_Dout_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Serial_Dout_renamed_101))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Serial_Dout_rstpot_renamed_112))
              )
            )
            (net N52
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_23__SW1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I__n0172_23__))
              )
            )
            (net N54
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14_SW1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14))
              )
            )
            (net N57
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22_SW0))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22))
              )
            )
            (net N58
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22_SW1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22))
              )
            )
            (net N60
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31_SW0))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31))
              )
            )
            (net N61
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31_SW1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31))
              )
            )
            (net N63
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61_SW0))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61))
              )
            )
            (net N64
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61_SW1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61))
              )
            )
            (net N66
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41_SW0))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41))
              )
            )
            (net N67
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41_SW1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41))
              )
            )
            (net N69
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51_SW0))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51))
              )
            )
            (net N70
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51_SW1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51))
              )
            )
            (net N72
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7_SW1))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7))
              )
            )
            (net N73
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7_SW2))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7))
              )
            )
            (net N75
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Serial_Dout_Serial_Dout_MUX_237_o11_SW0))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Serial_Dout_rstpot_renamed_112))
              )
            )
            (net N77
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1_SW1))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1_renamed_113))
              )
            )
            (net N81
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_Mst_N_Slv_OR_110_o1_SW0))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_rstpot_renamed_114))
              )
            )
            (net N85
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1_rstpot_SW0))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1_rstpot_renamed_124))
              )
            )
            (net N87
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot_SW0))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot_renamed_125))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_Reset2IP_Reset1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/Reset2IP_Reset1")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_Reset2IP_Reset1_1))
                (portRef I5 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv4_F))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv4_G))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0439_inv5_F))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_7_1")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_1_renamed_167))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_1_rstpot_renamed_229))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_En_Mst_N_Slv_AND_196_o1_renamed_12))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_En_Mst_N_Slv_AND_196_o1_1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start_1")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_1_renamed_133))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_En_Mst_N_Slv_AND_196_o1_renamed_12))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_En_Mst_N_Slv_AND_196_o1_1))
              )
            )
            (net (rename Generic_SPI_bus2ip_reset_int_core_1 "Generic_SPI/bus2ip_reset_int_core_1")
              (joined
                (portRef Q (instanceRef Generic_SPI_bus2ip_reset_int_core_1_renamed_134))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_Reset2IP_Reset1_1))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_data_Exists_RcFIFO_int_d1_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.data_Exists_RcFIFO_int_d1_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_data_Exists_RcFIFO_int_d1_renamed_135))
                (portRef O
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_data_Exists_RcFIFO_int_d1_rstpot_renamed_199))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d2_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_d2_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d2_renamed_136))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d2_rstpot_renamed_200))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_Asserted_1dly_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_Asserted_1dly_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_Asserted_1dly_renamed_137))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_Asserted_1dly_rstpot_renamed_269))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d1_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_d1_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d1_renamed_138))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d1_rstpot_renamed_201))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_9_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_9_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_9))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_9_rstpot_renamed_271))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_8_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_8_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_8))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_8_rstpot_renamed_272))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_7_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_7_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_7))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_7_rstpot_renamed_273))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_6_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_6_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_6))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_6_rstpot_renamed_274))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_5_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_5_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_5))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_5_rstpot_renamed_275))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_4_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_4_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_4))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_4_rstpot_renamed_276))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_3_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_3_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_3))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_3_rstpot_renamed_277))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_2_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_2_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_2))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_2_rstpot_renamed_278))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_1_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_1_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_1))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_1_rstpot_renamed_279))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_0_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_0_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_0))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_0_rstpot_renamed_280))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_spisel_d1_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/spisel_d1_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_spisel_d1_renamed_139))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_spisel_d1_rstpot_renamed_202))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d2_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_pulse_d2_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d2_renamed_140))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d2_rstpot_renamed_203))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_d1_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_d1_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_d1_renamed_141))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_d1_rstpot_renamed_204))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_d1_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start_d1_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_d1_renamed_142))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_d1_rstpot_renamed_205))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_i_d1_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_i_d1_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_i_d1_renamed_143))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_i_d1_rstpot_renamed_206))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Empty_d1_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/tx_FIFO_Empty_d1_rstpot")
              (joined
                (portRef D
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Empty_d1_renamed_144))
                (portRef O
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Empty_d1_rstpot_renamed_270))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Occpncy_MSB_d1_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/tx_FIFO_Occpncy_MSB_d1_rstpot")
              (joined
                (portRef D
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Occpncy_MSB_d1_renamed_145))
                (portRef O
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Occpncy_MSB_d1_rstpot_renamed_207))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_dtr_underrun_d1_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/dtr_underrun_d1_rstpot")
              (joined
                (portRef D
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_dtr_underrun_d1_renamed_146))
                (portRef O
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_dtr_underrun_d1_rstpot_renamed_208))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_rc_FIFO_Full_d1_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/rc_FIFO_Full_d1_rstpot")
              (joined
                (portRef D
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_rc_FIFO_Full_d1_renamed_147))
                (portRef O
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_rc_FIFO_Full_d1_rstpot_renamed_232))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_renamed_148))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_rstpot_renamed_268))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_rstpot1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ipif_glbl_irpt_enable_reg_rstpot1")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_renamed_149))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_rstpot1_renamed_255))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_rdack_d1_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_rdack_d1_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_rdack_d1_renamed_150))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_rdack_d1_rstpot_renamed_257))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack_d1_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_wrack_d1_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack_d1_renamed_151))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack_d1_rstpot_renamed_258))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_d1_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_core_reg_d1_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_d1_renamed_152))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_d1_rstpot_renamed_256))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_0_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_0_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_0))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_0_rstpot_renamed_209))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_1_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_1_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_1))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_1_rstpot_renamed_210))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_2_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_2_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_2))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_2_rstpot_renamed_211))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_3_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_3_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_3))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_3_rstpot_renamed_212))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_4_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_4_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_4))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_4_rstpot_renamed_213))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_5_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_5_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_5))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_5_rstpot_renamed_214))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_6_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_6_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_6))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_6_rstpot_renamed_215))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_7_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_7_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_7))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_7_rstpot_renamed_230))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_0_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_0_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_0))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_0_rstpot_renamed_216))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_1_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_1_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_1))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_1_rstpot_renamed_217))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_2_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_2_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_2))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_2_rstpot_renamed_218))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_3_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_3_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_3))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_3_rstpot_renamed_219))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_4_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_4_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_4))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_4_rstpot_renamed_220))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_5_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_5_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_5))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_5_rstpot_renamed_221))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_6_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_6_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_6))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_6_rstpot_renamed_222))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_7_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_7_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_7))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_7_rstpot_renamed_231))
              )
            )
            (net (rename Generic_SPI_bus2ip_reset_int_core_2 "Generic_SPI/bus2ip_reset_int_core_2")
              (joined
                (portRef Q (instanceRef Generic_SPI_bus2ip_reset_int_core_2_renamed_153))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_Reset2IP_Reset1_renamed_11))
                (portRef I1
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_data_Exists_RcFIFO_int_d1_rstpot_renamed_199))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d2_rstpot_renamed_200))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d1_rstpot_renamed_201))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_spisel_d1_rstpot_renamed_202))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d2_rstpot_renamed_203))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_d1_rstpot_renamed_204))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_d1_rstpot_renamed_205))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_i_d1_rstpot_renamed_206))
                (portRef I1
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Occpncy_MSB_d1_rstpot_renamed_207))
                (portRef I1
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_dtr_underrun_d1_rstpot_renamed_208))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_0_rstpot_renamed_209))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_1_rstpot_renamed_210))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_2_rstpot_renamed_211))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_3_rstpot_renamed_212))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_4_rstpot_renamed_213))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_5_rstpot_renamed_214))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_6_rstpot_renamed_215))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_0_rstpot_renamed_216))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_1_rstpot_renamed_217))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_2_rstpot_renamed_218))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_3_rstpot_renamed_219))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_4_rstpot_renamed_220))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_5_rstpot_renamed_221))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_6_rstpot_renamed_222))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_7_rstpot_renamed_230))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_7_rstpot_renamed_231))
                (portRef I1
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_rc_FIFO_Full_d1_rstpot_renamed_232))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_1_rstpot_renamed_245))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_0_rstpot_renamed_246))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_7_rstpot_renamed_247))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_6_rstpot_renamed_248))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_5_rstpot_renamed_249))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_4_rstpot_renamed_250))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_3_rstpot_renamed_251))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_2_rstpot_renamed_252))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_1_rstpot_renamed_253))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_0_rstpot_renamed_254))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_rstpot1_renamed_255))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_d1_rstpot_renamed_256))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_4_rstpot_renamed_259))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_3_rstpot_renamed_262))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_rstpot_renamed_268))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_Asserted_1dly_rstpot_renamed_269))
                (portRef I0
 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Empty_d1_rstpot_renamed_270))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_9_rstpot_renamed_271))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_8_rstpot_renamed_272))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_7_rstpot_renamed_273))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_6_rstpot_renamed_274))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_5_rstpot_renamed_275))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_4_rstpot_renamed_276))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_3_rstpot_renamed_277))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_2_rstpot_renamed_278))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_1_rstpot_renamed_279))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_0_rstpot_renamed_280))
                (portRef I2 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_Mst_N_Slv_OR_104_o1))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_rdack_d1_rstpot_renamed_257))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack_d1_rstpot_renamed_258))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_d1_rstpot_renamed_260))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_d1_rstpot_renamed_261))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_8_rstpot_renamed_263))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_d1_rstpot_renamed_264))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_5_rstpot_renamed_265))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_1_rstpot_renamed_266))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_0_rstpot_renamed_267))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_1_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_1_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_1))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_1_rstpot_renamed_245))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_0_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_0_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_0))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_0_rstpot_renamed_246))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_1 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1")
              (joined
                (portRef Q (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_1_renamed_154))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_19_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_22_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_RdAck_receive_enable_20_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_23_1))
                (portRef I1 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_16_1))
                (portRef I0 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_17_1))
                (portRef I4 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__SW0))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_d1_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_intr_reg_hole_d1_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_d1_renamed_155))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_d1_rstpot_renamed_260))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_d1_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_intr_reg_hole_d1_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_d1_renamed_156))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_d1_rstpot_renamed_261))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_23_rstpot "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_23_rstpot")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_23_rstpot_renamed_157))
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_23_renamed_158))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_4_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_4_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_4))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_4_rstpot_renamed_259))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_2_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_2_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_2))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_2_rstpot_renamed_197))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_8_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_8_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_8))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_8_rstpot_renamed_198))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_7_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_7_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_7))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_7_rstpot_renamed_247))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_6_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_6_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_6))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_6_rstpot_renamed_248))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_5_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_5_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_5))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_5_rstpot_renamed_249))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_4_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_4_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_4))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_4_rstpot_renamed_250))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_3_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_3_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_3))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_3_rstpot_renamed_251))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_2_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_2_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_2))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_2_rstpot_renamed_252))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_1_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_1_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_1))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_1_rstpot_renamed_253))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_0_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_0_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_0))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_0_rstpot_renamed_254))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_3_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_3_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_3))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_3_rstpot_renamed_262))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_0_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_0_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_0))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_0_rstpot_renamed_233))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_1_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_1_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_1))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_1_rstpot_renamed_234))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_2_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_2_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_2))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_2_rstpot_renamed_235))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_3_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_3_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_3))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_3_rstpot_renamed_236))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_4_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_4_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_4))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_4_rstpot_renamed_237))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_5_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_5_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_5))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_5_rstpot_renamed_238))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_6_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_6_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_6))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_6_rstpot_renamed_239))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_7_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_7_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_7))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_7_rstpot_renamed_240))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_8_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_8_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_8))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_8_rstpot_renamed_241))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_9_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_9_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_9))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_9_rstpot_renamed_242))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_1_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_1_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_1_renamed_159))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_1_rstpot_renamed_243))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_0_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_0_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_0_renamed_160))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_0_rstpot_renamed_223))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_2_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_2_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_2_renamed_161))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_2_rstpot_renamed_244))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_8_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_8_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_8_renamed_162))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_8_rstpot_renamed_224))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_7_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_renamed_163))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_rstpot_renamed_225))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_9_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_9_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_9_renamed_164))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_9_rstpot_renamed_226))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_5_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_5_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_5_renamed_165))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_5_rstpot_renamed_227))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_6_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_6_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_6_renamed_166))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_6_rstpot_renamed_228))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_1_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_7_1_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_1_renamed_167))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_1_rstpot_renamed_229))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_5_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_5_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_5_renamed_168))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_5_rstpot_renamed_265))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_1_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_1_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_1_renamed_169))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_1_rstpot_renamed_266))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_0_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_0_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_0_renamed_170))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_0_rstpot_renamed_267))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_21_rstpot "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_21_rstpot")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_21_rstpot_renamed_171))
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_21_renamed_172))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_18_rstpot "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18_rstpot")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_18_rstpot_renamed_173))
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_18_renamed_174))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_17_rstpot "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_17_rstpot")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_17_rstpot_renamed_175))
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_17_renamed_176))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_19_rstpot "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_19_rstpot")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_19_rstpot_renamed_177))
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_19_renamed_178))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_22_rstpot "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_22_rstpot")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_22_rstpot_renamed_179))
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_22_renamed_180))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_d1_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_core_reg_d1_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_d1_renamed_181))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_d1_rstpot_renamed_264))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_20_rstpot "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_20_rstpot")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_20_rstpot_renamed_182))
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_20_renamed_183))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_24_rstpot "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_24_rstpot")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_24_rstpot_renamed_184))
                (portRef D (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_24_renamed_185))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_2_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_2_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_2_renamed_186))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_2_rstpot_renamed_196))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_7_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_7_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_7_renamed_187))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_7_rstpot_renamed_192))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_6_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_6_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_6_renamed_188))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_6_rstpot_renamed_193))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_3_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_3_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_3_renamed_189))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_3_rstpot_renamed_194))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_4_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_4_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_4_renamed_190))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_4_rstpot_renamed_195))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_8_rstpot "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_8_rstpot")
              (joined
                (portRef D (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_8_renamed_191))
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_8_rstpot_renamed_263))
              )
            )
            (net (rename Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11 "Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_start11")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11_1))
                (portRef I5
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS12))
                (portRef I5
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef Generic_SPI_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
              )
            )
            (net (rename Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_En_Mst_N_Slv_AND_196_o1 "Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPI_En_Mst_N_Slv_AND_196_o1")
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_En_Mst_N_Slv_AND_196_o1_1))
                (portRef I3 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv4_G))
              )
            )
            (net N89
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv4_F))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv4_renamed_281))
              )
            )
            (net N90
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv4_G))
                (portRef I1 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0372_inv4_renamed_281))
              )
            )
            (net N91
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0439_inv5_F))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0439_inv5))
              )
            )
            (net N93
              (joined
                (portRef O (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__F))
                (portRef I0 (instanceRef Generic_SPI_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__))
              )
            )
          )
      )
    )
  )

  (design MB_SPI_generic_spi_wrapper
    (cellRef MB_SPI_generic_spi_wrapper
      (libraryRef MB_SPI_generic_spi_wrapper_lib)
    )
    (property PART (string "xc6slx25tfgg484-3") (owner "Xilinx"))
  )
)

