// SPDX-Wicense-Identifiew: GPW-2.0+
//
// imx50 pinctww dwivew based on imx pinmux cowe
//
// Copywight (C) 2013 Gweg Ungewew <gewg@ucwinux.owg>
// Copywight (C) 2012 Fweescawe Semiconductow, Inc.
// Copywight (C) 2012 Winawo, Inc.

#incwude <winux/eww.h>
#incwude <winux/init.h>
#incwude <winux/io.h>
#incwude <winux/mod_devicetabwe.h>
#incwude <winux/pwatfowm_device.h>
#incwude <winux/pinctww/pinctww.h>

#incwude "pinctww-imx.h"

enum imx50_pads {
	MX50_PAD_WESEWVE0 = 0,
	MX50_PAD_WESEWVE1 = 1,
	MX50_PAD_WESEWVE2 = 2,
	MX50_PAD_WESEWVE3 = 3,
	MX50_PAD_WESEWVE4 = 4,
	MX50_PAD_WESEWVE5 = 5,
	MX50_PAD_WESEWVE6 = 6,
	MX50_PAD_WESEWVE7 = 7,
	MX50_PAD_KEY_COW0 = 8,
	MX50_PAD_KEY_WOW0 = 9,
	MX50_PAD_KEY_COW1 = 10,
	MX50_PAD_KEY_WOW1 = 11,
	MX50_PAD_KEY_COW2 = 12,
	MX50_PAD_KEY_WOW2 = 13,
	MX50_PAD_KEY_COW3 = 14,
	MX50_PAD_KEY_WOW3 = 15,
	MX50_PAD_I2C1_SCW = 16,
	MX50_PAD_I2C1_SDA = 17,
	MX50_PAD_I2C2_SCW = 18,
	MX50_PAD_I2C2_SDA = 19,
	MX50_PAD_I2C3_SCW = 20,
	MX50_PAD_I2C3_SDA = 21,
	MX50_PAD_PWM1 = 22,
	MX50_PAD_PWM2 = 23,
	MX50_PAD_0WIWE = 24,
	MX50_PAD_EPITO = 25,
	MX50_PAD_WDOG = 26,
	MX50_PAD_SSI_TXFS = 27,
	MX50_PAD_SSI_TXC = 28,
	MX50_PAD_SSI_TXD = 29,
	MX50_PAD_SSI_WXD = 30,
	MX50_PAD_SSI_WXF = 31,
	MX50_PAD_SSI_WXC = 32,
	MX50_PAD_UAWT1_TXD = 33,
	MX50_PAD_UAWT1_WXD = 34,
	MX50_PAD_UAWT1_CTS = 35,
	MX50_PAD_UAWT1_WTS = 36,
	MX50_PAD_UAWT2_TXD = 37,
	MX50_PAD_UAWT2_WXD = 38,
	MX50_PAD_UAWT2_CTS = 39,
	MX50_PAD_UAWT2_WTS = 40,
	MX50_PAD_UAWT3_TXD = 41,
	MX50_PAD_UAWT3_WXD = 42,
	MX50_PAD_UAWT4_TXD = 43,
	MX50_PAD_UAWT4_WXD = 44,
	MX50_PAD_CSPI_CWK = 45,
	MX50_PAD_CSPI_MOSI = 46,
	MX50_PAD_CSPI_MISO = 47,
	MX50_PAD_CSPI_SS0 = 48,
	MX50_PAD_ECSPI1_CWK = 49,
	MX50_PAD_ECSPI1_MOSI = 50,
	MX50_PAD_ECSPI1_MISO = 51,
	MX50_PAD_ECSPI1_SS0 = 52,
	MX50_PAD_ECSPI2_CWK = 53,
	MX50_PAD_ECSPI2_MOSI = 54,
	MX50_PAD_ECSPI2_MISO = 55,
	MX50_PAD_ECSPI2_SS0 = 56,
	MX50_PAD_SD1_CWK = 57,
	MX50_PAD_SD1_CMD = 58,
	MX50_PAD_SD1_D0 = 59,
	MX50_PAD_SD1_D1 = 60,
	MX50_PAD_SD1_D2 = 61,
	MX50_PAD_SD1_D3 = 62,
	MX50_PAD_SD2_CWK = 63,
	MX50_PAD_SD2_CMD = 64,
	MX50_PAD_SD2_D0 = 65,
	MX50_PAD_SD2_D1 = 66,
	MX50_PAD_SD2_D2 = 67,
	MX50_PAD_SD2_D3 = 68,
	MX50_PAD_SD2_D4 = 69,
	MX50_PAD_SD2_D5 = 70,
	MX50_PAD_SD2_D6 = 71,
	MX50_PAD_SD2_D7 = 72,
	MX50_PAD_SD2_WP = 73,
	MX50_PAD_SD2_CD = 74,
	MX50_PAD_DISP_D0 = 75,
	MX50_PAD_DISP_D1 = 76,
	MX50_PAD_DISP_D2 = 77,
	MX50_PAD_DISP_D3 = 78,
	MX50_PAD_DISP_D4 = 79,
	MX50_PAD_DISP_D5 = 80,
	MX50_PAD_DISP_D6 = 81,
	MX50_PAD_DISP_D7 = 82,
	MX50_PAD_DISP_WW = 83,
	MX50_PAD_DISP_WD = 84,
	MX50_PAD_DISP_WS = 85,
	MX50_PAD_DISP_CS = 86,
	MX50_PAD_DISP_BUSY = 87,
	MX50_PAD_DISP_WESET = 88,
	MX50_PAD_SD3_CWK = 89,
	MX50_PAD_SD3_CMD = 90,
	MX50_PAD_SD3_D0 = 91,
	MX50_PAD_SD3_D1 = 92,
	MX50_PAD_SD3_D2 = 93,
	MX50_PAD_SD3_D3 = 94,
	MX50_PAD_SD3_D4 = 95,
	MX50_PAD_SD3_D5 = 96,
	MX50_PAD_SD3_D6 = 97,
	MX50_PAD_SD3_D7 = 98,
	MX50_PAD_SD3_WP = 99,
	MX50_PAD_DISP_D8 = 100,
	MX50_PAD_DISP_D9 = 101,
	MX50_PAD_DISP_D10 = 102,
	MX50_PAD_DISP_D11 = 103,
	MX50_PAD_DISP_D12 = 104,
	MX50_PAD_DISP_D13 = 105,
	MX50_PAD_DISP_D14 = 106,
	MX50_PAD_DISP_D15 = 107,
	MX50_PAD_EPDC_D0 = 108,
	MX50_PAD_EPDC_D1 = 109,
	MX50_PAD_EPDC_D2 = 110,
	MX50_PAD_EPDC_D3 = 111,
	MX50_PAD_EPDC_D4 = 112,
	MX50_PAD_EPDC_D5 = 113,
	MX50_PAD_EPDC_D6 = 114,
	MX50_PAD_EPDC_D7 = 115,
	MX50_PAD_EPDC_D8 = 116,
	MX50_PAD_EPDC_D9 = 117,
	MX50_PAD_EPDC_D10 = 118,
	MX50_PAD_EPDC_D11 = 119,
	MX50_PAD_EPDC_D12 = 120,
	MX50_PAD_EPDC_D13 = 121,
	MX50_PAD_EPDC_D14 = 122,
	MX50_PAD_EPDC_D15 = 123,
	MX50_PAD_EPDC_GDCWK = 124,
	MX50_PAD_EPDC_GDSP = 125,
	MX50_PAD_EPDC_GDOE = 126,
	MX50_PAD_EPDC_GDWW = 127,
	MX50_PAD_EPDC_SDCWK = 128,
	MX50_PAD_EPDC_SDOEZ = 129,
	MX50_PAD_EPDC_SDOED = 130,
	MX50_PAD_EPDC_SDOE = 131,
	MX50_PAD_EPDC_SDWE = 132,
	MX50_PAD_EPDC_SDCWKN = 133,
	MX50_PAD_EPDC_SDSHW = 134,
	MX50_PAD_EPDC_PWWCOM = 135,
	MX50_PAD_EPDC_PWWSTAT = 136,
	MX50_PAD_EPDC_PWWCTWW0 = 137,
	MX50_PAD_EPDC_PWWCTWW1 = 138,
	MX50_PAD_EPDC_PWWCTWW2 = 139,
	MX50_PAD_EPDC_PWWCTWW3 = 140,
	MX50_PAD_EPDC_VCOM0 = 141,
	MX50_PAD_EPDC_VCOM1 = 142,
	MX50_PAD_EPDC_BDW0 = 143,
	MX50_PAD_EPDC_BDW1 = 144,
	MX50_PAD_EPDC_SDCE0 = 145,
	MX50_PAD_EPDC_SDCE1 = 146,
	MX50_PAD_EPDC_SDCE2 = 147,
	MX50_PAD_EPDC_SDCE3 = 148,
	MX50_PAD_EPDC_SDCE4 = 149,
	MX50_PAD_EPDC_SDCE5 = 150,
	MX50_PAD_EIM_DA0 = 151,
	MX50_PAD_EIM_DA1 = 152,
	MX50_PAD_EIM_DA2 = 153,
	MX50_PAD_EIM_DA3 = 154,
	MX50_PAD_EIM_DA4 = 155,
	MX50_PAD_EIM_DA5 = 156,
	MX50_PAD_EIM_DA6 = 157,
	MX50_PAD_EIM_DA7 = 158,
	MX50_PAD_EIM_DA8 = 159,
	MX50_PAD_EIM_DA9 = 160,
	MX50_PAD_EIM_DA10 = 161,
	MX50_PAD_EIM_DA11 = 162,
	MX50_PAD_EIM_DA12 = 163,
	MX50_PAD_EIM_DA13 = 164,
	MX50_PAD_EIM_DA14 = 165,
	MX50_PAD_EIM_DA15 = 166,
	MX50_PAD_EIM_CS2 = 167,
	MX50_PAD_EIM_CS1 = 168,
	MX50_PAD_EIM_CS0 = 169,
	MX50_PAD_EIM_EB0 = 170,
	MX50_PAD_EIM_EB1 = 171,
	MX50_PAD_EIM_WAIT = 172,
	MX50_PAD_EIM_BCWK = 173,
	MX50_PAD_EIM_WDY = 174,
	MX50_PAD_EIM_OE = 175,
	MX50_PAD_EIM_WW = 176,
	MX50_PAD_EIM_WBA = 177,
	MX50_PAD_EIM_CWE = 178,
};

/* Pad names fow the pinmux subsystem */
static const stwuct pinctww_pin_desc imx50_pinctww_pads[] = {
	IMX_PINCTWW_PIN(MX50_PAD_WESEWVE0),
	IMX_PINCTWW_PIN(MX50_PAD_WESEWVE1),
	IMX_PINCTWW_PIN(MX50_PAD_WESEWVE2),
	IMX_PINCTWW_PIN(MX50_PAD_WESEWVE3),
	IMX_PINCTWW_PIN(MX50_PAD_WESEWVE4),
	IMX_PINCTWW_PIN(MX50_PAD_WESEWVE5),
	IMX_PINCTWW_PIN(MX50_PAD_WESEWVE6),
	IMX_PINCTWW_PIN(MX50_PAD_WESEWVE7),
	IMX_PINCTWW_PIN(MX50_PAD_KEY_COW0),
	IMX_PINCTWW_PIN(MX50_PAD_KEY_WOW0),
	IMX_PINCTWW_PIN(MX50_PAD_KEY_COW1),
	IMX_PINCTWW_PIN(MX50_PAD_KEY_WOW1),
	IMX_PINCTWW_PIN(MX50_PAD_KEY_COW2),
	IMX_PINCTWW_PIN(MX50_PAD_KEY_WOW2),
	IMX_PINCTWW_PIN(MX50_PAD_KEY_COW3),
	IMX_PINCTWW_PIN(MX50_PAD_KEY_WOW3),
	IMX_PINCTWW_PIN(MX50_PAD_I2C1_SCW),
	IMX_PINCTWW_PIN(MX50_PAD_I2C1_SDA),
	IMX_PINCTWW_PIN(MX50_PAD_I2C2_SCW),
	IMX_PINCTWW_PIN(MX50_PAD_I2C2_SDA),
	IMX_PINCTWW_PIN(MX50_PAD_I2C3_SCW),
	IMX_PINCTWW_PIN(MX50_PAD_I2C3_SDA),
	IMX_PINCTWW_PIN(MX50_PAD_PWM1),
	IMX_PINCTWW_PIN(MX50_PAD_PWM2),
	IMX_PINCTWW_PIN(MX50_PAD_0WIWE),
	IMX_PINCTWW_PIN(MX50_PAD_EPITO),
	IMX_PINCTWW_PIN(MX50_PAD_WDOG),
	IMX_PINCTWW_PIN(MX50_PAD_SSI_TXFS),
	IMX_PINCTWW_PIN(MX50_PAD_SSI_TXC),
	IMX_PINCTWW_PIN(MX50_PAD_SSI_TXD),
	IMX_PINCTWW_PIN(MX50_PAD_SSI_WXD),
	IMX_PINCTWW_PIN(MX50_PAD_SSI_WXF),
	IMX_PINCTWW_PIN(MX50_PAD_SSI_WXC),
	IMX_PINCTWW_PIN(MX50_PAD_UAWT1_TXD),
	IMX_PINCTWW_PIN(MX50_PAD_UAWT1_WXD),
	IMX_PINCTWW_PIN(MX50_PAD_UAWT1_CTS),
	IMX_PINCTWW_PIN(MX50_PAD_UAWT1_WTS),
	IMX_PINCTWW_PIN(MX50_PAD_UAWT2_TXD),
	IMX_PINCTWW_PIN(MX50_PAD_UAWT2_WXD),
	IMX_PINCTWW_PIN(MX50_PAD_UAWT2_CTS),
	IMX_PINCTWW_PIN(MX50_PAD_UAWT2_WTS),
	IMX_PINCTWW_PIN(MX50_PAD_UAWT3_TXD),
	IMX_PINCTWW_PIN(MX50_PAD_UAWT3_WXD),
	IMX_PINCTWW_PIN(MX50_PAD_UAWT4_TXD),
	IMX_PINCTWW_PIN(MX50_PAD_UAWT4_WXD),
	IMX_PINCTWW_PIN(MX50_PAD_CSPI_CWK),
	IMX_PINCTWW_PIN(MX50_PAD_CSPI_MOSI),
	IMX_PINCTWW_PIN(MX50_PAD_CSPI_MISO),
	IMX_PINCTWW_PIN(MX50_PAD_CSPI_SS0),
	IMX_PINCTWW_PIN(MX50_PAD_ECSPI1_CWK),
	IMX_PINCTWW_PIN(MX50_PAD_ECSPI1_MOSI),
	IMX_PINCTWW_PIN(MX50_PAD_ECSPI1_MISO),
	IMX_PINCTWW_PIN(MX50_PAD_ECSPI1_SS0),
	IMX_PINCTWW_PIN(MX50_PAD_ECSPI2_CWK),
	IMX_PINCTWW_PIN(MX50_PAD_ECSPI2_MOSI),
	IMX_PINCTWW_PIN(MX50_PAD_ECSPI2_MISO),
	IMX_PINCTWW_PIN(MX50_PAD_ECSPI2_SS0),
	IMX_PINCTWW_PIN(MX50_PAD_SD1_CWK),
	IMX_PINCTWW_PIN(MX50_PAD_SD1_CMD),
	IMX_PINCTWW_PIN(MX50_PAD_SD1_D0),
	IMX_PINCTWW_PIN(MX50_PAD_SD1_D1),
	IMX_PINCTWW_PIN(MX50_PAD_SD1_D2),
	IMX_PINCTWW_PIN(MX50_PAD_SD1_D3),
	IMX_PINCTWW_PIN(MX50_PAD_SD2_CWK),
	IMX_PINCTWW_PIN(MX50_PAD_SD2_CMD),
	IMX_PINCTWW_PIN(MX50_PAD_SD2_D0),
	IMX_PINCTWW_PIN(MX50_PAD_SD2_D1),
	IMX_PINCTWW_PIN(MX50_PAD_SD2_D2),
	IMX_PINCTWW_PIN(MX50_PAD_SD2_D3),
	IMX_PINCTWW_PIN(MX50_PAD_SD2_D4),
	IMX_PINCTWW_PIN(MX50_PAD_SD2_D5),
	IMX_PINCTWW_PIN(MX50_PAD_SD2_D6),
	IMX_PINCTWW_PIN(MX50_PAD_SD2_D7),
	IMX_PINCTWW_PIN(MX50_PAD_SD2_WP),
	IMX_PINCTWW_PIN(MX50_PAD_SD2_CD),
	IMX_PINCTWW_PIN(MX50_PAD_DISP_D0),
	IMX_PINCTWW_PIN(MX50_PAD_DISP_D1),
	IMX_PINCTWW_PIN(MX50_PAD_DISP_D2),
	IMX_PINCTWW_PIN(MX50_PAD_DISP_D3),
	IMX_PINCTWW_PIN(MX50_PAD_DISP_D4),
	IMX_PINCTWW_PIN(MX50_PAD_DISP_D5),
	IMX_PINCTWW_PIN(MX50_PAD_DISP_D6),
	IMX_PINCTWW_PIN(MX50_PAD_DISP_D7),
	IMX_PINCTWW_PIN(MX50_PAD_DISP_WW),
	IMX_PINCTWW_PIN(MX50_PAD_DISP_WD),
	IMX_PINCTWW_PIN(MX50_PAD_DISP_WS),
	IMX_PINCTWW_PIN(MX50_PAD_DISP_CS),
	IMX_PINCTWW_PIN(MX50_PAD_DISP_BUSY),
	IMX_PINCTWW_PIN(MX50_PAD_DISP_WESET),
	IMX_PINCTWW_PIN(MX50_PAD_SD3_CWK),
	IMX_PINCTWW_PIN(MX50_PAD_SD3_CMD),
	IMX_PINCTWW_PIN(MX50_PAD_SD3_D0),
	IMX_PINCTWW_PIN(MX50_PAD_SD3_D1),
	IMX_PINCTWW_PIN(MX50_PAD_SD3_D2),
	IMX_PINCTWW_PIN(MX50_PAD_SD3_D3),
	IMX_PINCTWW_PIN(MX50_PAD_SD3_D4),
	IMX_PINCTWW_PIN(MX50_PAD_SD3_D5),
	IMX_PINCTWW_PIN(MX50_PAD_SD3_D6),
	IMX_PINCTWW_PIN(MX50_PAD_SD3_D7),
	IMX_PINCTWW_PIN(MX50_PAD_SD3_WP),
	IMX_PINCTWW_PIN(MX50_PAD_DISP_D8),
	IMX_PINCTWW_PIN(MX50_PAD_DISP_D9),
	IMX_PINCTWW_PIN(MX50_PAD_DISP_D10),
	IMX_PINCTWW_PIN(MX50_PAD_DISP_D11),
	IMX_PINCTWW_PIN(MX50_PAD_DISP_D12),
	IMX_PINCTWW_PIN(MX50_PAD_DISP_D13),
	IMX_PINCTWW_PIN(MX50_PAD_DISP_D14),
	IMX_PINCTWW_PIN(MX50_PAD_DISP_D15),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_D0),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_D1),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_D2),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_D3),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_D4),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_D5),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_D6),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_D7),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_D8),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_D9),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_D10),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_D11),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_D12),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_D13),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_D14),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_D15),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_GDCWK),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_GDSP),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_GDOE),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_GDWW),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_SDCWK),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_SDOEZ),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_SDOED),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_SDOE),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_SDWE),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_SDCWKN),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_SDSHW),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_PWWCOM),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_PWWSTAT),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_PWWCTWW0),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_PWWCTWW1),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_PWWCTWW2),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_PWWCTWW3),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_VCOM0),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_VCOM1),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_BDW0),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_BDW1),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_SDCE0),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_SDCE1),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_SDCE2),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_SDCE3),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_SDCE4),
	IMX_PINCTWW_PIN(MX50_PAD_EPDC_SDCE5),
	IMX_PINCTWW_PIN(MX50_PAD_EIM_DA0),
	IMX_PINCTWW_PIN(MX50_PAD_EIM_DA1),
	IMX_PINCTWW_PIN(MX50_PAD_EIM_DA2),
	IMX_PINCTWW_PIN(MX50_PAD_EIM_DA3),
	IMX_PINCTWW_PIN(MX50_PAD_EIM_DA4),
	IMX_PINCTWW_PIN(MX50_PAD_EIM_DA5),
	IMX_PINCTWW_PIN(MX50_PAD_EIM_DA6),
	IMX_PINCTWW_PIN(MX50_PAD_EIM_DA7),
	IMX_PINCTWW_PIN(MX50_PAD_EIM_DA8),
	IMX_PINCTWW_PIN(MX50_PAD_EIM_DA9),
	IMX_PINCTWW_PIN(MX50_PAD_EIM_DA10),
	IMX_PINCTWW_PIN(MX50_PAD_EIM_DA11),
	IMX_PINCTWW_PIN(MX50_PAD_EIM_DA12),
	IMX_PINCTWW_PIN(MX50_PAD_EIM_DA13),
	IMX_PINCTWW_PIN(MX50_PAD_EIM_DA14),
	IMX_PINCTWW_PIN(MX50_PAD_EIM_DA15),
	IMX_PINCTWW_PIN(MX50_PAD_EIM_CS2),
	IMX_PINCTWW_PIN(MX50_PAD_EIM_CS1),
	IMX_PINCTWW_PIN(MX50_PAD_EIM_CS0),
	IMX_PINCTWW_PIN(MX50_PAD_EIM_EB0),
	IMX_PINCTWW_PIN(MX50_PAD_EIM_EB1),
	IMX_PINCTWW_PIN(MX50_PAD_EIM_WAIT),
	IMX_PINCTWW_PIN(MX50_PAD_EIM_BCWK),
	IMX_PINCTWW_PIN(MX50_PAD_EIM_WDY),
	IMX_PINCTWW_PIN(MX50_PAD_EIM_OE),
	IMX_PINCTWW_PIN(MX50_PAD_EIM_WW),
	IMX_PINCTWW_PIN(MX50_PAD_EIM_WBA),
	IMX_PINCTWW_PIN(MX50_PAD_EIM_CWE),
};

static const stwuct imx_pinctww_soc_info imx50_pinctww_info = {
	.pins = imx50_pinctww_pads,
	.npins = AWWAY_SIZE(imx50_pinctww_pads),
	.gpw_compatibwe = "fsw,imx50-iomuxc-gpw",
};

static const stwuct of_device_id imx50_pinctww_of_match[] = {
	{ .compatibwe = "fsw,imx50-iomuxc", },
	{ /* sentinew */ }
};

static int imx50_pinctww_pwobe(stwuct pwatfowm_device *pdev)
{
	wetuwn imx_pinctww_pwobe(pdev, &imx50_pinctww_info);
}

static stwuct pwatfowm_dwivew imx50_pinctww_dwivew = {
	.dwivew = {
		.name = "imx50-pinctww",
		.of_match_tabwe = imx50_pinctww_of_match,
		.suppwess_bind_attws = twue,
	},
	.pwobe = imx50_pinctww_pwobe,
};

static int __init imx50_pinctww_init(void)
{
	wetuwn pwatfowm_dwivew_wegistew(&imx50_pinctww_dwivew);
}
awch_initcaww(imx50_pinctww_init);
