ARM GAS  C:\Temp\cc1r5QOo.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gd32f30x_timer.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c"
  20              		.section	.text.timer_deinit,"ax",%progbits
  21              		.align	1
  22              		.global	timer_deinit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	timer_deinit:
  28              	.LVL0:
  29              	.LFB116:
   1:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
   2:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \file    gd32f30x_timer.c
   3:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief   TIMER driver
   4:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
   5:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \version 2023-12-30, V2.2.0, firmware for GD32F30x
   6:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
   7:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
   8:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*
   9:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  10:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
  11:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     Redistribution and use in source and binary forms, with or without modification, 
  12:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** are permitted provided that the following conditions are met:
  13:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
  14:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  15:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        list of conditions and the following disclaimer.
  16:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  17:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        this list of conditions and the following disclaimer in the documentation 
  18:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        and/or other materials provided with the distribution.
  19:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  20:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        may be used to endorse or promote products derived from this software without 
  21:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        specific prior written permission.
  22:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
  23:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  24:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  25:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  26:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  27:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  28:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  29:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
ARM GAS  C:\Temp\cc1r5QOo.s 			page 2


  30:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  31:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  32:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** OF SUCH DAMAGE.
  33:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
  34:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
  35:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** #include "gd32f30x_timer.h"
  36:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
  37:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
  38:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      deinit a TIMER
  39:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
  40:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
  41:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
  42:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
  43:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_deinit(uint32_t timer_periph)
  44:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
  30              		.loc 1 44 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 44 1 is_stmt 0 view .LVU1
  35 0000 08B5     		push	{r3, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 3, -8
  39              		.cfi_offset 14, -4
  45:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(timer_periph){
  40              		.loc 1 45 5 is_stmt 1 view .LVU2
  41 0002 334B     		ldr	r3, .L16
  42 0004 9842     		cmp	r0, r3
  43 0006 59D0     		beq	.L2
  44 0008 20D8     		bhi	.L3
  45 000a A3F50063 		sub	r3, r3, #2048
  46 000e 9842     		cmp	r0, r3
  47 0010 4BD0     		beq	.L4
  48 0012 0BD9     		bls	.L14
  49 0014 2F4B     		ldr	r3, .L16+4
  50 0016 9842     		cmp	r0, r3
  51 0018 3DD1     		bne	.L1
  46:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER0:
  47:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER0 */
  48:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER0RST);
  49:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
  50:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  51:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER1:
  52:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER1 */
  53:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER1RST);
  54:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
  55:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  56:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER2:
  57:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER2 */
  58:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER2RST);
  59:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
  60:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  61:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER3:
  62:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER3 */
  63:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER3RST);
  64:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
ARM GAS  C:\Temp\cc1r5QOo.s 			page 3


  65:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  66:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER4:
  67:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER4 */
  68:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER4RST);
  52              		.loc 1 68 9 view .LVU3
  53 001a 40F20340 		movw	r0, #1027
  54              	.LVL1:
  55              		.loc 1 68 9 is_stmt 0 view .LVU4
  56 001e FFF7FEFF 		bl	rcu_periph_reset_enable
  57              	.LVL2:
  69:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER4RST);
  58              		.loc 1 69 9 is_stmt 1 view .LVU5
  59 0022 40F20340 		movw	r0, #1027
  60 0026 FFF7FEFF 		bl	rcu_periph_reset_disable
  61              	.LVL3:
  70:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  62              		.loc 1 70 9 view .LVU6
  63 002a 34E0     		b	.L1
  64              	.LVL4:
  65              	.L14:
  45:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER0:
  66              		.loc 1 45 5 is_stmt 0 view .LVU7
  67 002c B0F1804F 		cmp	r0, #1073741824
  68 0030 32D0     		beq	.L6
  69 0032 A3F58063 		sub	r3, r3, #1024
  70 0036 9842     		cmp	r0, r3
  71 0038 2DD1     		bne	.L1
  58:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
  72              		.loc 1 58 9 is_stmt 1 view .LVU8
  73 003a 40F20140 		movw	r0, #1025
  74              	.LVL5:
  58:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
  75              		.loc 1 58 9 is_stmt 0 view .LVU9
  76 003e FFF7FEFF 		bl	rcu_periph_reset_enable
  77              	.LVL6:
  59:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  78              		.loc 1 59 9 is_stmt 1 view .LVU10
  79 0042 40F20140 		movw	r0, #1025
  80 0046 FFF7FEFF 		bl	rcu_periph_reset_disable
  81              	.LVL7:
  60:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER3:
  82              		.loc 1 60 9 view .LVU11
  83 004a 24E0     		b	.L1
  84              	.LVL8:
  85              	.L3:
  45:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER0:
  86              		.loc 1 45 5 is_stmt 0 view .LVU12
  87 004c 224B     		ldr	r3, .L16+8
  88 004e 9842     		cmp	r0, r3
  89 0050 19D0     		beq	.L10
  90 0052 03F50063 		add	r3, r3, #2048
  91 0056 9842     		cmp	r0, r3
  92 0058 08D1     		bne	.L15
  71:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER5:
  72:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER5 */
  73:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER5RST);
  74:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
ARM GAS  C:\Temp\cc1r5QOo.s 			page 4


  75:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  76:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER6:
  77:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER6 */
  78:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER6RST);
  79:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
  80:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  81:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER7:
  82:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER7 */
  83:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER7RST);
  93              		.loc 1 83 9 is_stmt 1 view .LVU13
  94 005a 40F20D30 		movw	r0, #781
  95              	.LVL9:
  96              		.loc 1 83 9 is_stmt 0 view .LVU14
  97 005e FFF7FEFF 		bl	rcu_periph_reset_enable
  98              	.LVL10:
  84:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER7RST);
  99              		.loc 1 84 9 is_stmt 1 view .LVU15
 100 0062 40F20D30 		movw	r0, #781
 101 0066 FFF7FEFF 		bl	rcu_periph_reset_disable
 102              	.LVL11:
  85:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 103              		.loc 1 85 9 view .LVU16
  86:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** #ifndef GD32F30X_HD
  87:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER8:
  88:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER8 */
  89:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER8RST);
  90:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER8RST);
  91:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  92:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER9:
  93:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER9 */
  94:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER9RST);
  95:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER9RST);
  96:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  97:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER10:
  98:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER10 */
  99:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER10RST);
 100:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER10RST);
 101:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 102:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER11:
 103:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER11 */
 104:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER11RST);
 105:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER11RST);
 106:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 107:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER12:
 108:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER12 */
 109:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER12RST);
 110:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER12RST);
 111:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 112:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER13:
 113:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER13 */
 114:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER13RST);
 115:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER13RST);
 116:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 117:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** #endif /* GD32F30X_HD */
 118:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
 119:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 120:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
ARM GAS  C:\Temp\cc1r5QOo.s 			page 5


 121:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 104              		.loc 1 121 1 is_stmt 0 view .LVU17
 105 006a 14E0     		b	.L1
 106              	.LVL12:
 107              	.L15:
  45:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER0:
 108              		.loc 1 45 5 view .LVU18
 109 006c A3F59033 		sub	r3, r3, #73728
 110 0070 9842     		cmp	r0, r3
 111 0072 10D1     		bne	.L1
  78:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
 112              		.loc 1 78 9 is_stmt 1 view .LVU19
 113 0074 40F20540 		movw	r0, #1029
 114              	.LVL13:
  78:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
 115              		.loc 1 78 9 is_stmt 0 view .LVU20
 116 0078 FFF7FEFF 		bl	rcu_periph_reset_enable
 117              	.LVL14:
  79:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 118              		.loc 1 79 9 is_stmt 1 view .LVU21
 119 007c 40F20540 		movw	r0, #1029
 120 0080 FFF7FEFF 		bl	rcu_periph_reset_disable
 121              	.LVL15:
  80:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER7:
 122              		.loc 1 80 9 view .LVU22
 123 0084 07E0     		b	.L1
 124              	.LVL16:
 125              	.L10:
  48:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
 126              		.loc 1 48 9 view .LVU23
 127 0086 40F20B30 		movw	r0, #779
 128              	.LVL17:
  48:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
 129              		.loc 1 48 9 is_stmt 0 view .LVU24
 130 008a FFF7FEFF 		bl	rcu_periph_reset_enable
 131              	.LVL18:
  49:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 132              		.loc 1 49 9 is_stmt 1 view .LVU25
 133 008e 40F20B30 		movw	r0, #779
 134 0092 FFF7FEFF 		bl	rcu_periph_reset_disable
 135              	.LVL19:
  50:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER1:
 136              		.loc 1 50 9 view .LVU26
 137              	.L1:
 138              		.loc 1 121 1 is_stmt 0 view .LVU27
 139 0096 08BD     		pop	{r3, pc}
 140              	.LVL20:
 141              	.L6:
  53:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
 142              		.loc 1 53 9 is_stmt 1 view .LVU28
 143 0098 4FF48060 		mov	r0, #1024
 144              	.LVL21:
  53:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
 145              		.loc 1 53 9 is_stmt 0 view .LVU29
 146 009c FFF7FEFF 		bl	rcu_periph_reset_enable
 147              	.LVL22:
  54:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
ARM GAS  C:\Temp\cc1r5QOo.s 			page 6


 148              		.loc 1 54 9 is_stmt 1 view .LVU30
 149 00a0 4FF48060 		mov	r0, #1024
 150 00a4 FFF7FEFF 		bl	rcu_periph_reset_disable
 151              	.LVL23:
  55:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER2:
 152              		.loc 1 55 9 view .LVU31
 153 00a8 F5E7     		b	.L1
 154              	.LVL24:
 155              	.L4:
  63:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
 156              		.loc 1 63 9 view .LVU32
 157 00aa 40F20240 		movw	r0, #1026
 158              	.LVL25:
  63:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
 159              		.loc 1 63 9 is_stmt 0 view .LVU33
 160 00ae FFF7FEFF 		bl	rcu_periph_reset_enable
 161              	.LVL26:
  64:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 162              		.loc 1 64 9 is_stmt 1 view .LVU34
 163 00b2 40F20240 		movw	r0, #1026
 164 00b6 FFF7FEFF 		bl	rcu_periph_reset_disable
 165              	.LVL27:
  65:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER4:
 166              		.loc 1 65 9 view .LVU35
 167 00ba ECE7     		b	.L1
 168              	.LVL28:
 169              	.L2:
  73:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
 170              		.loc 1 73 9 view .LVU36
 171 00bc 40F20440 		movw	r0, #1028
 172              	.LVL29:
  73:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
 173              		.loc 1 73 9 is_stmt 0 view .LVU37
 174 00c0 FFF7FEFF 		bl	rcu_periph_reset_enable
 175              	.LVL30:
  74:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 176              		.loc 1 74 9 is_stmt 1 view .LVU38
 177 00c4 40F20440 		movw	r0, #1028
 178 00c8 FFF7FEFF 		bl	rcu_periph_reset_disable
 179              	.LVL31:
  75:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER6:
 180              		.loc 1 75 9 view .LVU39
 181 00cc E3E7     		b	.L1
 182              	.L17:
 183 00ce 00BF     		.align	2
 184              	.L16:
 185 00d0 00100040 		.word	1073745920
 186 00d4 000C0040 		.word	1073744896
 187 00d8 002C0140 		.word	1073818624
 188              		.cfi_endproc
 189              	.LFE116:
 191              		.section	.text.timer_struct_para_init,"ax",%progbits
 192              		.align	1
 193              		.global	timer_struct_para_init
 194              		.syntax unified
 195              		.thumb
 196              		.thumb_func
ARM GAS  C:\Temp\cc1r5QOo.s 			page 7


 198              	timer_struct_para_init:
 199              	.LVL32:
 200              	.LFB117:
 122:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 123:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 124:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      initialize TIMER init parameter struct with a default value
 125:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  initpara: init parameter struct
 126:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 127:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 128:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 129:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_struct_para_init(timer_parameter_struct* initpara)
 130:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 201              		.loc 1 130 1 view -0
 202              		.cfi_startproc
 203              		@ args = 0, pretend = 0, frame = 0
 204              		@ frame_needed = 0, uses_anonymous_args = 0
 205              		@ link register save eliminated.
 131:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* initialize the init parameter struct member with the default value */
 132:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     initpara->prescaler         = 0U;
 206              		.loc 1 132 5 view .LVU41
 207              		.loc 1 132 33 is_stmt 0 view .LVU42
 208 0000 0023     		movs	r3, #0
 209 0002 0380     		strh	r3, [r0]	@ movhi
 133:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     initpara->alignedmode       = TIMER_COUNTER_EDGE;
 210              		.loc 1 133 5 is_stmt 1 view .LVU43
 211              		.loc 1 133 33 is_stmt 0 view .LVU44
 212 0004 4380     		strh	r3, [r0, #2]	@ movhi
 134:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     initpara->counterdirection  = TIMER_COUNTER_UP;
 213              		.loc 1 134 5 is_stmt 1 view .LVU45
 214              		.loc 1 134 33 is_stmt 0 view .LVU46
 215 0006 8380     		strh	r3, [r0, #4]	@ movhi
 135:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     initpara->period            = 65535U;
 216              		.loc 1 135 5 is_stmt 1 view .LVU47
 217              		.loc 1 135 33 is_stmt 0 view .LVU48
 218 0008 4FF6FF72 		movw	r2, #65535
 219 000c 8260     		str	r2, [r0, #8]
 136:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     initpara->clockdivision     = TIMER_CKDIV_DIV1;
 220              		.loc 1 136 5 is_stmt 1 view .LVU49
 221              		.loc 1 136 33 is_stmt 0 view .LVU50
 222 000e C380     		strh	r3, [r0, #6]	@ movhi
 137:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     initpara->repetitioncounter = 0U;
 223              		.loc 1 137 5 is_stmt 1 view .LVU51
 224              		.loc 1 137 33 is_stmt 0 view .LVU52
 225 0010 0373     		strb	r3, [r0, #12]
 138:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 226              		.loc 1 138 1 view .LVU53
 227 0012 7047     		bx	lr
 228              		.cfi_endproc
 229              	.LFE117:
 231              		.section	.text.timer_init,"ax",%progbits
 232              		.align	1
 233              		.global	timer_init
 234              		.syntax unified
 235              		.thumb
 236              		.thumb_func
 238              	timer_init:
 239              	.LVL33:
ARM GAS  C:\Temp\cc1r5QOo.s 			page 8


 240              	.LFB118:
 139:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 140:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 141:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      initialize TIMER counter
 142:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 143:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  initpara: init parameter struct
 144:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                   prescaler: prescaler value of the counter clock, 0~65535
 145:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                   alignedmode: TIMER_COUNTER_EDGE, TIMER_COUNTER_CENTER_DOWN, TIMER_COUNTER_CENTER_
 146:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                   counterdirection: TIMER_COUNTER_UP, TIMER_COUNTER_DOWN
 147:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                   period: counter auto reload value, 0~65535
 148:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                   clockdivision: TIMER_CKDIV_DIV1, TIMER_CKDIV_DIV2, TIMER_CKDIV_DIV4
 149:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                   repetitioncounter: counter repetition value, 0~255
 150:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 151:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 152:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 153:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_init(uint32_t timer_periph, timer_parameter_struct* initpara)
 154:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 241              		.loc 1 154 1 is_stmt 1 view -0
 242              		.cfi_startproc
 243              		@ args = 0, pretend = 0, frame = 0
 244              		@ frame_needed = 0, uses_anonymous_args = 0
 245              		@ link register save eliminated.
 155:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure the counter prescaler value */
 156:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_PSC(timer_periph) = (uint16_t)initpara->prescaler;
 246              		.loc 1 156 5 view .LVU55
 247              		.loc 1 156 49 is_stmt 0 view .LVU56
 248 0000 0B88     		ldrh	r3, [r1]
 249              		.loc 1 156 29 view .LVU57
 250 0002 8362     		str	r3, [r0, #40]
 157:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 158:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure the counter direction and aligned mode */
 159:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if((TIMER0 == timer_periph) || (TIMER1 == timer_periph) || (TIMER2 == timer_periph)
 251              		.loc 1 159 5 is_stmt 1 view .LVU58
 252              		.loc 1 159 7 is_stmt 0 view .LVU59
 253 0004 204B     		ldr	r3, .L25
 254 0006 9842     		cmp	r0, r3
 255 0008 12D0     		beq	.L20
 256              		.loc 1 159 33 discriminator 1 view .LVU60
 257 000a B0F1804F 		cmp	r0, #1073741824
 258 000e 0FD0     		beq	.L20
 259              		.loc 1 159 61 discriminator 2 view .LVU61
 260 0010 A3F59433 		sub	r3, r3, #75776
 261 0014 9842     		cmp	r0, r3
 262 0016 0BD0     		beq	.L20
 160:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         || (TIMER3 == timer_periph) || (TIMER4 == timer_periph) || (TIMER7 == timer_periph)){
 263              		.loc 1 160 9 view .LVU62
 264 0018 03F58063 		add	r3, r3, #1024
 265 001c 9842     		cmp	r0, r3
 266 001e 07D0     		beq	.L20
 267              		.loc 1 160 37 discriminator 1 view .LVU63
 268 0020 03F58063 		add	r3, r3, #1024
 269 0024 9842     		cmp	r0, r3
 270 0026 03D0     		beq	.L20
 271              		.loc 1 160 65 discriminator 2 view .LVU64
 272 0028 03F59433 		add	r3, r3, #75776
 273 002c 9842     		cmp	r0, r3
 274 002e 0BD1     		bne	.L21
ARM GAS  C:\Temp\cc1r5QOo.s 			page 9


 275              	.L20:
 161:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)(TIMER_CTL0_DIR|TIMER_CTL0_CAM);
 276              		.loc 1 161 9 is_stmt 1 view .LVU65
 277 0030 0368     		ldr	r3, [r0]
 278              		.loc 1 161 34 is_stmt 0 view .LVU66
 279 0032 23F07003 		bic	r3, r3, #112
 280 0036 0360     		str	r3, [r0]
 162:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->alignedmode;
 281              		.loc 1 162 9 is_stmt 1 view .LVU67
 282 0038 0368     		ldr	r3, [r0]
 283              		.loc 1 162 55 is_stmt 0 view .LVU68
 284 003a 4A88     		ldrh	r2, [r1, #2]
 285              		.loc 1 162 34 view .LVU69
 286 003c 1343     		orrs	r3, r3, r2
 287 003e 0360     		str	r3, [r0]
 163:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->counterdirection;
 288              		.loc 1 163 9 is_stmt 1 view .LVU70
 289 0040 0368     		ldr	r3, [r0]
 290              		.loc 1 163 55 is_stmt 0 view .LVU71
 291 0042 8A88     		ldrh	r2, [r1, #4]
 292              		.loc 1 163 34 view .LVU72
 293 0044 1343     		orrs	r3, r3, r2
 294 0046 0360     		str	r3, [r0]
 295              	.L21:
 164:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 165:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 166:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure the autoreload value */
 167:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)initpara->period;
 296              		.loc 1 167 5 is_stmt 1 view .LVU73
 297              		.loc 1 167 49 is_stmt 0 view .LVU74
 298 0048 8B68     		ldr	r3, [r1, #8]
 299              		.loc 1 167 29 view .LVU75
 300 004a C362     		str	r3, [r0, #44]
 168:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 169:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if((TIMER5 != timer_periph) && (TIMER6 != timer_periph)){
 301              		.loc 1 169 5 is_stmt 1 view .LVU76
 302              		.loc 1 169 7 is_stmt 0 view .LVU77
 303 004c 0F4B     		ldr	r3, .L25+4
 304 004e 9842     		cmp	r0, r3
 305 0050 0ED0     		beq	.L22
 306              		.loc 1 169 33 discriminator 1 view .LVU78
 307 0052 03F58063 		add	r3, r3, #1024
 308 0056 9842     		cmp	r0, r3
 309 0058 0AD0     		beq	.L22
 170:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CKDIV bit */
 171:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CKDIV;
 310              		.loc 1 171 9 is_stmt 1 view .LVU79
 311 005a 0368     		ldr	r3, [r0]
 312              		.loc 1 171 34 is_stmt 0 view .LVU80
 313 005c 23F44073 		bic	r3, r3, #768
 314 0060 0360     		str	r3, [r0]
 172:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->clockdivision;
 315              		.loc 1 172 9 is_stmt 1 view .LVU81
 316 0062 0368     		ldr	r3, [r0]
 317              		.loc 1 172 55 is_stmt 0 view .LVU82
 318 0064 CA88     		ldrh	r2, [r1, #6]
 319              		.loc 1 172 34 view .LVU83
ARM GAS  C:\Temp\cc1r5QOo.s 			page 10


 320 0066 1343     		orrs	r3, r3, r2
 321 0068 0360     		str	r3, [r0]
 173:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 174:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 175:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 322              		.loc 1 175 5 is_stmt 1 view .LVU84
 323              		.loc 1 175 7 is_stmt 0 view .LVU85
 324 006a 074B     		ldr	r3, .L25
 325 006c 9842     		cmp	r0, r3
 326 006e 07D0     		beq	.L23
 327              	.L22:
 328              		.loc 1 175 33 discriminator 1 view .LVU86
 329 0070 074B     		ldr	r3, .L25+8
 330 0072 9842     		cmp	r0, r3
 331 0074 04D0     		beq	.L23
 332              	.L24:
 176:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure the repetition counter value */
 177:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CREP(timer_periph) = (uint32_t)initpara->repetitioncounter;
 178:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 179:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 180:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* generate an update event */
 181:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 333              		.loc 1 181 5 is_stmt 1 view .LVU87
 334 0076 4369     		ldr	r3, [r0, #20]
 335              		.loc 1 181 31 is_stmt 0 view .LVU88
 336 0078 43F00103 		orr	r3, r3, #1
 337 007c 4361     		str	r3, [r0, #20]
 182:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 338              		.loc 1 182 1 view .LVU89
 339 007e 7047     		bx	lr
 340              	.L23:
 177:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 341              		.loc 1 177 9 is_stmt 1 view .LVU90
 177:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 342              		.loc 1 177 54 is_stmt 0 view .LVU91
 343 0080 0B7B     		ldrb	r3, [r1, #12]	@ zero_extendqisi2
 177:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 344              		.loc 1 177 34 view .LVU92
 345 0082 0363     		str	r3, [r0, #48]
 346 0084 F7E7     		b	.L24
 347              	.L26:
 348 0086 00BF     		.align	2
 349              	.L25:
 350 0088 002C0140 		.word	1073818624
 351 008c 00100040 		.word	1073745920
 352 0090 00340140 		.word	1073820672
 353              		.cfi_endproc
 354              	.LFE118:
 356              		.section	.text.timer_enable,"ax",%progbits
 357              		.align	1
 358              		.global	timer_enable
 359              		.syntax unified
 360              		.thumb
 361              		.thumb_func
 363              	timer_enable:
 364              	.LVL34:
 365              	.LFB119:
ARM GAS  C:\Temp\cc1r5QOo.s 			page 11


 183:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 184:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 185:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable a TIMER
 186:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 187:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 188:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 189:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 190:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_enable(uint32_t timer_periph)
 191:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 366              		.loc 1 191 1 is_stmt 1 view -0
 367              		.cfi_startproc
 368              		@ args = 0, pretend = 0, frame = 0
 369              		@ frame_needed = 0, uses_anonymous_args = 0
 370              		@ link register save eliminated.
 192:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_CEN;
 371              		.loc 1 192 5 view .LVU94
 372 0000 0368     		ldr	r3, [r0]
 373              		.loc 1 192 30 is_stmt 0 view .LVU95
 374 0002 43F00103 		orr	r3, r3, #1
 375 0006 0360     		str	r3, [r0]
 193:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 376              		.loc 1 193 1 view .LVU96
 377 0008 7047     		bx	lr
 378              		.cfi_endproc
 379              	.LFE119:
 381              		.section	.text.timer_disable,"ax",%progbits
 382              		.align	1
 383              		.global	timer_disable
 384              		.syntax unified
 385              		.thumb
 386              		.thumb_func
 388              	timer_disable:
 389              	.LVL35:
 390              	.LFB120:
 194:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 195:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 196:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable a TIMER
 197:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 198:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 199:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 200:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 201:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_disable(uint32_t timer_periph)
 202:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 391              		.loc 1 202 1 is_stmt 1 view -0
 392              		.cfi_startproc
 393              		@ args = 0, pretend = 0, frame = 0
 394              		@ frame_needed = 0, uses_anonymous_args = 0
 395              		@ link register save eliminated.
 203:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CEN;
 396              		.loc 1 203 5 view .LVU98
 397 0000 0368     		ldr	r3, [r0]
 398              		.loc 1 203 30 is_stmt 0 view .LVU99
 399 0002 23F00103 		bic	r3, r3, #1
 400 0006 0360     		str	r3, [r0]
 204:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 401              		.loc 1 204 1 view .LVU100
 402 0008 7047     		bx	lr
ARM GAS  C:\Temp\cc1r5QOo.s 			page 12


 403              		.cfi_endproc
 404              	.LFE120:
 406              		.section	.text.timer_auto_reload_shadow_enable,"ax",%progbits
 407              		.align	1
 408              		.global	timer_auto_reload_shadow_enable
 409              		.syntax unified
 410              		.thumb
 411              		.thumb_func
 413              	timer_auto_reload_shadow_enable:
 414              	.LVL36:
 415              	.LFB121:
 205:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 206:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 207:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable the auto reload shadow function
 208:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 209:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 210:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 211:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 212:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_auto_reload_shadow_enable(uint32_t timer_periph)
 213:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 416              		.loc 1 213 1 is_stmt 1 view -0
 417              		.cfi_startproc
 418              		@ args = 0, pretend = 0, frame = 0
 419              		@ frame_needed = 0, uses_anonymous_args = 0
 420              		@ link register save eliminated.
 214:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_ARSE;
 421              		.loc 1 214 5 view .LVU102
 422 0000 0368     		ldr	r3, [r0]
 423              		.loc 1 214 30 is_stmt 0 view .LVU103
 424 0002 43F08003 		orr	r3, r3, #128
 425 0006 0360     		str	r3, [r0]
 215:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 426              		.loc 1 215 1 view .LVU104
 427 0008 7047     		bx	lr
 428              		.cfi_endproc
 429              	.LFE121:
 431              		.section	.text.timer_auto_reload_shadow_disable,"ax",%progbits
 432              		.align	1
 433              		.global	timer_auto_reload_shadow_disable
 434              		.syntax unified
 435              		.thumb
 436              		.thumb_func
 438              	timer_auto_reload_shadow_disable:
 439              	.LVL37:
 440              	.LFB122:
 216:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 217:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 218:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable the auto reload shadow function
 219:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 220:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 221:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 222:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 223:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_auto_reload_shadow_disable(uint32_t timer_periph)
 224:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 441              		.loc 1 224 1 is_stmt 1 view -0
 442              		.cfi_startproc
 443              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Temp\cc1r5QOo.s 			page 13


 444              		@ frame_needed = 0, uses_anonymous_args = 0
 445              		@ link register save eliminated.
 225:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_ARSE;
 446              		.loc 1 225 5 view .LVU106
 447 0000 0368     		ldr	r3, [r0]
 448              		.loc 1 225 30 is_stmt 0 view .LVU107
 449 0002 23F08003 		bic	r3, r3, #128
 450 0006 0360     		str	r3, [r0]
 226:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 451              		.loc 1 226 1 view .LVU108
 452 0008 7047     		bx	lr
 453              		.cfi_endproc
 454              	.LFE122:
 456              		.section	.text.timer_update_event_enable,"ax",%progbits
 457              		.align	1
 458              		.global	timer_update_event_enable
 459              		.syntax unified
 460              		.thumb
 461              		.thumb_func
 463              	timer_update_event_enable:
 464              	.LVL38:
 465              	.LFB123:
 227:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 228:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 229:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable the update event
 230:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 231:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 232:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 233:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 234:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_update_event_enable(uint32_t timer_periph)
 235:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 466              		.loc 1 235 1 is_stmt 1 view -0
 467              		.cfi_startproc
 468              		@ args = 0, pretend = 0, frame = 0
 469              		@ frame_needed = 0, uses_anonymous_args = 0
 470              		@ link register save eliminated.
 236:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPDIS;
 471              		.loc 1 236 5 view .LVU110
 472 0000 0368     		ldr	r3, [r0]
 473              		.loc 1 236 30 is_stmt 0 view .LVU111
 474 0002 23F00203 		bic	r3, r3, #2
 475 0006 0360     		str	r3, [r0]
 237:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 476              		.loc 1 237 1 view .LVU112
 477 0008 7047     		bx	lr
 478              		.cfi_endproc
 479              	.LFE123:
 481              		.section	.text.timer_update_event_disable,"ax",%progbits
 482              		.align	1
 483              		.global	timer_update_event_disable
 484              		.syntax unified
 485              		.thumb
 486              		.thumb_func
 488              	timer_update_event_disable:
 489              	.LVL39:
 490              	.LFB124:
 238:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
ARM GAS  C:\Temp\cc1r5QOo.s 			page 14


 239:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 240:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable the update event
 241:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 242:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 243:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 244:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 245:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_update_event_disable(uint32_t timer_periph)
 246:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 491              		.loc 1 246 1 is_stmt 1 view -0
 492              		.cfi_startproc
 493              		@ args = 0, pretend = 0, frame = 0
 494              		@ frame_needed = 0, uses_anonymous_args = 0
 495              		@ link register save eliminated.
 247:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t) TIMER_CTL0_UPDIS;
 496              		.loc 1 247 5 view .LVU114
 497 0000 0368     		ldr	r3, [r0]
 498              		.loc 1 247 30 is_stmt 0 view .LVU115
 499 0002 43F00203 		orr	r3, r3, #2
 500 0006 0360     		str	r3, [r0]
 248:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 501              		.loc 1 248 1 view .LVU116
 502 0008 7047     		bx	lr
 503              		.cfi_endproc
 504              	.LFE124:
 506              		.section	.text.timer_counter_alignment,"ax",%progbits
 507              		.align	1
 508              		.global	timer_counter_alignment
 509              		.syntax unified
 510              		.thumb
 511              		.thumb_func
 513              	timer_counter_alignment:
 514              	.LVL40:
 515              	.LFB125:
 249:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 250:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 251:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      set TIMER counter alignment mode
 252:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 253:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  aligned:
 254:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 255:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_COUNTER_EDGE: edge-aligned mode
 256:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_COUNTER_CENTER_DOWN: center-aligned and counting down assert mode
 257:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_COUNTER_CENTER_UP: center-aligned and counting up assert mode
 258:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_COUNTER_CENTER_BOTH: center-aligned and counting up/down assert mode
 259:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 260:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 261:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 262:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_counter_alignment(uint32_t timer_periph, uint16_t aligned)
 263:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 516              		.loc 1 263 1 is_stmt 1 view -0
 517              		.cfi_startproc
 518              		@ args = 0, pretend = 0, frame = 0
 519              		@ frame_needed = 0, uses_anonymous_args = 0
 520              		@ link register save eliminated.
 264:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CAM;
 521              		.loc 1 264 5 view .LVU118
 522 0000 0368     		ldr	r3, [r0]
 523              		.loc 1 264 30 is_stmt 0 view .LVU119
ARM GAS  C:\Temp\cc1r5QOo.s 			page 15


 524 0002 23F06003 		bic	r3, r3, #96
 525 0006 0360     		str	r3, [r0]
 265:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)aligned;
 526              		.loc 1 265 5 is_stmt 1 view .LVU120
 527 0008 0368     		ldr	r3, [r0]
 528              		.loc 1 265 30 is_stmt 0 view .LVU121
 529 000a 0B43     		orrs	r3, r3, r1
 530 000c 0360     		str	r3, [r0]
 266:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 531              		.loc 1 266 1 view .LVU122
 532 000e 7047     		bx	lr
 533              		.cfi_endproc
 534              	.LFE125:
 536              		.section	.text.timer_counter_up_direction,"ax",%progbits
 537              		.align	1
 538              		.global	timer_counter_up_direction
 539              		.syntax unified
 540              		.thumb
 541              		.thumb_func
 543              	timer_counter_up_direction:
 544              	.LVL41:
 545              	.LFB126:
 267:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 268:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 269:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      set TIMER counter up direction
 270:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 271:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 272:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 273:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 274:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_counter_up_direction(uint32_t timer_periph)
 275:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 546              		.loc 1 275 1 is_stmt 1 view -0
 547              		.cfi_startproc
 548              		@ args = 0, pretend = 0, frame = 0
 549              		@ frame_needed = 0, uses_anonymous_args = 0
 550              		@ link register save eliminated.
 276:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_DIR;
 551              		.loc 1 276 5 view .LVU124
 552 0000 0368     		ldr	r3, [r0]
 553              		.loc 1 276 30 is_stmt 0 view .LVU125
 554 0002 23F01003 		bic	r3, r3, #16
 555 0006 0360     		str	r3, [r0]
 277:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 556              		.loc 1 277 1 view .LVU126
 557 0008 7047     		bx	lr
 558              		.cfi_endproc
 559              	.LFE126:
 561              		.section	.text.timer_counter_down_direction,"ax",%progbits
 562              		.align	1
 563              		.global	timer_counter_down_direction
 564              		.syntax unified
 565              		.thumb
 566              		.thumb_func
 568              	timer_counter_down_direction:
 569              	.LVL42:
 570              	.LFB127:
 278:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
ARM GAS  C:\Temp\cc1r5QOo.s 			page 16


 279:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 280:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      set TIMER counter down direction
 281:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 282:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 283:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 284:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 285:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_counter_down_direction(uint32_t timer_periph)
 286:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 571              		.loc 1 286 1 is_stmt 1 view -0
 572              		.cfi_startproc
 573              		@ args = 0, pretend = 0, frame = 0
 574              		@ frame_needed = 0, uses_anonymous_args = 0
 575              		@ link register save eliminated.
 287:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_DIR;
 576              		.loc 1 287 5 view .LVU128
 577 0000 0368     		ldr	r3, [r0]
 578              		.loc 1 287 30 is_stmt 0 view .LVU129
 579 0002 43F01003 		orr	r3, r3, #16
 580 0006 0360     		str	r3, [r0]
 288:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 581              		.loc 1 288 1 view .LVU130
 582 0008 7047     		bx	lr
 583              		.cfi_endproc
 584              	.LFE127:
 586              		.section	.text.timer_prescaler_config,"ax",%progbits
 587              		.align	1
 588              		.global	timer_prescaler_config
 589              		.syntax unified
 590              		.thumb
 591              		.thumb_func
 593              	timer_prescaler_config:
 594              	.LVL43:
 595              	.LFB128:
 289:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 290:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 291:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER prescaler
 292:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 293:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  prescaler: prescaler value,0~65535
 294:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  pscreload: prescaler reload mode
 295:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 296:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_PSC_RELOAD_NOW: the prescaler is loaded right now
 297:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_PSC_RELOAD_UPDATE: the prescaler is loaded at the next update event
 298:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 299:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 300:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 301:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_prescaler_config(uint32_t timer_periph, uint16_t prescaler, uint8_t pscreload)
 302:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 596              		.loc 1 302 1 is_stmt 1 view -0
 597              		.cfi_startproc
 598              		@ args = 0, pretend = 0, frame = 0
 599              		@ frame_needed = 0, uses_anonymous_args = 0
 600              		@ link register save eliminated.
 303:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_PSC(timer_periph) = (uint32_t)prescaler;
 601              		.loc 1 303 5 view .LVU132
 602              		.loc 1 303 29 is_stmt 0 view .LVU133
 603 0000 8162     		str	r1, [r0, #40]
 304:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     
ARM GAS  C:\Temp\cc1r5QOo.s 			page 17


 305:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_PSC_RELOAD_NOW == pscreload){
 604              		.loc 1 305 5 is_stmt 1 view .LVU134
 605              		.loc 1 305 7 is_stmt 0 view .LVU135
 606 0002 1AB9     		cbnz	r2, .L36
 306:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 607              		.loc 1 306 9 is_stmt 1 view .LVU136
 608 0004 4369     		ldr	r3, [r0, #20]
 609              		.loc 1 306 35 is_stmt 0 view .LVU137
 610 0006 43F00103 		orr	r3, r3, #1
 611 000a 4361     		str	r3, [r0, #20]
 612              	.L36:
 307:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 308:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 613              		.loc 1 308 1 view .LVU138
 614 000c 7047     		bx	lr
 615              		.cfi_endproc
 616              	.LFE128:
 618              		.section	.text.timer_repetition_value_config,"ax",%progbits
 619              		.align	1
 620              		.global	timer_repetition_value_config
 621              		.syntax unified
 622              		.thumb
 623              		.thumb_func
 625              	timer_repetition_value_config:
 626              	.LVL44:
 627              	.LFB129:
 309:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 310:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 311:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER repetition register value
 312:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 313:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  repetition: the counter repetition value,0~255
 314:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 315:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 316:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 317:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_repetition_value_config(uint32_t timer_periph, uint16_t repetition)
 318:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 628              		.loc 1 318 1 is_stmt 1 view -0
 629              		.cfi_startproc
 630              		@ args = 0, pretend = 0, frame = 0
 631              		@ frame_needed = 0, uses_anonymous_args = 0
 632              		@ link register save eliminated.
 319:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CREP(timer_periph) = (uint32_t)repetition;
 633              		.loc 1 319 5 view .LVU140
 634              		.loc 1 319 30 is_stmt 0 view .LVU141
 635 0000 0163     		str	r1, [r0, #48]
 320:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** } 
 636              		.loc 1 320 1 view .LVU142
 637 0002 7047     		bx	lr
 638              		.cfi_endproc
 639              	.LFE129:
 641              		.section	.text.timer_autoreload_value_config,"ax",%progbits
 642              		.align	1
 643              		.global	timer_autoreload_value_config
 644              		.syntax unified
 645              		.thumb
 646              		.thumb_func
 648              	timer_autoreload_value_config:
ARM GAS  C:\Temp\cc1r5QOo.s 			page 18


 649              	.LVL45:
 650              	.LFB130:
 321:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****  
 322:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 323:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER autoreload register value
 324:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 325:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  autoreload: the counter auto-reload value,0~65535
 326:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 327:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 328:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */         
 329:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_autoreload_value_config(uint32_t timer_periph, uint16_t autoreload)
 330:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 651              		.loc 1 330 1 is_stmt 1 view -0
 652              		.cfi_startproc
 653              		@ args = 0, pretend = 0, frame = 0
 654              		@ frame_needed = 0, uses_anonymous_args = 0
 655              		@ link register save eliminated.
 331:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)autoreload;
 656              		.loc 1 331 5 view .LVU144
 657              		.loc 1 331 29 is_stmt 0 view .LVU145
 658 0000 C162     		str	r1, [r0, #44]
 332:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 659              		.loc 1 332 1 view .LVU146
 660 0002 7047     		bx	lr
 661              		.cfi_endproc
 662              	.LFE130:
 664              		.section	.text.timer_counter_value_config,"ax",%progbits
 665              		.align	1
 666              		.global	timer_counter_value_config
 667              		.syntax unified
 668              		.thumb
 669              		.thumb_func
 671              	timer_counter_value_config:
 672              	.LVL46:
 673              	.LFB131:
 333:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 334:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 335:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER counter register value
 336:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 337:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  counter: the counter value,0~65535
 338:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 339:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 340:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */         
 341:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_counter_value_config(uint32_t timer_periph, uint16_t counter)
 342:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 674              		.loc 1 342 1 is_stmt 1 view -0
 675              		.cfi_startproc
 676              		@ args = 0, pretend = 0, frame = 0
 677              		@ frame_needed = 0, uses_anonymous_args = 0
 678              		@ link register save eliminated.
 343:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CNT(timer_periph) = (uint32_t)counter;
 679              		.loc 1 343 5 view .LVU148
 680              		.loc 1 343 29 is_stmt 0 view .LVU149
 681 0000 4162     		str	r1, [r0, #36]
 344:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 682              		.loc 1 344 1 view .LVU150
 683 0002 7047     		bx	lr
ARM GAS  C:\Temp\cc1r5QOo.s 			page 19


 684              		.cfi_endproc
 685              	.LFE131:
 687              		.section	.text.timer_counter_read,"ax",%progbits
 688              		.align	1
 689              		.global	timer_counter_read
 690              		.syntax unified
 691              		.thumb
 692              		.thumb_func
 694              	timer_counter_read:
 695              	.LVL47:
 696              	.LFB132:
 345:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 346:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 347:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      read TIMER counter value
 348:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 349:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 350:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     counter value
 351:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */         
 352:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** uint32_t timer_counter_read(uint32_t timer_periph)
 353:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 697              		.loc 1 353 1 is_stmt 1 view -0
 698              		.cfi_startproc
 699              		@ args = 0, pretend = 0, frame = 0
 700              		@ frame_needed = 0, uses_anonymous_args = 0
 701              		@ link register save eliminated.
 354:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     uint32_t count_value = 0U;
 702              		.loc 1 354 5 view .LVU152
 355:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     count_value = TIMER_CNT(timer_periph);
 703              		.loc 1 355 5 view .LVU153
 704              		.loc 1 355 17 is_stmt 0 view .LVU154
 705 0000 406A     		ldr	r0, [r0, #36]
 706              	.LVL48:
 356:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     return (count_value);
 707              		.loc 1 356 5 is_stmt 1 view .LVU155
 357:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 708              		.loc 1 357 1 is_stmt 0 view .LVU156
 709 0002 7047     		bx	lr
 710              		.cfi_endproc
 711              	.LFE132:
 713              		.section	.text.timer_prescaler_read,"ax",%progbits
 714              		.align	1
 715              		.global	timer_prescaler_read
 716              		.syntax unified
 717              		.thumb
 718              		.thumb_func
 720              	timer_prescaler_read:
 721              	.LVL49:
 722              	.LFB133:
 358:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 359:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 360:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      read TIMER prescaler value
 361:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 362:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 363:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     prescaler register value
 364:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */         
 365:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** uint16_t timer_prescaler_read(uint32_t timer_periph)
 366:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
ARM GAS  C:\Temp\cc1r5QOo.s 			page 20


 723              		.loc 1 366 1 is_stmt 1 view -0
 724              		.cfi_startproc
 725              		@ args = 0, pretend = 0, frame = 0
 726              		@ frame_needed = 0, uses_anonymous_args = 0
 727              		@ link register save eliminated.
 367:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     uint16_t prescaler_value = 0U;
 728              		.loc 1 367 5 view .LVU158
 368:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     prescaler_value = (uint16_t)(TIMER_PSC(timer_periph));
 729              		.loc 1 368 5 view .LVU159
 730              		.loc 1 368 34 is_stmt 0 view .LVU160
 731 0000 806A     		ldr	r0, [r0, #40]
 732              	.LVL50:
 369:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     return (prescaler_value);
 733              		.loc 1 369 5 is_stmt 1 view .LVU161
 370:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 734              		.loc 1 370 1 is_stmt 0 view .LVU162
 735 0002 80B2     		uxth	r0, r0
 736              		.loc 1 370 1 view .LVU163
 737 0004 7047     		bx	lr
 738              		.cfi_endproc
 739              	.LFE133:
 741              		.section	.text.timer_single_pulse_mode_config,"ax",%progbits
 742              		.align	1
 743              		.global	timer_single_pulse_mode_config
 744              		.syntax unified
 745              		.thumb
 746              		.thumb_func
 748              	timer_single_pulse_mode_config:
 749              	.LVL51:
 750              	.LFB134:
 371:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 372:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 373:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER single pulse mode
 374:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..8,11)
 375:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  spmode:
 376:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 377:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SP_MODE_SINGLE: single pulse mode
 378:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SP_MODE_REPETITIVE: repetitive pulse mode
 379:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 380:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 381:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 382:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_single_pulse_mode_config(uint32_t timer_periph, uint32_t spmode)
 383:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 751              		.loc 1 383 1 is_stmt 1 view -0
 752              		.cfi_startproc
 753              		@ args = 0, pretend = 0, frame = 0
 754              		@ frame_needed = 0, uses_anonymous_args = 0
 755              		@ link register save eliminated.
 384:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_SP_MODE_SINGLE == spmode){
 756              		.loc 1 384 5 view .LVU165
 757              		.loc 1 384 7 is_stmt 0 view .LVU166
 758 0000 21B9     		cbnz	r1, .L44
 385:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_SPM;
 759              		.loc 1 385 9 is_stmt 1 view .LVU167
 760 0002 0368     		ldr	r3, [r0]
 761              		.loc 1 385 34 is_stmt 0 view .LVU168
 762 0004 43F00803 		orr	r3, r3, #8
ARM GAS  C:\Temp\cc1r5QOo.s 			page 21


 763 0008 0360     		str	r3, [r0]
 764 000a 7047     		bx	lr
 765              	.L44:
 386:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_SP_MODE_REPETITIVE == spmode){
 766              		.loc 1 386 11 is_stmt 1 view .LVU169
 767              		.loc 1 386 13 is_stmt 0 view .LVU170
 768 000c 0129     		cmp	r1, #1
 769 000e 00D0     		beq	.L46
 770              	.L43:
 387:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 388:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 389:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
 390:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 391:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 771              		.loc 1 391 1 view .LVU171
 772 0010 7047     		bx	lr
 773              	.L46:
 387:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 774              		.loc 1 387 9 is_stmt 1 view .LVU172
 775 0012 0368     		ldr	r3, [r0]
 387:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 776              		.loc 1 387 34 is_stmt 0 view .LVU173
 777 0014 23F00803 		bic	r3, r3, #8
 778 0018 0360     		str	r3, [r0]
 390:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 779              		.loc 1 390 5 is_stmt 1 view .LVU174
 780              		.loc 1 391 1 is_stmt 0 view .LVU175
 781 001a F9E7     		b	.L43
 782              		.cfi_endproc
 783              	.LFE134:
 785              		.section	.text.timer_update_source_config,"ax",%progbits
 786              		.align	1
 787              		.global	timer_update_source_config
 788              		.syntax unified
 789              		.thumb
 790              		.thumb_func
 792              	timer_update_source_config:
 793              	.LVL52:
 794              	.LFB135:
 392:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 393:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 394:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER update source 
 395:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 396:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  update: 
 397:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 398:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_UPDATE_SRC_GLOBAL: update generate by setting of UPG bit or the counter ove
 399:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_UPDATE_SRC_REGULAR: update generate only by counter overflow/underflow
 400:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 401:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 402:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 403:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_update_source_config(uint32_t timer_periph, uint32_t update)
 404:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 795              		.loc 1 404 1 is_stmt 1 view -0
 796              		.cfi_startproc
 797              		@ args = 0, pretend = 0, frame = 0
 798              		@ frame_needed = 0, uses_anonymous_args = 0
 799              		@ link register save eliminated.
ARM GAS  C:\Temp\cc1r5QOo.s 			page 22


 405:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_UPDATE_SRC_REGULAR == update){
 800              		.loc 1 405 5 view .LVU177
 801              		.loc 1 405 7 is_stmt 0 view .LVU178
 802 0000 21B9     		cbnz	r1, .L48
 406:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_UPS;
 803              		.loc 1 406 9 is_stmt 1 view .LVU179
 804 0002 0368     		ldr	r3, [r0]
 805              		.loc 1 406 34 is_stmt 0 view .LVU180
 806 0004 43F00403 		orr	r3, r3, #4
 807 0008 0360     		str	r3, [r0]
 808 000a 7047     		bx	lr
 809              	.L48:
 407:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_UPDATE_SRC_GLOBAL == update){
 810              		.loc 1 407 11 is_stmt 1 view .LVU181
 811              		.loc 1 407 13 is_stmt 0 view .LVU182
 812 000c 0129     		cmp	r1, #1
 813 000e 00D0     		beq	.L50
 814              	.L47:
 408:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 409:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 410:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
 411:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 412:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 815              		.loc 1 412 1 view .LVU183
 816 0010 7047     		bx	lr
 817              	.L50:
 408:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 818              		.loc 1 408 9 is_stmt 1 view .LVU184
 819 0012 0368     		ldr	r3, [r0]
 408:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 820              		.loc 1 408 34 is_stmt 0 view .LVU185
 821 0014 23F00403 		bic	r3, r3, #4
 822 0018 0360     		str	r3, [r0]
 411:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 823              		.loc 1 411 5 is_stmt 1 view .LVU186
 824              		.loc 1 412 1 is_stmt 0 view .LVU187
 825 001a F9E7     		b	.L47
 826              		.cfi_endproc
 827              	.LFE135:
 829              		.section	.text.timer_interrupt_enable,"ax",%progbits
 830              		.align	1
 831              		.global	timer_interrupt_enable
 832              		.syntax unified
 833              		.thumb
 834              		.thumb_func
 836              	timer_interrupt_enable:
 837              	.LVL53:
 838              	.LFB136:
 413:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 414:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 415:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable the TIMER interrupt
 416:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters 
 417:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  interrupt: timer interrupt enable source
 418:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 419:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_UP: update interrupt enable, TIMERx(x=0..13)
 420:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt enable, TIMERx(x=0..4,7..13)
 421:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt enable, TIMERx(x=0..4,7,8,11)
ARM GAS  C:\Temp\cc1r5QOo.s 			page 23


 422:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt enable, TIMERx(x=0..4,7)
 423:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt enable , TIMERx(x=0..4,7)
 424:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt enable, TIMERx(x=0,7)
 425:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt enable, TIMERx(x=0..4,7,8,11)
 426:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_BRK: break interrupt enable, TIMERx(x=0,7)
 427:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 428:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 429:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 430:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_interrupt_enable(uint32_t timer_periph, uint32_t interrupt)
 431:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 839              		.loc 1 431 1 is_stmt 1 view -0
 840              		.cfi_startproc
 841              		@ args = 0, pretend = 0, frame = 0
 842              		@ frame_needed = 0, uses_anonymous_args = 0
 843              		@ link register save eliminated.
 432:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) interrupt; 
 844              		.loc 1 432 5 view .LVU189
 845 0000 C368     		ldr	r3, [r0, #12]
 846              		.loc 1 432 34 is_stmt 0 view .LVU190
 847 0002 0B43     		orrs	r3, r3, r1
 848 0004 C360     		str	r3, [r0, #12]
 433:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 849              		.loc 1 433 1 view .LVU191
 850 0006 7047     		bx	lr
 851              		.cfi_endproc
 852              	.LFE136:
 854              		.section	.text.timer_interrupt_disable,"ax",%progbits
 855              		.align	1
 856              		.global	timer_interrupt_disable
 857              		.syntax unified
 858              		.thumb
 859              		.thumb_func
 861              	timer_interrupt_disable:
 862              	.LVL54:
 863              	.LFB137:
 434:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 435:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 436:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable the TIMER interrupt
 437:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 438:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  interrupt: timer interrupt source disable 
 439:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 440:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_UP: update interrupt disable, TIMERx(x=0..13)
 441:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt disable, TIMERx(x=0..4,7..13)
 442:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt disable, TIMERx(x=0..4,7,8,11)
 443:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt disable, TIMERx(x=0..4,7)
 444:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt disable , TIMERx(x=0..4,7)
 445:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt disable, TIMERx(x=0,7)
 446:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt disable, TIMERx(x=0..4,7,8,11)
 447:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_BRK: break interrupt disable, TIMERx(x=0,7)
 448:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 449:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 450:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 451:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_interrupt_disable(uint32_t timer_periph, uint32_t interrupt)
 452:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 864              		.loc 1 452 1 is_stmt 1 view -0
 865              		.cfi_startproc
 866              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Temp\cc1r5QOo.s 			page 24


 867              		@ frame_needed = 0, uses_anonymous_args = 0
 868              		@ link register save eliminated.
 453:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)interrupt); 
 869              		.loc 1 453 5 view .LVU193
 870 0000 C368     		ldr	r3, [r0, #12]
 871              		.loc 1 453 34 is_stmt 0 view .LVU194
 872 0002 23EA0103 		bic	r3, r3, r1
 873 0006 C360     		str	r3, [r0, #12]
 454:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 874              		.loc 1 454 1 view .LVU195
 875 0008 7047     		bx	lr
 876              		.cfi_endproc
 877              	.LFE137:
 879              		.section	.text.timer_interrupt_flag_get,"ax",%progbits
 880              		.align	1
 881              		.global	timer_interrupt_flag_get
 882              		.syntax unified
 883              		.thumb
 884              		.thumb_func
 886              	timer_interrupt_flag_get:
 887              	.LVL55:
 888              	.LFB138:
 455:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 456:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 457:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      get timer interrupt flag
 458:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 459:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  interrupt: the timer interrupt bits
 460:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 461:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag,TIMERx(x=0..13)
 462:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag,TIMERx(x=0..4,7..13)
 463:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag,TIMERx(x=0..4,7,8,11)
 464:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag,TIMERx(x=0..4,7)
 465:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag,TIMERx(x=0..4,7)
 466:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag,TIMERx(x=0,7) 
 467:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag,TIMERx(x=0,7,8,11)
 468:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_BRK:  break interrupt flag,TIMERx(x=0,7)
 469:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 470:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     FlagStatus: SET or RESET
 471:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 472:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** FlagStatus timer_interrupt_flag_get(uint32_t timer_periph, uint32_t interrupt)
 473:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 889              		.loc 1 473 1 is_stmt 1 view -0
 890              		.cfi_startproc
 891              		@ args = 0, pretend = 0, frame = 0
 892              		@ frame_needed = 0, uses_anonymous_args = 0
 893              		@ link register save eliminated.
 474:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     uint32_t val;
 894              		.loc 1 474 5 view .LVU197
 475:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     val = (TIMER_DMAINTEN(timer_periph) & interrupt);
 895              		.loc 1 475 5 view .LVU198
 896              		.loc 1 475 12 is_stmt 0 view .LVU199
 897 0000 C368     		ldr	r3, [r0, #12]
 898              		.loc 1 475 9 view .LVU200
 899 0002 0B40     		ands	r3, r3, r1
 900              	.LVL56:
 476:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if((RESET != (TIMER_INTF(timer_periph) & interrupt) ) && (RESET != val)){
 901              		.loc 1 476 5 is_stmt 1 view .LVU201
ARM GAS  C:\Temp\cc1r5QOo.s 			page 25


 902              		.loc 1 476 19 is_stmt 0 view .LVU202
 903 0004 0269     		ldr	r2, [r0, #16]
 904              		.loc 1 476 7 view .LVU203
 905 0006 0A42     		tst	r2, r1
 906 0008 02D0     		beq	.L55
 907              		.loc 1 476 59 discriminator 1 view .LVU204
 908 000a 1BB9     		cbnz	r3, .L56
 477:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         return SET;
 478:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 479:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         return RESET;
 909              		.loc 1 479 16 view .LVU205
 910 000c 0020     		movs	r0, #0
 911              	.LVL57:
 912              		.loc 1 479 16 view .LVU206
 913 000e 7047     		bx	lr
 914              	.LVL58:
 915              	.L55:
 916              		.loc 1 479 16 view .LVU207
 917 0010 0020     		movs	r0, #0
 918              	.LVL59:
 919              		.loc 1 479 16 view .LVU208
 920 0012 7047     		bx	lr
 921              	.LVL60:
 922              	.L56:
 477:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         return SET;
 923              		.loc 1 477 16 view .LVU209
 924 0014 0120     		movs	r0, #1
 925              	.LVL61:
 480:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 481:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 926              		.loc 1 481 1 view .LVU210
 927 0016 7047     		bx	lr
 928              		.cfi_endproc
 929              	.LFE138:
 931              		.section	.text.timer_interrupt_flag_clear,"ax",%progbits
 932              		.align	1
 933              		.global	timer_interrupt_flag_clear
 934              		.syntax unified
 935              		.thumb
 936              		.thumb_func
 938              	timer_interrupt_flag_clear:
 939              	.LVL62:
 940              	.LFB139:
 482:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 483:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 484:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      clear TIMER interrupt flag
 485:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 486:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  interrupt: the timer interrupt bits
 487:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 488:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag,TIMERx(x=0..13)
 489:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag,TIMERx(x=0..4,7..13)
 490:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag,TIMERx(x=0..4,7,8,11)
 491:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag,TIMERx(x=0..4,7)
 492:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag,TIMERx(x=0..4,7)
 493:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag,TIMERx(x=0,7) 
 494:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag,TIMERx(x=0,7,8,11)
 495:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_BRK:  break interrupt flag,TIMERx(x=0,7)
ARM GAS  C:\Temp\cc1r5QOo.s 			page 26


 496:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 497:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 498:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 499:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_interrupt_flag_clear(uint32_t timer_periph, uint32_t interrupt)
 500:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 941              		.loc 1 500 1 is_stmt 1 view -0
 942              		.cfi_startproc
 943              		@ args = 0, pretend = 0, frame = 0
 944              		@ frame_needed = 0, uses_anonymous_args = 0
 945              		@ link register save eliminated.
 501:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_INTF(timer_periph) = (~(uint32_t)interrupt);
 946              		.loc 1 501 5 view .LVU212
 947              		.loc 1 501 33 is_stmt 0 view .LVU213
 948 0000 C943     		mvns	r1, r1
 949              	.LVL63:
 950              		.loc 1 501 30 view .LVU214
 951 0002 0161     		str	r1, [r0, #16]
 502:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 952              		.loc 1 502 1 view .LVU215
 953 0004 7047     		bx	lr
 954              		.cfi_endproc
 955              	.LFE139:
 957              		.section	.text.timer_flag_get,"ax",%progbits
 958              		.align	1
 959              		.global	timer_flag_get
 960              		.syntax unified
 961              		.thumb
 962              		.thumb_func
 964              	timer_flag_get:
 965              	.LVL64:
 966              	.LFB140:
 503:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 504:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 505:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      get TIMER flags
 506:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 507:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  flag: the timer interrupt flags
 508:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 509:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_UP: update flag,TIMERx(x=0..13)
 510:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH0: channel 0 flag,TIMERx(x=0..4,7..13)
 511:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH1: channel 1 flag,TIMERx(x=0..4,7,8,11)
 512:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH2: channel 2 flag,TIMERx(x=0..4,7)
 513:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH3: channel 3 flag,TIMERx(x=0..4,7)
 514:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CMT: channel control update flag,TIMERx(x=0,7) 
 515:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_TRG: trigger flag,TIMERx(x=0,7,8,11) 
 516:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_BRK: break flag,TIMERx(x=0,7)
 517:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH0O: channel 0 overcapture flag,TIMERx(x=0..4,7..11)
 518:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH1O: channel 1 overcapture flag,TIMERx(x=0..4,7,8,11)
 519:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH2O: channel 2 overcapture flag,TIMERx(x=0..4,7)
 520:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH3O: channel 3 overcapture flag,TIMERx(x=0..4,7)
 521:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 522:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     FlagStatus: SET or RESET
 523:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 524:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** FlagStatus timer_flag_get(uint32_t timer_periph, uint32_t flag)
 525:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 967              		.loc 1 525 1 is_stmt 1 view -0
 968              		.cfi_startproc
 969              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Temp\cc1r5QOo.s 			page 27


 970              		@ frame_needed = 0, uses_anonymous_args = 0
 971              		@ link register save eliminated.
 526:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(RESET != (TIMER_INTF(timer_periph) & flag)){
 972              		.loc 1 526 5 view .LVU217
 973              		.loc 1 526 18 is_stmt 0 view .LVU218
 974 0000 0369     		ldr	r3, [r0, #16]
 975              		.loc 1 526 7 view .LVU219
 976 0002 0B42     		tst	r3, r1
 977 0004 01D0     		beq	.L60
 527:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         return SET;
 978              		.loc 1 527 16 view .LVU220
 979 0006 0120     		movs	r0, #1
 980              	.LVL65:
 981              		.loc 1 527 16 view .LVU221
 982 0008 7047     		bx	lr
 983              	.LVL66:
 984              	.L60:
 528:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 529:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         return RESET;
 985              		.loc 1 529 16 view .LVU222
 986 000a 0020     		movs	r0, #0
 987              	.LVL67:
 530:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 531:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 988              		.loc 1 531 1 view .LVU223
 989 000c 7047     		bx	lr
 990              		.cfi_endproc
 991              	.LFE140:
 993              		.section	.text.timer_flag_clear,"ax",%progbits
 994              		.align	1
 995              		.global	timer_flag_clear
 996              		.syntax unified
 997              		.thumb
 998              		.thumb_func
 1000              	timer_flag_clear:
 1001              	.LVL68:
 1002              	.LFB141:
 532:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 533:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 534:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      clear TIMER flags
 535:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 536:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  flag: the timer interrupt flags
 537:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 538:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_UP: update flag,TIMERx(x=0..13)
 539:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH0: channel 0 flag,TIMERx(x=0..4,7..13)
 540:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH1: channel 1 flag,TIMERx(x=0..4,7,8,11)
 541:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH2: channel 2 flag,TIMERx(x=0..4,7)
 542:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH3: channel 3 flag,TIMERx(x=0..4,7)
 543:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CMT: channel control update flag,TIMERx(x=0,7) 
 544:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_TRG: trigger flag,TIMERx(x=0,7,8,11) 
 545:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_BRK: break flag,TIMERx(x=0,7)
 546:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH0O: channel 0 overcapture flag,TIMERx(x=0..4,7..11)
 547:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH1O: channel 1 overcapture flag,TIMERx(x=0..4,7,8,11)
 548:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH2O: channel 2 overcapture flag,TIMERx(x=0..4,7)
 549:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH3O: channel 3 overcapture flag,TIMERx(x=0..4,7)
 550:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 551:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
ARM GAS  C:\Temp\cc1r5QOo.s 			page 28


 552:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 553:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_flag_clear(uint32_t timer_periph, uint32_t flag)
 554:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1003              		.loc 1 554 1 is_stmt 1 view -0
 1004              		.cfi_startproc
 1005              		@ args = 0, pretend = 0, frame = 0
 1006              		@ frame_needed = 0, uses_anonymous_args = 0
 1007              		@ link register save eliminated.
 555:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_INTF(timer_periph) = (~(uint32_t)flag);
 1008              		.loc 1 555 5 view .LVU225
 1009              		.loc 1 555 33 is_stmt 0 view .LVU226
 1010 0000 C943     		mvns	r1, r1
 1011              	.LVL69:
 1012              		.loc 1 555 30 view .LVU227
 1013 0002 0161     		str	r1, [r0, #16]
 556:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1014              		.loc 1 556 1 view .LVU228
 1015 0004 7047     		bx	lr
 1016              		.cfi_endproc
 1017              	.LFE141:
 1019              		.section	.text.timer_dma_enable,"ax",%progbits
 1020              		.align	1
 1021              		.global	timer_dma_enable
 1022              		.syntax unified
 1023              		.thumb
 1024              		.thumb_func
 1026              	timer_dma_enable:
 1027              	.LVL70:
 1028              	.LFB142:
 557:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 558:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 559:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable the TIMER DMA
 560:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 561:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  dma: specify which DMA to enable
 562:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 563:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_UPD:  update DMA enable,TIMERx(x=0..7)
 564:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA enable,TIMERx(x=0..4,7)
 565:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA enable,TIMERx(x=0..4,7)
 566:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA enable,TIMERx(x=0..4,7)
 567:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA enable,TIMERx(x=0..4,7)
 568:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CMTD: commutation DMA request enable,TIMERx(x=0,7)
 569:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA enable,TIMERx(x=0..4,7)
 570:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 571:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 572:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 573:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_dma_enable(uint32_t timer_periph, uint16_t dma)
 574:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1029              		.loc 1 574 1 is_stmt 1 view -0
 1030              		.cfi_startproc
 1031              		@ args = 0, pretend = 0, frame = 0
 1032              		@ frame_needed = 0, uses_anonymous_args = 0
 1033              		@ link register save eliminated.
 575:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) dma; 
 1034              		.loc 1 575 5 view .LVU230
 1035 0000 C368     		ldr	r3, [r0, #12]
 1036              		.loc 1 575 34 is_stmt 0 view .LVU231
 1037 0002 0B43     		orrs	r3, r3, r1
ARM GAS  C:\Temp\cc1r5QOo.s 			page 29


 1038 0004 C360     		str	r3, [r0, #12]
 576:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1039              		.loc 1 576 1 view .LVU232
 1040 0006 7047     		bx	lr
 1041              		.cfi_endproc
 1042              	.LFE142:
 1044              		.section	.text.timer_dma_disable,"ax",%progbits
 1045              		.align	1
 1046              		.global	timer_dma_disable
 1047              		.syntax unified
 1048              		.thumb
 1049              		.thumb_func
 1051              	timer_dma_disable:
 1052              	.LVL71:
 1053              	.LFB143:
 577:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 578:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 579:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable the TIMER DMA
 580:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 581:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  dma: specify which DMA to enable
 582:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 one or more parameters can be selected which are shown as below:
 583:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_UPD:  update DMA ,TIMERx(x=0..7)
 584:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA request,TIMERx(x=0..4,7)
 585:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA request,TIMERx(x=0..4,7)
 586:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA request,TIMERx(x=0..4,7)
 587:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA request,TIMERx(x=0..4,7)
 588:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CMTD: commutation DMA request ,TIMERx(x=0,7)
 589:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA request,TIMERx(x=0..4,7)
 590:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 591:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 592:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 593:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_dma_disable(uint32_t timer_periph, uint16_t dma)
 594:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1054              		.loc 1 594 1 is_stmt 1 view -0
 1055              		.cfi_startproc
 1056              		@ args = 0, pretend = 0, frame = 0
 1057              		@ frame_needed = 0, uses_anonymous_args = 0
 1058              		@ link register save eliminated.
 595:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)(dma)); 
 1059              		.loc 1 595 5 view .LVU234
 1060 0000 C368     		ldr	r3, [r0, #12]
 1061              		.loc 1 595 34 is_stmt 0 view .LVU235
 1062 0002 23EA0103 		bic	r3, r3, r1
 1063 0006 C360     		str	r3, [r0, #12]
 596:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1064              		.loc 1 596 1 view .LVU236
 1065 0008 7047     		bx	lr
 1066              		.cfi_endproc
 1067              	.LFE143:
 1069              		.section	.text.timer_channel_dma_request_source_select,"ax",%progbits
 1070              		.align	1
 1071              		.global	timer_channel_dma_request_source_select
 1072              		.syntax unified
 1073              		.thumb
 1074              		.thumb_func
 1076              	timer_channel_dma_request_source_select:
 1077              	.LVL72:
ARM GAS  C:\Temp\cc1r5QOo.s 			page 30


 1078              	.LFB144:
 597:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 598:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 599:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      channel DMA request source selection
 600:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 601:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  dma_request: channel DMA request source selection
 602:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 603:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMAREQUEST_CHANNELEVENT: DMA request of channel y is sent when channel y e
 604:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMAREQUEST_UPDATEEVENT: DMA request of channel y is sent when update event
 605:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 606:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 607:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 608:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_dma_request_source_select(uint32_t timer_periph, uint8_t dma_request)
 609:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1079              		.loc 1 609 1 is_stmt 1 view -0
 1080              		.cfi_startproc
 1081              		@ args = 0, pretend = 0, frame = 0
 1082              		@ frame_needed = 0, uses_anonymous_args = 0
 1083              		@ link register save eliminated.
 610:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_DMAREQUEST_UPDATEEVENT == dma_request){
 1084              		.loc 1 610 5 view .LVU238
 1085              		.loc 1 610 7 is_stmt 0 view .LVU239
 1086 0000 21B9     		cbnz	r1, .L65
 611:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_DMAS;
 1087              		.loc 1 611 9 is_stmt 1 view .LVU240
 1088 0002 4368     		ldr	r3, [r0, #4]
 1089              		.loc 1 611 34 is_stmt 0 view .LVU241
 1090 0004 43F00803 		orr	r3, r3, #8
 1091 0008 4360     		str	r3, [r0, #4]
 1092 000a 7047     		bx	lr
 1093              	.L65:
 612:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request){
 1094              		.loc 1 612 11 is_stmt 1 view .LVU242
 1095              		.loc 1 612 13 is_stmt 0 view .LVU243
 1096 000c 0129     		cmp	r1, #1
 1097 000e 00D0     		beq	.L67
 1098              	.L64:
 613:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 614:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 615:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
 616:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 617:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1099              		.loc 1 617 1 view .LVU244
 1100 0010 7047     		bx	lr
 1101              	.L67:
 613:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 1102              		.loc 1 613 9 is_stmt 1 view .LVU245
 1103 0012 4368     		ldr	r3, [r0, #4]
 613:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 1104              		.loc 1 613 34 is_stmt 0 view .LVU246
 1105 0014 23F00803 		bic	r3, r3, #8
 1106 0018 4360     		str	r3, [r0, #4]
 616:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1107              		.loc 1 616 5 is_stmt 1 view .LVU247
 1108              		.loc 1 617 1 is_stmt 0 view .LVU248
 1109 001a F9E7     		b	.L64
 1110              		.cfi_endproc
ARM GAS  C:\Temp\cc1r5QOo.s 			page 31


 1111              	.LFE144:
 1113              		.section	.text.timer_dma_transfer_config,"ax",%progbits
 1114              		.align	1
 1115              		.global	timer_dma_transfer_config
 1116              		.syntax unified
 1117              		.thumb
 1118              		.thumb_func
 1120              	timer_dma_transfer_config:
 1121              	.LVL73:
 1122              	.LFB145:
 618:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 619:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 620:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure the TIMER DMA transfer
 621:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 622:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  dma_baseaddr:
 623:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 624:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CTL0: DMA transfer address is TIMER_CTL0,TIMERx(x=0..4,7)
 625:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CTL1: DMA transfer address is TIMER_CTL1,TIMERx(x=0..4,7)
 626:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_SMCFG: DMA transfer address is TIMER_SMCFG,TIMERx(x=0..4,7)
 627:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMAINTEN: DMA transfer address is TIMER_DMAINTEN,TIMERx(x=0..
 628:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_INTF: DMA transfer address is TIMER_INTF,TIMERx(x=0..4,7)
 629:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_SWEVG: DMA transfer address is TIMER_SWEVG,TIMERx(x=0..4,7)
 630:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL0: DMA transfer address is TIMER_CHCTL0,TIMERx(x=0..4,7)
 631:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL1: DMA transfer address is TIMER_CHCTL1,TIMERx(x=0..4,7)
 632:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL2: DMA transfer address is TIMER_CHCTL2,TIMERx(x=0..4,7)
 633:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CNT: DMA transfer address is TIMER_CNT,TIMERx(x=0..4,7)
 634:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_PSC: DMA transfer address is TIMER_PSC,TIMERx(x=0..4,7)
 635:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CAR: DMA transfer address is TIMER_CAR,TIMERx(x=0..4,7)
 636:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CREP: DMA transfer address is TIMER_CREP,TIMERx(x=0,7)
 637:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH0CV: DMA transfer address is TIMER_CH0CV,TIMERx(x=0..4,7)
 638:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH1CV: DMA transfer address is TIMER_CH1CV,TIMERx(x=0..4,7)
 639:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH2CV: DMA transfer address is TIMER_CH2CV,TIMERx(x=0..4,7)
 640:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH3CV: DMA transfer address is TIMER_CH3CV,TIMERx(x=0..4,7)
 641:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CCHP: DMA transfer address is TIMER_CCHP,TIMERx(x=0,7)
 642:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMACFG: DMA transfer address is TIMER_DMACFG,TIMERx(x=0..4,7)
 643:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMATB: DMA transfer address is TIMER_DMATB,TIMERx(x=0..4,7)
 644:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  dma_lenth:
 645:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 646:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATC_xTRANSFER(x=1..18): DMA transfer x time
 647:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 648:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 649:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 650:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_dma_transfer_config(uint32_t timer_periph, uint32_t dma_baseaddr, uint32_t dma_lenth)
 651:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1123              		.loc 1 651 1 is_stmt 1 view -0
 1124              		.cfi_startproc
 1125              		@ args = 0, pretend = 0, frame = 0
 1126              		@ frame_needed = 0, uses_anonymous_args = 0
 1127              		@ link register save eliminated.
 652:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_DMACFG(timer_periph) &= (~(uint32_t)(TIMER_DMACFG_DMATA | TIMER_DMACFG_DMATC));
 1128              		.loc 1 652 5 view .LVU250
 1129 0000 836C     		ldr	r3, [r0, #72]
 1130              		.loc 1 652 32 is_stmt 0 view .LVU251
 1131 0002 23F4F853 		bic	r3, r3, #7936
 1132 0006 23F01F03 		bic	r3, r3, #31
 1133 000a 8364     		str	r3, [r0, #72]
 653:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_DMACFG(timer_periph) |= (uint32_t)(dma_baseaddr | dma_lenth);
ARM GAS  C:\Temp\cc1r5QOo.s 			page 32


 1134              		.loc 1 653 5 is_stmt 1 view .LVU252
 1135 000c 836C     		ldr	r3, [r0, #72]
 1136              		.loc 1 653 59 is_stmt 0 view .LVU253
 1137 000e 1143     		orrs	r1, r1, r2
 1138              	.LVL74:
 1139              		.loc 1 653 32 view .LVU254
 1140 0010 0B43     		orrs	r3, r3, r1
 1141 0012 8364     		str	r3, [r0, #72]
 654:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1142              		.loc 1 654 1 view .LVU255
 1143 0014 7047     		bx	lr
 1144              		.cfi_endproc
 1145              	.LFE145:
 1147              		.section	.text.timer_event_software_generate,"ax",%progbits
 1148              		.align	1
 1149              		.global	timer_event_software_generate
 1150              		.syntax unified
 1151              		.thumb
 1152              		.thumb_func
 1154              	timer_event_software_generate:
 1155              	.LVL75:
 1156              	.LFB146:
 655:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 656:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 657:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      software generate events 
 658:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 659:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  event: the timer software event generation sources
 660:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 one or more parameters can be selected which are shown as below:
 661:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_UPG: update event,TIMERx(x=0..13)
 662:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_CH0G: channel 0 capture or compare event generation,TIMERx(x=0..4
 663:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_CH1G: channel 1 capture or compare event generation,TIMERx(x=0..4
 664:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_CH2G: channel 2 capture or compare event generation,TIMERx(x=0..4
 665:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_CH3G: channel 3 capture or compare event generation,TIMERx(x=0..4
 666:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_CMTG: channel commutation event generation,TIMERx(x=0,7) 
 667:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_TRGG: trigger event generation,TIMERx(x=0..4,7,8,11)
 668:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_BRKG:  break event generation,TIMERx(x=0,7)
 669:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 670:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 671:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 672:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_event_software_generate(uint32_t timer_periph, uint16_t event)
 673:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1157              		.loc 1 673 1 is_stmt 1 view -0
 1158              		.cfi_startproc
 1159              		@ args = 0, pretend = 0, frame = 0
 1160              		@ frame_needed = 0, uses_anonymous_args = 0
 1161              		@ link register save eliminated.
 674:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)event;
 1162              		.loc 1 674 5 view .LVU257
 1163 0000 4369     		ldr	r3, [r0, #20]
 1164              		.loc 1 674 31 is_stmt 0 view .LVU258
 1165 0002 0B43     		orrs	r3, r3, r1
 1166 0004 4361     		str	r3, [r0, #20]
 675:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1167              		.loc 1 675 1 view .LVU259
 1168 0006 7047     		bx	lr
 1169              		.cfi_endproc
 1170              	.LFE146:
ARM GAS  C:\Temp\cc1r5QOo.s 			page 33


 1172              		.section	.text.timer_break_struct_para_init,"ax",%progbits
 1173              		.align	1
 1174              		.global	timer_break_struct_para_init
 1175              		.syntax unified
 1176              		.thumb
 1177              		.thumb_func
 1179              	timer_break_struct_para_init:
 1180              	.LVL76:
 1181              	.LFB147:
 676:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 677:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 678:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      initialize TIMER break parameter struct with a default value
 679:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  breakpara: TIMER break parameter struct
 680:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 681:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 682:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 683:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_break_struct_para_init(timer_break_parameter_struct* breakpara)
 684:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1182              		.loc 1 684 1 is_stmt 1 view -0
 1183              		.cfi_startproc
 1184              		@ args = 0, pretend = 0, frame = 0
 1185              		@ frame_needed = 0, uses_anonymous_args = 0
 1186              		@ link register save eliminated.
 685:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* initialize the break parameter struct member with the default value */
 686:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     breakpara->runoffstate     = TIMER_ROS_STATE_DISABLE;
 1187              		.loc 1 686 5 view .LVU261
 1188              		.loc 1 686 32 is_stmt 0 view .LVU262
 1189 0000 0023     		movs	r3, #0
 1190 0002 0380     		strh	r3, [r0]	@ movhi
 687:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     breakpara->ideloffstate    = TIMER_IOS_STATE_DISABLE;
 1191              		.loc 1 687 5 is_stmt 1 view .LVU263
 1192              		.loc 1 687 32 is_stmt 0 view .LVU264
 1193 0004 4380     		strh	r3, [r0, #2]	@ movhi
 688:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     breakpara->deadtime        = 0U;
 1194              		.loc 1 688 5 is_stmt 1 view .LVU265
 1195              		.loc 1 688 32 is_stmt 0 view .LVU266
 1196 0006 8380     		strh	r3, [r0, #4]	@ movhi
 689:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     breakpara->breakpolarity   = TIMER_BREAK_POLARITY_LOW;
 1197              		.loc 1 689 5 is_stmt 1 view .LVU267
 1198              		.loc 1 689 32 is_stmt 0 view .LVU268
 1199 0008 C380     		strh	r3, [r0, #6]	@ movhi
 690:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     breakpara->outputautostate = TIMER_OUTAUTO_DISABLE;
 1200              		.loc 1 690 5 is_stmt 1 view .LVU269
 1201              		.loc 1 690 32 is_stmt 0 view .LVU270
 1202 000a 0381     		strh	r3, [r0, #8]	@ movhi
 691:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     breakpara->protectmode     = TIMER_CCHP_PROT_OFF;
 1203              		.loc 1 691 5 is_stmt 1 view .LVU271
 1204              		.loc 1 691 32 is_stmt 0 view .LVU272
 1205 000c 4381     		strh	r3, [r0, #10]	@ movhi
 692:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     breakpara->breakstate      = TIMER_BREAK_DISABLE;
 1206              		.loc 1 692 5 is_stmt 1 view .LVU273
 1207              		.loc 1 692 32 is_stmt 0 view .LVU274
 1208 000e 8381     		strh	r3, [r0, #12]	@ movhi
 693:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1209              		.loc 1 693 1 view .LVU275
 1210 0010 7047     		bx	lr
 1211              		.cfi_endproc
ARM GAS  C:\Temp\cc1r5QOo.s 			page 34


 1212              	.LFE147:
 1214              		.section	.text.timer_break_config,"ax",%progbits
 1215              		.align	1
 1216              		.global	timer_break_config
 1217              		.syntax unified
 1218              		.thumb
 1219              		.thumb_func
 1221              	timer_break_config:
 1222              	.LVL77:
 1223              	.LFB148:
 694:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 695:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 696:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER break function 
 697:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 698:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  breakpara: TIMER break parameter struct
 699:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 runoffstate: TIMER_ROS_STATE_ENABLE,TIMER_ROS_STATE_DISABLE
 700:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 ideloffstate: TIMER_IOS_STATE_ENABLE,TIMER_IOS_STATE_DISABLE
 701:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 deadtime: 0~255
 702:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 breakpolarity: TIMER_BREAK_POLARITY_LOW,TIMER_BREAK_POLARITY_HIGH
 703:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 outputautostate: TIMER_OUTAUTO_ENABLE,TIMER_OUTAUTO_DISABLE
 704:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 protectmode: TIMER_CCHP_PROT_OFF,TIMER_CCHP_PROT_0,TIMER_CCHP_PROT_1,TIMER_CCHP_PRO
 705:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 breakstate: TIMER_BREAK_ENABLE,TIMER_BREAK_DISABLE
 706:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 707:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 708:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 709:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_break_config(uint32_t timer_periph, timer_break_parameter_struct* breakpara)
 710:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1224              		.loc 1 710 1 is_stmt 1 view -0
 1225              		.cfi_startproc
 1226              		@ args = 0, pretend = 0, frame = 0
 1227              		@ frame_needed = 0, uses_anonymous_args = 0
 1228              		.loc 1 710 1 is_stmt 0 view .LVU277
 1229 0000 70B5     		push	{r4, r5, r6, lr}
 1230              	.LCFI1:
 1231              		.cfi_def_cfa_offset 16
 1232              		.cfi_offset 4, -16
 1233              		.cfi_offset 5, -12
 1234              		.cfi_offset 6, -8
 1235              		.cfi_offset 14, -4
 711:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CCHP(timer_periph) = (uint32_t)(((uint32_t)(breakpara->runoffstate))|
 1236              		.loc 1 711 5 is_stmt 1 view .LVU278
 1237              		.loc 1 711 64 is_stmt 0 view .LVU279
 1238 0002 0D88     		ldrh	r5, [r1]
 712:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate))|
 1239              		.loc 1 712 64 view .LVU280
 1240 0004 4E88     		ldrh	r6, [r1, #2]
 713:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->deadtime))|
 1241              		.loc 1 713 64 view .LVU281
 1242 0006 8C88     		ldrh	r4, [r1, #4]
 714:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->breakpolarity))|
 1243              		.loc 1 714 64 view .LVU282
 1244 0008 B1F806E0 		ldrh	lr, [r1, #6]
 715:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->outputautostate)) |
 1245              		.loc 1 715 64 view .LVU283
 1246 000c B1F808C0 		ldrh	ip, [r1, #8]
 716:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->protectmode))|
 1247              		.loc 1 716 64 view .LVU284
ARM GAS  C:\Temp\cc1r5QOo.s 			page 35


 1248 0010 4A89     		ldrh	r2, [r1, #10]
 717:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->breakstate))) ;
 1249              		.loc 1 717 64 view .LVU285
 1250 0012 8B89     		ldrh	r3, [r1, #12]
 711:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate))|
 1251              		.loc 1 711 32 view .LVU286
 1252 0014 45EA0601 		orr	r1, r5, r6
 1253              	.LVL78:
 711:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate))|
 1254              		.loc 1 711 32 view .LVU287
 1255 0018 2143     		orrs	r1, r1, r4
 1256 001a 4EEA0101 		orr	r1, lr, r1
 1257 001e 4CEA0101 		orr	r1, ip, r1
 1258 0022 0A43     		orrs	r2, r2, r1
 1259 0024 1343     		orrs	r3, r3, r2
 711:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate))|
 1260              		.loc 1 711 30 view .LVU288
 1261 0026 4364     		str	r3, [r0, #68]
 718:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1262              		.loc 1 718 1 view .LVU289
 1263 0028 70BD     		pop	{r4, r5, r6, pc}
 1264              		.cfi_endproc
 1265              	.LFE148:
 1267              		.section	.text.timer_break_enable,"ax",%progbits
 1268              		.align	1
 1269              		.global	timer_break_enable
 1270              		.syntax unified
 1271              		.thumb
 1272              		.thumb_func
 1274              	timer_break_enable:
 1275              	.LVL79:
 1276              	.LFB149:
 719:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 720:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 721:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable TIMER break function
 722:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 723:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 724:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 725:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 726:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_break_enable(uint32_t timer_periph)
 727:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1277              		.loc 1 727 1 is_stmt 1 view -0
 1278              		.cfi_startproc
 1279              		@ args = 0, pretend = 0, frame = 0
 1280              		@ frame_needed = 0, uses_anonymous_args = 0
 1281              		@ link register save eliminated.
 728:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_BRKEN;
 1282              		.loc 1 728 5 view .LVU291
 1283 0000 436C     		ldr	r3, [r0, #68]
 1284              		.loc 1 728 30 is_stmt 0 view .LVU292
 1285 0002 43F48053 		orr	r3, r3, #4096
 1286 0006 4364     		str	r3, [r0, #68]
 729:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1287              		.loc 1 729 1 view .LVU293
 1288 0008 7047     		bx	lr
 1289              		.cfi_endproc
 1290              	.LFE149:
ARM GAS  C:\Temp\cc1r5QOo.s 			page 36


 1292              		.section	.text.timer_break_disable,"ax",%progbits
 1293              		.align	1
 1294              		.global	timer_break_disable
 1295              		.syntax unified
 1296              		.thumb
 1297              		.thumb_func
 1299              	timer_break_disable:
 1300              	.LVL80:
 1301              	.LFB150:
 730:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 731:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 732:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable TIMER break function
 733:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 734:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 735:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 736:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 737:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_break_disable(uint32_t timer_periph)
 738:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1302              		.loc 1 738 1 is_stmt 1 view -0
 1303              		.cfi_startproc
 1304              		@ args = 0, pretend = 0, frame = 0
 1305              		@ frame_needed = 0, uses_anonymous_args = 0
 1306              		@ link register save eliminated.
 739:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_BRKEN;
 1307              		.loc 1 739 5 view .LVU295
 1308 0000 436C     		ldr	r3, [r0, #68]
 1309              		.loc 1 739 30 is_stmt 0 view .LVU296
 1310 0002 23F48053 		bic	r3, r3, #4096
 1311 0006 4364     		str	r3, [r0, #68]
 740:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1312              		.loc 1 740 1 view .LVU297
 1313 0008 7047     		bx	lr
 1314              		.cfi_endproc
 1315              	.LFE150:
 1317              		.section	.text.timer_automatic_output_enable,"ax",%progbits
 1318              		.align	1
 1319              		.global	timer_automatic_output_enable
 1320              		.syntax unified
 1321              		.thumb
 1322              		.thumb_func
 1324              	timer_automatic_output_enable:
 1325              	.LVL81:
 1326              	.LFB151:
 741:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 742:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 743:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable TIMER output automatic function
 744:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 745:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 746:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 747:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 748:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_automatic_output_enable(uint32_t timer_periph)
 749:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1327              		.loc 1 749 1 is_stmt 1 view -0
 1328              		.cfi_startproc
 1329              		@ args = 0, pretend = 0, frame = 0
 1330              		@ frame_needed = 0, uses_anonymous_args = 0
 1331              		@ link register save eliminated.
ARM GAS  C:\Temp\cc1r5QOo.s 			page 37


 750:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_OAEN;
 1332              		.loc 1 750 5 view .LVU299
 1333 0000 436C     		ldr	r3, [r0, #68]
 1334              		.loc 1 750 30 is_stmt 0 view .LVU300
 1335 0002 43F48043 		orr	r3, r3, #16384
 1336 0006 4364     		str	r3, [r0, #68]
 751:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1337              		.loc 1 751 1 view .LVU301
 1338 0008 7047     		bx	lr
 1339              		.cfi_endproc
 1340              	.LFE151:
 1342              		.section	.text.timer_automatic_output_disable,"ax",%progbits
 1343              		.align	1
 1344              		.global	timer_automatic_output_disable
 1345              		.syntax unified
 1346              		.thumb
 1347              		.thumb_func
 1349              	timer_automatic_output_disable:
 1350              	.LVL82:
 1351              	.LFB152:
 752:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 753:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 754:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable TIMER output automatic function
 755:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 756:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 757:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 758:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 759:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_automatic_output_disable(uint32_t timer_periph)
 760:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1352              		.loc 1 760 1 is_stmt 1 view -0
 1353              		.cfi_startproc
 1354              		@ args = 0, pretend = 0, frame = 0
 1355              		@ frame_needed = 0, uses_anonymous_args = 0
 1356              		@ link register save eliminated.
 761:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_OAEN;
 1357              		.loc 1 761 5 view .LVU303
 1358 0000 436C     		ldr	r3, [r0, #68]
 1359              		.loc 1 761 30 is_stmt 0 view .LVU304
 1360 0002 23F48043 		bic	r3, r3, #16384
 1361 0006 4364     		str	r3, [r0, #68]
 762:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1362              		.loc 1 762 1 view .LVU305
 1363 0008 7047     		bx	lr
 1364              		.cfi_endproc
 1365              	.LFE152:
 1367              		.section	.text.timer_primary_output_config,"ax",%progbits
 1368              		.align	1
 1369              		.global	timer_primary_output_config
 1370              		.syntax unified
 1371              		.thumb
 1372              		.thumb_func
 1374              	timer_primary_output_config:
 1375              	.LVL83:
 1376              	.LFB153:
 763:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 764:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 765:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER primary output function
ARM GAS  C:\Temp\cc1r5QOo.s 			page 38


 766:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 767:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE
 768:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 769:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 770:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 771:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_primary_output_config(uint32_t timer_periph, ControlStatus newvalue)
 772:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1377              		.loc 1 772 1 is_stmt 1 view -0
 1378              		.cfi_startproc
 1379              		@ args = 0, pretend = 0, frame = 0
 1380              		@ frame_needed = 0, uses_anonymous_args = 0
 1381              		@ link register save eliminated.
 773:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(ENABLE == newvalue){
 1382              		.loc 1 773 5 view .LVU307
 1383              		.loc 1 773 7 is_stmt 0 view .LVU308
 1384 0000 0129     		cmp	r1, #1
 1385 0002 04D0     		beq	.L80
 774:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 775:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 776:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CCHP(timer_periph) &= (~(uint32_t)TIMER_CCHP_POEN);
 1386              		.loc 1 776 9 is_stmt 1 view .LVU309
 1387 0004 436C     		ldr	r3, [r0, #68]
 1388              		.loc 1 776 34 is_stmt 0 view .LVU310
 1389 0006 23F40043 		bic	r3, r3, #32768
 1390 000a 4364     		str	r3, [r0, #68]
 777:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 778:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1391              		.loc 1 778 1 view .LVU311
 1392 000c 7047     		bx	lr
 1393              	.L80:
 774:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 1394              		.loc 1 774 9 is_stmt 1 view .LVU312
 1395 000e 436C     		ldr	r3, [r0, #68]
 774:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 1396              		.loc 1 774 34 is_stmt 0 view .LVU313
 1397 0010 43F40043 		orr	r3, r3, #32768
 1398 0014 4364     		str	r3, [r0, #68]
 1399 0016 7047     		bx	lr
 1400              		.cfi_endproc
 1401              	.LFE153:
 1403              		.section	.text.timer_channel_control_shadow_config,"ax",%progbits
 1404              		.align	1
 1405              		.global	timer_channel_control_shadow_config
 1406              		.syntax unified
 1407              		.thumb
 1408              		.thumb_func
 1410              	timer_channel_control_shadow_config:
 1411              	.LVL84:
 1412              	.LFB154:
 779:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 780:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 781:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable or disable channel capture/compare control shadow register
 782:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 783:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE 
 784:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 785:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 786:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
ARM GAS  C:\Temp\cc1r5QOo.s 			page 39


 787:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_control_shadow_config(uint32_t timer_periph, ControlStatus newvalue)
 788:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1413              		.loc 1 788 1 is_stmt 1 view -0
 1414              		.cfi_startproc
 1415              		@ args = 0, pretend = 0, frame = 0
 1416              		@ frame_needed = 0, uses_anonymous_args = 0
 1417              		@ link register save eliminated.
 789:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****      if(ENABLE == newvalue){
 1418              		.loc 1 789 6 view .LVU315
 1419              		.loc 1 789 8 is_stmt 0 view .LVU316
 1420 0000 0129     		cmp	r1, #1
 1421 0002 04D0     		beq	.L84
 790:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 791:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 792:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCSE);
 1422              		.loc 1 792 9 is_stmt 1 view .LVU317
 1423 0004 4368     		ldr	r3, [r0, #4]
 1424              		.loc 1 792 34 is_stmt 0 view .LVU318
 1425 0006 23F00103 		bic	r3, r3, #1
 1426 000a 4360     		str	r3, [r0, #4]
 793:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 794:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1427              		.loc 1 794 1 view .LVU319
 1428 000c 7047     		bx	lr
 1429              	.L84:
 790:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 1430              		.loc 1 790 9 is_stmt 1 view .LVU320
 1431 000e 4368     		ldr	r3, [r0, #4]
 790:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 1432              		.loc 1 790 34 is_stmt 0 view .LVU321
 1433 0010 43F00103 		orr	r3, r3, #1
 1434 0014 4360     		str	r3, [r0, #4]
 1435 0016 7047     		bx	lr
 1436              		.cfi_endproc
 1437              	.LFE154:
 1439              		.section	.text.timer_channel_control_shadow_update_config,"ax",%progbits
 1440              		.align	1
 1441              		.global	timer_channel_control_shadow_update_config
 1442              		.syntax unified
 1443              		.thumb
 1444              		.thumb_func
 1446              	timer_channel_control_shadow_update_config:
 1447              	.LVL85:
 1448              	.LFB155:
 795:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 796:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 797:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel control shadow register update control
 798:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 799:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ccuctl: channel control shadow register update control
 800:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 801:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_UPDATECTL_CCU: the shadow registers update by when CMTG bit is set
 802:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_UPDATECTL_CCUTRI: the shadow registers update by when CMTG bit is set or an
 803:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 804:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 805:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */              
 806:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_control_shadow_update_config(uint32_t timer_periph, uint8_t ccuctl)
 807:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
ARM GAS  C:\Temp\cc1r5QOo.s 			page 40


 1449              		.loc 1 807 1 is_stmt 1 view -0
 1450              		.cfi_startproc
 1451              		@ args = 0, pretend = 0, frame = 0
 1452              		@ frame_needed = 0, uses_anonymous_args = 0
 1453              		@ link register save eliminated.
 808:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_UPDATECTL_CCU == ccuctl){
 1454              		.loc 1 808 5 view .LVU323
 1455              		.loc 1 808 7 is_stmt 0 view .LVU324
 1456 0000 21B9     		cbnz	r1, .L86
 809:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCUC);
 1457              		.loc 1 809 9 is_stmt 1 view .LVU325
 1458 0002 4368     		ldr	r3, [r0, #4]
 1459              		.loc 1 809 34 is_stmt 0 view .LVU326
 1460 0004 23F00403 		bic	r3, r3, #4
 1461 0008 4360     		str	r3, [r0, #4]
 1462 000a 7047     		bx	lr
 1463              	.L86:
 810:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_UPDATECTL_CCUTRI == ccuctl){
 1464              		.loc 1 810 11 is_stmt 1 view .LVU327
 1465              		.loc 1 810 13 is_stmt 0 view .LVU328
 1466 000c 0129     		cmp	r1, #1
 1467 000e 00D0     		beq	.L88
 1468              	.L85:
 811:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 812:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 813:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
 814:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 815:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1469              		.loc 1 815 1 view .LVU329
 1470 0010 7047     		bx	lr
 1471              	.L88:
 811:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 1472              		.loc 1 811 9 is_stmt 1 view .LVU330
 1473 0012 4368     		ldr	r3, [r0, #4]
 811:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 1474              		.loc 1 811 34 is_stmt 0 view .LVU331
 1475 0014 43F00403 		orr	r3, r3, #4
 1476 0018 4360     		str	r3, [r0, #4]
 814:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1477              		.loc 1 814 5 is_stmt 1 view .LVU332
 1478              		.loc 1 815 1 is_stmt 0 view .LVU333
 1479 001a F9E7     		b	.L85
 1480              		.cfi_endproc
 1481              	.LFE155:
 1483              		.section	.text.timer_channel_output_struct_para_init,"ax",%progbits
 1484              		.align	1
 1485              		.global	timer_channel_output_struct_para_init
 1486              		.syntax unified
 1487              		.thumb
 1488              		.thumb_func
 1490              	timer_channel_output_struct_para_init:
 1491              	.LVL86:
 1492              	.LFB156:
 816:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 817:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 818:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      initialize TIMER channel output parameter struct with a default value
 819:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocpara: TIMER channel n output parameter struct
ARM GAS  C:\Temp\cc1r5QOo.s 			page 41


 820:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 821:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 822:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 823:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_struct_para_init(timer_oc_parameter_struct* ocpara)
 824:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1493              		.loc 1 824 1 is_stmt 1 view -0
 1494              		.cfi_startproc
 1495              		@ args = 0, pretend = 0, frame = 0
 1496              		@ frame_needed = 0, uses_anonymous_args = 0
 1497              		@ link register save eliminated.
 825:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* initialize the channel output parameter struct member with the default value */
 826:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     ocpara->outputstate  = (uint16_t)TIMER_CCX_DISABLE;
 1498              		.loc 1 826 5 view .LVU335
 1499              		.loc 1 826 26 is_stmt 0 view .LVU336
 1500 0000 0023     		movs	r3, #0
 1501 0002 0380     		strh	r3, [r0]	@ movhi
 827:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     ocpara->outputnstate = TIMER_CCXN_DISABLE;
 1502              		.loc 1 827 5 is_stmt 1 view .LVU337
 1503              		.loc 1 827 26 is_stmt 0 view .LVU338
 1504 0004 4380     		strh	r3, [r0, #2]	@ movhi
 828:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     ocpara->ocpolarity   = TIMER_OC_POLARITY_HIGH;
 1505              		.loc 1 828 5 is_stmt 1 view .LVU339
 1506              		.loc 1 828 26 is_stmt 0 view .LVU340
 1507 0006 8380     		strh	r3, [r0, #4]	@ movhi
 829:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     ocpara->ocnpolarity  = TIMER_OCN_POLARITY_HIGH;
 1508              		.loc 1 829 5 is_stmt 1 view .LVU341
 1509              		.loc 1 829 26 is_stmt 0 view .LVU342
 1510 0008 C380     		strh	r3, [r0, #6]	@ movhi
 830:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     ocpara->ocidlestate  = TIMER_OC_IDLE_STATE_LOW;
 1511              		.loc 1 830 5 is_stmt 1 view .LVU343
 1512              		.loc 1 830 26 is_stmt 0 view .LVU344
 1513 000a 0381     		strh	r3, [r0, #8]	@ movhi
 831:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     ocpara->ocnidlestate = TIMER_OCN_IDLE_STATE_LOW;
 1514              		.loc 1 831 5 is_stmt 1 view .LVU345
 1515              		.loc 1 831 26 is_stmt 0 view .LVU346
 1516 000c 4381     		strh	r3, [r0, #10]	@ movhi
 832:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1517              		.loc 1 832 1 view .LVU347
 1518 000e 7047     		bx	lr
 1519              		.cfi_endproc
 1520              	.LFE156:
 1522              		.section	.text.timer_channel_output_config,"ax",%progbits
 1523              		.align	1
 1524              		.global	timer_channel_output_config
 1525              		.syntax unified
 1526              		.thumb
 1527              		.thumb_func
 1529              	timer_channel_output_config:
 1530              	.LVL87:
 1531              	.LFB157:
 833:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 834:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 835:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel output function
 836:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 837:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel:
 838:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 839:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4,7..13))
ARM GAS  C:\Temp\cc1r5QOo.s 			page 42


 840:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4,7,8,11))
 841:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4,7))
 842:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4,7))
 843:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocpara: TIMER channeln output parameter struct
 844:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 outputstate: TIMER_CCX_ENABLE,TIMER_CCX_DISABLE
 845:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 outputnstate: TIMER_CCXN_ENABLE,TIMER_CCXN_DISABLE
 846:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 ocpolarity: TIMER_OC_POLARITY_HIGH,TIMER_OC_POLARITY_LOW
 847:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 ocnpolarity: TIMER_OCN_POLARITY_HIGH,TIMER_OCN_POLARITY_LOW
 848:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 ocidlestate: TIMER_OC_IDLE_STATE_LOW,TIMER_OC_IDLE_STATE_HIGH
 849:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 ocnidlestate: TIMER_OCN_IDLE_STATE_LOW,TIMER_OCN_IDLE_STATE_HIGH
 850:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 851:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 852:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 853:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_config(uint32_t timer_periph, uint16_t channel, timer_oc_parameter_struct
 854:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1532              		.loc 1 854 1 is_stmt 1 view -0
 1533              		.cfi_startproc
 1534              		@ args = 0, pretend = 0, frame = 0
 1535              		@ frame_needed = 0, uses_anonymous_args = 0
 1536              		@ link register save eliminated.
 855:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 1537              		.loc 1 855 5 view .LVU349
 1538 0000 0329     		cmp	r1, #3
 1539 0002 00F2EE80 		bhi	.L90
 1540 0006 DFE811F0 		tbh	[pc, r1, lsl #1]
 1541              	.L93:
 1542 000a 0400     		.2byte	(.L96-.L93)/2
 1543 000c 4100     		.2byte	(.L95-.L93)/2
 1544 000e 8400     		.2byte	(.L94-.L93)/2
 1545 0010 C600     		.2byte	(.L92-.L93)/2
 1546              		.p2align 1
 1547              	.L96:
 856:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
 857:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
 858:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0EN bit */
 859:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 1548              		.loc 1 859 9 view .LVU350
 1549 0012 036A     		ldr	r3, [r0, #32]
 1550              		.loc 1 859 36 is_stmt 0 view .LVU351
 1551 0014 23F00103 		bic	r3, r3, #1
 1552 0018 0362     		str	r3, [r0, #32]
 860:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH0MS;
 1553              		.loc 1 860 9 is_stmt 1 view .LVU352
 1554 001a 8369     		ldr	r3, [r0, #24]
 1555              		.loc 1 860 36 is_stmt 0 view .LVU353
 1556 001c 23F00303 		bic	r3, r3, #3
 1557 0020 8361     		str	r3, [r0, #24]
 861:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
 862:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->outputstate;
 1558              		.loc 1 862 9 is_stmt 1 view .LVU354
 1559 0022 036A     		ldr	r3, [r0, #32]
 1560              		.loc 1 862 55 is_stmt 0 view .LVU355
 1561 0024 1188     		ldrh	r1, [r2]
 1562              	.LVL88:
 1563              		.loc 1 862 36 view .LVU356
 1564 0026 0B43     		orrs	r3, r3, r1
 1565 0028 0362     		str	r3, [r0, #32]
ARM GAS  C:\Temp\cc1r5QOo.s 			page 43


 863:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0P bit */
 864:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0P);
 1566              		.loc 1 864 9 is_stmt 1 view .LVU357
 1567 002a 036A     		ldr	r3, [r0, #32]
 1568              		.loc 1 864 36 is_stmt 0 view .LVU358
 1569 002c 23F00203 		bic	r3, r3, #2
 1570 0030 0362     		str	r3, [r0, #32]
 865:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0P bit */
 866:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->ocpolarity;
 1571              		.loc 1 866 9 is_stmt 1 view .LVU359
 1572 0032 036A     		ldr	r3, [r0, #32]
 1573              		.loc 1 866 55 is_stmt 0 view .LVU360
 1574 0034 9188     		ldrh	r1, [r2, #4]
 1575              		.loc 1 866 36 view .LVU361
 1576 0036 0B43     		orrs	r3, r3, r1
 1577 0038 0362     		str	r3, [r0, #32]
 867:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 868:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 1578              		.loc 1 868 9 is_stmt 1 view .LVU362
 1579              		.loc 1 868 11 is_stmt 0 view .LVU363
 1580 003a 6A4B     		ldr	r3, .L102
 1581 003c 9842     		cmp	r0, r3
 1582 003e 04D0     		beq	.L97
 1583              		.loc 1 868 37 discriminator 1 view .LVU364
 1584 0040 03F50063 		add	r3, r3, #2048
 1585 0044 9842     		cmp	r0, r3
 1586 0046 40F0CC80 		bne	.L90
 1587              	.L97:
 869:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the CH0NEN bit */
 870:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NEN);
 1588              		.loc 1 870 13 is_stmt 1 view .LVU365
 1589 004a 036A     		ldr	r3, [r0, #32]
 1590              		.loc 1 870 40 is_stmt 0 view .LVU366
 1591 004c 23F00403 		bic	r3, r3, #4
 1592 0050 0362     		str	r3, [r0, #32]
 871:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the CH0NEN bit */
 872:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->outputnstate;
 1593              		.loc 1 872 13 is_stmt 1 view .LVU367
 1594 0052 036A     		ldr	r3, [r0, #32]
 1595              		.loc 1 872 59 is_stmt 0 view .LVU368
 1596 0054 5188     		ldrh	r1, [r2, #2]
 1597              		.loc 1 872 40 view .LVU369
 1598 0056 0B43     		orrs	r3, r3, r1
 1599 0058 0362     		str	r3, [r0, #32]
 873:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the CH0NP bit */
 874:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NP);
 1600              		.loc 1 874 13 is_stmt 1 view .LVU370
 1601 005a 036A     		ldr	r3, [r0, #32]
 1602              		.loc 1 874 40 is_stmt 0 view .LVU371
 1603 005c 23F00803 		bic	r3, r3, #8
 1604 0060 0362     		str	r3, [r0, #32]
 875:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the CH0NP bit */
 876:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->ocnpolarity;
 1605              		.loc 1 876 13 is_stmt 1 view .LVU372
 1606 0062 036A     		ldr	r3, [r0, #32]
 1607              		.loc 1 876 59 is_stmt 0 view .LVU373
 1608 0064 D188     		ldrh	r1, [r2, #6]
ARM GAS  C:\Temp\cc1r5QOo.s 			page 44


 1609              		.loc 1 876 40 view .LVU374
 1610 0066 0B43     		orrs	r3, r3, r1
 1611 0068 0362     		str	r3, [r0, #32]
 877:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the ISO0 bit */
 878:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO0);
 1612              		.loc 1 878 13 is_stmt 1 view .LVU375
 1613 006a 4368     		ldr	r3, [r0, #4]
 1614              		.loc 1 878 38 is_stmt 0 view .LVU376
 1615 006c 23F48073 		bic	r3, r3, #256
 1616 0070 4360     		str	r3, [r0, #4]
 879:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the ISO0 bit */
 880:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)ocpara->ocidlestate;
 1617              		.loc 1 880 13 is_stmt 1 view .LVU377
 1618 0072 4368     		ldr	r3, [r0, #4]
 1619              		.loc 1 880 57 is_stmt 0 view .LVU378
 1620 0074 1189     		ldrh	r1, [r2, #8]
 1621              		.loc 1 880 38 view .LVU379
 1622 0076 0B43     		orrs	r3, r3, r1
 1623 0078 4360     		str	r3, [r0, #4]
 881:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the ISO0N bit */
 882:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO0N);
 1624              		.loc 1 882 13 is_stmt 1 view .LVU380
 1625 007a 4368     		ldr	r3, [r0, #4]
 1626              		.loc 1 882 38 is_stmt 0 view .LVU381
 1627 007c 23F40073 		bic	r3, r3, #512
 1628 0080 4360     		str	r3, [r0, #4]
 883:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the ISO0N bit */
 884:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)ocpara->ocnidlestate;
 1629              		.loc 1 884 13 is_stmt 1 view .LVU382
 1630 0082 4368     		ldr	r3, [r0, #4]
 1631              		.loc 1 884 57 is_stmt 0 view .LVU383
 1632 0084 5289     		ldrh	r2, [r2, #10]
 1633              	.LVL89:
 1634              		.loc 1 884 38 view .LVU384
 1635 0086 1343     		orrs	r3, r3, r2
 1636 0088 4360     		str	r3, [r0, #4]
 1637 008a 7047     		bx	lr
 1638              	.LVL90:
 1639              	.L95:
 885:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         }
 886:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 887:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
 888:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
 889:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1EN bit */
 890:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 1640              		.loc 1 890 9 is_stmt 1 view .LVU385
 1641 008c 036A     		ldr	r3, [r0, #32]
 1642              		.loc 1 890 36 is_stmt 0 view .LVU386
 1643 008e 23F01003 		bic	r3, r3, #16
 1644 0092 0362     		str	r3, [r0, #32]
 891:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH1MS;
 1645              		.loc 1 891 9 is_stmt 1 view .LVU387
 1646 0094 8369     		ldr	r3, [r0, #24]
 1647              		.loc 1 891 36 is_stmt 0 view .LVU388
 1648 0096 23F44073 		bic	r3, r3, #768
 1649 009a 8361     		str	r3, [r0, #24]
 892:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
ARM GAS  C:\Temp\cc1r5QOo.s 			page 45


 893:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->outputstate << 4U);
 1650              		.loc 1 893 9 is_stmt 1 view .LVU389
 1651 009c 036A     		ldr	r3, [r0, #32]
 1652              		.loc 1 893 66 is_stmt 0 view .LVU390
 1653 009e 1188     		ldrh	r1, [r2]
 1654              	.LVL91:
 1655              		.loc 1 893 36 view .LVU391
 1656 00a0 43EA0113 		orr	r3, r3, r1, lsl #4
 1657 00a4 0362     		str	r3, [r0, #32]
 894:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1P bit */
 895:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1P);
 1658              		.loc 1 895 9 is_stmt 1 view .LVU392
 1659 00a6 036A     		ldr	r3, [r0, #32]
 1660              		.loc 1 895 36 is_stmt 0 view .LVU393
 1661 00a8 23F02003 		bic	r3, r3, #32
 1662 00ac 0362     		str	r3, [r0, #32]
 896:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1P bit */
 897:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 4U);
 1663              		.loc 1 897 9 is_stmt 1 view .LVU394
 1664 00ae 036A     		ldr	r3, [r0, #32]
 1665              		.loc 1 897 67 is_stmt 0 view .LVU395
 1666 00b0 9188     		ldrh	r1, [r2, #4]
 1667              		.loc 1 897 36 view .LVU396
 1668 00b2 43EA0113 		orr	r3, r3, r1, lsl #4
 1669 00b6 0362     		str	r3, [r0, #32]
 898:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 899:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 1670              		.loc 1 899 9 is_stmt 1 view .LVU397
 1671              		.loc 1 899 11 is_stmt 0 view .LVU398
 1672 00b8 4A4B     		ldr	r3, .L102
 1673 00ba 9842     		cmp	r0, r3
 1674 00bc 04D0     		beq	.L98
 1675              		.loc 1 899 37 discriminator 1 view .LVU399
 1676 00be 03F50063 		add	r3, r3, #2048
 1677 00c2 9842     		cmp	r0, r3
 1678 00c4 40F08D80 		bne	.L90
 1679              	.L98:
 900:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the CH1NEN bit */
 901:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NEN);
 1680              		.loc 1 901 13 is_stmt 1 view .LVU400
 1681 00c8 036A     		ldr	r3, [r0, #32]
 1682              		.loc 1 901 40 is_stmt 0 view .LVU401
 1683 00ca 23F04003 		bic	r3, r3, #64
 1684 00ce 0362     		str	r3, [r0, #32]
 902:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the CH1NEN bit */
 903:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputnstate) << 4U);
 1685              		.loc 1 903 13 is_stmt 1 view .LVU402
 1686 00d0 036A     		ldr	r3, [r0, #32]
 1687              		.loc 1 903 71 is_stmt 0 view .LVU403
 1688 00d2 5188     		ldrh	r1, [r2, #2]
 1689              		.loc 1 903 40 view .LVU404
 1690 00d4 43EA0113 		orr	r3, r3, r1, lsl #4
 1691 00d8 0362     		str	r3, [r0, #32]
 904:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the CH1NP bit */
 905:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NP);
 1692              		.loc 1 905 13 is_stmt 1 view .LVU405
 1693 00da 036A     		ldr	r3, [r0, #32]
ARM GAS  C:\Temp\cc1r5QOo.s 			page 46


 1694              		.loc 1 905 40 is_stmt 0 view .LVU406
 1695 00dc 23F08003 		bic	r3, r3, #128
 1696 00e0 0362     		str	r3, [r0, #32]
 906:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the CH1NP bit */
 907:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnpolarity) << 4U);
 1697              		.loc 1 907 13 is_stmt 1 view .LVU407
 1698 00e2 036A     		ldr	r3, [r0, #32]
 1699              		.loc 1 907 71 is_stmt 0 view .LVU408
 1700 00e4 D188     		ldrh	r1, [r2, #6]
 1701              		.loc 1 907 40 view .LVU409
 1702 00e6 43EA0113 		orr	r3, r3, r1, lsl #4
 1703 00ea 0362     		str	r3, [r0, #32]
 908:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the ISO1 bit */
 909:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1);
 1704              		.loc 1 909 13 is_stmt 1 view .LVU410
 1705 00ec 4368     		ldr	r3, [r0, #4]
 1706              		.loc 1 909 38 is_stmt 0 view .LVU411
 1707 00ee 23F48063 		bic	r3, r3, #1024
 1708 00f2 4360     		str	r3, [r0, #4]
 910:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the ISO1 bit */
 911:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 2U);
 1709              		.loc 1 911 13 is_stmt 1 view .LVU412
 1710 00f4 4368     		ldr	r3, [r0, #4]
 1711              		.loc 1 911 69 is_stmt 0 view .LVU413
 1712 00f6 1189     		ldrh	r1, [r2, #8]
 1713              		.loc 1 911 38 view .LVU414
 1714 00f8 43EA8103 		orr	r3, r3, r1, lsl #2
 1715 00fc 4360     		str	r3, [r0, #4]
 912:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the ISO1N bit */
 913:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1N);
 1716              		.loc 1 913 13 is_stmt 1 view .LVU415
 1717 00fe 4368     		ldr	r3, [r0, #4]
 1718              		.loc 1 913 38 is_stmt 0 view .LVU416
 1719 0100 23F40063 		bic	r3, r3, #2048
 1720 0104 4360     		str	r3, [r0, #4]
 914:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the ISO1N bit */
 915:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnidlestate) << 2U);
 1721              		.loc 1 915 13 is_stmt 1 view .LVU417
 1722 0106 4368     		ldr	r3, [r0, #4]
 1723              		.loc 1 915 69 is_stmt 0 view .LVU418
 1724 0108 5289     		ldrh	r2, [r2, #10]
 1725              	.LVL92:
 1726              		.loc 1 915 38 view .LVU419
 1727 010a 43EA8203 		orr	r3, r3, r2, lsl #2
 1728 010e 4360     		str	r3, [r0, #4]
 1729 0110 7047     		bx	lr
 1730              	.LVL93:
 1731              	.L94:
 916:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         }
 917:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 918:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
 919:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
 920:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH2EN bit */
 921:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
 1732              		.loc 1 921 9 is_stmt 1 view .LVU420
 1733 0112 036A     		ldr	r3, [r0, #32]
 1734              		.loc 1 921 36 is_stmt 0 view .LVU421
ARM GAS  C:\Temp\cc1r5QOo.s 			page 47


 1735 0114 23F48073 		bic	r3, r3, #256
 1736 0118 0362     		str	r3, [r0, #32]
 922:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH2MS;
 1737              		.loc 1 922 9 is_stmt 1 view .LVU422
 1738 011a C369     		ldr	r3, [r0, #28]
 1739              		.loc 1 922 36 is_stmt 0 view .LVU423
 1740 011c 23F00303 		bic	r3, r3, #3
 1741 0120 C361     		str	r3, [r0, #28]
 923:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH2EN bit */
 924:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->outputstate << 8U);
 1742              		.loc 1 924 9 is_stmt 1 view .LVU424
 1743 0122 036A     		ldr	r3, [r0, #32]
 1744              		.loc 1 924 66 is_stmt 0 view .LVU425
 1745 0124 1188     		ldrh	r1, [r2]
 1746              	.LVL94:
 1747              		.loc 1 924 36 view .LVU426
 1748 0126 43EA0123 		orr	r3, r3, r1, lsl #8
 1749 012a 0362     		str	r3, [r0, #32]
 925:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH2P bit */
 926:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2P);
 1750              		.loc 1 926 9 is_stmt 1 view .LVU427
 1751 012c 036A     		ldr	r3, [r0, #32]
 1752              		.loc 1 926 36 is_stmt 0 view .LVU428
 1753 012e 23F40073 		bic	r3, r3, #512
 1754 0132 0362     		str	r3, [r0, #32]
 927:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH2P bit */
 928:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 8U);
 1755              		.loc 1 928 9 is_stmt 1 view .LVU429
 1756 0134 036A     		ldr	r3, [r0, #32]
 1757              		.loc 1 928 67 is_stmt 0 view .LVU430
 1758 0136 9188     		ldrh	r1, [r2, #4]
 1759              		.loc 1 928 36 view .LVU431
 1760 0138 43EA0123 		orr	r3, r3, r1, lsl #8
 1761 013c 0362     		str	r3, [r0, #32]
 929:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 930:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 1762              		.loc 1 930 9 is_stmt 1 view .LVU432
 1763              		.loc 1 930 11 is_stmt 0 view .LVU433
 1764 013e 294B     		ldr	r3, .L102
 1765 0140 9842     		cmp	r0, r3
 1766 0142 03D0     		beq	.L99
 1767              		.loc 1 930 37 discriminator 1 view .LVU434
 1768 0144 03F50063 		add	r3, r3, #2048
 1769 0148 9842     		cmp	r0, r3
 1770 014a 4AD1     		bne	.L90
 1771              	.L99:
 931:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the CH2NEN bit */
 932:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NEN);
 1772              		.loc 1 932 13 is_stmt 1 view .LVU435
 1773 014c 036A     		ldr	r3, [r0, #32]
 1774              		.loc 1 932 40 is_stmt 0 view .LVU436
 1775 014e 23F48063 		bic	r3, r3, #1024
 1776 0152 0362     		str	r3, [r0, #32]
 933:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the CH2NEN bit */
 934:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputnstate) << 8U);
 1777              		.loc 1 934 13 is_stmt 1 view .LVU437
 1778 0154 036A     		ldr	r3, [r0, #32]
ARM GAS  C:\Temp\cc1r5QOo.s 			page 48


 1779              		.loc 1 934 71 is_stmt 0 view .LVU438
 1780 0156 5188     		ldrh	r1, [r2, #2]
 1781              		.loc 1 934 40 view .LVU439
 1782 0158 43EA0123 		orr	r3, r3, r1, lsl #8
 1783 015c 0362     		str	r3, [r0, #32]
 935:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the CH2NP bit */
 936:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NP);
 1784              		.loc 1 936 13 is_stmt 1 view .LVU440
 1785 015e 036A     		ldr	r3, [r0, #32]
 1786              		.loc 1 936 40 is_stmt 0 view .LVU441
 1787 0160 23F40063 		bic	r3, r3, #2048
 1788 0164 0362     		str	r3, [r0, #32]
 937:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the CH2NP bit */
 938:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnpolarity) << 8U);
 1789              		.loc 1 938 13 is_stmt 1 view .LVU442
 1790 0166 036A     		ldr	r3, [r0, #32]
 1791              		.loc 1 938 71 is_stmt 0 view .LVU443
 1792 0168 D188     		ldrh	r1, [r2, #6]
 1793              		.loc 1 938 40 view .LVU444
 1794 016a 43EA0123 		orr	r3, r3, r1, lsl #8
 1795 016e 0362     		str	r3, [r0, #32]
 939:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the ISO2 bit */
 940:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO2);
 1796              		.loc 1 940 13 is_stmt 1 view .LVU445
 1797 0170 4368     		ldr	r3, [r0, #4]
 1798              		.loc 1 940 38 is_stmt 0 view .LVU446
 1799 0172 23F48053 		bic	r3, r3, #4096
 1800 0176 4360     		str	r3, [r0, #4]
 941:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the ISO2 bit */
 942:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 4U);
 1801              		.loc 1 942 13 is_stmt 1 view .LVU447
 1802 0178 4368     		ldr	r3, [r0, #4]
 1803              		.loc 1 942 69 is_stmt 0 view .LVU448
 1804 017a 1189     		ldrh	r1, [r2, #8]
 1805              		.loc 1 942 38 view .LVU449
 1806 017c 43EA0113 		orr	r3, r3, r1, lsl #4
 1807 0180 4360     		str	r3, [r0, #4]
 943:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the ISO2N bit */
 944:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO2N);
 1808              		.loc 1 944 13 is_stmt 1 view .LVU450
 1809 0182 4368     		ldr	r3, [r0, #4]
 1810              		.loc 1 944 38 is_stmt 0 view .LVU451
 1811 0184 23F40053 		bic	r3, r3, #8192
 1812 0188 4360     		str	r3, [r0, #4]
 945:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the ISO2N bit */
 946:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnidlestate) << 4U);
 1813              		.loc 1 946 13 is_stmt 1 view .LVU452
 1814 018a 4368     		ldr	r3, [r0, #4]
 1815              		.loc 1 946 69 is_stmt 0 view .LVU453
 1816 018c 5289     		ldrh	r2, [r2, #10]
 1817              	.LVL95:
 1818              		.loc 1 946 38 view .LVU454
 1819 018e 43EA0213 		orr	r3, r3, r2, lsl #4
 1820 0192 4360     		str	r3, [r0, #4]
 1821 0194 7047     		bx	lr
 1822              	.LVL96:
 1823              	.L92:
ARM GAS  C:\Temp\cc1r5QOo.s 			page 49


 947:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         }
 948:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 949:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
 950:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
 951:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH3EN bit */
 952:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &=(~(uint32_t)TIMER_CHCTL2_CH3EN);
 1824              		.loc 1 952 9 is_stmt 1 view .LVU455
 1825 0196 036A     		ldr	r3, [r0, #32]
 1826              		.loc 1 952 36 is_stmt 0 view .LVU456
 1827 0198 23F48053 		bic	r3, r3, #4096
 1828 019c 0362     		str	r3, [r0, #32]
 953:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH3MS;
 1829              		.loc 1 953 9 is_stmt 1 view .LVU457
 1830 019e C369     		ldr	r3, [r0, #28]
 1831              		.loc 1 953 36 is_stmt 0 view .LVU458
 1832 01a0 23F44073 		bic	r3, r3, #768
 1833 01a4 C361     		str	r3, [r0, #28]
 954:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH3EN bit */
 955:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->outputstate << 12U);
 1834              		.loc 1 955 9 is_stmt 1 view .LVU459
 1835 01a6 036A     		ldr	r3, [r0, #32]
 1836              		.loc 1 955 66 is_stmt 0 view .LVU460
 1837 01a8 1188     		ldrh	r1, [r2]
 1838              	.LVL97:
 1839              		.loc 1 955 36 view .LVU461
 1840 01aa 43EA0133 		orr	r3, r3, r1, lsl #12
 1841 01ae 0362     		str	r3, [r0, #32]
 956:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH3P bit */
 957:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3P);
 1842              		.loc 1 957 9 is_stmt 1 view .LVU462
 1843 01b0 036A     		ldr	r3, [r0, #32]
 1844              		.loc 1 957 36 is_stmt 0 view .LVU463
 1845 01b2 23F40053 		bic	r3, r3, #8192
 1846 01b6 0362     		str	r3, [r0, #32]
 958:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH3P bit */
 959:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 12U);
 1847              		.loc 1 959 9 is_stmt 1 view .LVU464
 1848 01b8 036A     		ldr	r3, [r0, #32]
 1849              		.loc 1 959 67 is_stmt 0 view .LVU465
 1850 01ba 9188     		ldrh	r1, [r2, #4]
 1851              		.loc 1 959 36 view .LVU466
 1852 01bc 43EA0133 		orr	r3, r3, r1, lsl #12
 1853 01c0 0362     		str	r3, [r0, #32]
 960:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 961:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 1854              		.loc 1 961 9 is_stmt 1 view .LVU467
 1855              		.loc 1 961 11 is_stmt 0 view .LVU468
 1856 01c2 084B     		ldr	r3, .L102
 1857 01c4 9842     		cmp	r0, r3
 1858 01c6 03D0     		beq	.L100
 1859              		.loc 1 961 37 discriminator 1 view .LVU469
 1860 01c8 03F50063 		add	r3, r3, #2048
 1861 01cc 9842     		cmp	r0, r3
 1862 01ce 08D1     		bne	.L90
 1863              	.L100:
 962:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the ISO3 bit */
 963:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO3);
ARM GAS  C:\Temp\cc1r5QOo.s 			page 50


 1864              		.loc 1 963 13 is_stmt 1 view .LVU470
 1865 01d0 4368     		ldr	r3, [r0, #4]
 1866              		.loc 1 963 38 is_stmt 0 view .LVU471
 1867 01d2 23F48043 		bic	r3, r3, #16384
 1868 01d6 4360     		str	r3, [r0, #4]
 964:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the ISO3 bit */
 965:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 6U);
 1869              		.loc 1 965 13 is_stmt 1 view .LVU472
 1870 01d8 4368     		ldr	r3, [r0, #4]
 1871              		.loc 1 965 69 is_stmt 0 view .LVU473
 1872 01da 1289     		ldrh	r2, [r2, #8]
 1873              	.LVL98:
 1874              		.loc 1 965 38 view .LVU474
 1875 01dc 43EA8213 		orr	r3, r3, r2, lsl #6
 1876 01e0 4360     		str	r3, [r0, #4]
 1877              	.L90:
 966:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         }
 967:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 968:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
 969:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 970:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 971:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1878              		.loc 1 971 1 view .LVU475
 1879 01e2 7047     		bx	lr
 1880              	.L103:
 1881              		.align	2
 1882              	.L102:
 1883 01e4 002C0140 		.word	1073818624
 1884              		.cfi_endproc
 1885              	.LFE157:
 1887              		.section	.text.timer_channel_output_mode_config,"ax",%progbits
 1888              		.align	1
 1889              		.global	timer_channel_output_mode_config
 1890              		.syntax unified
 1891              		.thumb
 1892              		.thumb_func
 1894              	timer_channel_output_mode_config:
 1895              	.LVL99:
 1896              	.LFB158:
 972:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 973:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 974:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel output compare mode
 975:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 976:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
 977:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 978:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
 979:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
 980:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
 981:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
 982:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocmode: channel output compare mode
 983:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 984:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_TIMING: timing mode
 985:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_ACTIVE: active mode
 986:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_INACTIVE: inactive mode
 987:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_TOGGLE: toggle mode
 988:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_LOW: force low mode
 989:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_HIGH: force high mode
ARM GAS  C:\Temp\cc1r5QOo.s 			page 51


 990:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_PWM0: PWM0 mode
 991:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_PWM1: PWM1 mode
 992:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 993:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 994:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 995:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_mode_config(uint32_t timer_periph, uint16_t channel, uint16_t ocmode)
 996:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1897              		.loc 1 996 1 is_stmt 1 view -0
 1898              		.cfi_startproc
 1899              		@ args = 0, pretend = 0, frame = 0
 1900              		@ frame_needed = 0, uses_anonymous_args = 0
 1901              		@ link register save eliminated.
 997:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 1902              		.loc 1 997 5 view .LVU477
 1903 0000 0329     		cmp	r1, #3
 1904 0002 24D8     		bhi	.L104
 1905 0004 DFE801F0 		tbb	[pc, r1]
 1906              	.L107:
 1907 0008 02       		.byte	(.L110-.L107)/2
 1908 0009 0A       		.byte	(.L109-.L107)/2
 1909 000a 13       		.byte	(.L108-.L107)/2
 1910 000b 1B       		.byte	(.L106-.L107)/2
 1911              		.p2align 1
 1912              	.L110:
 998:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
 999:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1000:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMCTL);
 1913              		.loc 1 1000 9 view .LVU478
 1914 000c 8369     		ldr	r3, [r0, #24]
 1915              		.loc 1 1000 36 is_stmt 0 view .LVU479
 1916 000e 23F07003 		bic	r3, r3, #112
 1917 0012 8361     		str	r3, [r0, #24]
1001:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocmode;
 1918              		.loc 1 1001 9 is_stmt 1 view .LVU480
 1919 0014 8369     		ldr	r3, [r0, #24]
 1920              		.loc 1 1001 36 is_stmt 0 view .LVU481
 1921 0016 1343     		orrs	r3, r3, r2
 1922 0018 8361     		str	r3, [r0, #24]
1002:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 1923              		.loc 1 1002 9 is_stmt 1 view .LVU482
 1924 001a 7047     		bx	lr
 1925              	.L109:
1003:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1004:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1005:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMCTL);
 1926              		.loc 1 1005 9 view .LVU483
 1927 001c 8369     		ldr	r3, [r0, #24]
 1928              		.loc 1 1005 36 is_stmt 0 view .LVU484
 1929 001e 23F4E043 		bic	r3, r3, #28672
 1930 0022 8361     		str	r3, [r0, #24]
1006:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 1931              		.loc 1 1006 9 is_stmt 1 view .LVU485
 1932 0024 8369     		ldr	r3, [r0, #24]
 1933              		.loc 1 1006 36 is_stmt 0 view .LVU486
 1934 0026 43EA0223 		orr	r3, r3, r2, lsl #8
 1935 002a 8361     		str	r3, [r0, #24]
1007:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
ARM GAS  C:\Temp\cc1r5QOo.s 			page 52


 1936              		.loc 1 1007 9 is_stmt 1 view .LVU487
 1937 002c 7047     		bx	lr
 1938              	.L108:
1008:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1009:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1010:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMCTL);
 1939              		.loc 1 1010 9 view .LVU488
 1940 002e C369     		ldr	r3, [r0, #28]
 1941              		.loc 1 1010 36 is_stmt 0 view .LVU489
 1942 0030 23F07003 		bic	r3, r3, #112
 1943 0034 C361     		str	r3, [r0, #28]
1011:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocmode;
 1944              		.loc 1 1011 9 is_stmt 1 view .LVU490
 1945 0036 C369     		ldr	r3, [r0, #28]
 1946              		.loc 1 1011 36 is_stmt 0 view .LVU491
 1947 0038 1343     		orrs	r3, r3, r2
 1948 003a C361     		str	r3, [r0, #28]
1012:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 1949              		.loc 1 1012 9 is_stmt 1 view .LVU492
 1950 003c 7047     		bx	lr
 1951              	.L106:
1013:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1014:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1015:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMCTL);
 1952              		.loc 1 1015 9 view .LVU493
 1953 003e C369     		ldr	r3, [r0, #28]
 1954              		.loc 1 1015 36 is_stmt 0 view .LVU494
 1955 0040 23F4E043 		bic	r3, r3, #28672
 1956 0044 C361     		str	r3, [r0, #28]
1016:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 1957              		.loc 1 1016 9 is_stmt 1 view .LVU495
 1958 0046 C369     		ldr	r3, [r0, #28]
 1959              		.loc 1 1016 36 is_stmt 0 view .LVU496
 1960 0048 43EA0223 		orr	r3, r3, r2, lsl #8
 1961 004c C361     		str	r3, [r0, #28]
1017:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 1962              		.loc 1 1017 9 is_stmt 1 view .LVU497
 1963              	.L104:
1018:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1019:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1020:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1021:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1964              		.loc 1 1021 1 is_stmt 0 view .LVU498
 1965 004e 7047     		bx	lr
 1966              		.cfi_endproc
 1967              	.LFE158:
 1969              		.section	.text.timer_channel_output_pulse_value_config,"ax",%progbits
 1970              		.align	1
 1971              		.global	timer_channel_output_pulse_value_config
 1972              		.syntax unified
 1973              		.thumb
 1974              		.thumb_func
 1976              	timer_channel_output_pulse_value_config:
 1977              	.LVL100:
 1978              	.LFB159:
1022:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1023:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
ARM GAS  C:\Temp\cc1r5QOo.s 			page 53


1024:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel output pulse value
1025:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1026:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel:
1027:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1028:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1029:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1030:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1031:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1032:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  pulse: channel output pulse value,0~65535
1033:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1034:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1035:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1036:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_pulse_value_config(uint32_t timer_periph, uint16_t channel, uint32_t puls
1037:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1979              		.loc 1 1037 1 is_stmt 1 view -0
 1980              		.cfi_startproc
 1981              		@ args = 0, pretend = 0, frame = 0
 1982              		@ frame_needed = 0, uses_anonymous_args = 0
 1983              		@ link register save eliminated.
1038:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 1984              		.loc 1 1038 5 view .LVU500
 1985 0000 0329     		cmp	r1, #3
 1986 0002 0AD8     		bhi	.L112
 1987 0004 DFE801F0 		tbb	[pc, r1]
 1988              	.L115:
 1989 0008 02       		.byte	(.L118-.L115)/2
 1990 0009 04       		.byte	(.L117-.L115)/2
 1991 000a 06       		.byte	(.L116-.L115)/2
 1992 000b 08       		.byte	(.L114-.L115)/2
 1993              		.p2align 1
 1994              	.L118:
1039:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1040:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1041:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CH0CV(timer_periph) = (uint32_t)pulse;
 1995              		.loc 1 1041 9 view .LVU501
 1996              		.loc 1 1041 35 is_stmt 0 view .LVU502
 1997 000c 4263     		str	r2, [r0, #52]
1042:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 1998              		.loc 1 1042 9 is_stmt 1 view .LVU503
 1999 000e 7047     		bx	lr
 2000              	.L117:
1043:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1044:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1045:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CH1CV(timer_periph) = (uint32_t)pulse;
 2001              		.loc 1 1045 9 view .LVU504
 2002              		.loc 1 1045 35 is_stmt 0 view .LVU505
 2003 0010 8263     		str	r2, [r0, #56]
1046:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2004              		.loc 1 1046 9 is_stmt 1 view .LVU506
 2005 0012 7047     		bx	lr
 2006              	.L116:
1047:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1048:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1049:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CH2CV(timer_periph) = (uint32_t)pulse;
 2007              		.loc 1 1049 9 view .LVU507
 2008              		.loc 1 1049 35 is_stmt 0 view .LVU508
 2009 0014 C263     		str	r2, [r0, #60]
ARM GAS  C:\Temp\cc1r5QOo.s 			page 54


1050:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2010              		.loc 1 1050 9 is_stmt 1 view .LVU509
 2011 0016 7047     		bx	lr
 2012              	.L114:
1051:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1052:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1053:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****          TIMER_CH3CV(timer_periph) = (uint32_t)pulse;
 2013              		.loc 1 1053 10 view .LVU510
 2014              		.loc 1 1053 36 is_stmt 0 view .LVU511
 2015 0018 0264     		str	r2, [r0, #64]
1054:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2016              		.loc 1 1054 9 is_stmt 1 view .LVU512
 2017              	.L112:
1055:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1056:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1057:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1058:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2018              		.loc 1 1058 1 is_stmt 0 view .LVU513
 2019 001a 7047     		bx	lr
 2020              		.cfi_endproc
 2021              	.LFE159:
 2023              		.section	.text.timer_channel_output_shadow_config,"ax",%progbits
 2024              		.align	1
 2025              		.global	timer_channel_output_shadow_config
 2026              		.syntax unified
 2027              		.thumb
 2028              		.thumb_func
 2030              	timer_channel_output_shadow_config:
 2031              	.LVL101:
 2032              	.LFB160:
1059:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1060:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1061:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel output shadow function
1062:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1063:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel:
1064:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1065:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1066:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1067:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1068:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1069:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocshadow: channel output shadow state
1070:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1071:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_SHADOW_ENABLE: channel output shadow state enable
1072:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_SHADOW_DISABLE: channel output shadow state disable
1073:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1074:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1075:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1076:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_shadow_config(uint32_t timer_periph, uint16_t channel, uint16_t ocshadow)
1077:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2033              		.loc 1 1077 1 is_stmt 1 view -0
 2034              		.cfi_startproc
 2035              		@ args = 0, pretend = 0, frame = 0
 2036              		@ frame_needed = 0, uses_anonymous_args = 0
 2037              		@ link register save eliminated.
1078:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2038              		.loc 1 1078 5 view .LVU515
 2039 0000 0329     		cmp	r1, #3
ARM GAS  C:\Temp\cc1r5QOo.s 			page 55


 2040 0002 24D8     		bhi	.L120
 2041 0004 DFE801F0 		tbb	[pc, r1]
 2042              	.L123:
 2043 0008 02       		.byte	(.L126-.L123)/2
 2044 0009 0A       		.byte	(.L125-.L123)/2
 2045 000a 13       		.byte	(.L124-.L123)/2
 2046 000b 1B       		.byte	(.L122-.L123)/2
 2047              		.p2align 1
 2048              	.L126:
1079:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1080:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1081:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMSEN);
 2049              		.loc 1 1081 9 view .LVU516
 2050 000c 8369     		ldr	r3, [r0, #24]
 2051              		.loc 1 1081 36 is_stmt 0 view .LVU517
 2052 000e 23F00803 		bic	r3, r3, #8
 2053 0012 8361     		str	r3, [r0, #24]
1082:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocshadow;
 2054              		.loc 1 1082 9 is_stmt 1 view .LVU518
 2055 0014 8369     		ldr	r3, [r0, #24]
 2056              		.loc 1 1082 36 is_stmt 0 view .LVU519
 2057 0016 1343     		orrs	r3, r3, r2
 2058 0018 8361     		str	r3, [r0, #24]
1083:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2059              		.loc 1 1083 9 is_stmt 1 view .LVU520
 2060 001a 7047     		bx	lr
 2061              	.L125:
1084:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1085:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1086:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMSEN);
 2062              		.loc 1 1086 9 view .LVU521
 2063 001c 8369     		ldr	r3, [r0, #24]
 2064              		.loc 1 1086 36 is_stmt 0 view .LVU522
 2065 001e 23F40063 		bic	r3, r3, #2048
 2066 0022 8361     		str	r3, [r0, #24]
1087:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 2067              		.loc 1 1087 9 is_stmt 1 view .LVU523
 2068 0024 8369     		ldr	r3, [r0, #24]
 2069              		.loc 1 1087 36 is_stmt 0 view .LVU524
 2070 0026 43EA0223 		orr	r3, r3, r2, lsl #8
 2071 002a 8361     		str	r3, [r0, #24]
1088:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2072              		.loc 1 1088 9 is_stmt 1 view .LVU525
 2073 002c 7047     		bx	lr
 2074              	.L124:
1089:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1090:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1091:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMSEN);
 2075              		.loc 1 1091 9 view .LVU526
 2076 002e C369     		ldr	r3, [r0, #28]
 2077              		.loc 1 1091 36 is_stmt 0 view .LVU527
 2078 0030 23F00803 		bic	r3, r3, #8
 2079 0034 C361     		str	r3, [r0, #28]
1092:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocshadow;
 2080              		.loc 1 1092 9 is_stmt 1 view .LVU528
 2081 0036 C369     		ldr	r3, [r0, #28]
 2082              		.loc 1 1092 36 is_stmt 0 view .LVU529
ARM GAS  C:\Temp\cc1r5QOo.s 			page 56


 2083 0038 1343     		orrs	r3, r3, r2
 2084 003a C361     		str	r3, [r0, #28]
1093:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2085              		.loc 1 1093 9 is_stmt 1 view .LVU530
 2086 003c 7047     		bx	lr
 2087              	.L122:
1094:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1095:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1096:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMSEN);
 2088              		.loc 1 1096 9 view .LVU531
 2089 003e C369     		ldr	r3, [r0, #28]
 2090              		.loc 1 1096 36 is_stmt 0 view .LVU532
 2091 0040 23F40063 		bic	r3, r3, #2048
 2092 0044 C361     		str	r3, [r0, #28]
1097:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 2093              		.loc 1 1097 9 is_stmt 1 view .LVU533
 2094 0046 C369     		ldr	r3, [r0, #28]
 2095              		.loc 1 1097 36 is_stmt 0 view .LVU534
 2096 0048 43EA0223 		orr	r3, r3, r2, lsl #8
 2097 004c C361     		str	r3, [r0, #28]
1098:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2098              		.loc 1 1098 9 is_stmt 1 view .LVU535
 2099              	.L120:
1099:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1100:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1101:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1102:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2100              		.loc 1 1102 1 is_stmt 0 view .LVU536
 2101 004e 7047     		bx	lr
 2102              		.cfi_endproc
 2103              	.LFE160:
 2105              		.section	.text.timer_channel_output_fast_config,"ax",%progbits
 2106              		.align	1
 2107              		.global	timer_channel_output_fast_config
 2108              		.syntax unified
 2109              		.thumb
 2110              		.thumb_func
 2112              	timer_channel_output_fast_config:
 2113              	.LVL102:
 2114              	.LFB161:
1103:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1104:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1105:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel output fast function
1106:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1107:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel:
1108:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1109:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1110:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1111:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1112:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1113:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocfast: channel output fast function
1114:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1115:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_FAST_ENABLE: channel output fast function enable
1116:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_FAST_DISABLE: channel output fast function disable
1117:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1118:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1119:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
ARM GAS  C:\Temp\cc1r5QOo.s 			page 57


1120:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_fast_config(uint32_t timer_periph, uint16_t channel, uint16_t ocfast)
1121:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2115              		.loc 1 1121 1 is_stmt 1 view -0
 2116              		.cfi_startproc
 2117              		@ args = 0, pretend = 0, frame = 0
 2118              		@ frame_needed = 0, uses_anonymous_args = 0
 2119              		@ link register save eliminated.
1122:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2120              		.loc 1 1122 5 view .LVU538
 2121 0000 0329     		cmp	r1, #3
 2122 0002 24D8     		bhi	.L128
 2123 0004 DFE801F0 		tbb	[pc, r1]
 2124              	.L131:
 2125 0008 02       		.byte	(.L134-.L131)/2
 2126 0009 0A       		.byte	(.L133-.L131)/2
 2127 000a 13       		.byte	(.L132-.L131)/2
 2128 000b 1B       		.byte	(.L130-.L131)/2
 2129              		.p2align 1
 2130              	.L134:
1123:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1124:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1125:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMFEN);
 2131              		.loc 1 1125 9 view .LVU539
 2132 000c 8369     		ldr	r3, [r0, #24]
 2133              		.loc 1 1125 36 is_stmt 0 view .LVU540
 2134 000e 23F00403 		bic	r3, r3, #4
 2135 0012 8361     		str	r3, [r0, #24]
1126:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocfast;
 2136              		.loc 1 1126 9 is_stmt 1 view .LVU541
 2137 0014 8369     		ldr	r3, [r0, #24]
 2138              		.loc 1 1126 36 is_stmt 0 view .LVU542
 2139 0016 1343     		orrs	r3, r3, r2
 2140 0018 8361     		str	r3, [r0, #24]
1127:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2141              		.loc 1 1127 9 is_stmt 1 view .LVU543
 2142 001a 7047     		bx	lr
 2143              	.L133:
1128:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1129:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1130:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMFEN);
 2144              		.loc 1 1130 9 view .LVU544
 2145 001c 8369     		ldr	r3, [r0, #24]
 2146              		.loc 1 1130 36 is_stmt 0 view .LVU545
 2147 001e 23F48063 		bic	r3, r3, #1024
 2148 0022 8361     		str	r3, [r0, #24]
1131:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 2149              		.loc 1 1131 9 is_stmt 1 view .LVU546
 2150 0024 8369     		ldr	r3, [r0, #24]
 2151              		.loc 1 1131 36 is_stmt 0 view .LVU547
 2152 0026 43EA0223 		orr	r3, r3, r2, lsl #8
 2153 002a 8361     		str	r3, [r0, #24]
1132:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2154              		.loc 1 1132 9 is_stmt 1 view .LVU548
 2155 002c 7047     		bx	lr
 2156              	.L132:
1133:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1134:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
ARM GAS  C:\Temp\cc1r5QOo.s 			page 58


1135:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMFEN);
 2157              		.loc 1 1135 9 view .LVU549
 2158 002e C369     		ldr	r3, [r0, #28]
 2159              		.loc 1 1135 36 is_stmt 0 view .LVU550
 2160 0030 23F00403 		bic	r3, r3, #4
 2161 0034 C361     		str	r3, [r0, #28]
1136:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocfast;
 2162              		.loc 1 1136 9 is_stmt 1 view .LVU551
 2163 0036 C369     		ldr	r3, [r0, #28]
 2164              		.loc 1 1136 36 is_stmt 0 view .LVU552
 2165 0038 1343     		orrs	r3, r3, r2
 2166 003a C361     		str	r3, [r0, #28]
1137:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2167              		.loc 1 1137 9 is_stmt 1 view .LVU553
 2168 003c 7047     		bx	lr
 2169              	.L130:
1138:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1139:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1140:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMFEN);
 2170              		.loc 1 1140 9 view .LVU554
 2171 003e C369     		ldr	r3, [r0, #28]
 2172              		.loc 1 1140 36 is_stmt 0 view .LVU555
 2173 0040 23F48063 		bic	r3, r3, #1024
 2174 0044 C361     		str	r3, [r0, #28]
1141:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 2175              		.loc 1 1141 9 is_stmt 1 view .LVU556
 2176 0046 C369     		ldr	r3, [r0, #28]
 2177              		.loc 1 1141 36 is_stmt 0 view .LVU557
 2178 0048 43EA0223 		orr	r3, r3, r2, lsl #8
 2179 004c C361     		str	r3, [r0, #28]
1142:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2180              		.loc 1 1142 9 is_stmt 1 view .LVU558
 2181              	.L128:
1143:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1144:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1145:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1146:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2182              		.loc 1 1146 1 is_stmt 0 view .LVU559
 2183 004e 7047     		bx	lr
 2184              		.cfi_endproc
 2185              	.LFE161:
 2187              		.section	.text.timer_channel_output_clear_config,"ax",%progbits
 2188              		.align	1
 2189              		.global	timer_channel_output_clear_config
 2190              		.syntax unified
 2191              		.thumb
 2192              		.thumb_func
 2194              	timer_channel_output_clear_config:
 2195              	.LVL103:
 2196              	.LFB162:
1147:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1148:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1149:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel output clear function
1150:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1151:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1152:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1153:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0
ARM GAS  C:\Temp\cc1r5QOo.s 			page 59


1154:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1
1155:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2
1156:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3
1157:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  occlear: channel output clear function
1158:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1159:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_CLEAR_ENABLE: channel output clear function enable
1160:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_CLEAR_DISABLE: channel output clear function disable
1161:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1162:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1163:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1164:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_clear_config(uint32_t timer_periph, uint16_t channel, uint16_t occlear)
1165:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2197              		.loc 1 1165 1 is_stmt 1 view -0
 2198              		.cfi_startproc
 2199              		@ args = 0, pretend = 0, frame = 0
 2200              		@ frame_needed = 0, uses_anonymous_args = 0
 2201              		@ link register save eliminated.
1166:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2202              		.loc 1 1166 5 view .LVU561
 2203 0000 0329     		cmp	r1, #3
 2204 0002 24D8     		bhi	.L136
 2205 0004 DFE801F0 		tbb	[pc, r1]
 2206              	.L139:
 2207 0008 02       		.byte	(.L142-.L139)/2
 2208 0009 0A       		.byte	(.L141-.L139)/2
 2209 000a 13       		.byte	(.L140-.L139)/2
 2210 000b 1B       		.byte	(.L138-.L139)/2
 2211              		.p2align 1
 2212              	.L142:
1167:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1168:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1169:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMCEN);
 2213              		.loc 1 1169 9 view .LVU562
 2214 000c 8369     		ldr	r3, [r0, #24]
 2215              		.loc 1 1169 36 is_stmt 0 view .LVU563
 2216 000e 23F08003 		bic	r3, r3, #128
 2217 0012 8361     		str	r3, [r0, #24]
1170:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)occlear;
 2218              		.loc 1 1170 9 is_stmt 1 view .LVU564
 2219 0014 8369     		ldr	r3, [r0, #24]
 2220              		.loc 1 1170 36 is_stmt 0 view .LVU565
 2221 0016 1343     		orrs	r3, r3, r2
 2222 0018 8361     		str	r3, [r0, #24]
1171:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2223              		.loc 1 1171 9 is_stmt 1 view .LVU566
 2224 001a 7047     		bx	lr
 2225              	.L141:
1172:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1173:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1174:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMCEN);
 2226              		.loc 1 1174 9 view .LVU567
 2227 001c 8369     		ldr	r3, [r0, #24]
 2228              		.loc 1 1174 36 is_stmt 0 view .LVU568
 2229 001e 23F40043 		bic	r3, r3, #32768
 2230 0022 8361     		str	r3, [r0, #24]
1175:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 2231              		.loc 1 1175 9 is_stmt 1 view .LVU569
ARM GAS  C:\Temp\cc1r5QOo.s 			page 60


 2232 0024 8369     		ldr	r3, [r0, #24]
 2233              		.loc 1 1175 36 is_stmt 0 view .LVU570
 2234 0026 43EA0223 		orr	r3, r3, r2, lsl #8
 2235 002a 8361     		str	r3, [r0, #24]
1176:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2236              		.loc 1 1176 9 is_stmt 1 view .LVU571
 2237 002c 7047     		bx	lr
 2238              	.L140:
1177:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1178:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1179:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMCEN);
 2239              		.loc 1 1179 9 view .LVU572
 2240 002e C369     		ldr	r3, [r0, #28]
 2241              		.loc 1 1179 36 is_stmt 0 view .LVU573
 2242 0030 23F08003 		bic	r3, r3, #128
 2243 0034 C361     		str	r3, [r0, #28]
1180:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)occlear;
 2244              		.loc 1 1180 9 is_stmt 1 view .LVU574
 2245 0036 C369     		ldr	r3, [r0, #28]
 2246              		.loc 1 1180 36 is_stmt 0 view .LVU575
 2247 0038 1343     		orrs	r3, r3, r2
 2248 003a C361     		str	r3, [r0, #28]
1181:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2249              		.loc 1 1181 9 is_stmt 1 view .LVU576
 2250 003c 7047     		bx	lr
 2251              	.L138:
1182:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1183:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1184:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMCEN);
 2252              		.loc 1 1184 9 view .LVU577
 2253 003e C369     		ldr	r3, [r0, #28]
 2254              		.loc 1 1184 36 is_stmt 0 view .LVU578
 2255 0040 23F40043 		bic	r3, r3, #32768
 2256 0044 C361     		str	r3, [r0, #28]
1185:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 2257              		.loc 1 1185 9 is_stmt 1 view .LVU579
 2258 0046 C369     		ldr	r3, [r0, #28]
 2259              		.loc 1 1185 36 is_stmt 0 view .LVU580
 2260 0048 43EA0223 		orr	r3, r3, r2, lsl #8
 2261 004c C361     		str	r3, [r0, #28]
1186:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2262              		.loc 1 1186 9 is_stmt 1 view .LVU581
 2263              	.L136:
1187:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1188:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1189:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1190:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2264              		.loc 1 1190 1 is_stmt 0 view .LVU582
 2265 004e 7047     		bx	lr
 2266              		.cfi_endproc
 2267              	.LFE162:
 2269              		.section	.text.timer_channel_output_polarity_config,"ax",%progbits
 2270              		.align	1
 2271              		.global	timer_channel_output_polarity_config
 2272              		.syntax unified
 2273              		.thumb
 2274              		.thumb_func
ARM GAS  C:\Temp\cc1r5QOo.s 			page 61


 2276              	timer_channel_output_polarity_config:
 2277              	.LVL104:
 2278              	.LFB163:
1191:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1192:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1193:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel output polarity 
1194:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1195:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1196:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1197:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1198:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1199:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1200:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1201:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocpolarity: channel output polarity 
1202:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1203:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_POLARITY_HIGH: channel output polarity is high
1204:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_POLARITY_LOW: channel output polarity is low
1205:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1206:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1207:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1208:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_polarity_config(uint32_t timer_periph, uint16_t channel, uint16_t ocpolar
1209:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2279              		.loc 1 1209 1 is_stmt 1 view -0
 2280              		.cfi_startproc
 2281              		@ args = 0, pretend = 0, frame = 0
 2282              		@ frame_needed = 0, uses_anonymous_args = 0
 2283              		@ link register save eliminated.
1210:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2284              		.loc 1 1210 5 view .LVU584
 2285 0000 0329     		cmp	r1, #3
 2286 0002 25D8     		bhi	.L144
 2287 0004 DFE801F0 		tbb	[pc, r1]
 2288              	.L147:
 2289 0008 02       		.byte	(.L150-.L147)/2
 2290 0009 0A       		.byte	(.L149-.L147)/2
 2291 000a 13       		.byte	(.L148-.L147)/2
 2292 000b 1C       		.byte	(.L146-.L147)/2
 2293              		.p2align 1
 2294              	.L150:
1211:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1212:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1213:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0P);
 2295              		.loc 1 1213 9 view .LVU585
 2296 000c 036A     		ldr	r3, [r0, #32]
 2297              		.loc 1 1213 36 is_stmt 0 view .LVU586
 2298 000e 23F00203 		bic	r3, r3, #2
 2299 0012 0362     		str	r3, [r0, #32]
1214:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpolarity;
 2300              		.loc 1 1214 9 is_stmt 1 view .LVU587
 2301 0014 036A     		ldr	r3, [r0, #32]
 2302              		.loc 1 1214 36 is_stmt 0 view .LVU588
 2303 0016 1343     		orrs	r3, r3, r2
 2304 0018 0362     		str	r3, [r0, #32]
1215:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2305              		.loc 1 1215 9 is_stmt 1 view .LVU589
 2306 001a 7047     		bx	lr
 2307              	.L149:
ARM GAS  C:\Temp\cc1r5QOo.s 			page 62


1216:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1217:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1218:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1P);
 2308              		.loc 1 1218 9 view .LVU590
 2309 001c 036A     		ldr	r3, [r0, #32]
 2310              		.loc 1 1218 36 is_stmt 0 view .LVU591
 2311 001e 23F02003 		bic	r3, r3, #32
 2312 0022 0362     		str	r3, [r0, #32]
1219:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 4U);
 2313              		.loc 1 1219 9 is_stmt 1 view .LVU592
 2314 0024 036A     		ldr	r3, [r0, #32]
 2315              		.loc 1 1219 36 is_stmt 0 view .LVU593
 2316 0026 43EA0213 		orr	r3, r3, r2, lsl #4
 2317 002a 0362     		str	r3, [r0, #32]
1220:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2318              		.loc 1 1220 9 is_stmt 1 view .LVU594
 2319 002c 7047     		bx	lr
 2320              	.L148:
1221:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1222:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1223:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2P);
 2321              		.loc 1 1223 9 view .LVU595
 2322 002e 036A     		ldr	r3, [r0, #32]
 2323              		.loc 1 1223 36 is_stmt 0 view .LVU596
 2324 0030 23F40073 		bic	r3, r3, #512
 2325 0034 0362     		str	r3, [r0, #32]
1224:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 8U);
 2326              		.loc 1 1224 9 is_stmt 1 view .LVU597
 2327 0036 036A     		ldr	r3, [r0, #32]
 2328              		.loc 1 1224 36 is_stmt 0 view .LVU598
 2329 0038 43EA0223 		orr	r3, r3, r2, lsl #8
 2330 003c 0362     		str	r3, [r0, #32]
1225:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2331              		.loc 1 1225 9 is_stmt 1 view .LVU599
 2332 003e 7047     		bx	lr
 2333              	.L146:
1226:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1227:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1228:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3P);
 2334              		.loc 1 1228 9 view .LVU600
 2335 0040 036A     		ldr	r3, [r0, #32]
 2336              		.loc 1 1228 36 is_stmt 0 view .LVU601
 2337 0042 23F40053 		bic	r3, r3, #8192
 2338 0046 0362     		str	r3, [r0, #32]
1229:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 12U);
 2339              		.loc 1 1229 9 is_stmt 1 view .LVU602
 2340 0048 036A     		ldr	r3, [r0, #32]
 2341              		.loc 1 1229 36 is_stmt 0 view .LVU603
 2342 004a 43EA0233 		orr	r3, r3, r2, lsl #12
 2343 004e 0362     		str	r3, [r0, #32]
1230:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2344              		.loc 1 1230 9 is_stmt 1 view .LVU604
 2345              	.L144:
1231:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1232:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1233:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1234:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
ARM GAS  C:\Temp\cc1r5QOo.s 			page 63


 2346              		.loc 1 1234 1 is_stmt 0 view .LVU605
 2347 0050 7047     		bx	lr
 2348              		.cfi_endproc
 2349              	.LFE163:
 2351              		.section	.text.timer_channel_complementary_output_polarity_config,"ax",%progbits
 2352              		.align	1
 2353              		.global	timer_channel_complementary_output_polarity_config
 2354              		.syntax unified
 2355              		.thumb
 2356              		.thumb_func
 2358              	timer_channel_complementary_output_polarity_config:
 2359              	.LVL105:
 2360              	.LFB164:
1235:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1236:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1237:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel complementary output polarity 
1238:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1239:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel:
1240:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1241:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,7..13))
1242:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,7,8,11))
1243:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,7))
1244:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocnpolarity: channel complementary output polarity 
1245:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1246:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OCN_POLARITY_HIGH: channel complementary output polarity is high
1247:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OCN_POLARITY_LOW: channel complementary output polarity is low
1248:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1249:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1250:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1251:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_complementary_output_polarity_config(uint32_t timer_periph, uint16_t channel, ui
1252:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2361              		.loc 1 1252 1 is_stmt 1 view -0
 2362              		.cfi_startproc
 2363              		@ args = 0, pretend = 0, frame = 0
 2364              		@ frame_needed = 0, uses_anonymous_args = 0
 2365              		@ link register save eliminated.
1253:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2366              		.loc 1 1253 5 view .LVU607
 2367 0000 0129     		cmp	r1, #1
 2368 0002 0BD0     		beq	.L153
 2369 0004 0229     		cmp	r1, #2
 2370 0006 12D0     		beq	.L154
 2371 0008 01B1     		cbz	r1, .L156
 2372              	.L152:
1254:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1255:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1256:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NP);
1257:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
1258:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1259:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1260:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1261:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NP);
1262:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
1263:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1264:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1265:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1266:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NP);
ARM GAS  C:\Temp\cc1r5QOo.s 			page 64


1267:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
1268:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1269:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1270:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1271:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1272:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2373              		.loc 1 1272 1 is_stmt 0 view .LVU608
 2374 000a 7047     		bx	lr
 2375              	.L156:
1256:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
 2376              		.loc 1 1256 9 is_stmt 1 view .LVU609
 2377 000c 036A     		ldr	r3, [r0, #32]
1256:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
 2378              		.loc 1 1256 36 is_stmt 0 view .LVU610
 2379 000e 23F00803 		bic	r3, r3, #8
 2380 0012 0362     		str	r3, [r0, #32]
1257:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2381              		.loc 1 1257 9 is_stmt 1 view .LVU611
 2382 0014 036A     		ldr	r3, [r0, #32]
1257:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2383              		.loc 1 1257 36 is_stmt 0 view .LVU612
 2384 0016 1343     		orrs	r3, r3, r2
 2385 0018 0362     		str	r3, [r0, #32]
1258:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
 2386              		.loc 1 1258 9 is_stmt 1 view .LVU613
 2387 001a 7047     		bx	lr
 2388              	.L153:
1261:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
 2389              		.loc 1 1261 9 view .LVU614
 2390 001c 036A     		ldr	r3, [r0, #32]
1261:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
 2391              		.loc 1 1261 36 is_stmt 0 view .LVU615
 2392 001e 23F08003 		bic	r3, r3, #128
 2393 0022 0362     		str	r3, [r0, #32]
1262:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2394              		.loc 1 1262 9 is_stmt 1 view .LVU616
 2395 0024 036A     		ldr	r3, [r0, #32]
1262:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2396              		.loc 1 1262 36 is_stmt 0 view .LVU617
 2397 0026 43EA0213 		orr	r3, r3, r2, lsl #4
 2398 002a 0362     		str	r3, [r0, #32]
1263:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
 2399              		.loc 1 1263 9 is_stmt 1 view .LVU618
 2400 002c 7047     		bx	lr
 2401              	.L154:
1266:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
 2402              		.loc 1 1266 9 view .LVU619
 2403 002e 036A     		ldr	r3, [r0, #32]
1266:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
 2404              		.loc 1 1266 36 is_stmt 0 view .LVU620
 2405 0030 23F40063 		bic	r3, r3, #2048
 2406 0034 0362     		str	r3, [r0, #32]
1267:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2407              		.loc 1 1267 9 is_stmt 1 view .LVU621
 2408 0036 036A     		ldr	r3, [r0, #32]
1267:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2409              		.loc 1 1267 36 is_stmt 0 view .LVU622
ARM GAS  C:\Temp\cc1r5QOo.s 			page 65


 2410 0038 43EA0223 		orr	r3, r3, r2, lsl #8
 2411 003c 0362     		str	r3, [r0, #32]
1268:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
 2412              		.loc 1 1268 9 is_stmt 1 view .LVU623
 2413              		.loc 1 1272 1 is_stmt 0 view .LVU624
 2414 003e E4E7     		b	.L152
 2415              		.cfi_endproc
 2416              	.LFE164:
 2418              		.section	.text.timer_channel_output_state_config,"ax",%progbits
 2419              		.align	1
 2420              		.global	timer_channel_output_state_config
 2421              		.syntax unified
 2422              		.thumb
 2423              		.thumb_func
 2425              	timer_channel_output_state_config:
 2426              	.LVL106:
 2427              	.LFB165:
1273:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1274:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1275:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel enable state
1276:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1277:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1278:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1279:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1280:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1281:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1282:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1283:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  state: TIMER channel enable state
1284:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1285:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CCX_ENABLE: channel enable 
1286:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CCX_DISABLE: channel disable 
1287:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1288:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1289:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1290:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_state_config(uint32_t timer_periph, uint16_t channel, uint32_t state)
1291:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2428              		.loc 1 1291 1 is_stmt 1 view -0
 2429              		.cfi_startproc
 2430              		@ args = 0, pretend = 0, frame = 0
 2431              		@ frame_needed = 0, uses_anonymous_args = 0
 2432              		@ link register save eliminated.
1292:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2433              		.loc 1 1292 5 view .LVU626
 2434 0000 0329     		cmp	r1, #3
 2435 0002 25D8     		bhi	.L157
 2436 0004 DFE801F0 		tbb	[pc, r1]
 2437              	.L160:
 2438 0008 02       		.byte	(.L163-.L160)/2
 2439 0009 0A       		.byte	(.L162-.L160)/2
 2440 000a 13       		.byte	(.L161-.L160)/2
 2441 000b 1C       		.byte	(.L159-.L160)/2
 2442              		.p2align 1
 2443              	.L163:
1293:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1294:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1295:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 2444              		.loc 1 1295 9 view .LVU627
ARM GAS  C:\Temp\cc1r5QOo.s 			page 66


 2445 000c 036A     		ldr	r3, [r0, #32]
 2446              		.loc 1 1295 36 is_stmt 0 view .LVU628
 2447 000e 23F00103 		bic	r3, r3, #1
 2448 0012 0362     		str	r3, [r0, #32]
1296:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)state;
 2449              		.loc 1 1296 9 is_stmt 1 view .LVU629
 2450 0014 036A     		ldr	r3, [r0, #32]
 2451              		.loc 1 1296 36 is_stmt 0 view .LVU630
 2452 0016 1343     		orrs	r3, r3, r2
 2453 0018 0362     		str	r3, [r0, #32]
1297:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2454              		.loc 1 1297 9 is_stmt 1 view .LVU631
 2455 001a 7047     		bx	lr
 2456              	.L162:
1298:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1299:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1300:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 2457              		.loc 1 1300 9 view .LVU632
 2458 001c 036A     		ldr	r3, [r0, #32]
 2459              		.loc 1 1300 36 is_stmt 0 view .LVU633
 2460 001e 23F01003 		bic	r3, r3, #16
 2461 0022 0362     		str	r3, [r0, #32]
1301:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 4U);
 2462              		.loc 1 1301 9 is_stmt 1 view .LVU634
 2463 0024 036A     		ldr	r3, [r0, #32]
 2464              		.loc 1 1301 36 is_stmt 0 view .LVU635
 2465 0026 43EA0213 		orr	r3, r3, r2, lsl #4
 2466 002a 0362     		str	r3, [r0, #32]
1302:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2467              		.loc 1 1302 9 is_stmt 1 view .LVU636
 2468 002c 7047     		bx	lr
 2469              	.L161:
1303:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1304:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1305:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
 2470              		.loc 1 1305 9 view .LVU637
 2471 002e 036A     		ldr	r3, [r0, #32]
 2472              		.loc 1 1305 36 is_stmt 0 view .LVU638
 2473 0030 23F48073 		bic	r3, r3, #256
 2474 0034 0362     		str	r3, [r0, #32]
1306:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 8U);
 2475              		.loc 1 1306 9 is_stmt 1 view .LVU639
 2476 0036 036A     		ldr	r3, [r0, #32]
 2477              		.loc 1 1306 36 is_stmt 0 view .LVU640
 2478 0038 43EA0223 		orr	r3, r3, r2, lsl #8
 2479 003c 0362     		str	r3, [r0, #32]
1307:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2480              		.loc 1 1307 9 is_stmt 1 view .LVU641
 2481 003e 7047     		bx	lr
 2482              	.L159:
1308:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1309:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1310:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
 2483              		.loc 1 1310 9 view .LVU642
 2484 0040 036A     		ldr	r3, [r0, #32]
 2485              		.loc 1 1310 36 is_stmt 0 view .LVU643
 2486 0042 23F48053 		bic	r3, r3, #4096
ARM GAS  C:\Temp\cc1r5QOo.s 			page 67


 2487 0046 0362     		str	r3, [r0, #32]
1311:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 12U);
 2488              		.loc 1 1311 9 is_stmt 1 view .LVU644
 2489 0048 036A     		ldr	r3, [r0, #32]
 2490              		.loc 1 1311 36 is_stmt 0 view .LVU645
 2491 004a 43EA0233 		orr	r3, r3, r2, lsl #12
 2492 004e 0362     		str	r3, [r0, #32]
1312:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2493              		.loc 1 1312 9 is_stmt 1 view .LVU646
 2494              	.L157:
1313:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1314:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1315:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1316:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2495              		.loc 1 1316 1 is_stmt 0 view .LVU647
 2496 0050 7047     		bx	lr
 2497              		.cfi_endproc
 2498              	.LFE165:
 2500              		.section	.text.timer_channel_complementary_output_state_config,"ax",%progbits
 2501              		.align	1
 2502              		.global	timer_channel_complementary_output_state_config
 2503              		.syntax unified
 2504              		.thumb
 2505              		.thumb_func
 2507              	timer_channel_complementary_output_state_config:
 2508              	.LVL107:
 2509              	.LFB166:
1317:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1318:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1319:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel complementary output enable state
1320:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1321:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1322:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1323:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,7))
1324:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,7))
1325:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,7))
1326:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocnstate: TIMER channel complementary output enable state
1327:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1328:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CCXN_ENABLE: channel complementary enable 
1329:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CCXN_DISABLE: channel complementary disable 
1330:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1331:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1332:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1333:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_complementary_output_state_config(uint32_t timer_periph, uint16_t channel, uint1
1334:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2510              		.loc 1 1334 1 is_stmt 1 view -0
 2511              		.cfi_startproc
 2512              		@ args = 0, pretend = 0, frame = 0
 2513              		@ frame_needed = 0, uses_anonymous_args = 0
 2514              		@ link register save eliminated.
1335:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2515              		.loc 1 1335 5 view .LVU649
 2516 0000 0129     		cmp	r1, #1
 2517 0002 0BD0     		beq	.L166
 2518 0004 0229     		cmp	r1, #2
 2519 0006 12D0     		beq	.L167
 2520 0008 01B1     		cbz	r1, .L169
ARM GAS  C:\Temp\cc1r5QOo.s 			page 68


 2521              	.L165:
1336:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1337:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1338:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NEN);
1339:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
1340:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1341:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1342:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1343:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NEN);
1344:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
1345:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1346:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1347:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1348:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NEN);
1349:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
1350:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1351:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1352:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1353:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1354:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2522              		.loc 1 1354 1 is_stmt 0 view .LVU650
 2523 000a 7047     		bx	lr
 2524              	.L169:
1338:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
 2525              		.loc 1 1338 9 is_stmt 1 view .LVU651
 2526 000c 036A     		ldr	r3, [r0, #32]
1338:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
 2527              		.loc 1 1338 36 is_stmt 0 view .LVU652
 2528 000e 23F00403 		bic	r3, r3, #4
 2529 0012 0362     		str	r3, [r0, #32]
1339:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2530              		.loc 1 1339 9 is_stmt 1 view .LVU653
 2531 0014 036A     		ldr	r3, [r0, #32]
1339:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2532              		.loc 1 1339 36 is_stmt 0 view .LVU654
 2533 0016 1343     		orrs	r3, r3, r2
 2534 0018 0362     		str	r3, [r0, #32]
1340:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
 2535              		.loc 1 1340 9 is_stmt 1 view .LVU655
 2536 001a 7047     		bx	lr
 2537              	.L166:
1343:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
 2538              		.loc 1 1343 9 view .LVU656
 2539 001c 036A     		ldr	r3, [r0, #32]
1343:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
 2540              		.loc 1 1343 36 is_stmt 0 view .LVU657
 2541 001e 23F04003 		bic	r3, r3, #64
 2542 0022 0362     		str	r3, [r0, #32]
1344:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2543              		.loc 1 1344 9 is_stmt 1 view .LVU658
 2544 0024 036A     		ldr	r3, [r0, #32]
1344:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2545              		.loc 1 1344 36 is_stmt 0 view .LVU659
 2546 0026 43EA0213 		orr	r3, r3, r2, lsl #4
 2547 002a 0362     		str	r3, [r0, #32]
1345:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
 2548              		.loc 1 1345 9 is_stmt 1 view .LVU660
ARM GAS  C:\Temp\cc1r5QOo.s 			page 69


 2549 002c 7047     		bx	lr
 2550              	.L167:
1348:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
 2551              		.loc 1 1348 9 view .LVU661
 2552 002e 036A     		ldr	r3, [r0, #32]
1348:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
 2553              		.loc 1 1348 36 is_stmt 0 view .LVU662
 2554 0030 23F48063 		bic	r3, r3, #1024
 2555 0034 0362     		str	r3, [r0, #32]
1349:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2556              		.loc 1 1349 9 is_stmt 1 view .LVU663
 2557 0036 036A     		ldr	r3, [r0, #32]
1349:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2558              		.loc 1 1349 36 is_stmt 0 view .LVU664
 2559 0038 43EA0223 		orr	r3, r3, r2, lsl #8
 2560 003c 0362     		str	r3, [r0, #32]
1350:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
 2561              		.loc 1 1350 9 is_stmt 1 view .LVU665
 2562              		.loc 1 1354 1 is_stmt 0 view .LVU666
 2563 003e E4E7     		b	.L165
 2564              		.cfi_endproc
 2565              	.LFE166:
 2567              		.section	.text.timer_channel_input_struct_para_init,"ax",%progbits
 2568              		.align	1
 2569              		.global	timer_channel_input_struct_para_init
 2570              		.syntax unified
 2571              		.thumb
 2572              		.thumb_func
 2574              	timer_channel_input_struct_para_init:
 2575              	.LVL108:
 2576              	.LFB167:
1355:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1356:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1357:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      initialize TIMER channel input parameter struct with a default value
1358:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  icpara: TIMER channel intput parameter struct
1359:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1360:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1361:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1362:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_input_struct_para_init(timer_ic_parameter_struct* icpara)
1363:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2577              		.loc 1 1363 1 is_stmt 1 view -0
 2578              		.cfi_startproc
 2579              		@ args = 0, pretend = 0, frame = 0
 2580              		@ frame_needed = 0, uses_anonymous_args = 0
 2581              		@ link register save eliminated.
1364:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* initialize the channel input parameter struct member with the default value */
1365:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     icpara->icpolarity  = TIMER_IC_POLARITY_RISING;
 2582              		.loc 1 1365 5 view .LVU668
 2583              		.loc 1 1365 25 is_stmt 0 view .LVU669
 2584 0000 0023     		movs	r3, #0
 2585 0002 0380     		strh	r3, [r0]	@ movhi
1366:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     icpara->icselection = TIMER_IC_SELECTION_DIRECTTI;
 2586              		.loc 1 1366 5 is_stmt 1 view .LVU670
 2587              		.loc 1 1366 25 is_stmt 0 view .LVU671
 2588 0004 0122     		movs	r2, #1
 2589 0006 4280     		strh	r2, [r0, #2]	@ movhi
1367:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     icpara->icprescaler = TIMER_IC_PSC_DIV1;
ARM GAS  C:\Temp\cc1r5QOo.s 			page 70


 2590              		.loc 1 1367 5 is_stmt 1 view .LVU672
 2591              		.loc 1 1367 25 is_stmt 0 view .LVU673
 2592 0008 8380     		strh	r3, [r0, #4]	@ movhi
1368:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     icpara->icfilter    = 0U;
 2593              		.loc 1 1368 5 is_stmt 1 view .LVU674
 2594              		.loc 1 1368 25 is_stmt 0 view .LVU675
 2595 000a C380     		strh	r3, [r0, #6]	@ movhi
1369:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2596              		.loc 1 1369 1 view .LVU676
 2597 000c 7047     		bx	lr
 2598              		.cfi_endproc
 2599              	.LFE167:
 2601              		.section	.text.timer_channel_input_capture_prescaler_config,"ax",%progbits
 2602              		.align	1
 2603              		.global	timer_channel_input_capture_prescaler_config
 2604              		.syntax unified
 2605              		.thumb
 2606              		.thumb_func
 2608              	timer_channel_input_capture_prescaler_config:
 2609              	.LVL109:
 2610              	.LFB169:
1370:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1371:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1372:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER input capture parameter 
1373:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1374:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1375:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1376:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1377:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1378:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1379:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1380:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****      \param[in]  icpara: TIMER channel intput parameter struct
1381:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icpolarity: TIMER_IC_POLARITY_RISING,TIMER_IC_POLARITY_FALLING
1382:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icselection: TIMER_IC_SELECTION_DIRECTTI,TIMER_IC_SELECTION_INDIRECTTI,TIMER_IC_SE
1383:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icprescaler: TIMER_IC_PSC_DIV1,TIMER_IC_PSC_DIV2,TIMER_IC_PSC_DIV4,TIMER_IC_PSC_DI
1384:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icfilter: 0~15
1385:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out]  none
1386:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval      none
1387:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1388:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_input_capture_config(uint32_t timer_periph,uint16_t channel, timer_ic_parameter_struct* 
1389:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
1390:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
1391:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1392:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1393:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0EN bit */
1394:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1395:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1396:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0P and CH0NP bits */
1397:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
1398:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
1399:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
1400:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
1401:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
1402:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
1403:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1404:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
1405:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
ARM GAS  C:\Temp\cc1r5QOo.s 			page 71


1406:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
1407:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1408:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1409:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     
1410:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1411:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1412:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1EN bit */
1413:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1414:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1415:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1P and CH1NP bits */
1416:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1417:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
1418:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
1419:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1420:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
1421:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
1422:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1423:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
1424:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1425:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
1426:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1427:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1428:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1429:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1430:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH2EN bit */
1431:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
1432:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1433:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH2P and CH2NP bits */
1434:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH2P|TIMER_CHCTL2_CH2NP));
1435:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
1436:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1437:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH2MS bit */
1438:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2MS);
1439:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
1440:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1441:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH2CAPFLT bit */
1442:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPFLT);
1443:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
1444:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1445:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH2EN bit */
1446:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH2EN;
1447:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1448:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1449:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1450:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH3EN bit */
1451:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
1452:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1453:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH3P bits */
1454:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH3P));
1455:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
1456:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1457:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH3MS bit */
1458:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3MS);
1459:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
1460:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1461:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH3CAPFLT bit */
1462:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPFLT);
ARM GAS  C:\Temp\cc1r5QOo.s 			page 72


1463:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
1464:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1465:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH3EN bit */
1466:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH3EN;
1467:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1468:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1469:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1470:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1471:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER channel input capture prescaler value */
1472:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     timer_channel_input_capture_prescaler_config(timer_periph, channel, (uint16_t)(icpara->icpresca
1473:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
1474:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1475:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1476:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel input capture prescaler value
1477:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1478:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1479:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1480:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1481:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1482:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1483:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1484:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  prescaler: channel input capture prescaler value
1485:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1486:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_PSC_DIV1: no prescaler
1487:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_PSC_DIV2: divided by 2
1488:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_PSC_DIV4: divided by 4
1489:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_PSC_DIV8: divided by 8
1490:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1491:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1492:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1493:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_input_capture_prescaler_config(uint32_t timer_periph, uint16_t channel, uint16_t
1494:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2611              		.loc 1 1494 1 is_stmt 1 view -0
 2612              		.cfi_startproc
 2613              		@ args = 0, pretend = 0, frame = 0
 2614              		@ frame_needed = 0, uses_anonymous_args = 0
 2615              		@ link register save eliminated.
1495:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2616              		.loc 1 1495 5 view .LVU678
 2617 0000 0329     		cmp	r1, #3
 2618 0002 24D8     		bhi	.L171
 2619 0004 DFE801F0 		tbb	[pc, r1]
 2620              	.L174:
 2621 0008 02       		.byte	(.L177-.L174)/2
 2622 0009 0A       		.byte	(.L176-.L174)/2
 2623 000a 13       		.byte	(.L175-.L174)/2
 2624 000b 1B       		.byte	(.L173-.L174)/2
 2625              		.p2align 1
 2626              	.L177:
1496:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1497:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1498:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPPSC);
 2627              		.loc 1 1498 9 view .LVU679
 2628 000c 8369     		ldr	r3, [r0, #24]
 2629              		.loc 1 1498 36 is_stmt 0 view .LVU680
 2630 000e 23F00C03 		bic	r3, r3, #12
 2631 0012 8361     		str	r3, [r0, #24]
ARM GAS  C:\Temp\cc1r5QOo.s 			page 73


1499:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 2632              		.loc 1 1499 9 is_stmt 1 view .LVU681
 2633 0014 8369     		ldr	r3, [r0, #24]
 2634              		.loc 1 1499 36 is_stmt 0 view .LVU682
 2635 0016 1343     		orrs	r3, r3, r2
 2636 0018 8361     		str	r3, [r0, #24]
1500:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2637              		.loc 1 1500 9 is_stmt 1 view .LVU683
 2638 001a 7047     		bx	lr
 2639              	.L176:
1501:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1502:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1503:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPPSC);
 2640              		.loc 1 1503 9 view .LVU684
 2641 001c 8369     		ldr	r3, [r0, #24]
 2642              		.loc 1 1503 36 is_stmt 0 view .LVU685
 2643 001e 23F44063 		bic	r3, r3, #3072
 2644 0022 8361     		str	r3, [r0, #24]
1504:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
 2645              		.loc 1 1504 9 is_stmt 1 view .LVU686
 2646 0024 8369     		ldr	r3, [r0, #24]
 2647              		.loc 1 1504 36 is_stmt 0 view .LVU687
 2648 0026 43EA0223 		orr	r3, r3, r2, lsl #8
 2649 002a 8361     		str	r3, [r0, #24]
1505:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2650              		.loc 1 1505 9 is_stmt 1 view .LVU688
 2651 002c 7047     		bx	lr
 2652              	.L175:
1506:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1507:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1508:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPPSC);
 2653              		.loc 1 1508 9 view .LVU689
 2654 002e C369     		ldr	r3, [r0, #28]
 2655              		.loc 1 1508 36 is_stmt 0 view .LVU690
 2656 0030 23F00C03 		bic	r3, r3, #12
 2657 0034 C361     		str	r3, [r0, #28]
1509:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)prescaler;
 2658              		.loc 1 1509 9 is_stmt 1 view .LVU691
 2659 0036 C369     		ldr	r3, [r0, #28]
 2660              		.loc 1 1509 36 is_stmt 0 view .LVU692
 2661 0038 1343     		orrs	r3, r3, r2
 2662 003a C361     		str	r3, [r0, #28]
1510:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2663              		.loc 1 1510 9 is_stmt 1 view .LVU693
 2664 003c 7047     		bx	lr
 2665              	.L173:
1511:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1512:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1513:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPPSC);
 2666              		.loc 1 1513 9 view .LVU694
 2667 003e C369     		ldr	r3, [r0, #28]
 2668              		.loc 1 1513 36 is_stmt 0 view .LVU695
 2669 0040 23F44063 		bic	r3, r3, #3072
 2670 0044 C361     		str	r3, [r0, #28]
1514:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= ((uint32_t)prescaler << 8U);
 2671              		.loc 1 1514 9 is_stmt 1 view .LVU696
 2672 0046 C369     		ldr	r3, [r0, #28]
ARM GAS  C:\Temp\cc1r5QOo.s 			page 74


 2673              		.loc 1 1514 36 is_stmt 0 view .LVU697
 2674 0048 43EA0223 		orr	r3, r3, r2, lsl #8
 2675 004c C361     		str	r3, [r0, #28]
1515:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2676              		.loc 1 1515 9 is_stmt 1 view .LVU698
 2677              	.L171:
1516:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1517:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1518:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1519:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2678              		.loc 1 1519 1 is_stmt 0 view .LVU699
 2679 004e 7047     		bx	lr
 2680              		.cfi_endproc
 2681              	.LFE169:
 2683              		.section	.text.timer_input_capture_config,"ax",%progbits
 2684              		.align	1
 2685              		.global	timer_input_capture_config
 2686              		.syntax unified
 2687              		.thumb
 2688              		.thumb_func
 2690              	timer_input_capture_config:
 2691              	.LVL110:
 2692              	.LFB168:
1389:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2693              		.loc 1 1389 1 is_stmt 1 view -0
 2694              		.cfi_startproc
 2695              		@ args = 0, pretend = 0, frame = 0
 2696              		@ frame_needed = 0, uses_anonymous_args = 0
1389:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2697              		.loc 1 1389 1 is_stmt 0 view .LVU701
 2698 0000 08B5     		push	{r3, lr}
 2699              	.LCFI2:
 2700              		.cfi_def_cfa_offset 8
 2701              		.cfi_offset 3, -8
 2702              		.cfi_offset 14, -4
1390:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
 2703              		.loc 1 1390 5 is_stmt 1 view .LVU702
 2704 0002 0329     		cmp	r1, #3
 2705 0004 29D8     		bhi	.L180
 2706 0006 DFE801F0 		tbb	[pc, r1]
 2707              	.L182:
 2708 000a 02       		.byte	(.L185-.L182)/2
 2709 000b 2C       		.byte	(.L184-.L182)/2
 2710 000c 53       		.byte	(.L183-.L182)/2
 2711 000d 7A       		.byte	(.L181-.L182)/2
 2712              		.p2align 1
 2713              	.L185:
1394:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2714              		.loc 1 1394 9 view .LVU703
 2715 000e 036A     		ldr	r3, [r0, #32]
1394:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2716              		.loc 1 1394 36 is_stmt 0 view .LVU704
 2717 0010 23F00103 		bic	r3, r3, #1
 2718 0014 0362     		str	r3, [r0, #32]
1397:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 2719              		.loc 1 1397 9 is_stmt 1 view .LVU705
 2720 0016 036A     		ldr	r3, [r0, #32]
ARM GAS  C:\Temp\cc1r5QOo.s 			page 75


1397:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 2721              		.loc 1 1397 36 is_stmt 0 view .LVU706
 2722 0018 23F00A03 		bic	r3, r3, #10
 2723 001c 0362     		str	r3, [r0, #32]
1398:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
 2724              		.loc 1 1398 9 is_stmt 1 view .LVU707
 2725 001e 036A     		ldr	r3, [r0, #32]
1398:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
 2726              		.loc 1 1398 56 is_stmt 0 view .LVU708
 2727 0020 B2F800C0 		ldrh	ip, [r2]
1398:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
 2728              		.loc 1 1398 36 view .LVU709
 2729 0024 43EA0C03 		orr	r3, r3, ip
 2730 0028 0362     		str	r3, [r0, #32]
1400:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
 2731              		.loc 1 1400 9 is_stmt 1 view .LVU710
 2732 002a 8369     		ldr	r3, [r0, #24]
1400:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
 2733              		.loc 1 1400 36 is_stmt 0 view .LVU711
 2734 002c 23F00303 		bic	r3, r3, #3
 2735 0030 8361     		str	r3, [r0, #24]
1401:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
 2736              		.loc 1 1401 9 is_stmt 1 view .LVU712
 2737 0032 8369     		ldr	r3, [r0, #24]
1401:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
 2738              		.loc 1 1401 56 is_stmt 0 view .LVU713
 2739 0034 B2F802C0 		ldrh	ip, [r2, #2]
1401:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
 2740              		.loc 1 1401 36 view .LVU714
 2741 0038 43EA0C03 		orr	r3, r3, ip
 2742 003c 8361     		str	r3, [r0, #24]
1403:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2743              		.loc 1 1403 9 is_stmt 1 view .LVU715
 2744 003e 8369     		ldr	r3, [r0, #24]
1403:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2745              		.loc 1 1403 36 is_stmt 0 view .LVU716
 2746 0040 23F0F003 		bic	r3, r3, #240
 2747 0044 8361     		str	r3, [r0, #24]
1404:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2748              		.loc 1 1404 9 is_stmt 1 view .LVU717
 2749 0046 8369     		ldr	r3, [r0, #24]
1404:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2750              		.loc 1 1404 67 is_stmt 0 view .LVU718
 2751 0048 B2F806C0 		ldrh	ip, [r2, #6]
1404:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2752              		.loc 1 1404 36 view .LVU719
 2753 004c 43EA0C13 		orr	r3, r3, ip, lsl #4
 2754 0050 8361     		str	r3, [r0, #24]
1407:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2755              		.loc 1 1407 9 is_stmt 1 view .LVU720
 2756 0052 036A     		ldr	r3, [r0, #32]
1407:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2757              		.loc 1 1407 36 is_stmt 0 view .LVU721
 2758 0054 43F00103 		orr	r3, r3, #1
 2759 0058 0362     		str	r3, [r0, #32]
1408:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     
 2760              		.loc 1 1408 9 is_stmt 1 view .LVU722
ARM GAS  C:\Temp\cc1r5QOo.s 			page 76


 2761              	.L180:
1472:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2762              		.loc 1 1472 5 view .LVU723
 2763 005a 9288     		ldrh	r2, [r2, #4]
 2764              	.LVL111:
1472:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2765              		.loc 1 1472 5 is_stmt 0 view .LVU724
 2766 005c FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 2767              	.LVL112:
1473:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2768              		.loc 1 1473 1 view .LVU725
 2769 0060 08BD     		pop	{r3, pc}
 2770              	.LVL113:
 2771              	.L184:
1413:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2772              		.loc 1 1413 9 is_stmt 1 view .LVU726
 2773 0062 036A     		ldr	r3, [r0, #32]
1413:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2774              		.loc 1 1413 36 is_stmt 0 view .LVU727
 2775 0064 23F01003 		bic	r3, r3, #16
 2776 0068 0362     		str	r3, [r0, #32]
1416:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
 2777              		.loc 1 1416 9 is_stmt 1 view .LVU728
 2778 006a 036A     		ldr	r3, [r0, #32]
1416:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
 2779              		.loc 1 1416 36 is_stmt 0 view .LVU729
 2780 006c 23F0A003 		bic	r3, r3, #160
 2781 0070 0362     		str	r3, [r0, #32]
1417:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 2782              		.loc 1 1417 9 is_stmt 1 view .LVU730
 2783 0072 036A     		ldr	r3, [r0, #32]
1417:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 2784              		.loc 1 1417 67 is_stmt 0 view .LVU731
 2785 0074 B2F800C0 		ldrh	ip, [r2]
1417:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 2786              		.loc 1 1417 36 view .LVU732
 2787 0078 43EA0C13 		orr	r3, r3, ip, lsl #4
 2788 007c 0362     		str	r3, [r0, #32]
1419:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2789              		.loc 1 1419 9 is_stmt 1 view .LVU733
 2790 007e 8369     		ldr	r3, [r0, #24]
1419:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2791              		.loc 1 1419 36 is_stmt 0 view .LVU734
 2792 0080 23F44073 		bic	r3, r3, #768
 2793 0084 8361     		str	r3, [r0, #24]
1420:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 2794              		.loc 1 1420 9 is_stmt 1 view .LVU735
 2795 0086 8369     		ldr	r3, [r0, #24]
1420:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 2796              		.loc 1 1420 67 is_stmt 0 view .LVU736
 2797 0088 B2F802C0 		ldrh	ip, [r2, #2]
1420:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 2798              		.loc 1 1420 36 view .LVU737
 2799 008c 43EA0C23 		orr	r3, r3, ip, lsl #8
 2800 0090 8361     		str	r3, [r0, #24]
1422:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2801              		.loc 1 1422 9 is_stmt 1 view .LVU738
ARM GAS  C:\Temp\cc1r5QOo.s 			page 77


 2802 0092 8369     		ldr	r3, [r0, #24]
1422:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2803              		.loc 1 1422 36 is_stmt 0 view .LVU739
 2804 0094 23F47043 		bic	r3, r3, #61440
 2805 0098 8361     		str	r3, [r0, #24]
1423:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2806              		.loc 1 1423 9 is_stmt 1 view .LVU740
 2807 009a 8369     		ldr	r3, [r0, #24]
1423:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2808              		.loc 1 1423 67 is_stmt 0 view .LVU741
 2809 009c B2F806C0 		ldrh	ip, [r2, #6]
1423:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2810              		.loc 1 1423 36 view .LVU742
 2811 00a0 43EA0C33 		orr	r3, r3, ip, lsl #12
 2812 00a4 8361     		str	r3, [r0, #24]
1426:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2813              		.loc 1 1426 9 is_stmt 1 view .LVU743
 2814 00a6 036A     		ldr	r3, [r0, #32]
1426:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2815              		.loc 1 1426 36 is_stmt 0 view .LVU744
 2816 00a8 43F01003 		orr	r3, r3, #16
 2817 00ac 0362     		str	r3, [r0, #32]
1427:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
 2818              		.loc 1 1427 9 is_stmt 1 view .LVU745
 2819 00ae D4E7     		b	.L180
 2820              	.L183:
1431:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2821              		.loc 1 1431 9 view .LVU746
 2822 00b0 036A     		ldr	r3, [r0, #32]
1431:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2823              		.loc 1 1431 36 is_stmt 0 view .LVU747
 2824 00b2 23F48073 		bic	r3, r3, #256
 2825 00b6 0362     		str	r3, [r0, #32]
1434:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
 2826              		.loc 1 1434 9 is_stmt 1 view .LVU748
 2827 00b8 036A     		ldr	r3, [r0, #32]
1434:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
 2828              		.loc 1 1434 36 is_stmt 0 view .LVU749
 2829 00ba 23F42063 		bic	r3, r3, #2560
 2830 00be 0362     		str	r3, [r0, #32]
1435:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2831              		.loc 1 1435 9 is_stmt 1 view .LVU750
 2832 00c0 036A     		ldr	r3, [r0, #32]
1435:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2833              		.loc 1 1435 67 is_stmt 0 view .LVU751
 2834 00c2 B2F800C0 		ldrh	ip, [r2]
1435:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2835              		.loc 1 1435 36 view .LVU752
 2836 00c6 43EA0C23 		orr	r3, r3, ip, lsl #8
 2837 00ca 0362     		str	r3, [r0, #32]
1438:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
 2838              		.loc 1 1438 9 is_stmt 1 view .LVU753
 2839 00cc C369     		ldr	r3, [r0, #28]
1438:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
 2840              		.loc 1 1438 36 is_stmt 0 view .LVU754
 2841 00ce 23F00303 		bic	r3, r3, #3
 2842 00d2 C361     		str	r3, [r0, #28]
ARM GAS  C:\Temp\cc1r5QOo.s 			page 78


1439:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2843              		.loc 1 1439 9 is_stmt 1 view .LVU755
 2844 00d4 C369     		ldr	r3, [r0, #28]
1439:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2845              		.loc 1 1439 67 is_stmt 0 view .LVU756
 2846 00d6 B2F802C0 		ldrh	ip, [r2, #2]
1439:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2847              		.loc 1 1439 36 view .LVU757
 2848 00da 43EA0C03 		orr	r3, r3, ip
 2849 00de C361     		str	r3, [r0, #28]
1442:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2850              		.loc 1 1442 9 is_stmt 1 view .LVU758
 2851 00e0 C369     		ldr	r3, [r0, #28]
1442:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2852              		.loc 1 1442 36 is_stmt 0 view .LVU759
 2853 00e2 23F0F003 		bic	r3, r3, #240
 2854 00e6 C361     		str	r3, [r0, #28]
1443:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2855              		.loc 1 1443 9 is_stmt 1 view .LVU760
 2856 00e8 C369     		ldr	r3, [r0, #28]
1443:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2857              		.loc 1 1443 67 is_stmt 0 view .LVU761
 2858 00ea B2F806C0 		ldrh	ip, [r2, #6]
1443:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2859              		.loc 1 1443 36 view .LVU762
 2860 00ee 43EA0C13 		orr	r3, r3, ip, lsl #4
 2861 00f2 C361     		str	r3, [r0, #28]
1446:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2862              		.loc 1 1446 9 is_stmt 1 view .LVU763
 2863 00f4 036A     		ldr	r3, [r0, #32]
1446:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2864              		.loc 1 1446 36 is_stmt 0 view .LVU764
 2865 00f6 43F48073 		orr	r3, r3, #256
 2866 00fa 0362     		str	r3, [r0, #32]
1447:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
 2867              		.loc 1 1447 9 is_stmt 1 view .LVU765
 2868 00fc ADE7     		b	.L180
 2869              	.L181:
1451:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2870              		.loc 1 1451 9 view .LVU766
 2871 00fe 036A     		ldr	r3, [r0, #32]
1451:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2872              		.loc 1 1451 36 is_stmt 0 view .LVU767
 2873 0100 23F48053 		bic	r3, r3, #4096
 2874 0104 0362     		str	r3, [r0, #32]
1454:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
 2875              		.loc 1 1454 9 is_stmt 1 view .LVU768
 2876 0106 036A     		ldr	r3, [r0, #32]
1454:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
 2877              		.loc 1 1454 36 is_stmt 0 view .LVU769
 2878 0108 23F40053 		bic	r3, r3, #8192
 2879 010c 0362     		str	r3, [r0, #32]
1455:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2880              		.loc 1 1455 9 is_stmt 1 view .LVU770
 2881 010e 036A     		ldr	r3, [r0, #32]
1455:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2882              		.loc 1 1455 67 is_stmt 0 view .LVU771
ARM GAS  C:\Temp\cc1r5QOo.s 			page 79


 2883 0110 B2F800C0 		ldrh	ip, [r2]
1455:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2884              		.loc 1 1455 36 view .LVU772
 2885 0114 43EA0C33 		orr	r3, r3, ip, lsl #12
 2886 0118 0362     		str	r3, [r0, #32]
1458:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2887              		.loc 1 1458 9 is_stmt 1 view .LVU773
 2888 011a C369     		ldr	r3, [r0, #28]
1458:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2889              		.loc 1 1458 36 is_stmt 0 view .LVU774
 2890 011c 23F44073 		bic	r3, r3, #768
 2891 0120 C361     		str	r3, [r0, #28]
1459:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2892              		.loc 1 1459 9 is_stmt 1 view .LVU775
 2893 0122 C369     		ldr	r3, [r0, #28]
1459:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2894              		.loc 1 1459 67 is_stmt 0 view .LVU776
 2895 0124 B2F802C0 		ldrh	ip, [r2, #2]
1459:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2896              		.loc 1 1459 36 view .LVU777
 2897 0128 43EA0C23 		orr	r3, r3, ip, lsl #8
 2898 012c C361     		str	r3, [r0, #28]
1462:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2899              		.loc 1 1462 9 is_stmt 1 view .LVU778
 2900 012e C369     		ldr	r3, [r0, #28]
1462:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2901              		.loc 1 1462 36 is_stmt 0 view .LVU779
 2902 0130 23F47043 		bic	r3, r3, #61440
 2903 0134 C361     		str	r3, [r0, #28]
1463:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2904              		.loc 1 1463 9 is_stmt 1 view .LVU780
 2905 0136 C369     		ldr	r3, [r0, #28]
1463:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2906              		.loc 1 1463 67 is_stmt 0 view .LVU781
 2907 0138 B2F806C0 		ldrh	ip, [r2, #6]
1463:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 2908              		.loc 1 1463 36 view .LVU782
 2909 013c 43EA0C33 		orr	r3, r3, ip, lsl #12
 2910 0140 C361     		str	r3, [r0, #28]
1466:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2911              		.loc 1 1466 9 is_stmt 1 view .LVU783
 2912 0142 036A     		ldr	r3, [r0, #32]
1466:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2913              		.loc 1 1466 36 is_stmt 0 view .LVU784
 2914 0144 43F48053 		orr	r3, r3, #4096
 2915 0148 0362     		str	r3, [r0, #32]
1467:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
 2916              		.loc 1 1467 9 is_stmt 1 view .LVU785
 2917 014a 86E7     		b	.L180
 2918              		.cfi_endproc
 2919              	.LFE168:
 2921              		.section	.text.timer_channel_capture_value_register_read,"ax",%progbits
 2922              		.align	1
 2923              		.global	timer_channel_capture_value_register_read
 2924              		.syntax unified
 2925              		.thumb
 2926              		.thumb_func
ARM GAS  C:\Temp\cc1r5QOo.s 			page 80


 2928              	timer_channel_capture_value_register_read:
 2929              	.LVL114:
 2930              	.LFB170:
1520:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1521:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1522:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      read TIMER channel capture compare register value
1523:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1524:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1525:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1526:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1527:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1528:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1529:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1530:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1531:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     channel capture compare register value
1532:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1533:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** uint32_t timer_channel_capture_value_register_read(uint32_t timer_periph, uint16_t channel)
1534:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2931              		.loc 1 1534 1 view -0
 2932              		.cfi_startproc
 2933              		@ args = 0, pretend = 0, frame = 0
 2934              		@ frame_needed = 0, uses_anonymous_args = 0
 2935              		@ link register save eliminated.
1535:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     uint32_t count_value = 0U;
 2936              		.loc 1 1535 5 view .LVU787
1536:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1537:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2937              		.loc 1 1537 5 view .LVU788
 2938 0000 0329     		cmp	r1, #3
 2939 0002 0BD8     		bhi	.L195
 2940 0004 DFE801F0 		tbb	[pc, r1]
 2941              	.L191:
 2942 0008 02       		.byte	(.L194-.L191)/2
 2943 0009 04       		.byte	(.L193-.L191)/2
 2944 000a 06       		.byte	(.L192-.L191)/2
 2945 000b 08       		.byte	(.L190-.L191)/2
 2946              		.p2align 1
 2947              	.L194:
1538:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* read TIMER channel 0 capture compare register value */
1539:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1540:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         count_value = TIMER_CH0CV(timer_periph);
 2948              		.loc 1 1540 9 view .LVU789
 2949              		.loc 1 1540 21 is_stmt 0 view .LVU790
 2950 000c 406B     		ldr	r0, [r0, #52]
 2951              	.LVL115:
1541:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2952              		.loc 1 1541 9 is_stmt 1 view .LVU791
 2953 000e 7047     		bx	lr
 2954              	.LVL116:
 2955              	.L193:
1542:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* read TIMER channel 1 capture compare register value */
1543:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1544:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         count_value = TIMER_CH1CV(timer_periph);
 2956              		.loc 1 1544 9 view .LVU792
 2957              		.loc 1 1544 21 is_stmt 0 view .LVU793
 2958 0010 806B     		ldr	r0, [r0, #56]
 2959              	.LVL117:
ARM GAS  C:\Temp\cc1r5QOo.s 			page 81


1545:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2960              		.loc 1 1545 9 is_stmt 1 view .LVU794
 2961 0012 7047     		bx	lr
 2962              	.LVL118:
 2963              	.L192:
1546:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* read TIMER channel 2 capture compare register value */
1547:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1548:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         count_value = TIMER_CH2CV(timer_periph);
 2964              		.loc 1 1548 9 view .LVU795
 2965              		.loc 1 1548 21 is_stmt 0 view .LVU796
 2966 0014 C06B     		ldr	r0, [r0, #60]
 2967              	.LVL119:
1549:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2968              		.loc 1 1549 9 is_stmt 1 view .LVU797
 2969 0016 7047     		bx	lr
 2970              	.LVL120:
 2971              	.L190:
1550:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* read TIMER channel 3 capture compare register value */
1551:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1552:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         count_value = TIMER_CH3CV(timer_periph);
 2972              		.loc 1 1552 9 view .LVU798
 2973              		.loc 1 1552 21 is_stmt 0 view .LVU799
 2974 0018 006C     		ldr	r0, [r0, #64]
 2975              	.LVL121:
1553:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2976              		.loc 1 1553 9 is_stmt 1 view .LVU800
 2977 001a 7047     		bx	lr
 2978              	.LVL122:
 2979              	.L195:
1537:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* read TIMER channel 0 capture compare register value */
 2980              		.loc 1 1537 5 is_stmt 0 view .LVU801
 2981 001c 0020     		movs	r0, #0
 2982              	.LVL123:
1554:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1555:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1556:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1557:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     return (count_value);
 2983              		.loc 1 1557 5 is_stmt 1 view .LVU802
1558:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2984              		.loc 1 1558 1 is_stmt 0 view .LVU803
 2985 001e 7047     		bx	lr
 2986              		.cfi_endproc
 2987              	.LFE170:
 2989              		.section	.text.timer_input_pwm_capture_config,"ax",%progbits
 2990              		.align	1
 2991              		.global	timer_input_pwm_capture_config
 2992              		.syntax unified
 2993              		.thumb
 2994              		.thumb_func
 2996              	timer_input_pwm_capture_config:
 2997              	.LVL124:
 2998              	.LFB171:
1559:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1560:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1561:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER input pwm capture function 
1562:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1563:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
ARM GAS  C:\Temp\cc1r5QOo.s 			page 82


1564:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1565:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0
1566:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1
1567:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****      \param[in]  icpwm:TIMER channel intput pwm parameter struct
1568:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icpolarity: TIMER_IC_POLARITY_RISING,TIMER_IC_POLARITY_FALLING
1569:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icselection: TIMER_IC_SELECTION_DIRECTTI,TIMER_IC_SELECTION_INDIRECTTI
1570:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icprescaler: TIMER_IC_PSC_DIV1,TIMER_IC_PSC_DIV2,TIMER_IC_PSC_DIV4,TIMER_IC_PSC_DI
1571:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icfilter: 0~15
1572:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1573:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1574:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1575:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_input_pwm_capture_config(uint32_t timer_periph, uint16_t channel, timer_ic_parameter_str
1576:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2999              		.loc 1 1576 1 is_stmt 1 view -0
 3000              		.cfi_startproc
 3001              		@ args = 0, pretend = 0, frame = 0
 3002              		@ frame_needed = 0, uses_anonymous_args = 0
 3003              		.loc 1 1576 1 is_stmt 0 view .LVU805
 3004 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3005              	.LCFI3:
 3006              		.cfi_def_cfa_offset 24
 3007              		.cfi_offset 3, -24
 3008              		.cfi_offset 4, -20
 3009              		.cfi_offset 5, -16
 3010              		.cfi_offset 6, -12
 3011              		.cfi_offset 7, -8
 3012              		.cfi_offset 14, -4
 3013 0002 0446     		mov	r4, r0
 3014 0004 1546     		mov	r5, r2
1577:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     uint16_t icpolarity  = 0x0U;
 3015              		.loc 1 1577 5 is_stmt 1 view .LVU806
 3016              	.LVL125:
1578:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     uint16_t icselection = 0x0U;
 3017              		.loc 1 1578 5 view .LVU807
1579:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1580:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* Set channel input polarity */
1581:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_IC_POLARITY_RISING == icpwm->icpolarity){
 3018              		.loc 1 1581 5 view .LVU808
 3019              		.loc 1 1581 41 is_stmt 0 view .LVU809
 3020 0006 1388     		ldrh	r3, [r2]
 3021              		.loc 1 1581 7 view .LVU810
 3022 0008 002B     		cmp	r3, #0
 3023 000a 52D1     		bne	.L201
1582:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         icpolarity = TIMER_IC_POLARITY_FALLING;
 3024              		.loc 1 1582 20 view .LVU811
 3025 000c 0227     		movs	r7, #2
 3026              	.L197:
 3027              	.LVL126:
1583:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
1584:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         icpolarity = TIMER_IC_POLARITY_RISING;
1585:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1586:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1587:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* Set channel input mode selection */
1588:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_IC_SELECTION_DIRECTTI == icpwm->icselection){
 3028              		.loc 1 1588 5 is_stmt 1 view .LVU812
 3029              		.loc 1 1588 44 is_stmt 0 view .LVU813
 3030 000e 6B88     		ldrh	r3, [r5, #2]
ARM GAS  C:\Temp\cc1r5QOo.s 			page 83


 3031              		.loc 1 1588 7 view .LVU814
 3032 0010 012B     		cmp	r3, #1
 3033 0012 50D0     		beq	.L204
1589:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         icselection = TIMER_IC_SELECTION_INDIRECTTI;
1590:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
1591:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         icselection = TIMER_IC_SELECTION_DIRECTTI;
 3034              		.loc 1 1591 21 view .LVU815
 3035 0014 0126     		movs	r6, #1
 3036              	.L198:
 3037              	.LVL127:
1592:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1593:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1594:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_CH_0 == channel){
 3038              		.loc 1 1594 5 is_stmt 1 view .LVU816
 3039              		.loc 1 1594 7 is_stmt 0 view .LVU817
 3040 0016 0029     		cmp	r1, #0
 3041 0018 4FD1     		bne	.L199
1595:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0EN bit */
1596:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 3042              		.loc 1 1596 9 is_stmt 1 view .LVU818
 3043 001a 236A     		ldr	r3, [r4, #32]
 3044              		.loc 1 1596 36 is_stmt 0 view .LVU819
 3045 001c 23F00103 		bic	r3, r3, #1
 3046 0020 2362     		str	r3, [r4, #32]
1597:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0P and CH0NP bits */
1598:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P|TIMER_CHCTL2_CH0NP));
 3047              		.loc 1 1598 9 is_stmt 1 view .LVU820
 3048 0022 236A     		ldr	r3, [r4, #32]
 3049              		.loc 1 1598 36 is_stmt 0 view .LVU821
 3050 0024 23F00A03 		bic	r3, r3, #10
 3051 0028 2362     		str	r3, [r4, #32]
1599:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0P and CH0NP bits */
1600:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpwm->icpolarity);
 3052              		.loc 1 1600 9 is_stmt 1 view .LVU822
 3053 002a 236A     		ldr	r3, [r4, #32]
 3054              		.loc 1 1600 55 is_stmt 0 view .LVU823
 3055 002c 2A88     		ldrh	r2, [r5]
 3056              	.LVL128:
 3057              		.loc 1 1600 36 view .LVU824
 3058 002e 1343     		orrs	r3, r3, r2
 3059 0030 2362     		str	r3, [r4, #32]
1601:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
1602:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
 3060              		.loc 1 1602 9 is_stmt 1 view .LVU825
 3061 0032 A369     		ldr	r3, [r4, #24]
 3062              		.loc 1 1602 36 is_stmt 0 view .LVU826
 3063 0034 23F00303 		bic	r3, r3, #3
 3064 0038 A361     		str	r3, [r4, #24]
1603:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0MS bit */
1604:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpwm->icselection);
 3065              		.loc 1 1604 9 is_stmt 1 view .LVU827
 3066 003a A369     		ldr	r3, [r4, #24]
 3067              		.loc 1 1604 55 is_stmt 0 view .LVU828
 3068 003c 6A88     		ldrh	r2, [r5, #2]
 3069              		.loc 1 1604 36 view .LVU829
 3070 003e 1343     		orrs	r3, r3, r2
 3071 0040 A361     		str	r3, [r4, #24]
ARM GAS  C:\Temp\cc1r5QOo.s 			page 84


1605:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
1606:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 3072              		.loc 1 1606 9 is_stmt 1 view .LVU830
 3073 0042 A369     		ldr	r3, [r4, #24]
 3074              		.loc 1 1606 36 is_stmt 0 view .LVU831
 3075 0044 23F0F003 		bic	r3, r3, #240
 3076 0048 A361     		str	r3, [r4, #24]
1607:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0CAPFLT bit */
1608:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)(icpwm->icfilter) << 4U);
 3077              		.loc 1 1608 9 is_stmt 1 view .LVU832
 3078 004a A369     		ldr	r3, [r4, #24]
 3079              		.loc 1 1608 56 is_stmt 0 view .LVU833
 3080 004c EA88     		ldrh	r2, [r5, #6]
 3081              		.loc 1 1608 36 view .LVU834
 3082 004e 43EA0213 		orr	r3, r3, r2, lsl #4
 3083 0052 A361     		str	r3, [r4, #24]
1609:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
1610:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
 3084              		.loc 1 1610 9 is_stmt 1 view .LVU835
 3085 0054 236A     		ldr	r3, [r4, #32]
 3086              		.loc 1 1610 36 is_stmt 0 view .LVU836
 3087 0056 43F00103 		orr	r3, r3, #1
 3088 005a 2362     		str	r3, [r4, #32]
1611:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure TIMER channel input capture prescaler value */
1612:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph,TIMER_CH_0,(uint16_t)(icpwm->icpr
 3089              		.loc 1 1612 9 is_stmt 1 view .LVU837
 3090 005c AA88     		ldrh	r2, [r5, #4]
 3091 005e 2046     		mov	r0, r4
 3092              	.LVL129:
 3093              		.loc 1 1612 9 is_stmt 0 view .LVU838
 3094 0060 FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3095              	.LVL130:
1613:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1614:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1EN bit */
1615:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 3096              		.loc 1 1615 9 is_stmt 1 view .LVU839
 3097 0064 236A     		ldr	r3, [r4, #32]
 3098              		.loc 1 1615 36 is_stmt 0 view .LVU840
 3099 0066 23F01003 		bic	r3, r3, #16
 3100 006a 2362     		str	r3, [r4, #32]
1616:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1P and CH1NP bits */
1617:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P|TIMER_CHCTL2_CH1NP));
 3101              		.loc 1 1617 9 is_stmt 1 view .LVU841
 3102 006c 236A     		ldr	r3, [r4, #32]
 3103              		.loc 1 1617 36 is_stmt 0 view .LVU842
 3104 006e 23F0A003 		bic	r3, r3, #160
 3105 0072 2362     		str	r3, [r4, #32]
1618:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1P and CH1NP bits */
1619:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)icpolarity << 4U);
 3106              		.loc 1 1619 9 is_stmt 1 view .LVU843
 3107 0074 236A     		ldr	r3, [r4, #32]
 3108              		.loc 1 1619 36 is_stmt 0 view .LVU844
 3109 0076 43EA0713 		orr	r3, r3, r7, lsl #4
 3110 007a 2362     		str	r3, [r4, #32]
1620:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
1621:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
 3111              		.loc 1 1621 9 is_stmt 1 view .LVU845
ARM GAS  C:\Temp\cc1r5QOo.s 			page 85


 3112 007c A369     		ldr	r3, [r4, #24]
 3113              		.loc 1 1621 36 is_stmt 0 view .LVU846
 3114 007e 23F44073 		bic	r3, r3, #768
 3115 0082 A361     		str	r3, [r4, #24]
1622:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1MS bit */
1623:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)icselection << 8U);
 3116              		.loc 1 1623 9 is_stmt 1 view .LVU847
 3117 0084 A369     		ldr	r3, [r4, #24]
 3118              		.loc 1 1623 36 is_stmt 0 view .LVU848
 3119 0086 43EA0623 		orr	r3, r3, r6, lsl #8
 3120 008a A361     		str	r3, [r4, #24]
1624:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
1625:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
 3121              		.loc 1 1625 9 is_stmt 1 view .LVU849
 3122 008c A369     		ldr	r3, [r4, #24]
 3123              		.loc 1 1625 36 is_stmt 0 view .LVU850
 3124 008e 23F47043 		bic	r3, r3, #61440
 3125 0092 A361     		str	r3, [r4, #24]
1626:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1CAPFLT bit */
1627:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icfilter) << 12U);
 3126              		.loc 1 1627 9 is_stmt 1 view .LVU851
 3127 0094 A369     		ldr	r3, [r4, #24]
 3128              		.loc 1 1627 66 is_stmt 0 view .LVU852
 3129 0096 EA88     		ldrh	r2, [r5, #6]
 3130              		.loc 1 1627 36 view .LVU853
 3131 0098 43EA0233 		orr	r3, r3, r2, lsl #12
 3132 009c A361     		str	r3, [r4, #24]
1628:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
1629:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
 3133              		.loc 1 1629 9 is_stmt 1 view .LVU854
 3134 009e 236A     		ldr	r3, [r4, #32]
 3135              		.loc 1 1629 36 is_stmt 0 view .LVU855
 3136 00a0 43F01003 		orr	r3, r3, #16
 3137 00a4 2362     		str	r3, [r4, #32]
1630:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure TIMER channel input capture prescaler value */
1631:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph,TIMER_CH_1,(uint16_t)(icpwm->icpr
 3138              		.loc 1 1631 9 is_stmt 1 view .LVU856
 3139 00a6 AA88     		ldrh	r2, [r5, #4]
 3140 00a8 0121     		movs	r1, #1
 3141 00aa 2046     		mov	r0, r4
 3142 00ac FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3143              	.LVL131:
 3144              	.L196:
1632:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
1633:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1EN bit */
1634:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1635:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1P and CH1NP bits */
1636:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P|TIMER_CHCTL2_CH1NP));
1637:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1P and CH1NP bits */
1638:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icpolarity) << 4U);
1639:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
1640:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1641:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1MS bit */
1642:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icselection) << 8U);
1643:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
1644:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1645:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1CAPFLT bit */
ARM GAS  C:\Temp\cc1r5QOo.s 			page 86


1646:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icfilter) << 12U);
1647:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
1648:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1649:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure TIMER channel input capture prescaler value */
1650:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_1, (uint16_t)(icpwm->ic
1651:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1652:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0EN bit */
1653:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1654:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0P and CH0NP bits */
1655:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P|TIMER_CHCTL2_CH0NP));
1656:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0P and CH0NP bits */
1657:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)icpolarity;
1658:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
1659:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
1660:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0MS bit */
1661:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)icselection;
1662:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
1663:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1664:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0CAPFLT bit */
1665:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)(icpwm->icfilter) << 4U);
1666:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
1667:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1668:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure TIMER channel input capture prescaler value */
1669:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_0, (uint16_t)(icpwm->ic
1670:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1671:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3145              		.loc 1 1671 1 is_stmt 0 view .LVU857
 3146 00b0 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 3147              	.LVL132:
 3148              	.L201:
1584:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 3149              		.loc 1 1584 20 view .LVU858
 3150 00b2 0027     		movs	r7, #0
 3151 00b4 ABE7     		b	.L197
 3152              	.LVL133:
 3153              	.L204:
1589:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 3154              		.loc 1 1589 21 view .LVU859
 3155 00b6 0226     		movs	r6, #2
 3156 00b8 ADE7     		b	.L198
 3157              	.LVL134:
 3158              	.L199:
1634:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1P and CH1NP bits */
 3159              		.loc 1 1634 9 is_stmt 1 view .LVU860
 3160 00ba 236A     		ldr	r3, [r4, #32]
1634:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1P and CH1NP bits */
 3161              		.loc 1 1634 36 is_stmt 0 view .LVU861
 3162 00bc 23F01003 		bic	r3, r3, #16
 3163 00c0 2362     		str	r3, [r4, #32]
1636:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1P and CH1NP bits */
 3164              		.loc 1 1636 9 is_stmt 1 view .LVU862
 3165 00c2 236A     		ldr	r3, [r4, #32]
1636:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1P and CH1NP bits */
 3166              		.loc 1 1636 36 is_stmt 0 view .LVU863
 3167 00c4 23F0A003 		bic	r3, r3, #160
 3168 00c8 2362     		str	r3, [r4, #32]
1638:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
ARM GAS  C:\Temp\cc1r5QOo.s 			page 87


 3169              		.loc 1 1638 9 is_stmt 1 view .LVU864
 3170 00ca 236A     		ldr	r3, [r4, #32]
1638:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 3171              		.loc 1 1638 66 is_stmt 0 view .LVU865
 3172 00cc 2A88     		ldrh	r2, [r5]
 3173              	.LVL135:
1638:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 3174              		.loc 1 1638 36 view .LVU866
 3175 00ce 43EA0213 		orr	r3, r3, r2, lsl #4
 3176 00d2 2362     		str	r3, [r4, #32]
1640:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1MS bit */
 3177              		.loc 1 1640 9 is_stmt 1 view .LVU867
 3178 00d4 A369     		ldr	r3, [r4, #24]
1640:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1MS bit */
 3179              		.loc 1 1640 36 is_stmt 0 view .LVU868
 3180 00d6 23F44073 		bic	r3, r3, #768
 3181 00da A361     		str	r3, [r4, #24]
1642:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 3182              		.loc 1 1642 9 is_stmt 1 view .LVU869
 3183 00dc A369     		ldr	r3, [r4, #24]
1642:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 3184              		.loc 1 1642 66 is_stmt 0 view .LVU870
 3185 00de 6A88     		ldrh	r2, [r5, #2]
1642:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 3186              		.loc 1 1642 36 view .LVU871
 3187 00e0 43EA0223 		orr	r3, r3, r2, lsl #8
 3188 00e4 A361     		str	r3, [r4, #24]
1644:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1CAPFLT bit */
 3189              		.loc 1 1644 9 is_stmt 1 view .LVU872
 3190 00e6 A369     		ldr	r3, [r4, #24]
1644:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1CAPFLT bit */
 3191              		.loc 1 1644 36 is_stmt 0 view .LVU873
 3192 00e8 23F47043 		bic	r3, r3, #61440
 3193 00ec A361     		str	r3, [r4, #24]
1646:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
 3194              		.loc 1 1646 9 is_stmt 1 view .LVU874
 3195 00ee A369     		ldr	r3, [r4, #24]
1646:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
 3196              		.loc 1 1646 66 is_stmt 0 view .LVU875
 3197 00f0 EA88     		ldrh	r2, [r5, #6]
1646:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
 3198              		.loc 1 1646 36 view .LVU876
 3199 00f2 43EA0233 		orr	r3, r3, r2, lsl #12
 3200 00f6 A361     		str	r3, [r4, #24]
1648:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3201              		.loc 1 1648 9 is_stmt 1 view .LVU877
 3202 00f8 236A     		ldr	r3, [r4, #32]
1648:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3203              		.loc 1 1648 36 is_stmt 0 view .LVU878
 3204 00fa 43F01003 		orr	r3, r3, #16
 3205 00fe 2362     		str	r3, [r4, #32]
1650:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3206              		.loc 1 1650 9 is_stmt 1 view .LVU879
 3207 0100 AA88     		ldrh	r2, [r5, #4]
 3208 0102 0121     		movs	r1, #1
 3209              	.LVL136:
1650:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
ARM GAS  C:\Temp\cc1r5QOo.s 			page 88


 3210              		.loc 1 1650 9 is_stmt 0 view .LVU880
 3211 0104 2046     		mov	r0, r4
 3212              	.LVL137:
1650:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 3213              		.loc 1 1650 9 view .LVU881
 3214 0106 FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3215              	.LVL138:
1653:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0P and CH0NP bits */
 3216              		.loc 1 1653 9 is_stmt 1 view .LVU882
 3217 010a 236A     		ldr	r3, [r4, #32]
1653:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0P and CH0NP bits */
 3218              		.loc 1 1653 36 is_stmt 0 view .LVU883
 3219 010c 23F00103 		bic	r3, r3, #1
 3220 0110 2362     		str	r3, [r4, #32]
1655:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0P and CH0NP bits */
 3221              		.loc 1 1655 9 is_stmt 1 view .LVU884
 3222 0112 236A     		ldr	r3, [r4, #32]
1655:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0P and CH0NP bits */
 3223              		.loc 1 1655 36 is_stmt 0 view .LVU885
 3224 0114 23F00A03 		bic	r3, r3, #10
 3225 0118 2362     		str	r3, [r4, #32]
1657:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
 3226              		.loc 1 1657 9 is_stmt 1 view .LVU886
 3227 011a 236A     		ldr	r3, [r4, #32]
1657:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
 3228              		.loc 1 1657 36 is_stmt 0 view .LVU887
 3229 011c 3B43     		orrs	r3, r3, r7
 3230 011e 2362     		str	r3, [r4, #32]
1659:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0MS bit */
 3231              		.loc 1 1659 9 is_stmt 1 view .LVU888
 3232 0120 A369     		ldr	r3, [r4, #24]
1659:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0MS bit */
 3233              		.loc 1 1659 36 is_stmt 0 view .LVU889
 3234 0122 23F00303 		bic	r3, r3, #3
 3235 0126 A361     		str	r3, [r4, #24]
1661:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
 3236              		.loc 1 1661 9 is_stmt 1 view .LVU890
 3237 0128 A369     		ldr	r3, [r4, #24]
1661:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
 3238              		.loc 1 1661 36 is_stmt 0 view .LVU891
 3239 012a 3343     		orrs	r3, r3, r6
 3240 012c A361     		str	r3, [r4, #24]
1663:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0CAPFLT bit */
 3241              		.loc 1 1663 9 is_stmt 1 view .LVU892
 3242 012e A369     		ldr	r3, [r4, #24]
1663:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0CAPFLT bit */
 3243              		.loc 1 1663 36 is_stmt 0 view .LVU893
 3244 0130 23F0F003 		bic	r3, r3, #240
 3245 0134 A361     		str	r3, [r4, #24]
1665:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
 3246              		.loc 1 1665 9 is_stmt 1 view .LVU894
 3247 0136 A369     		ldr	r3, [r4, #24]
1665:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
 3248              		.loc 1 1665 56 is_stmt 0 view .LVU895
 3249 0138 EA88     		ldrh	r2, [r5, #6]
1665:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
 3250              		.loc 1 1665 36 view .LVU896
ARM GAS  C:\Temp\cc1r5QOo.s 			page 89


 3251 013a 43EA0213 		orr	r3, r3, r2, lsl #4
 3252 013e A361     		str	r3, [r4, #24]
1667:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3253              		.loc 1 1667 9 is_stmt 1 view .LVU897
 3254 0140 236A     		ldr	r3, [r4, #32]
1667:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3255              		.loc 1 1667 36 is_stmt 0 view .LVU898
 3256 0142 43F00103 		orr	r3, r3, #1
 3257 0146 2362     		str	r3, [r4, #32]
1669:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 3258              		.loc 1 1669 9 is_stmt 1 view .LVU899
 3259 0148 AA88     		ldrh	r2, [r5, #4]
 3260 014a 0021     		movs	r1, #0
 3261 014c 2046     		mov	r0, r4
 3262 014e FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3263              	.LVL139:
 3264              		.loc 1 1671 1 is_stmt 0 view .LVU900
 3265 0152 ADE7     		b	.L196
 3266              		.cfi_endproc
 3267              	.LFE171:
 3269              		.section	.text.timer_hall_mode_config,"ax",%progbits
 3270              		.align	1
 3271              		.global	timer_hall_mode_config
 3272              		.syntax unified
 3273              		.thumb
 3274              		.thumb_func
 3276              	timer_hall_mode_config:
 3277              	.LVL140:
 3278              	.LFB172:
1672:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1673:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1674:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER hall sensor mode
1675:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1676:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  hallmode: 
1677:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1678:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_HALLINTERFACE_ENABLE: TIMER hall sensor mode enable
1679:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_HALLINTERFACE_DISABLE: TIMER hall sensor mode disable
1680:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1681:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1682:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1683:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_hall_mode_config(uint32_t timer_periph, uint32_t hallmode)
1684:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3279              		.loc 1 1684 1 is_stmt 1 view -0
 3280              		.cfi_startproc
 3281              		@ args = 0, pretend = 0, frame = 0
 3282              		@ frame_needed = 0, uses_anonymous_args = 0
 3283              		@ link register save eliminated.
1685:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_HALLINTERFACE_ENABLE == hallmode){
 3284              		.loc 1 1685 5 view .LVU902
 3285              		.loc 1 1685 7 is_stmt 0 view .LVU903
 3286 0000 21B9     		cbnz	r1, .L206
1686:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_TI0S;
 3287              		.loc 1 1686 9 is_stmt 1 view .LVU904
 3288 0002 4368     		ldr	r3, [r0, #4]
 3289              		.loc 1 1686 34 is_stmt 0 view .LVU905
 3290 0004 43F08003 		orr	r3, r3, #128
 3291 0008 4360     		str	r3, [r0, #4]
ARM GAS  C:\Temp\cc1r5QOo.s 			page 90


 3292 000a 7047     		bx	lr
 3293              	.L206:
1687:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_HALLINTERFACE_DISABLE == hallmode){
 3294              		.loc 1 1687 11 is_stmt 1 view .LVU906
 3295              		.loc 1 1687 13 is_stmt 0 view .LVU907
 3296 000c 0129     		cmp	r1, #1
 3297 000e 00D0     		beq	.L208
 3298              	.L205:
1688:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_TI0S;
1689:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
1690:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
1691:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1692:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3299              		.loc 1 1692 1 view .LVU908
 3300 0010 7047     		bx	lr
 3301              	.L208:
1688:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_TI0S;
 3302              		.loc 1 1688 9 is_stmt 1 view .LVU909
 3303 0012 4368     		ldr	r3, [r0, #4]
1688:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_TI0S;
 3304              		.loc 1 1688 34 is_stmt 0 view .LVU910
 3305 0014 23F08003 		bic	r3, r3, #128
 3306 0018 4360     		str	r3, [r0, #4]
1691:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3307              		.loc 1 1691 5 is_stmt 1 view .LVU911
 3308              		.loc 1 1692 1 is_stmt 0 view .LVU912
 3309 001a F9E7     		b	.L205
 3310              		.cfi_endproc
 3311              	.LFE172:
 3313              		.section	.text.timer_input_trigger_source_select,"ax",%progbits
 3314              		.align	1
 3315              		.global	timer_input_trigger_source_select
 3316              		.syntax unified
 3317              		.thumb
 3318              		.thumb_func
 3320              	timer_input_trigger_source_select:
 3321              	.LVL141:
 3322              	.LFB173:
1693:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1694:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1695:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      select TIMER input trigger source 
1696:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1697:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  intrigger:
1698:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1699:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0
1700:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1
1701:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2
1702:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI3: internal trigger 3
1703:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector
1704:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0
1705:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1
1706:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ETIFP: external trigger(x=0..4,7)
1707:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1708:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1709:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1710:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_input_trigger_source_select(uint32_t timer_periph, uint32_t intrigger)
1711:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
ARM GAS  C:\Temp\cc1r5QOo.s 			page 91


 3323              		.loc 1 1711 1 is_stmt 1 view -0
 3324              		.cfi_startproc
 3325              		@ args = 0, pretend = 0, frame = 0
 3326              		@ frame_needed = 0, uses_anonymous_args = 0
 3327              		@ link register save eliminated.
1712:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_TRGS);
 3328              		.loc 1 1712 5 view .LVU914
 3329 0000 8368     		ldr	r3, [r0, #8]
 3330              		.loc 1 1712 31 is_stmt 0 view .LVU915
 3331 0002 23F07003 		bic	r3, r3, #112
 3332 0006 8360     		str	r3, [r0, #8]
1713:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)intrigger;
 3333              		.loc 1 1713 5 is_stmt 1 view .LVU916
 3334 0008 8368     		ldr	r3, [r0, #8]
 3335              		.loc 1 1713 31 is_stmt 0 view .LVU917
 3336 000a 0B43     		orrs	r3, r3, r1
 3337 000c 8360     		str	r3, [r0, #8]
1714:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3338              		.loc 1 1714 1 view .LVU918
 3339 000e 7047     		bx	lr
 3340              		.cfi_endproc
 3341              	.LFE173:
 3343              		.section	.text.timer_master_output_trigger_source_select,"ax",%progbits
 3344              		.align	1
 3345              		.global	timer_master_output_trigger_source_select
 3346              		.syntax unified
 3347              		.thumb
 3348              		.thumb_func
 3350              	timer_master_output_trigger_source_select:
 3351              	.LVL142:
 3352              	.LFB174:
1715:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1716:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1717:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      select TIMER master mode output trigger source 
1718:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..7)
1719:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  outrigger: 
1720:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1721:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_RESET: the UPG bit as trigger output
1722:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_ENABLE: the counter enable signal TIMER_CTL0_CEN as trigger out
1723:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_UPDATE: update event as trigger output
1724:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_CH0: a capture or a compare match occurred in channal0 as trigg
1725:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O0CPRE: O0CPRE as trigger output
1726:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O1CPRE: O1CPRE as trigger output
1727:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O2CPRE: O2CPRE as trigger output
1728:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O3CPRE: O3CPRE as trigger output
1729:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1730:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1731:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1732:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_master_output_trigger_source_select(uint32_t timer_periph, uint32_t outrigger)
1733:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3353              		.loc 1 1733 1 is_stmt 1 view -0
 3354              		.cfi_startproc
 3355              		@ args = 0, pretend = 0, frame = 0
 3356              		@ frame_needed = 0, uses_anonymous_args = 0
 3357              		@ link register save eliminated.
1734:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_MMC);
 3358              		.loc 1 1734 5 view .LVU920
ARM GAS  C:\Temp\cc1r5QOo.s 			page 92


 3359 0000 4368     		ldr	r3, [r0, #4]
 3360              		.loc 1 1734 30 is_stmt 0 view .LVU921
 3361 0002 23F07003 		bic	r3, r3, #112
 3362 0006 4360     		str	r3, [r0, #4]
1735:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL1(timer_periph) |= (uint32_t)outrigger;
 3363              		.loc 1 1735 5 is_stmt 1 view .LVU922
 3364 0008 4368     		ldr	r3, [r0, #4]
 3365              		.loc 1 1735 30 is_stmt 0 view .LVU923
 3366 000a 0B43     		orrs	r3, r3, r1
 3367 000c 4360     		str	r3, [r0, #4]
1736:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3368              		.loc 1 1736 1 view .LVU924
 3369 000e 7047     		bx	lr
 3370              		.cfi_endproc
 3371              	.LFE174:
 3373              		.section	.text.timer_slave_mode_select,"ax",%progbits
 3374              		.align	1
 3375              		.global	timer_slave_mode_select
 3376              		.syntax unified
 3377              		.thumb
 3378              		.thumb_func
 3380              	timer_slave_mode_select:
 3381              	.LVL143:
 3382              	.LFB175:
1737:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1738:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1739:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      select TIMER slave mode 
1740:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1741:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  slavemode:
1742:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1743:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SLAVE_MODE_DISABLE: slave mode disable
1744:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ENCODER_MODE0: encoder mode 0
1745:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ENCODER_MODE1: encoder mode 1
1746:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ENCODER_MODE2: encoder mode 2
1747:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SLAVE_MODE_RESTART: restart mode
1748:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SLAVE_MODE_PAUSE: pause mode
1749:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SLAVE_MODE_EVENT: event mode
1750:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SLAVE_MODE_EXTERNAL0: external clock mode 0.
1751:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1752:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1753:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1754:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1755:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_slave_mode_select(uint32_t timer_periph, uint32_t slavemode)
1756:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3383              		.loc 1 1756 1 is_stmt 1 view -0
 3384              		.cfi_startproc
 3385              		@ args = 0, pretend = 0, frame = 0
 3386              		@ frame_needed = 0, uses_anonymous_args = 0
 3387              		@ link register save eliminated.
1757:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3388              		.loc 1 1757 5 view .LVU926
 3389 0000 8368     		ldr	r3, [r0, #8]
 3390              		.loc 1 1757 31 is_stmt 0 view .LVU927
 3391 0002 23F00703 		bic	r3, r3, #7
 3392 0006 8360     		str	r3, [r0, #8]
1758:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1759:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)slavemode;
ARM GAS  C:\Temp\cc1r5QOo.s 			page 93


 3393              		.loc 1 1759 5 is_stmt 1 view .LVU928
 3394 0008 8368     		ldr	r3, [r0, #8]
 3395              		.loc 1 1759 31 is_stmt 0 view .LVU929
 3396 000a 0B43     		orrs	r3, r3, r1
 3397 000c 8360     		str	r3, [r0, #8]
1760:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3398              		.loc 1 1760 1 view .LVU930
 3399 000e 7047     		bx	lr
 3400              		.cfi_endproc
 3401              	.LFE175:
 3403              		.section	.text.timer_master_slave_mode_config,"ax",%progbits
 3404              		.align	1
 3405              		.global	timer_master_slave_mode_config
 3406              		.syntax unified
 3407              		.thumb
 3408              		.thumb_func
 3410              	timer_master_slave_mode_config:
 3411              	.LVL144:
 3412              	.LFB176:
1761:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1762:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1763:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER master slave mode 
1764:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1765:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  masterslave:
1766:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1767:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_MASTER_SLAVE_MODE_ENABLE: master slave mode enable
1768:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_MASTER_SLAVE_MODE_DISABLE: master slave mode disable
1769:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1770:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1771:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */ 
1772:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_master_slave_mode_config(uint32_t timer_periph, uint32_t masterslave)
1773:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3413              		.loc 1 1773 1 is_stmt 1 view -0
 3414              		.cfi_startproc
 3415              		@ args = 0, pretend = 0, frame = 0
 3416              		@ frame_needed = 0, uses_anonymous_args = 0
 3417              		@ link register save eliminated.
1774:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_MASTER_SLAVE_MODE_ENABLE == masterslave){
 3418              		.loc 1 1774 5 view .LVU932
 3419              		.loc 1 1774 7 is_stmt 0 view .LVU933
 3420 0000 21B9     		cbnz	r1, .L213
1775:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_MSM;
 3421              		.loc 1 1775 9 is_stmt 1 view .LVU934
 3422 0002 8368     		ldr	r3, [r0, #8]
 3423              		.loc 1 1775 35 is_stmt 0 view .LVU935
 3424 0004 43F08003 		orr	r3, r3, #128
 3425 0008 8360     		str	r3, [r0, #8]
 3426 000a 7047     		bx	lr
 3427              	.L213:
1776:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_MASTER_SLAVE_MODE_DISABLE == masterslave){
 3428              		.loc 1 1776 11 is_stmt 1 view .LVU936
 3429              		.loc 1 1776 13 is_stmt 0 view .LVU937
 3430 000c 0129     		cmp	r1, #1
 3431 000e 00D0     		beq	.L215
 3432              	.L212:
1777:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
1778:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
ARM GAS  C:\Temp\cc1r5QOo.s 			page 94


1779:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
1780:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1781:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3433              		.loc 1 1781 1 view .LVU938
 3434 0010 7047     		bx	lr
 3435              	.L215:
1777:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
 3436              		.loc 1 1777 9 is_stmt 1 view .LVU939
 3437 0012 8368     		ldr	r3, [r0, #8]
1777:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
 3438              		.loc 1 1777 35 is_stmt 0 view .LVU940
 3439 0014 23F08003 		bic	r3, r3, #128
 3440 0018 8360     		str	r3, [r0, #8]
1780:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3441              		.loc 1 1780 5 is_stmt 1 view .LVU941
 3442              		.loc 1 1781 1 is_stmt 0 view .LVU942
 3443 001a F9E7     		b	.L212
 3444              		.cfi_endproc
 3445              	.LFE176:
 3447              		.section	.text.timer_external_trigger_config,"ax",%progbits
 3448              		.align	1
 3449              		.global	timer_external_trigger_config
 3450              		.syntax unified
 3451              		.thumb
 3452              		.thumb_func
 3454              	timer_external_trigger_config:
 3455              	.LVL145:
 3456              	.LFB177:
1782:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1783:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1784:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER external trigger input
1785:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1786:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extprescaler:
1787:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1788:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1789:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1790:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1791:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1792:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extpolarity:
1793:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1794:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1795:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1796:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1797:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1798:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1799:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1800:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_external_trigger_config(uint32_t timer_periph, uint32_t extprescaler,
1801:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                    uint32_t extpolarity, uint32_t extfilter)
1802:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3457              		.loc 1 1802 1 is_stmt 1 view -0
 3458              		.cfi_startproc
 3459              		@ args = 0, pretend = 0, frame = 0
 3460              		@ frame_needed = 0, uses_anonymous_args = 0
 3461              		@ link register save eliminated.
 3462              		.loc 1 1802 1 is_stmt 0 view .LVU944
 3463 0000 10B4     		push	{r4}
 3464              	.LCFI4:
ARM GAS  C:\Temp\cc1r5QOo.s 			page 95


 3465              		.cfi_def_cfa_offset 4
 3466              		.cfi_offset 4, -4
1803:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_ETP | TIMER_SMCFG_ETPSC | TIMER_SMCFG_ETF
 3467              		.loc 1 1803 5 is_stmt 1 view .LVU945
 3468 0002 8468     		ldr	r4, [r0, #8]
 3469              		.loc 1 1803 31 is_stmt 0 view .LVU946
 3470 0004 24F43F44 		bic	r4, r4, #48896
 3471 0008 8460     		str	r4, [r0, #8]
1804:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 3472              		.loc 1 1804 5 is_stmt 1 view .LVU947
 3473 000a 8468     		ldr	r4, [r0, #8]
 3474              		.loc 1 1804 58 is_stmt 0 view .LVU948
 3475 000c 1143     		orrs	r1, r1, r2
 3476              	.LVL146:
 3477              		.loc 1 1804 31 view .LVU949
 3478 000e 0C43     		orrs	r4, r4, r1
 3479 0010 8460     		str	r4, [r0, #8]
1805:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 3480              		.loc 1 1805 5 is_stmt 1 view .LVU950
 3481 0012 8268     		ldr	r2, [r0, #8]
 3482              	.LVL147:
 3483              		.loc 1 1805 31 is_stmt 0 view .LVU951
 3484 0014 42EA0322 		orr	r2, r2, r3, lsl #8
 3485 0018 8260     		str	r2, [r0, #8]
1806:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3486              		.loc 1 1806 1 view .LVU952
 3487 001a 5DF8044B 		ldr	r4, [sp], #4
 3488              	.LCFI5:
 3489              		.cfi_restore 4
 3490              		.cfi_def_cfa_offset 0
 3491 001e 7047     		bx	lr
 3492              		.cfi_endproc
 3493              	.LFE177:
 3495              		.section	.text.timer_quadrature_decoder_mode_config,"ax",%progbits
 3496              		.align	1
 3497              		.global	timer_quadrature_decoder_mode_config
 3498              		.syntax unified
 3499              		.thumb
 3500              		.thumb_func
 3502              	timer_quadrature_decoder_mode_config:
 3503              	.LVL148:
 3504              	.LFB178:
1807:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1808:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1809:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER quadrature decoder mode
1810:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1811:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  decomode: 
1812:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1813:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ENCODER_MODE0: counter counts on CI0FE0 edge depending on CI1FE1 level
1814:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ENCODER_MODE1: counter counts on CI1FE1 edge depending on CI0FE0 level
1815:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ENCODER_MODE2: counter counts on both CI0FE0 and CI1FE1 edges depending on 
1816:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ic0polarity: 
1817:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1818:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: capture rising edge
1819:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: capture falling edge
1820:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ic1polarity:
1821:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
ARM GAS  C:\Temp\cc1r5QOo.s 			page 96


1822:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: capture rising edge
1823:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: capture falling edge
1824:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1825:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1826:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1827:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_quadrature_decoder_mode_config(uint32_t timer_periph, uint32_t decomode,
1828:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                    uint16_t ic0polarity, uint16_t ic1polarity)
1829:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3505              		.loc 1 1829 1 is_stmt 1 view -0
 3506              		.cfi_startproc
 3507              		@ args = 0, pretend = 0, frame = 0
 3508              		@ frame_needed = 0, uses_anonymous_args = 0
 3509              		@ link register save eliminated.
 3510              		.loc 1 1829 1 is_stmt 0 view .LVU954
 3511 0000 10B4     		push	{r4}
 3512              	.LCFI6:
 3513              		.cfi_def_cfa_offset 4
 3514              		.cfi_offset 4, -4
1830:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3515              		.loc 1 1830 5 is_stmt 1 view .LVU955
 3516 0002 8468     		ldr	r4, [r0, #8]
 3517              		.loc 1 1830 31 is_stmt 0 view .LVU956
 3518 0004 24F00704 		bic	r4, r4, #7
 3519 0008 8460     		str	r4, [r0, #8]
1831:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)decomode;
 3520              		.loc 1 1831 5 is_stmt 1 view .LVU957
 3521 000a 8468     		ldr	r4, [r0, #8]
 3522              		.loc 1 1831 31 is_stmt 0 view .LVU958
 3523 000c 0C43     		orrs	r4, r4, r1
 3524 000e 8460     		str	r4, [r0, #8]
1832:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1833:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CHCTL0(timer_periph) &= (uint32_t)(((~(uint32_t)TIMER_CHCTL0_CH0MS))&((~(uint32_t)TIMER_C
 3525              		.loc 1 1833 5 is_stmt 1 view .LVU959
 3526 0010 8169     		ldr	r1, [r0, #24]
 3527              	.LVL149:
 3528              		.loc 1 1833 32 is_stmt 0 view .LVU960
 3529 0012 21F44071 		bic	r1, r1, #768
 3530 0016 21F00301 		bic	r1, r1, #3
 3531 001a 8161     		str	r1, [r0, #24]
1834:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CHCTL0(timer_periph) |= (uint32_t)(TIMER_IC_SELECTION_DIRECTTI|((uint32_t)TIMER_IC_SELECT
 3532              		.loc 1 1834 5 is_stmt 1 view .LVU961
 3533 001c 8169     		ldr	r1, [r0, #24]
 3534              		.loc 1 1834 32 is_stmt 0 view .LVU962
 3535 001e 41F48071 		orr	r1, r1, #256
 3536 0022 41F00101 		orr	r1, r1, #1
 3537 0026 8161     		str	r1, [r0, #24]
1835:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1836:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P|TIMER_CHCTL2_CH0NP));
 3538              		.loc 1 1836 5 is_stmt 1 view .LVU963
 3539 0028 016A     		ldr	r1, [r0, #32]
 3540              		.loc 1 1836 32 is_stmt 0 view .LVU964
 3541 002a 21F00A01 		bic	r1, r1, #10
 3542 002e 0162     		str	r1, [r0, #32]
1837:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P|TIMER_CHCTL2_CH1NP));
 3543              		.loc 1 1837 5 is_stmt 1 view .LVU965
 3544 0030 016A     		ldr	r1, [r0, #32]
 3545              		.loc 1 1837 32 is_stmt 0 view .LVU966
ARM GAS  C:\Temp\cc1r5QOo.s 			page 97


 3546 0032 21F0A001 		bic	r1, r1, #160
 3547 0036 0162     		str	r1, [r0, #32]
1838:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CHCTL2(timer_periph) |= ((uint32_t)ic0polarity|((uint32_t)ic1polarity << 4U));
 3548              		.loc 1 1838 5 is_stmt 1 view .LVU967
 3549 0038 016A     		ldr	r1, [r0, #32]
 3550              		.loc 1 1838 57 is_stmt 0 view .LVU968
 3551 003a 42EA0312 		orr	r2, r2, r3, lsl #4
 3552              	.LVL150:
 3553              		.loc 1 1838 32 view .LVU969
 3554 003e 1143     		orrs	r1, r1, r2
 3555 0040 0162     		str	r1, [r0, #32]
1839:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3556              		.loc 1 1839 1 view .LVU970
 3557 0042 5DF8044B 		ldr	r4, [sp], #4
 3558              	.LCFI7:
 3559              		.cfi_restore 4
 3560              		.cfi_def_cfa_offset 0
 3561 0046 7047     		bx	lr
 3562              		.cfi_endproc
 3563              	.LFE178:
 3565              		.section	.text.timer_internal_clock_config,"ax",%progbits
 3566              		.align	1
 3567              		.global	timer_internal_clock_config
 3568              		.syntax unified
 3569              		.thumb
 3570              		.thumb_func
 3572              	timer_internal_clock_config:
 3573              	.LVL151:
 3574              	.LFB179:
1840:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1841:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1842:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER internal clock mode
1843:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1844:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1845:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1846:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1847:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_internal_clock_config(uint32_t timer_periph)
1848:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3575              		.loc 1 1848 1 is_stmt 1 view -0
 3576              		.cfi_startproc
 3577              		@ args = 0, pretend = 0, frame = 0
 3578              		@ frame_needed = 0, uses_anonymous_args = 0
 3579              		@ link register save eliminated.
1849:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 3580              		.loc 1 1849 5 view .LVU972
 3581 0000 8368     		ldr	r3, [r0, #8]
 3582              		.loc 1 1849 31 is_stmt 0 view .LVU973
 3583 0002 23F00703 		bic	r3, r3, #7
 3584 0006 8360     		str	r3, [r0, #8]
1850:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3585              		.loc 1 1850 1 view .LVU974
 3586 0008 7047     		bx	lr
 3587              		.cfi_endproc
 3588              	.LFE179:
 3590              		.section	.text.timer_internal_trigger_as_external_clock_config,"ax",%progbits
 3591              		.align	1
 3592              		.global	timer_internal_trigger_as_external_clock_config
ARM GAS  C:\Temp\cc1r5QOo.s 			page 98


 3593              		.syntax unified
 3594              		.thumb
 3595              		.thumb_func
 3597              	timer_internal_trigger_as_external_clock_config:
 3598              	.LVL152:
 3599              	.LFB180:
1851:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1852:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1853:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER the internal trigger as external clock input
1854:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1855:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  intrigger:
1856:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1857:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0
1858:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1
1859:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2
1860:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI3: internal trigger 3
1861:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1862:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1863:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1864:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_internal_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t intrigger)
1865:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3600              		.loc 1 1865 1 is_stmt 1 view -0
 3601              		.cfi_startproc
 3602              		@ args = 0, pretend = 0, frame = 0
 3603              		@ frame_needed = 0, uses_anonymous_args = 0
 3604              		.loc 1 1865 1 is_stmt 0 view .LVU976
 3605 0000 10B5     		push	{r4, lr}
 3606              	.LCFI8:
 3607              		.cfi_def_cfa_offset 8
 3608              		.cfi_offset 4, -8
 3609              		.cfi_offset 14, -4
 3610 0002 0446     		mov	r4, r0
1866:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     timer_input_trigger_source_select(timer_periph, intrigger);
 3611              		.loc 1 1866 5 is_stmt 1 view .LVU977
 3612 0004 FFF7FEFF 		bl	timer_input_trigger_source_select
 3613              	.LVL153:
1867:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 3614              		.loc 1 1867 5 view .LVU978
 3615 0008 A368     		ldr	r3, [r4, #8]
 3616              		.loc 1 1867 31 is_stmt 0 view .LVU979
 3617 000a 23F00703 		bic	r3, r3, #7
 3618 000e A360     		str	r3, [r4, #8]
1868:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 3619              		.loc 1 1868 5 is_stmt 1 view .LVU980
 3620 0010 A368     		ldr	r3, [r4, #8]
 3621              		.loc 1 1868 31 is_stmt 0 view .LVU981
 3622 0012 43F00703 		orr	r3, r3, #7
 3623 0016 A360     		str	r3, [r4, #8]
1869:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3624              		.loc 1 1869 1 view .LVU982
 3625 0018 10BD     		pop	{r4, pc}
 3626              		.loc 1 1869 1 view .LVU983
 3627              		.cfi_endproc
 3628              	.LFE180:
 3630              		.section	.text.timer_external_trigger_as_external_clock_config,"ax",%progbits
 3631              		.align	1
 3632              		.global	timer_external_trigger_as_external_clock_config
ARM GAS  C:\Temp\cc1r5QOo.s 			page 99


 3633              		.syntax unified
 3634              		.thumb
 3635              		.thumb_func
 3637              	timer_external_trigger_as_external_clock_config:
 3638              	.LVL154:
 3639              	.LFB181:
1870:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1871:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1872:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER the external trigger as external clock input
1873:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1874:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extrigger:
1875:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1876:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector
1877:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0
1878:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1
1879:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extpolarity: 
1880:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1881:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: active high or rising edge active
1882:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: active low or falling edge active
1883:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1884:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1885:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1886:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1887:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_external_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t extrigger,
1888:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                        uint16_t extpolarity, uint32_t extfilter)
1889:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3640              		.loc 1 1889 1 is_stmt 1 view -0
 3641              		.cfi_startproc
 3642              		@ args = 0, pretend = 0, frame = 0
 3643              		@ frame_needed = 0, uses_anonymous_args = 0
 3644              		.loc 1 1889 1 is_stmt 0 view .LVU985
 3645 0000 10B5     		push	{r4, lr}
 3646              	.LCFI9:
 3647              		.cfi_def_cfa_offset 8
 3648              		.cfi_offset 4, -8
 3649              		.cfi_offset 14, -4
 3650 0002 0446     		mov	r4, r0
1890:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_SMCFG_TRGSEL_CI1FE1 == extrigger){
 3651              		.loc 1 1890 5 is_stmt 1 view .LVU986
 3652              		.loc 1 1890 7 is_stmt 0 view .LVU987
 3653 0004 6029     		cmp	r1, #96
 3654 0006 2AD0     		beq	.L227
1891:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1EN bit */
1892:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1893:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1NP bit */
1894:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P|TIMER_CHCTL2_CH1NP));
1895:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1NP bit */
1896:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)extpolarity << 4U);
1897:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
1898:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1899:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1MS bit */
1900:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)TIMER_IC_SELECTION_DIRECTTI << 8U);
1901:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
1902:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1903:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1CAPFLT bit */
1904:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(extfilter << 12U);
1905:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
ARM GAS  C:\Temp\cc1r5QOo.s 			page 100


1906:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1907:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
1908:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0EN bit */
1909:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 3655              		.loc 1 1909 9 is_stmt 1 view .LVU988
 3656 0008 006A     		ldr	r0, [r0, #32]
 3657              	.LVL155:
 3658              		.loc 1 1909 36 is_stmt 0 view .LVU989
 3659 000a 20F00100 		bic	r0, r0, #1
 3660 000e 2062     		str	r0, [r4, #32]
1910:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0P and CH0NP bits */
1911:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P|TIMER_CHCTL2_CH0NP));
 3661              		.loc 1 1911 9 is_stmt 1 view .LVU990
 3662 0010 206A     		ldr	r0, [r4, #32]
 3663              		.loc 1 1911 36 is_stmt 0 view .LVU991
 3664 0012 20F00A00 		bic	r0, r0, #10
 3665 0016 2062     		str	r0, [r4, #32]
1912:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0P and CH0NP bits */
1913:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)extpolarity;
 3666              		.loc 1 1913 9 is_stmt 1 view .LVU992
 3667 0018 206A     		ldr	r0, [r4, #32]
 3668              		.loc 1 1913 36 is_stmt 0 view .LVU993
 3669 001a 0243     		orrs	r2, r2, r0
 3670              	.LVL156:
 3671              		.loc 1 1913 36 view .LVU994
 3672 001c 2262     		str	r2, [r4, #32]
1914:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
1915:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
 3673              		.loc 1 1915 9 is_stmt 1 view .LVU995
 3674 001e A269     		ldr	r2, [r4, #24]
 3675              		.loc 1 1915 36 is_stmt 0 view .LVU996
 3676 0020 22F00302 		bic	r2, r2, #3
 3677 0024 A261     		str	r2, [r4, #24]
1916:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0MS bit */
1917:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)TIMER_IC_SELECTION_DIRECTTI;
 3678              		.loc 1 1917 9 is_stmt 1 view .LVU997
 3679 0026 A269     		ldr	r2, [r4, #24]
 3680              		.loc 1 1917 36 is_stmt 0 view .LVU998
 3681 0028 42F00102 		orr	r2, r2, #1
 3682 002c A261     		str	r2, [r4, #24]
1918:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
1919:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 3683              		.loc 1 1919 9 is_stmt 1 view .LVU999
 3684 002e A269     		ldr	r2, [r4, #24]
 3685              		.loc 1 1919 36 is_stmt 0 view .LVU1000
 3686 0030 22F0F002 		bic	r2, r2, #240
 3687 0034 A261     		str	r2, [r4, #24]
1920:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
1921:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(extfilter << 4U);
 3688              		.loc 1 1921 9 is_stmt 1 view .LVU1001
 3689 0036 A269     		ldr	r2, [r4, #24]
 3690              		.loc 1 1921 36 is_stmt 0 view .LVU1002
 3691 0038 42EA0313 		orr	r3, r2, r3, lsl #4
 3692              	.LVL157:
 3693              		.loc 1 1921 36 view .LVU1003
 3694 003c A361     		str	r3, [r4, #24]
1922:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
ARM GAS  C:\Temp\cc1r5QOo.s 			page 101


1923:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
 3695              		.loc 1 1923 9 is_stmt 1 view .LVU1004
 3696 003e 236A     		ldr	r3, [r4, #32]
 3697              		.loc 1 1923 36 is_stmt 0 view .LVU1005
 3698 0040 43F00103 		orr	r3, r3, #1
 3699 0044 2362     		str	r3, [r4, #32]
 3700              	.L225:
1924:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1925:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* select TIMER input trigger source */
1926:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     timer_input_trigger_source_select(timer_periph,extrigger);
 3701              		.loc 1 1926 5 is_stmt 1 view .LVU1006
 3702 0046 2046     		mov	r0, r4
 3703 0048 FFF7FEFF 		bl	timer_input_trigger_source_select
 3704              	.LVL158:
1927:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* reset the SMC bit */
1928:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3705              		.loc 1 1928 5 view .LVU1007
 3706 004c A368     		ldr	r3, [r4, #8]
 3707              		.loc 1 1928 31 is_stmt 0 view .LVU1008
 3708 004e 23F00703 		bic	r3, r3, #7
 3709 0052 A360     		str	r3, [r4, #8]
1929:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* set the SMC bit */
1930:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 3710              		.loc 1 1930 5 is_stmt 1 view .LVU1009
 3711 0054 A368     		ldr	r3, [r4, #8]
 3712              		.loc 1 1930 31 is_stmt 0 view .LVU1010
 3713 0056 43F00703 		orr	r3, r3, #7
 3714 005a A360     		str	r3, [r4, #8]
1931:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3715              		.loc 1 1931 1 view .LVU1011
 3716 005c 10BD     		pop	{r4, pc}
 3717              	.LVL159:
 3718              	.L227:
1892:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1NP bit */
 3719              		.loc 1 1892 9 is_stmt 1 view .LVU1012
 3720 005e 006A     		ldr	r0, [r0, #32]
 3721              	.LVL160:
1892:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1NP bit */
 3722              		.loc 1 1892 36 is_stmt 0 view .LVU1013
 3723 0060 20F01000 		bic	r0, r0, #16
 3724 0064 2062     		str	r0, [r4, #32]
1894:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1NP bit */
 3725              		.loc 1 1894 9 is_stmt 1 view .LVU1014
 3726 0066 206A     		ldr	r0, [r4, #32]
1894:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1NP bit */
 3727              		.loc 1 1894 36 is_stmt 0 view .LVU1015
 3728 0068 20F0A000 		bic	r0, r0, #160
 3729 006c 2062     		str	r0, [r4, #32]
1896:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 3730              		.loc 1 1896 9 is_stmt 1 view .LVU1016
 3731 006e 206A     		ldr	r0, [r4, #32]
1896:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 3732              		.loc 1 1896 36 is_stmt 0 view .LVU1017
 3733 0070 40EA0212 		orr	r2, r0, r2, lsl #4
 3734              	.LVL161:
1896:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 3735              		.loc 1 1896 36 view .LVU1018
ARM GAS  C:\Temp\cc1r5QOo.s 			page 102


 3736 0074 2262     		str	r2, [r4, #32]
1898:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1MS bit */
 3737              		.loc 1 1898 9 is_stmt 1 view .LVU1019
 3738 0076 A269     		ldr	r2, [r4, #24]
1898:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1MS bit */
 3739              		.loc 1 1898 36 is_stmt 0 view .LVU1020
 3740 0078 22F44072 		bic	r2, r2, #768
 3741 007c A261     		str	r2, [r4, #24]
1900:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 3742              		.loc 1 1900 9 is_stmt 1 view .LVU1021
 3743 007e A269     		ldr	r2, [r4, #24]
1900:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 3744              		.loc 1 1900 36 is_stmt 0 view .LVU1022
 3745 0080 42F48072 		orr	r2, r2, #256
 3746 0084 A261     		str	r2, [r4, #24]
1902:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1CAPFLT bit */
 3747              		.loc 1 1902 9 is_stmt 1 view .LVU1023
 3748 0086 A269     		ldr	r2, [r4, #24]
1902:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1CAPFLT bit */
 3749              		.loc 1 1902 36 is_stmt 0 view .LVU1024
 3750 0088 22F47042 		bic	r2, r2, #61440
 3751 008c A261     		str	r2, [r4, #24]
1904:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
 3752              		.loc 1 1904 9 is_stmt 1 view .LVU1025
 3753 008e A269     		ldr	r2, [r4, #24]
1904:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
 3754              		.loc 1 1904 36 is_stmt 0 view .LVU1026
 3755 0090 42EA0333 		orr	r3, r2, r3, lsl #12
 3756              	.LVL162:
1904:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
 3757              		.loc 1 1904 36 view .LVU1027
 3758 0094 A361     		str	r3, [r4, #24]
1906:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 3759              		.loc 1 1906 9 is_stmt 1 view .LVU1028
 3760 0096 236A     		ldr	r3, [r4, #32]
1906:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 3761              		.loc 1 1906 36 is_stmt 0 view .LVU1029
 3762 0098 43F01003 		orr	r3, r3, #16
 3763 009c 2362     		str	r3, [r4, #32]
 3764 009e D2E7     		b	.L225
 3765              		.cfi_endproc
 3766              	.LFE181:
 3768              		.section	.text.timer_external_clock_mode0_config,"ax",%progbits
 3769              		.align	1
 3770              		.global	timer_external_clock_mode0_config
 3771              		.syntax unified
 3772              		.thumb
 3773              		.thumb_func
 3775              	timer_external_clock_mode0_config:
 3776              	.LVL163:
 3777              	.LFB182:
1932:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1933:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1934:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER the external clock mode0
1935:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1936:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extprescaler: 
1937:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
ARM GAS  C:\Temp\cc1r5QOo.s 			page 103


1938:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1939:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1940:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1941:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1942:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extpolarity: 
1943:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1944:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1945:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1946:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1947:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1948:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1949:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1950:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_external_clock_mode0_config(uint32_t timer_periph, uint32_t extprescaler,
1951:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                        uint32_t extpolarity, uint32_t extfilter)
1952:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3778              		.loc 1 1952 1 is_stmt 1 view -0
 3779              		.cfi_startproc
 3780              		@ args = 0, pretend = 0, frame = 0
 3781              		@ frame_needed = 0, uses_anonymous_args = 0
 3782              		.loc 1 1952 1 is_stmt 0 view .LVU1031
 3783 0000 10B5     		push	{r4, lr}
 3784              	.LCFI10:
 3785              		.cfi_def_cfa_offset 8
 3786              		.cfi_offset 4, -8
 3787              		.cfi_offset 14, -4
 3788 0002 0446     		mov	r4, r0
1953:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER external trigger input */
1954:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     timer_external_trigger_config(timer_periph, extprescaler, extpolarity, extfilter);
 3789              		.loc 1 1954 5 is_stmt 1 view .LVU1032
 3790 0004 FFF7FEFF 		bl	timer_external_trigger_config
 3791              	.LVL164:
1955:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1956:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* reset the SMC bit,TRGS bit */
1957:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_SMC | TIMER_SMCFG_TRGS));
 3792              		.loc 1 1957 5 view .LVU1033
 3793 0008 A368     		ldr	r3, [r4, #8]
 3794              		.loc 1 1957 31 is_stmt 0 view .LVU1034
 3795 000a 23F07703 		bic	r3, r3, #119
 3796 000e A360     		str	r3, [r4, #8]
1958:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* set the SMC bit,TRGS bit */
1959:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(TIMER_SLAVE_MODE_EXTERNAL0 | TIMER_SMCFG_TRGSEL_ETIFP);
 3797              		.loc 1 1959 5 is_stmt 1 view .LVU1035
 3798 0010 A368     		ldr	r3, [r4, #8]
 3799              		.loc 1 1959 31 is_stmt 0 view .LVU1036
 3800 0012 43F07703 		orr	r3, r3, #119
 3801 0016 A360     		str	r3, [r4, #8]
1960:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3802              		.loc 1 1960 1 view .LVU1037
 3803 0018 10BD     		pop	{r4, pc}
 3804              		.loc 1 1960 1 view .LVU1038
 3805              		.cfi_endproc
 3806              	.LFE182:
 3808              		.section	.text.timer_external_clock_mode1_config,"ax",%progbits
 3809              		.align	1
 3810              		.global	timer_external_clock_mode1_config
 3811              		.syntax unified
 3812              		.thumb
ARM GAS  C:\Temp\cc1r5QOo.s 			page 104


 3813              		.thumb_func
 3815              	timer_external_clock_mode1_config:
 3816              	.LVL165:
 3817              	.LFB183:
1961:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1962:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1963:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER the external clock mode1
1964:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1965:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extprescaler: 
1966:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1967:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1968:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1969:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1970:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1971:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extpolarity: 
1972:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1973:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1974:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1975:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1976:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1977:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1978:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1979:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_external_clock_mode1_config(uint32_t timer_periph, uint32_t extprescaler,
1980:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                        uint32_t extpolarity, uint32_t extfilter)
1981:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3818              		.loc 1 1981 1 is_stmt 1 view -0
 3819              		.cfi_startproc
 3820              		@ args = 0, pretend = 0, frame = 0
 3821              		@ frame_needed = 0, uses_anonymous_args = 0
 3822              		.loc 1 1981 1 is_stmt 0 view .LVU1040
 3823 0000 10B5     		push	{r4, lr}
 3824              	.LCFI11:
 3825              		.cfi_def_cfa_offset 8
 3826              		.cfi_offset 4, -8
 3827              		.cfi_offset 14, -4
 3828 0002 0446     		mov	r4, r0
1982:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER external trigger input */
1983:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     timer_external_trigger_config(timer_periph, extprescaler, extpolarity, extfilter);
 3829              		.loc 1 1983 5 is_stmt 1 view .LVU1041
 3830 0004 FFF7FEFF 		bl	timer_external_trigger_config
 3831              	.LVL166:
1984:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1985:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_SMC1;
 3832              		.loc 1 1985 5 view .LVU1042
 3833 0008 A368     		ldr	r3, [r4, #8]
 3834              		.loc 1 1985 31 is_stmt 0 view .LVU1043
 3835 000a 43F48043 		orr	r3, r3, #16384
 3836 000e A360     		str	r3, [r4, #8]
1986:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3837              		.loc 1 1986 1 view .LVU1044
 3838 0010 10BD     		pop	{r4, pc}
 3839              		.loc 1 1986 1 view .LVU1045
 3840              		.cfi_endproc
 3841              	.LFE183:
 3843              		.section	.text.timer_external_clock_mode1_disable,"ax",%progbits
 3844              		.align	1
 3845              		.global	timer_external_clock_mode1_disable
ARM GAS  C:\Temp\cc1r5QOo.s 			page 105


 3846              		.syntax unified
 3847              		.thumb
 3848              		.thumb_func
 3850              	timer_external_clock_mode1_disable:
 3851              	.LVL167:
 3852              	.LFB184:
1987:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1988:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1989:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable TIMER the external clock mode1
1990:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1991:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1992:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1993:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1994:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_external_clock_mode1_disable(uint32_t timer_periph)
1995:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3853              		.loc 1 1995 1 is_stmt 1 view -0
 3854              		.cfi_startproc
 3855              		@ args = 0, pretend = 0, frame = 0
 3856              		@ frame_needed = 0, uses_anonymous_args = 0
 3857              		@ link register save eliminated.
1996:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC1;
 3858              		.loc 1 1996 5 view .LVU1047
 3859 0000 8368     		ldr	r3, [r0, #8]
 3860              		.loc 1 1996 31 is_stmt 0 view .LVU1048
 3861 0002 23F48043 		bic	r3, r3, #16384
 3862 0006 8360     		str	r3, [r0, #8]
1997:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3863              		.loc 1 1997 1 view .LVU1049
 3864 0008 7047     		bx	lr
 3865              		.cfi_endproc
 3866              	.LFE184:
 3868              		.section	.text.timer_write_chxval_register_config,"ax",%progbits
 3869              		.align	1
 3870              		.global	timer_write_chxval_register_config
 3871              		.syntax unified
 3872              		.thumb
 3873              		.thumb_func
 3875              	timer_write_chxval_register_config:
 3876              	.LVL168:
 3877              	.LFB185:
1998:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1999:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
2000:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER write CHxVAL register selection
2001:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7..13)
2002:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ccsel:
2003:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
2004:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CHVSEL_DISABLE: no effect
2005:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CHVSEL_ENABLE: when write the CHxVAL register, if the write value is same a
2006:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
2007:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
2008:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
2009:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_write_chxval_register_config(uint32_t timer_periph, uint16_t ccsel)
2010:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3878              		.loc 1 2010 1 is_stmt 1 view -0
 3879              		.cfi_startproc
 3880              		@ args = 0, pretend = 0, frame = 0
 3881              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Temp\cc1r5QOo.s 			page 106


 3882              		@ link register save eliminated.
2011:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_CHVSEL_ENABLE == ccsel){
 3883              		.loc 1 2011 5 view .LVU1051
 3884              		.loc 1 2011 7 is_stmt 0 view .LVU1052
 3885 0000 0229     		cmp	r1, #2
 3886 0002 07D0     		beq	.L236
2012:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CFG(timer_periph) |= (uint32_t)TIMER_CFG_CHVSEL;
2013:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_CHVSEL_DISABLE == ccsel){
 3887              		.loc 1 2013 11 is_stmt 1 view .LVU1053
 3888              		.loc 1 2013 13 is_stmt 0 view .LVU1054
 3889 0004 29B9     		cbnz	r1, .L233
2014:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CFG(timer_periph) &= ~(uint32_t)TIMER_CFG_CHVSEL;
 3890              		.loc 1 2014 9 is_stmt 1 view .LVU1055
 3891 0006 D0F8FC30 		ldr	r3, [r0, #252]
 3892              		.loc 1 2014 33 is_stmt 0 view .LVU1056
 3893 000a 23F00203 		bic	r3, r3, #2
 3894 000e C0F8FC30 		str	r3, [r0, #252]
2015:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
2016:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
2017:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 3895              		.loc 1 2017 5 is_stmt 1 view .LVU1057
 3896              	.L233:
2018:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3897              		.loc 1 2018 1 is_stmt 0 view .LVU1058
 3898 0012 7047     		bx	lr
 3899              	.L236:
2012:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_CHVSEL_DISABLE == ccsel){
 3900              		.loc 1 2012 9 is_stmt 1 view .LVU1059
 3901 0014 D0F8FC30 		ldr	r3, [r0, #252]
2012:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_CHVSEL_DISABLE == ccsel){
 3902              		.loc 1 2012 33 is_stmt 0 view .LVU1060
 3903 0018 43F00203 		orr	r3, r3, #2
 3904 001c C0F8FC30 		str	r3, [r0, #252]
 3905 0020 7047     		bx	lr
 3906              		.cfi_endproc
 3907              	.LFE185:
 3909              		.section	.text.timer_output_value_selection_config,"ax",%progbits
 3910              		.align	1
 3911              		.global	timer_output_value_selection_config
 3912              		.syntax unified
 3913              		.thumb
 3914              		.thumb_func
 3916              	timer_output_value_selection_config:
 3917              	.LVL169:
 3918              	.LFB186:
2019:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
2020:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
2021:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER output value selection
2022:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
2023:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  outsel:
2024:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
2025:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OUTSEL_DISABLE: no effect
2026:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OUTSEL_ENABLE: if POEN and IOS is 0, the output disabled
2027:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
2028:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
2029:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
2030:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_output_value_selection_config(uint32_t timer_periph, uint16_t outsel)
ARM GAS  C:\Temp\cc1r5QOo.s 			page 107


2031:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3919              		.loc 1 2031 1 is_stmt 1 view -0
 3920              		.cfi_startproc
 3921              		@ args = 0, pretend = 0, frame = 0
 3922              		@ frame_needed = 0, uses_anonymous_args = 0
 3923              		@ link register save eliminated.
2032:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_OUTSEL_ENABLE == outsel){
 3924              		.loc 1 2032 5 view .LVU1062
 3925              		.loc 1 2032 7 is_stmt 0 view .LVU1063
 3926 0000 0129     		cmp	r1, #1
 3927 0002 07D0     		beq	.L240
2033:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CFG(timer_periph) |= (uint32_t)TIMER_CFG_OUTSEL;
2034:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_OUTSEL_DISABLE == outsel){
 3928              		.loc 1 2034 11 is_stmt 1 view .LVU1064
 3929              		.loc 1 2034 13 is_stmt 0 view .LVU1065
 3930 0004 29B9     		cbnz	r1, .L237
2035:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CFG(timer_periph) &= ~(uint32_t)TIMER_CFG_OUTSEL;
 3931              		.loc 1 2035 9 is_stmt 1 view .LVU1066
 3932 0006 D0F8FC30 		ldr	r3, [r0, #252]
 3933              		.loc 1 2035 33 is_stmt 0 view .LVU1067
 3934 000a 23F00103 		bic	r3, r3, #1
 3935 000e C0F8FC30 		str	r3, [r0, #252]
2036:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
2037:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
2038:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 3936              		.loc 1 2038 5 is_stmt 1 view .LVU1068
 3937              	.L237:
2039:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3938              		.loc 1 2039 1 is_stmt 0 view .LVU1069
 3939 0012 7047     		bx	lr
 3940              	.L240:
2033:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_OUTSEL_DISABLE == outsel){
 3941              		.loc 1 2033 9 is_stmt 1 view .LVU1070
 3942 0014 D0F8FC30 		ldr	r3, [r0, #252]
2033:./GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_OUTSEL_DISABLE == outsel){
 3943              		.loc 1 2033 33 is_stmt 0 view .LVU1071
 3944 0018 43F00103 		orr	r3, r3, #1
 3945 001c C0F8FC30 		str	r3, [r0, #252]
 3946 0020 7047     		bx	lr
 3947              		.cfi_endproc
 3948              	.LFE186:
 3950              		.text
 3951              	.Letext0:
 3952              		.file 2 "c:\\ST\\STM32CubeIDE_1.15.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 3953              		.file 3 "c:\\ST\\STM32CubeIDE_1.15.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 3954              		.file 4 "CMSIS/GD/GD32F30x/Include/gd32f30x.h"
 3955              		.file 5 "GD32F30x_standard_peripheral/Include/gd32f30x_rcu.h"
 3956              		.file 6 "GD32F30x_standard_peripheral/Include/gd32f30x_timer.h"
ARM GAS  C:\Temp\cc1r5QOo.s 			page 108


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f30x_timer.c
  C:\Temp\cc1r5QOo.s:21     .text.timer_deinit:00000000 $t
  C:\Temp\cc1r5QOo.s:27     .text.timer_deinit:00000000 timer_deinit
  C:\Temp\cc1r5QOo.s:185    .text.timer_deinit:000000d0 $d
  C:\Temp\cc1r5QOo.s:192    .text.timer_struct_para_init:00000000 $t
  C:\Temp\cc1r5QOo.s:198    .text.timer_struct_para_init:00000000 timer_struct_para_init
  C:\Temp\cc1r5QOo.s:232    .text.timer_init:00000000 $t
  C:\Temp\cc1r5QOo.s:238    .text.timer_init:00000000 timer_init
  C:\Temp\cc1r5QOo.s:350    .text.timer_init:00000088 $d
  C:\Temp\cc1r5QOo.s:357    .text.timer_enable:00000000 $t
  C:\Temp\cc1r5QOo.s:363    .text.timer_enable:00000000 timer_enable
  C:\Temp\cc1r5QOo.s:382    .text.timer_disable:00000000 $t
  C:\Temp\cc1r5QOo.s:388    .text.timer_disable:00000000 timer_disable
  C:\Temp\cc1r5QOo.s:407    .text.timer_auto_reload_shadow_enable:00000000 $t
  C:\Temp\cc1r5QOo.s:413    .text.timer_auto_reload_shadow_enable:00000000 timer_auto_reload_shadow_enable
  C:\Temp\cc1r5QOo.s:432    .text.timer_auto_reload_shadow_disable:00000000 $t
  C:\Temp\cc1r5QOo.s:438    .text.timer_auto_reload_shadow_disable:00000000 timer_auto_reload_shadow_disable
  C:\Temp\cc1r5QOo.s:457    .text.timer_update_event_enable:00000000 $t
  C:\Temp\cc1r5QOo.s:463    .text.timer_update_event_enable:00000000 timer_update_event_enable
  C:\Temp\cc1r5QOo.s:482    .text.timer_update_event_disable:00000000 $t
  C:\Temp\cc1r5QOo.s:488    .text.timer_update_event_disable:00000000 timer_update_event_disable
  C:\Temp\cc1r5QOo.s:507    .text.timer_counter_alignment:00000000 $t
  C:\Temp\cc1r5QOo.s:513    .text.timer_counter_alignment:00000000 timer_counter_alignment
  C:\Temp\cc1r5QOo.s:537    .text.timer_counter_up_direction:00000000 $t
  C:\Temp\cc1r5QOo.s:543    .text.timer_counter_up_direction:00000000 timer_counter_up_direction
  C:\Temp\cc1r5QOo.s:562    .text.timer_counter_down_direction:00000000 $t
  C:\Temp\cc1r5QOo.s:568    .text.timer_counter_down_direction:00000000 timer_counter_down_direction
  C:\Temp\cc1r5QOo.s:587    .text.timer_prescaler_config:00000000 $t
  C:\Temp\cc1r5QOo.s:593    .text.timer_prescaler_config:00000000 timer_prescaler_config
  C:\Temp\cc1r5QOo.s:619    .text.timer_repetition_value_config:00000000 $t
  C:\Temp\cc1r5QOo.s:625    .text.timer_repetition_value_config:00000000 timer_repetition_value_config
  C:\Temp\cc1r5QOo.s:642    .text.timer_autoreload_value_config:00000000 $t
  C:\Temp\cc1r5QOo.s:648    .text.timer_autoreload_value_config:00000000 timer_autoreload_value_config
  C:\Temp\cc1r5QOo.s:665    .text.timer_counter_value_config:00000000 $t
  C:\Temp\cc1r5QOo.s:671    .text.timer_counter_value_config:00000000 timer_counter_value_config
  C:\Temp\cc1r5QOo.s:688    .text.timer_counter_read:00000000 $t
  C:\Temp\cc1r5QOo.s:694    .text.timer_counter_read:00000000 timer_counter_read
  C:\Temp\cc1r5QOo.s:714    .text.timer_prescaler_read:00000000 $t
  C:\Temp\cc1r5QOo.s:720    .text.timer_prescaler_read:00000000 timer_prescaler_read
  C:\Temp\cc1r5QOo.s:742    .text.timer_single_pulse_mode_config:00000000 $t
  C:\Temp\cc1r5QOo.s:748    .text.timer_single_pulse_mode_config:00000000 timer_single_pulse_mode_config
  C:\Temp\cc1r5QOo.s:786    .text.timer_update_source_config:00000000 $t
  C:\Temp\cc1r5QOo.s:792    .text.timer_update_source_config:00000000 timer_update_source_config
  C:\Temp\cc1r5QOo.s:830    .text.timer_interrupt_enable:00000000 $t
  C:\Temp\cc1r5QOo.s:836    .text.timer_interrupt_enable:00000000 timer_interrupt_enable
  C:\Temp\cc1r5QOo.s:855    .text.timer_interrupt_disable:00000000 $t
  C:\Temp\cc1r5QOo.s:861    .text.timer_interrupt_disable:00000000 timer_interrupt_disable
  C:\Temp\cc1r5QOo.s:880    .text.timer_interrupt_flag_get:00000000 $t
  C:\Temp\cc1r5QOo.s:886    .text.timer_interrupt_flag_get:00000000 timer_interrupt_flag_get
  C:\Temp\cc1r5QOo.s:932    .text.timer_interrupt_flag_clear:00000000 $t
  C:\Temp\cc1r5QOo.s:938    .text.timer_interrupt_flag_clear:00000000 timer_interrupt_flag_clear
  C:\Temp\cc1r5QOo.s:958    .text.timer_flag_get:00000000 $t
  C:\Temp\cc1r5QOo.s:964    .text.timer_flag_get:00000000 timer_flag_get
  C:\Temp\cc1r5QOo.s:994    .text.timer_flag_clear:00000000 $t
  C:\Temp\cc1r5QOo.s:1000   .text.timer_flag_clear:00000000 timer_flag_clear
  C:\Temp\cc1r5QOo.s:1020   .text.timer_dma_enable:00000000 $t
ARM GAS  C:\Temp\cc1r5QOo.s 			page 109


  C:\Temp\cc1r5QOo.s:1026   .text.timer_dma_enable:00000000 timer_dma_enable
  C:\Temp\cc1r5QOo.s:1045   .text.timer_dma_disable:00000000 $t
  C:\Temp\cc1r5QOo.s:1051   .text.timer_dma_disable:00000000 timer_dma_disable
  C:\Temp\cc1r5QOo.s:1070   .text.timer_channel_dma_request_source_select:00000000 $t
  C:\Temp\cc1r5QOo.s:1076   .text.timer_channel_dma_request_source_select:00000000 timer_channel_dma_request_source_select
  C:\Temp\cc1r5QOo.s:1114   .text.timer_dma_transfer_config:00000000 $t
  C:\Temp\cc1r5QOo.s:1120   .text.timer_dma_transfer_config:00000000 timer_dma_transfer_config
  C:\Temp\cc1r5QOo.s:1148   .text.timer_event_software_generate:00000000 $t
  C:\Temp\cc1r5QOo.s:1154   .text.timer_event_software_generate:00000000 timer_event_software_generate
  C:\Temp\cc1r5QOo.s:1173   .text.timer_break_struct_para_init:00000000 $t
  C:\Temp\cc1r5QOo.s:1179   .text.timer_break_struct_para_init:00000000 timer_break_struct_para_init
  C:\Temp\cc1r5QOo.s:1215   .text.timer_break_config:00000000 $t
  C:\Temp\cc1r5QOo.s:1221   .text.timer_break_config:00000000 timer_break_config
  C:\Temp\cc1r5QOo.s:1268   .text.timer_break_enable:00000000 $t
  C:\Temp\cc1r5QOo.s:1274   .text.timer_break_enable:00000000 timer_break_enable
  C:\Temp\cc1r5QOo.s:1293   .text.timer_break_disable:00000000 $t
  C:\Temp\cc1r5QOo.s:1299   .text.timer_break_disable:00000000 timer_break_disable
  C:\Temp\cc1r5QOo.s:1318   .text.timer_automatic_output_enable:00000000 $t
  C:\Temp\cc1r5QOo.s:1324   .text.timer_automatic_output_enable:00000000 timer_automatic_output_enable
  C:\Temp\cc1r5QOo.s:1343   .text.timer_automatic_output_disable:00000000 $t
  C:\Temp\cc1r5QOo.s:1349   .text.timer_automatic_output_disable:00000000 timer_automatic_output_disable
  C:\Temp\cc1r5QOo.s:1368   .text.timer_primary_output_config:00000000 $t
  C:\Temp\cc1r5QOo.s:1374   .text.timer_primary_output_config:00000000 timer_primary_output_config
  C:\Temp\cc1r5QOo.s:1404   .text.timer_channel_control_shadow_config:00000000 $t
  C:\Temp\cc1r5QOo.s:1410   .text.timer_channel_control_shadow_config:00000000 timer_channel_control_shadow_config
  C:\Temp\cc1r5QOo.s:1440   .text.timer_channel_control_shadow_update_config:00000000 $t
  C:\Temp\cc1r5QOo.s:1446   .text.timer_channel_control_shadow_update_config:00000000 timer_channel_control_shadow_update_config
  C:\Temp\cc1r5QOo.s:1484   .text.timer_channel_output_struct_para_init:00000000 $t
  C:\Temp\cc1r5QOo.s:1490   .text.timer_channel_output_struct_para_init:00000000 timer_channel_output_struct_para_init
  C:\Temp\cc1r5QOo.s:1523   .text.timer_channel_output_config:00000000 $t
  C:\Temp\cc1r5QOo.s:1529   .text.timer_channel_output_config:00000000 timer_channel_output_config
  C:\Temp\cc1r5QOo.s:1542   .text.timer_channel_output_config:0000000a $d
  C:\Temp\cc1r5QOo.s:1546   .text.timer_channel_output_config:00000012 $t
  C:\Temp\cc1r5QOo.s:1883   .text.timer_channel_output_config:000001e4 $d
  C:\Temp\cc1r5QOo.s:1888   .text.timer_channel_output_mode_config:00000000 $t
  C:\Temp\cc1r5QOo.s:1894   .text.timer_channel_output_mode_config:00000000 timer_channel_output_mode_config
  C:\Temp\cc1r5QOo.s:1907   .text.timer_channel_output_mode_config:00000008 $d
  C:\Temp\cc1r5QOo.s:1911   .text.timer_channel_output_mode_config:0000000c $t
  C:\Temp\cc1r5QOo.s:1970   .text.timer_channel_output_pulse_value_config:00000000 $t
  C:\Temp\cc1r5QOo.s:1976   .text.timer_channel_output_pulse_value_config:00000000 timer_channel_output_pulse_value_config
  C:\Temp\cc1r5QOo.s:1989   .text.timer_channel_output_pulse_value_config:00000008 $d
  C:\Temp\cc1r5QOo.s:1993   .text.timer_channel_output_pulse_value_config:0000000c $t
  C:\Temp\cc1r5QOo.s:2024   .text.timer_channel_output_shadow_config:00000000 $t
  C:\Temp\cc1r5QOo.s:2030   .text.timer_channel_output_shadow_config:00000000 timer_channel_output_shadow_config
  C:\Temp\cc1r5QOo.s:2043   .text.timer_channel_output_shadow_config:00000008 $d
  C:\Temp\cc1r5QOo.s:2047   .text.timer_channel_output_shadow_config:0000000c $t
  C:\Temp\cc1r5QOo.s:2106   .text.timer_channel_output_fast_config:00000000 $t
  C:\Temp\cc1r5QOo.s:2112   .text.timer_channel_output_fast_config:00000000 timer_channel_output_fast_config
  C:\Temp\cc1r5QOo.s:2125   .text.timer_channel_output_fast_config:00000008 $d
  C:\Temp\cc1r5QOo.s:2129   .text.timer_channel_output_fast_config:0000000c $t
  C:\Temp\cc1r5QOo.s:2188   .text.timer_channel_output_clear_config:00000000 $t
  C:\Temp\cc1r5QOo.s:2194   .text.timer_channel_output_clear_config:00000000 timer_channel_output_clear_config
  C:\Temp\cc1r5QOo.s:2207   .text.timer_channel_output_clear_config:00000008 $d
  C:\Temp\cc1r5QOo.s:2211   .text.timer_channel_output_clear_config:0000000c $t
  C:\Temp\cc1r5QOo.s:2270   .text.timer_channel_output_polarity_config:00000000 $t
  C:\Temp\cc1r5QOo.s:2276   .text.timer_channel_output_polarity_config:00000000 timer_channel_output_polarity_config
  C:\Temp\cc1r5QOo.s:2289   .text.timer_channel_output_polarity_config:00000008 $d
ARM GAS  C:\Temp\cc1r5QOo.s 			page 110


  C:\Temp\cc1r5QOo.s:2293   .text.timer_channel_output_polarity_config:0000000c $t
  C:\Temp\cc1r5QOo.s:2352   .text.timer_channel_complementary_output_polarity_config:00000000 $t
  C:\Temp\cc1r5QOo.s:2358   .text.timer_channel_complementary_output_polarity_config:00000000 timer_channel_complementary_output_polarity_config
  C:\Temp\cc1r5QOo.s:2419   .text.timer_channel_output_state_config:00000000 $t
  C:\Temp\cc1r5QOo.s:2425   .text.timer_channel_output_state_config:00000000 timer_channel_output_state_config
  C:\Temp\cc1r5QOo.s:2438   .text.timer_channel_output_state_config:00000008 $d
  C:\Temp\cc1r5QOo.s:2442   .text.timer_channel_output_state_config:0000000c $t
  C:\Temp\cc1r5QOo.s:2501   .text.timer_channel_complementary_output_state_config:00000000 $t
  C:\Temp\cc1r5QOo.s:2507   .text.timer_channel_complementary_output_state_config:00000000 timer_channel_complementary_output_state_config
  C:\Temp\cc1r5QOo.s:2568   .text.timer_channel_input_struct_para_init:00000000 $t
  C:\Temp\cc1r5QOo.s:2574   .text.timer_channel_input_struct_para_init:00000000 timer_channel_input_struct_para_init
  C:\Temp\cc1r5QOo.s:2602   .text.timer_channel_input_capture_prescaler_config:00000000 $t
  C:\Temp\cc1r5QOo.s:2608   .text.timer_channel_input_capture_prescaler_config:00000000 timer_channel_input_capture_prescaler_config
  C:\Temp\cc1r5QOo.s:2621   .text.timer_channel_input_capture_prescaler_config:00000008 $d
  C:\Temp\cc1r5QOo.s:2625   .text.timer_channel_input_capture_prescaler_config:0000000c $t
  C:\Temp\cc1r5QOo.s:2684   .text.timer_input_capture_config:00000000 $t
  C:\Temp\cc1r5QOo.s:2690   .text.timer_input_capture_config:00000000 timer_input_capture_config
  C:\Temp\cc1r5QOo.s:2708   .text.timer_input_capture_config:0000000a $d
  C:\Temp\cc1r5QOo.s:2712   .text.timer_input_capture_config:0000000e $t
  C:\Temp\cc1r5QOo.s:2922   .text.timer_channel_capture_value_register_read:00000000 $t
  C:\Temp\cc1r5QOo.s:2928   .text.timer_channel_capture_value_register_read:00000000 timer_channel_capture_value_register_read
  C:\Temp\cc1r5QOo.s:2942   .text.timer_channel_capture_value_register_read:00000008 $d
  C:\Temp\cc1r5QOo.s:2946   .text.timer_channel_capture_value_register_read:0000000c $t
  C:\Temp\cc1r5QOo.s:2990   .text.timer_input_pwm_capture_config:00000000 $t
  C:\Temp\cc1r5QOo.s:2996   .text.timer_input_pwm_capture_config:00000000 timer_input_pwm_capture_config
  C:\Temp\cc1r5QOo.s:3270   .text.timer_hall_mode_config:00000000 $t
  C:\Temp\cc1r5QOo.s:3276   .text.timer_hall_mode_config:00000000 timer_hall_mode_config
  C:\Temp\cc1r5QOo.s:3314   .text.timer_input_trigger_source_select:00000000 $t
  C:\Temp\cc1r5QOo.s:3320   .text.timer_input_trigger_source_select:00000000 timer_input_trigger_source_select
  C:\Temp\cc1r5QOo.s:3344   .text.timer_master_output_trigger_source_select:00000000 $t
  C:\Temp\cc1r5QOo.s:3350   .text.timer_master_output_trigger_source_select:00000000 timer_master_output_trigger_source_select
  C:\Temp\cc1r5QOo.s:3374   .text.timer_slave_mode_select:00000000 $t
  C:\Temp\cc1r5QOo.s:3380   .text.timer_slave_mode_select:00000000 timer_slave_mode_select
  C:\Temp\cc1r5QOo.s:3404   .text.timer_master_slave_mode_config:00000000 $t
  C:\Temp\cc1r5QOo.s:3410   .text.timer_master_slave_mode_config:00000000 timer_master_slave_mode_config
  C:\Temp\cc1r5QOo.s:3448   .text.timer_external_trigger_config:00000000 $t
  C:\Temp\cc1r5QOo.s:3454   .text.timer_external_trigger_config:00000000 timer_external_trigger_config
  C:\Temp\cc1r5QOo.s:3496   .text.timer_quadrature_decoder_mode_config:00000000 $t
  C:\Temp\cc1r5QOo.s:3502   .text.timer_quadrature_decoder_mode_config:00000000 timer_quadrature_decoder_mode_config
  C:\Temp\cc1r5QOo.s:3566   .text.timer_internal_clock_config:00000000 $t
  C:\Temp\cc1r5QOo.s:3572   .text.timer_internal_clock_config:00000000 timer_internal_clock_config
  C:\Temp\cc1r5QOo.s:3591   .text.timer_internal_trigger_as_external_clock_config:00000000 $t
  C:\Temp\cc1r5QOo.s:3597   .text.timer_internal_trigger_as_external_clock_config:00000000 timer_internal_trigger_as_external_clock_config
  C:\Temp\cc1r5QOo.s:3631   .text.timer_external_trigger_as_external_clock_config:00000000 $t
  C:\Temp\cc1r5QOo.s:3637   .text.timer_external_trigger_as_external_clock_config:00000000 timer_external_trigger_as_external_clock_config
  C:\Temp\cc1r5QOo.s:3769   .text.timer_external_clock_mode0_config:00000000 $t
  C:\Temp\cc1r5QOo.s:3775   .text.timer_external_clock_mode0_config:00000000 timer_external_clock_mode0_config
  C:\Temp\cc1r5QOo.s:3809   .text.timer_external_clock_mode1_config:00000000 $t
  C:\Temp\cc1r5QOo.s:3815   .text.timer_external_clock_mode1_config:00000000 timer_external_clock_mode1_config
  C:\Temp\cc1r5QOo.s:3844   .text.timer_external_clock_mode1_disable:00000000 $t
  C:\Temp\cc1r5QOo.s:3850   .text.timer_external_clock_mode1_disable:00000000 timer_external_clock_mode1_disable
  C:\Temp\cc1r5QOo.s:3869   .text.timer_write_chxval_register_config:00000000 $t
  C:\Temp\cc1r5QOo.s:3875   .text.timer_write_chxval_register_config:00000000 timer_write_chxval_register_config
  C:\Temp\cc1r5QOo.s:3910   .text.timer_output_value_selection_config:00000000 $t
  C:\Temp\cc1r5QOo.s:3916   .text.timer_output_value_selection_config:00000000 timer_output_value_selection_config

UNDEFINED SYMBOLS
ARM GAS  C:\Temp\cc1r5QOo.s 			page 111


rcu_periph_reset_enable
rcu_periph_reset_disable
