[
	{
		"original_line": "vin = V(in);", 
		"bug_line": "vin = V(in)",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as VerilogA requires explicit statement termination."
	},
	{
		"original_line": "V(I_out) <+  laplace_nd(viout, numPB, denomPB);", 
		"bug_line": "V(I_out) <+  laplace_nd(viout, numPB, denomPB;",
		"error_description": "Missing closing parenthesis for the laplace_nd function call"
	},
	{
		"original_line": "real phi, vcos, vsin, max_step;", 
		"bug_line": "reel phi, vcos, vsin, max_step;",
		"error_description": "Misspelled keyword 'real' as 'reel' which is not a valid VerilogA data type, causing undefined identifier error."
	},
	{
		"original_line": "numAP[2]= time_delay*time_delay/12.0;", 
		"bug_line": "numAP[2]= time_delay time_delay/12.0;",
		"error_description": "Missing multiplication operator (*) between 'time_delay' variables causes invalid adjacent identifiers syntax error"
	},
	{
		"original_line": "phi = `M_TWO_PI * idtmod(f_carrier,0.0,1.0);", 
		"bug_line": "phi = `M_TWO_PI * idtmod(f_carrier,0.0,1.0;",
		"error_description": "Missing closing parenthesis for the 'idtmod' function call"
	},
	{
		"original_line": "real  numAP[0:1], denomAP[0:1];", 
		"bug_line": "real  numAP[0:1], denomAP[0:1]",
		"error_description": "Missing semicolon at the end of the declaration statement, causing a syntax error as VerilogA requires semicolons to terminate statements."
	},
	{
		"original_line": "/* PARAMETER DEFINITIONS:", 
		"bug_line": "PARAMETER DEFINITIONS:",
		"error_description": "Removed opening comment delimiter '/*', causing the rest of the intended comment block to be interpreted as invalid VerilogA syntax. The keyword 'PARAMETER' is now exposed as an illegal declaration outside analog block scope."
	},
	{
		"original_line": "module PB2BB_demod(in, I_out, Q_out);", 
		"bug_line": "module PB2BB_demod(in, I_out Q_out);",
		"error_description": "Missing comma between port declarations in module header"
	},
	{
		"original_line": "analog begin", 
		"bug_line": "analg begin",
		"error_description": "Misspelled keyword 'analog' as 'analg', causing undefined keyword syntax error"
	},
	{
		"original_line": "V(Q_out) <+  laplace_nd(vqout, numPB, denomPB);", 
		"bug_line": "V(Q_out) <+  laplace_ndd(vqout, numPB, denomPB);",
		"error_description": "Misspelled function name 'laplace_ndd' instead of correct 'laplace_nd'"
	},
	{
		"original_line": "vqout = ( vcos * vin_d - vsin * vin );", 
		"bug_line": "vqout = ( vcos * vin_d - vsin * vin ;",
		"error_description": "Missing closing parenthesis for the expression before semicolon"
	},
	{
		"original_line": "end //initial_step", 
		"bug_line": "endd //initial_step",
		"error_description": "Misspelled keyword 'end' as 'endd' causing a syntax error since the compiler expects the 'end' keyword to close the initial_step block."
	},
	{
		"original_line": "`include "constants.vams"", 
		"bug_line": "include "constants.vams"",
		"error_description": "Missing backtick ` before include directive, making it invalid syntax. Preprocessor directives require backticks in VerilogA."
	},
	{
		"original_line": "module PB2BB_demod(in, I_out, Q_out);", 
		"bug_line": "module PB2BB_demod(in I_out, Q_out);",
		"error_description": "Missing comma between port declarations causes syntax error: 'in I_out' is interpreted as a single identifier instead of separate ports"
	},
	{
		"original_line": "V(Q_out) <+  laplace_nd(vqout, numPB, denomPB);", 
		"bug_line": "V(Q_out) <+  laplace_nd(vqout, numPB denomPB);",
		"error_description": "Missing comma between function arguments numPB and denomPB, resulting in invalid syntax for the laplace_nd function call."
	},
	{
		"original_line": " denomPB[0]= 1.0;", 
		"bug_line": " denomPB[0]= 1.0",
		"error_description": "Missing semicolon at the end of the assignment statement, causing unterminated expression syntax error."
	},
	{
		"original_line": " w_carrier = `M_TWO_PI * f_carrier;", 
		"bug_line": " w_carrier = `M_TWO_PI * f_carrier",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "module PB2BB_demod(in, I_out, Q_out);", 
		"bug_line": "module PB2BB_demod(in, I_out, Q_out;",
		"error_description": "Missing closing parenthesis ')' in module declaration. The parameter list must be properly terminated with a parenthesis before the semicolon."
	},
	{
		"original_line": "end //initial_step", 
		"bug_line": "endd //initial_step",
		"error_description": "Misspelled 'end' keyword as 'endd' which is not a valid VerilogA keyword, causing an undefined identifier syntax error"
	},
	{
		"original_line": "end //initial_step", 
		"bug_line": "endd //initial_step",
		"error_description": "Misspelled keyword 'end' as 'endd', causing a syntax error due to unrecognized token while attempting to close the initial_step block."
	}
]