// Seed: 1808373782
module module_0 #(
    parameter id_0 = 32'd48,
    parameter id_3 = 32'd61,
    parameter id_4 = 32'd17
) (
    input  uwire _id_0,
    output tri   id_1
);
  wire [id_0 : -1] _id_3;
  parameter id_4 = 1;
  assign #(-1'd0) id_1 = id_4;
  assign module_1.id_6 = 0;
  wire id_5;
  logic [id_3 : !  -1 'b0] id_6;
  ;
  wire  [  -1  :  id_4  ^  id_4  ^  1 'b0 /  -1  ]  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd35,
    parameter id_13 = 32'd29,
    parameter id_5  = 32'd2
) (
    output wand id_0,
    input tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    output supply0 id_4,
    input wor _id_5,
    input wire id_6,
    input wire id_7,
    output tri0 id_8,
    input supply1 id_9,
    input supply0 _id_10,
    input supply1 id_11,
    input tri0 id_12,
    input tri0 _id_13,
    input wand id_14,
    output tri1 id_15,
    input wire id_16
);
  logic [id_10 : -1] id_18;
  genvar id_19;
  assign id_4 = -1;
  wire id_20;
  localparam [id_13  ==  1 'b0 : "" & "" -  id_5] id_21 = -1, id_22 = id_13;
  assign id_15 = id_21;
  module_0 modCall_1 (
      id_22,
      id_15
  );
endmodule
