files (may contain more regs):
KabylakeSiliconPkg/SystemAgent/Include/SaRegs.h
KabylakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/Ctdp.asl
KabylakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
KabylakeSiliconPkg/SystemAgent/MemoryInit/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister5xxx.h
KabylakeSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h

Official docs:
https://www.intel.com/content/www/us/en/products/docs/processors/core/core-technical-resources.html

reg(mchbar + offset, regname, size):
0x5000 R_SA_MCHBAR_MAD_INTER_CHANNEL_OFFSET
0x5004 R_SA_MCHBAR_MAD_INTRA_CH0_OFFSET
0x5008 R_SA_MCHBAR_MAD_INTRA_CH1_OFFSET
0x500C R_SA_MCHBAR_MAD_DIMM_CH0_OFFSET
0x5010 R_SA_MCHBAR_MAD_DIMM_CH1_OFFSET
0x5024 R_SA_MCHBAR_CHANNEL_HASH_OFFSET
0x50FC R_SA_MCHBAR_MC_LOCK_OFFSET
0x5400 R_SA_MCHBAR_VTD1_OFFSET/GFXVTBAR_0_0_0_MCHBAR_NCU 8
0x5408 R_SA_MCHBAR_EDRAMBAR_OFFSET
0x5410 R_SA_MCHBAR_VTD2_OFFSET/VTDPVC0BAR_0_0_0_MCHBAR_NCU 8
0x5418 # unknown(specific routing algorithm)
0x5420 R_SA_MCHBAR_GDXCBAR_OFFSET
0x5428 R_SA_MCHBAR_NCDECS_CR_SCRATCHPAD_NCU_0_REG
0x5430 NCDECS_CR_SCRATCHPAD_NCU_2_REG
0x5434 R_SA_MCHBAR_PCIE_CODE_VERSION_OFFSET_HSW
0x5500 # unknown(PAVP)
0x5878 # unknown(EDRAM SW mode)
0x58E0 MMIO_DDR_RAPL_LIMIT
0x5930 PACKAGE_POWER_SKU
0x5938 PACKAGE_POWER_SKU_UNIT
0x5958 PLATFORM_INFO
0x59A0 TURBO_POWER_LIMIT1/MMIO_TURBO_POWER_LIMIT
0x59A4 TURBO_POWER_LIMIT2
0x5D30 R_SA_MCHBAR_ILTR_OVRD_OFFSET
0x5DA0 PCODE_MAILBOX_DATA_OFFSET
0x5DA4 PCODE_MAILBOX_INTERFACE_OFFSET
0x5DA8 R_SA_MCHBAR_BIOS_RESET_CPL_OFFSET
0x5E08 R_SA_MCHBAR_EDRAM_RATIO_OFFSET
0x5F00 R_SA_MCHBAR_SAPMCTL_OFFSET
0x5F3C CONFIG_TDP_NOMINAL
0x5F40 CONFIG_TDP_LEVEL1
0x5F48 CONFIG_TDP_LEVEL2
0x5F50 CONFIG_TDP_CONTROL
0x5F54 TURBO_ACTIVATION_RATIO
0x6008 R_SA_MCHBAR_HDAUDRID_IMPH
0x6020 R_SA_MCHBAR_UMAGFXCTL
0x63FC R_SA_MCHBAR_VTDTRKLCK
0x6430 # unknown(SklPcieTrainingErrorCount.c)
0x6434 # unknown(SklPcieTrainingErrorCount.c)
0x6438 # unknown(SklPcieTrainingErrorCount.c)
0x643C # unknown(SklPcieTrainingErrorCount.c)
0x6800 R_SA_MCHBAR_RESERVED_0_OFFSET
0x7000 R_SA_MCHBAR_RESERVED_1_OFFSET
0x701C # unknown(SaInitPreMem.c)
0x7060 # unknown(PAVP)
0x7070 # unknown(PAVP)
0x7080 # unknown(PAVP)
0x7168 # unknown(SklPcieTrainingErrorCount.c)
0x7170 # unknown(SklPcieTrainingErrorCount.c)
0x7180 # unknown(SklPcieTrainingErrorCount.c)
0x7184 # unknown(SklPcieTrainingErrorCount.c)
0x7188 # unknown(SklPcieTrainingErrorCount.c)
0x718C # unknown(SklPcieTrainingErrorCount.c)
0x7194 # unknown(SklPcieTrainingErrorCount.c)
0x7198 # unknown(SklPcieTrainingErrorCount.c)
0x719C # unknown(SklPcieTrainingErrorCount.c)
0x7400 R_SA_MCHBAR_CRDTCTL0_OFFSET
0x7404 R_SA_MCHBAR_CRDTCTL1_OFFSET
0x7408 R_SA_MCHBAR_CRDTCTL2_OFFSET
0x740C R_SA_MCHBAR_CRDTCTL3_OFFSET
0x7410 R_SA_MCHBAR_CRDTCTL4_OFFSET
0x7414 R_SA_MCHBAR_CRDTCTL5_OFFSET
0x7418 R_SA_MCHBAR_CRDTCTL6_OFFSET
0x741C R_SA_MCHBAR_CRDTCTL7_OFFSET
0X7454 R_SA_MCHBAR_CRDTCTL8_OFFSET
0X7458 R_SA_MCHBAR_CRDTCTL9_OFFSET
0X745c R_SA_MCHBAR_CRDTCTL10_OFFSET
0x7460 R_SA_MCHBAR_CRDTCTL11_OFFSET
0x746C R_SA_MCHBAR_CRDTCTL12_OFFSET
0x77FC R_SA_MCHBAR_RESERVED_2_OFFSET
0x7BFC R_SA_MCHBAR_RESERVED_3_OFFSET
