<div align="center">
  <img src="https://capsule-render.vercel.app/api?type=waving&color=0:2c3e50,100:3498db&height=250&section=header&text=Verification%20Engineer&fontSize=60&fontColor=ffffff&fontAlignY=38&desc=Hyun's%20Portfolio&descAlignY=60&descAlign=50&animation=fadeIn" width="100%" />
</div>

<div align="center">
  <br>
  <a href="https://git.io/typing-svg">
    <img src="https://readme-typing-svg.herokuapp.com?font=Fira+Code&weight=600&size=26&duration=3000&pause=1000&color=2C3E50&center=true&vCenter=true&width=600&lines=System-Level+Verification;SoC+Design+%26+Validation;UVM+Environment+Architecture;Reliable+Hardware+Design" alt="Typing SVG" />
  </a>
</div>

<br>

<div align="center">
  <b>" Design with Logic, Verify with <span style="color: #3498db">Precision</span> "</b>
  <br><br>
  ì•ˆë…•í•˜ì„¸ìš”! <b>SystemVerilog</b>ì™€ <b>UVM</b>ì„ ê¸°ë°˜ìœ¼ë¡œ ì‹ ë¢°ì„± ë†’ì€ ì¹©ì„ ê²€ì¦í•˜ëŠ” ì—”ì§€ë‹ˆì–´ì…ë‹ˆë‹¤.<br>
  ë…¼ë¦¬ì ì¸ ì‹œë‚˜ë¦¬ì˜¤ ì„¤ê³„ì™€ ìë™í™”ëœ ê²€ì¦ í™˜ê²½ êµ¬ì¶•ì„ í†µí•´ <b>Bug-Free Silicon</b>ì„ ì§€í–¥í•©ë‹ˆë‹¤.
</div>

<br>
<br>

### ğŸ› ï¸ Technical Skills

<div align="center">

| **Category** | **Stack** |
| :--- | :--- |
| **Languages** | <img src="https://img.shields.io/badge/SystemVerilog-181717?style=flat-square&logoColor=white"/> <img src="https://img.shields.io/badge/Verilog-B71C1C?style=flat-square&logoColor=white"/> <img src="https://img.shields.io/badge/C++-00599C?style=flat-square&logo=c%2B%2B&logoColor=white"/> <img src="https://img.shields.io/badge/Python-3776AB?style=flat-square&logo=python&logoColor=white"/> |
| **Methodologies** | <img src="https://img.shields.io/badge/UVM-IEEE%201800.2-4CAF50?style=flat-square&logoColor=white"/> <img src="https://img.shields.io/badge/AMBA_AXI-000000?style=flat-square&logoColor=white"/> <img src="https://img.shields.io/badge/APB%2FAHB-0091BD?style=flat-square&logoColor=white"/> |
| **EDA Tools** | <img src="https://img.shields.io/badge/Xilinx_Vivado-FF0000?style=flat-square&logoColor=white"/> <img src="https://img.shields.io/badge/ModelSim-2C2255?style=flat-square&logoColor=white"/> <img src="https://img.shields.io/badge/Quartus-0071C5?style=flat-square&logoColor=white"/> |
| **Tools** | <img src="https://img.shields.io/badge/Git-F05032?style=flat-square&logo=git&logoColor=white"/> <img src="https://img.shields.io/badge/Linux-FCC624?style=flat-square&logo=linux&logoColor=black"/> <img src="https://img.shields.io/badge/Jira-0052CC?style=flat-square&logo=jira&logoColor=white"/> |

</div>

<br>

### ğŸš€ Key Projects

| **Project Name** | **Description & Role** | **Tech Stack** |
| :--- | :--- | :--- |
| **[UVM Virtual Sequencer](https://github.com/hyun1006)** | â€¢ **Multi-Agent Control:** APB/SPI ë“± ì´ê¸°ì¢… ì¸í„°í˜ì´ìŠ¤ ê°„ì˜ ë™ê¸°í™” ì œì–´<br>â€¢ **Architecture:** Virtual Sequenceë¥¼ í™œìš©í•œ ê³„ì¸µì  ê²€ì¦ í™˜ê²½ êµ¬ì¶•<br>â€¢ **Outcome:** ë³µì¡í•œ ì‹œë‚˜ë¦¬ì˜¤ ê²€ì¦ ìë™í™” ë° ì¬ì‚¬ìš©ì„±(Reusability) í™•ë³´ | `SystemVerilog`<br>`UVM` |
| **[AXI4 Bus VIP Design](https://github.com/hyun1006)** | â€¢ **VIP Development:** AXI4 í”„ë¡œí† ì½œ ê·œê²©ì„ ë§Œì¡±í•˜ëŠ” Master/Slave VIP ì„¤ê³„<br>â€¢ **Verification:** Constrained Random Testë¥¼ í†µí•œ Bus Latency ë° Deadlock ê²€ì¦<br>â€¢ **Outcome:** Bus Protocol ë¬´ê²°ì„± 100% í™•ë³´ | `Verilog`<br>`AMBA AXI` |
| **[FPGA Image Accelerator](https://github.com/hyun1006)** | â€¢ **HW/SW Co-design:** Zynq SoC(PS+PL)ë¥¼ í™œìš©í•œ ì—£ì§€ ê²€ì¶œ ê°€ì†ê¸° êµ¬í˜„<br>â€¢ **Optimization:** HLS ìµœì í™”ë¥¼ í†µí•´ SW ëŒ€ë¹„ ì²˜ë¦¬ ì†ë„ 50ë°° í–¥ìƒ<br>â€¢ **Outcome:** FHDê¸‰ ì˜ìƒ ì‹¤ì‹œê°„(Real-time) ì²˜ë¦¬ ë‹¬ì„± | `Vivado`<br>`Zynq` |

<br>

### ğŸ“Š GitHub Analytics

<div align="center">
  <a href="https://github.com/ryo-ma/github-profile-trophy">
    <img src="https://github-profile-trophy.vercel.app/?username=hyun1006&theme=flat&column=7&margin-w=15&margin-h=15&no-bg=true" />
  </a>
</div>

<div align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=hyun1006&show_icons=true&theme=radical&bg_color=0d1117&title_color=3498db&text_color=ffffff&hide_border=true" height="150" alt="stats graph" />
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=hyun1006&layout=compact&theme=radical&bg_color=0d1117&title_color=3498db&text_color=ffffff&hide_border=true" height="150" alt="languages graph" />
</div>

<br>

<div align="center"> 
  <img src="https://capsule-render.vercel.app/api?type=waving&color=0:2c3e50,100:3498db&height=80&section=footer" width="100%" />
  
  <a href="mailto:your_email@gmail.com"><img src="https://img.shields.io/badge/Contact-Gmail-D14836?style=for-the-badge&logo=gmail&logoColor=white"/></a>
  <a href="https://www.linkedin.com/in/"><img src="https://img.shields.io/badge/Connect-LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white"/></a>
</div>
